|mips_mono
Branch <= Control:inst17.o_Branch
clock => inst1.IN0
Instruction[0] <= instruction_memory:InstructionMemory.instruction[0]
Instruction[1] <= instruction_memory:InstructionMemory.instruction[1]
Instruction[2] <= instruction_memory:InstructionMemory.instruction[2]
Instruction[3] <= instruction_memory:InstructionMemory.instruction[3]
Instruction[4] <= instruction_memory:InstructionMemory.instruction[4]
Instruction[5] <= instruction_memory:InstructionMemory.instruction[5]
Instruction[6] <= instruction_memory:InstructionMemory.instruction[6]
Instruction[7] <= instruction_memory:InstructionMemory.instruction[7]
Instruction[8] <= instruction_memory:InstructionMemory.instruction[8]
Instruction[9] <= instruction_memory:InstructionMemory.instruction[9]
Instruction[10] <= instruction_memory:InstructionMemory.instruction[10]
Instruction[11] <= instruction_memory:InstructionMemory.instruction[11]
Instruction[12] <= instruction_memory:InstructionMemory.instruction[12]
Instruction[13] <= instruction_memory:InstructionMemory.instruction[13]
Instruction[14] <= instruction_memory:InstructionMemory.instruction[14]
Instruction[15] <= instruction_memory:InstructionMemory.instruction[15]
Instruction[16] <= instruction_memory:InstructionMemory.instruction[16]
Instruction[17] <= instruction_memory:InstructionMemory.instruction[17]
Instruction[18] <= instruction_memory:InstructionMemory.instruction[18]
Instruction[19] <= instruction_memory:InstructionMemory.instruction[19]
Instruction[20] <= instruction_memory:InstructionMemory.instruction[20]
Instruction[21] <= instruction_memory:InstructionMemory.instruction[21]
Instruction[22] <= instruction_memory:InstructionMemory.instruction[22]
Instruction[23] <= instruction_memory:InstructionMemory.instruction[23]
Instruction[24] <= instruction_memory:InstructionMemory.instruction[24]
Instruction[25] <= instruction_memory:InstructionMemory.instruction[25]
Instruction[26] <= instruction_memory:InstructionMemory.instruction[26]
Instruction[27] <= instruction_memory:InstructionMemory.instruction[27]
Instruction[28] <= instruction_memory:InstructionMemory.instruction[28]
Instruction[29] <= instruction_memory:InstructionMemory.instruction[29]
Instruction[30] <= instruction_memory:InstructionMemory.instruction[30]
Instruction[31] <= instruction_memory:InstructionMemory.instruction[31]
PC[0] <= program_counter:ProgramCounter.PC[0]
PC[1] <= program_counter:ProgramCounter.PC[1]
PC[2] <= program_counter:ProgramCounter.PC[2]
PC[3] <= program_counter:ProgramCounter.PC[3]
PC[4] <= program_counter:ProgramCounter.PC[4]
PC[5] <= program_counter:ProgramCounter.PC[5]
PC[6] <= program_counter:ProgramCounter.PC[6]
PC[7] <= program_counter:ProgramCounter.PC[7]
PC[8] <= program_counter:ProgramCounter.PC[8]
PC[9] <= program_counter:ProgramCounter.PC[9]
PC[10] <= program_counter:ProgramCounter.PC[10]
PC[11] <= program_counter:ProgramCounter.PC[11]
PC[12] <= program_counter:ProgramCounter.PC[12]
PC[13] <= program_counter:ProgramCounter.PC[13]
PC[14] <= program_counter:ProgramCounter.PC[14]
PC[15] <= program_counter:ProgramCounter.PC[15]
PC[16] <= program_counter:ProgramCounter.PC[16]
PC[17] <= program_counter:ProgramCounter.PC[17]
PC[18] <= program_counter:ProgramCounter.PC[18]
PC[19] <= program_counter:ProgramCounter.PC[19]
PC[20] <= program_counter:ProgramCounter.PC[20]
PC[21] <= program_counter:ProgramCounter.PC[21]
PC[22] <= program_counter:ProgramCounter.PC[22]
PC[23] <= program_counter:ProgramCounter.PC[23]
PC[24] <= program_counter:ProgramCounter.PC[24]
PC[25] <= program_counter:ProgramCounter.PC[25]
PC[26] <= program_counter:ProgramCounter.PC[26]
PC[27] <= program_counter:ProgramCounter.PC[27]
PC[28] <= program_counter:ProgramCounter.PC[28]
PC[29] <= program_counter:ProgramCounter.PC[29]
PC[30] <= program_counter:ProgramCounter.PC[30]
PC[31] <= program_counter:ProgramCounter.PC[31]
reset => inst.IN0
Operation[0] <= alucontrol:inst18.op[0]
Operation[1] <= alucontrol:inst18.op[1]
Operation[2] <= alucontrol:inst18.op[2]
ALUOp[0] <= Control:inst17.o_ALUOp0
ALUOp[1] <= Control:inst17.o_ALUOp1
RegWrite <= Control:inst17.o_RegWrite
RegDst <= Control:inst17.o_RegDst
MemToReg <= Control:inst17.o_MemToReg
MemWrite <= Control:inst17.o_MemWrite
ALUSrc <= Control:inst17.o_ALUSrc
clkSys <= clk.DB_MAX_OUTPUT_PORT_TYPE
function[0] <= instruction_memory:InstructionMemory.instruction[0]
function[1] <= instruction_memory:InstructionMemory.instruction[1]
function[2] <= instruction_memory:InstructionMemory.instruction[2]
function[3] <= instruction_memory:InstructionMemory.instruction[3]
function[4] <= instruction_memory:InstructionMemory.instruction[4]
function[5] <= instruction_memory:InstructionMemory.instruction[5]
imed16[0] <= instruction_memory:InstructionMemory.instruction[0]
imed16[1] <= instruction_memory:InstructionMemory.instruction[1]
imed16[2] <= instruction_memory:InstructionMemory.instruction[2]
imed16[3] <= instruction_memory:InstructionMemory.instruction[3]
imed16[4] <= instruction_memory:InstructionMemory.instruction[4]
imed16[5] <= instruction_memory:InstructionMemory.instruction[5]
imed16[6] <= instruction_memory:InstructionMemory.instruction[6]
imed16[7] <= instruction_memory:InstructionMemory.instruction[7]
imed16[8] <= instruction_memory:InstructionMemory.instruction[8]
imed16[9] <= instruction_memory:InstructionMemory.instruction[9]
imed16[10] <= instruction_memory:InstructionMemory.instruction[10]
imed16[11] <= instruction_memory:InstructionMemory.instruction[11]
imed16[12] <= instruction_memory:InstructionMemory.instruction[12]
imed16[13] <= instruction_memory:InstructionMemory.instruction[13]
imed16[14] <= instruction_memory:InstructionMemory.instruction[14]
imed16[15] <= instruction_memory:InstructionMemory.instruction[15]
nextPC[0] <= mux_2x1_32bit:35.S[0]
nextPC[1] <= mux_2x1_32bit:35.S[1]
nextPC[2] <= mux_2x1_32bit:35.S[2]
nextPC[3] <= mux_2x1_32bit:35.S[3]
nextPC[4] <= mux_2x1_32bit:35.S[4]
nextPC[5] <= mux_2x1_32bit:35.S[5]
nextPC[6] <= mux_2x1_32bit:35.S[6]
nextPC[7] <= mux_2x1_32bit:35.S[7]
nextPC[8] <= mux_2x1_32bit:35.S[8]
nextPC[9] <= mux_2x1_32bit:35.S[9]
nextPC[10] <= mux_2x1_32bit:35.S[10]
nextPC[11] <= mux_2x1_32bit:35.S[11]
nextPC[12] <= mux_2x1_32bit:35.S[12]
nextPC[13] <= mux_2x1_32bit:35.S[13]
nextPC[14] <= mux_2x1_32bit:35.S[14]
nextPC[15] <= mux_2x1_32bit:35.S[15]
nextPC[16] <= mux_2x1_32bit:35.S[16]
nextPC[17] <= mux_2x1_32bit:35.S[17]
nextPC[18] <= mux_2x1_32bit:35.S[18]
nextPC[19] <= mux_2x1_32bit:35.S[19]
nextPC[20] <= mux_2x1_32bit:35.S[20]
nextPC[21] <= mux_2x1_32bit:35.S[21]
nextPC[22] <= mux_2x1_32bit:35.S[22]
nextPC[23] <= mux_2x1_32bit:35.S[23]
nextPC[24] <= mux_2x1_32bit:35.S[24]
nextPC[25] <= mux_2x1_32bit:35.S[25]
nextPC[26] <= mux_2x1_32bit:35.S[26]
nextPC[27] <= mux_2x1_32bit:35.S[27]
nextPC[28] <= mux_2x1_32bit:35.S[28]
nextPC[29] <= mux_2x1_32bit:35.S[29]
nextPC[30] <= mux_2x1_32bit:35.S[30]
nextPC[31] <= mux_2x1_32bit:35.S[31]
op[26] <= instruction_memory:InstructionMemory.instruction[26]
op[27] <= instruction_memory:InstructionMemory.instruction[27]
op[28] <= instruction_memory:InstructionMemory.instruction[28]
op[29] <= instruction_memory:InstructionMemory.instruction[29]
op[30] <= instruction_memory:InstructionMemory.instruction[30]
op[31] <= instruction_memory:InstructionMemory.instruction[31]
rd[11] <= instruction_memory:InstructionMemory.instruction[11]
rd[12] <= instruction_memory:InstructionMemory.instruction[12]
rd[13] <= instruction_memory:InstructionMemory.instruction[13]
rd[14] <= instruction_memory:InstructionMemory.instruction[14]
rd[15] <= instruction_memory:InstructionMemory.instruction[15]
rs[21] <= instruction_memory:InstructionMemory.instruction[21]
rs[22] <= instruction_memory:InstructionMemory.instruction[22]
rs[23] <= instruction_memory:InstructionMemory.instruction[23]
rs[24] <= instruction_memory:InstructionMemory.instruction[24]
rs[25] <= instruction_memory:InstructionMemory.instruction[25]
rt[16] <= instruction_memory:InstructionMemory.instruction[16]
rt[17] <= instruction_memory:InstructionMemory.instruction[17]
rt[18] <= instruction_memory:InstructionMemory.instruction[18]
rt[19] <= instruction_memory:InstructionMemory.instruction[19]
rt[20] <= instruction_memory:InstructionMemory.instruction[20]
shamt[6] <= instruction_memory:InstructionMemory.instruction[6]
shamt[7] <= instruction_memory:InstructionMemory.instruction[7]
shamt[8] <= instruction_memory:InstructionMemory.instruction[8]
shamt[9] <= instruction_memory:InstructionMemory.instruction[9]
shamt[10] <= instruction_memory:InstructionMemory.instruction[10]


|mips_mono|Control:inst17
op[0] => Equal0.IN5
op[0] => Equal1.IN5
op[0] => Equal2.IN5
op[0] => Equal3.IN4
op[0] => Equal4.IN4
op[1] => Equal0.IN4
op[1] => Equal1.IN4
op[1] => Equal2.IN4
op[1] => Equal3.IN3
op[1] => Equal4.IN3
op[2] => Equal0.IN3
op[2] => Equal1.IN2
op[2] => Equal2.IN1
op[2] => Equal3.IN5
op[2] => Equal4.IN2
op[3] => Equal0.IN2
op[3] => Equal1.IN1
op[3] => Equal2.IN3
op[3] => Equal3.IN2
op[3] => Equal4.IN5
op[4] => Equal0.IN1
op[4] => Equal1.IN0
op[4] => Equal2.IN0
op[4] => Equal3.IN1
op[4] => Equal4.IN1
op[5] => Equal0.IN0
op[5] => Equal1.IN3
op[5] => Equal2.IN2
op[5] => Equal3.IN0
op[5] => Equal4.IN0
clock => o_MemWrite~0.IN1
clock => o_RegWrite~2.IN1
o_RegDst <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
o_ALUSrc <= o_ALUSrc~1.DB_MAX_OUTPUT_PORT_TYPE
o_MemToReg <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_RegWrite <= o_RegWrite~2.DB_MAX_OUTPUT_PORT_TYPE
o_MemWrite <= o_MemWrite~0.DB_MAX_OUTPUT_PORT_TYPE
o_Branch <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOp1 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOp0 <= Equal3.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|DivisorFrequencia:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clock => inst.CLK
clock => inst1.CLK
clock => inst2.CLK


|mips_mono|instruction_memory:InstructionMemory
instruction[0] <= rom:MemoriaRom.q[0]
instruction[1] <= rom:MemoriaRom.q[1]
instruction[2] <= rom:MemoriaRom.q[2]
instruction[3] <= rom:MemoriaRom.q[3]
instruction[4] <= rom:MemoriaRom.q[4]
instruction[5] <= rom:MemoriaRom.q[5]
instruction[6] <= rom:MemoriaRom.q[6]
instruction[7] <= rom:MemoriaRom.q[7]
instruction[8] <= rom:MemoriaRom.q[8]
instruction[9] <= rom:MemoriaRom.q[9]
instruction[10] <= rom:MemoriaRom.q[10]
instruction[11] <= rom:MemoriaRom.q[11]
instruction[12] <= rom:MemoriaRom.q[12]
instruction[13] <= rom:MemoriaRom.q[13]
instruction[14] <= rom:MemoriaRom.q[14]
instruction[15] <= rom:MemoriaRom.q[15]
instruction[16] <= rom:MemoriaRom.q[16]
instruction[17] <= rom:MemoriaRom.q[17]
instruction[18] <= rom:MemoriaRom.q[18]
instruction[19] <= rom:MemoriaRom.q[19]
instruction[20] <= rom:MemoriaRom.q[20]
instruction[21] <= rom:MemoriaRom.q[21]
instruction[22] <= rom:MemoriaRom.q[22]
instruction[23] <= rom:MemoriaRom.q[23]
instruction[24] <= rom:MemoriaRom.q[24]
instruction[25] <= rom:MemoriaRom.q[25]
instruction[26] <= rom:MemoriaRom.q[26]
instruction[27] <= rom:MemoriaRom.q[27]
instruction[28] <= rom:MemoriaRom.q[28]
instruction[29] <= rom:MemoriaRom.q[29]
instruction[30] <= rom:MemoriaRom.q[30]
instruction[31] <= rom:MemoriaRom.q[31]
clk => rom:MemoriaRom.clock
address[0] => lpm_add_sub0:inst.dataa[0]
address[1] => lpm_add_sub0:inst.dataa[1]
address[2] => lpm_add_sub0:inst.dataa[2]
address[3] => lpm_add_sub0:inst.dataa[3]
address[4] => lpm_add_sub0:inst.dataa[4]
address[5] => lpm_add_sub0:inst.dataa[5]
address[6] => lpm_add_sub0:inst.dataa[6]
address[7] => lpm_add_sub0:inst.dataa[7]
address[8] => lpm_add_sub0:inst.dataa[8]
address[9] => lpm_add_sub0:inst.dataa[9]
address[10] => lpm_add_sub0:inst.dataa[10]
address[11] => lpm_add_sub0:inst.dataa[11]
address[12] => lpm_add_sub0:inst.dataa[12]
address[13] => lpm_add_sub0:inst.dataa[13]
address[14] => lpm_add_sub0:inst.dataa[14]
address[15] => lpm_add_sub0:inst.dataa[15]
address[16] => lpm_add_sub0:inst.dataa[16]
address[17] => lpm_add_sub0:inst.dataa[17]
address[18] => lpm_add_sub0:inst.dataa[18]
address[19] => lpm_add_sub0:inst.dataa[19]
address[20] => lpm_add_sub0:inst.dataa[20]
address[21] => lpm_add_sub0:inst.dataa[21]
address[22] => lpm_add_sub0:inst.dataa[22]
address[23] => lpm_add_sub0:inst.dataa[23]
address[24] => lpm_add_sub0:inst.dataa[24]
address[25] => lpm_add_sub0:inst.dataa[25]
address[26] => lpm_add_sub0:inst.dataa[26]
address[27] => lpm_add_sub0:inst.dataa[27]
address[28] => lpm_add_sub0:inst.dataa[28]
address[29] => lpm_add_sub0:inst.dataa[29]
address[30] => lpm_add_sub0:inst.dataa[30]
address[31] => lpm_add_sub0:inst.dataa[31]


|mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1h91:auto_generated.address_a[0]
address_a[1] => altsyncram_1h91:auto_generated.address_a[1]
address_a[2] => altsyncram_1h91:auto_generated.address_a[2]
address_a[3] => altsyncram_1h91:auto_generated.address_a[3]
address_a[4] => altsyncram_1h91:auto_generated.address_a[4]
address_a[5] => altsyncram_1h91:auto_generated.address_a[5]
address_a[6] => altsyncram_1h91:auto_generated.address_a[6]
address_a[7] => altsyncram_1h91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1h91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1h91:auto_generated.q_a[0]
q_a[1] <= altsyncram_1h91:auto_generated.q_a[1]
q_a[2] <= altsyncram_1h91:auto_generated.q_a[2]
q_a[3] <= altsyncram_1h91:auto_generated.q_a[3]
q_a[4] <= altsyncram_1h91:auto_generated.q_a[4]
q_a[5] <= altsyncram_1h91:auto_generated.q_a[5]
q_a[6] <= altsyncram_1h91:auto_generated.q_a[6]
q_a[7] <= altsyncram_1h91:auto_generated.q_a[7]
q_a[8] <= altsyncram_1h91:auto_generated.q_a[8]
q_a[9] <= altsyncram_1h91:auto_generated.q_a[9]
q_a[10] <= altsyncram_1h91:auto_generated.q_a[10]
q_a[11] <= altsyncram_1h91:auto_generated.q_a[11]
q_a[12] <= altsyncram_1h91:auto_generated.q_a[12]
q_a[13] <= altsyncram_1h91:auto_generated.q_a[13]
q_a[14] <= altsyncram_1h91:auto_generated.q_a[14]
q_a[15] <= altsyncram_1h91:auto_generated.q_a[15]
q_a[16] <= altsyncram_1h91:auto_generated.q_a[16]
q_a[17] <= altsyncram_1h91:auto_generated.q_a[17]
q_a[18] <= altsyncram_1h91:auto_generated.q_a[18]
q_a[19] <= altsyncram_1h91:auto_generated.q_a[19]
q_a[20] <= altsyncram_1h91:auto_generated.q_a[20]
q_a[21] <= altsyncram_1h91:auto_generated.q_a[21]
q_a[22] <= altsyncram_1h91:auto_generated.q_a[22]
q_a[23] <= altsyncram_1h91:auto_generated.q_a[23]
q_a[24] <= altsyncram_1h91:auto_generated.q_a[24]
q_a[25] <= altsyncram_1h91:auto_generated.q_a[25]
q_a[26] <= altsyncram_1h91:auto_generated.q_a[26]
q_a[27] <= altsyncram_1h91:auto_generated.q_a[27]
q_a[28] <= altsyncram_1h91:auto_generated.q_a[28]
q_a[29] <= altsyncram_1h91:auto_generated.q_a[29]
q_a[30] <= altsyncram_1h91:auto_generated.q_a[30]
q_a[31] <= altsyncram_1h91:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|mips_mono|instruction_memory:InstructionMemory|lpm_add_sub0:inst
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
dataa[24] => lpm_add_sub:lpm_add_sub_component.dataa[24]
dataa[25] => lpm_add_sub:lpm_add_sub_component.dataa[25]
dataa[26] => lpm_add_sub:lpm_add_sub_component.dataa[26]
dataa[27] => lpm_add_sub:lpm_add_sub_component.dataa[27]
dataa[28] => lpm_add_sub:lpm_add_sub_component.dataa[28]
dataa[29] => lpm_add_sub:lpm_add_sub_component.dataa[29]
dataa[30] => lpm_add_sub:lpm_add_sub_component.dataa[30]
dataa[31] => lpm_add_sub:lpm_add_sub_component.dataa[31]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]
result[24] <= lpm_add_sub:lpm_add_sub_component.result[24]
result[25] <= lpm_add_sub:lpm_add_sub_component.result[25]
result[26] <= lpm_add_sub:lpm_add_sub_component.result[26]
result[27] <= lpm_add_sub:lpm_add_sub_component.result[27]
result[28] <= lpm_add_sub:lpm_add_sub_component.result[28]
result[29] <= lpm_add_sub:lpm_add_sub_component.result[29]
result[30] <= lpm_add_sub:lpm_add_sub_component.result[30]
result[31] <= lpm_add_sub:lpm_add_sub_component.result[31]


|mips_mono|instruction_memory:InstructionMemory|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_eqh:auto_generated.dataa[0]
dataa[1] => add_sub_eqh:auto_generated.dataa[1]
dataa[2] => add_sub_eqh:auto_generated.dataa[2]
dataa[3] => add_sub_eqh:auto_generated.dataa[3]
dataa[4] => add_sub_eqh:auto_generated.dataa[4]
dataa[5] => add_sub_eqh:auto_generated.dataa[5]
dataa[6] => add_sub_eqh:auto_generated.dataa[6]
dataa[7] => add_sub_eqh:auto_generated.dataa[7]
dataa[8] => add_sub_eqh:auto_generated.dataa[8]
dataa[9] => add_sub_eqh:auto_generated.dataa[9]
dataa[10] => add_sub_eqh:auto_generated.dataa[10]
dataa[11] => add_sub_eqh:auto_generated.dataa[11]
dataa[12] => add_sub_eqh:auto_generated.dataa[12]
dataa[13] => add_sub_eqh:auto_generated.dataa[13]
dataa[14] => add_sub_eqh:auto_generated.dataa[14]
dataa[15] => add_sub_eqh:auto_generated.dataa[15]
dataa[16] => add_sub_eqh:auto_generated.dataa[16]
dataa[17] => add_sub_eqh:auto_generated.dataa[17]
dataa[18] => add_sub_eqh:auto_generated.dataa[18]
dataa[19] => add_sub_eqh:auto_generated.dataa[19]
dataa[20] => add_sub_eqh:auto_generated.dataa[20]
dataa[21] => add_sub_eqh:auto_generated.dataa[21]
dataa[22] => add_sub_eqh:auto_generated.dataa[22]
dataa[23] => add_sub_eqh:auto_generated.dataa[23]
dataa[24] => add_sub_eqh:auto_generated.dataa[24]
dataa[25] => add_sub_eqh:auto_generated.dataa[25]
dataa[26] => add_sub_eqh:auto_generated.dataa[26]
dataa[27] => add_sub_eqh:auto_generated.dataa[27]
dataa[28] => add_sub_eqh:auto_generated.dataa[28]
dataa[29] => add_sub_eqh:auto_generated.dataa[29]
dataa[30] => add_sub_eqh:auto_generated.dataa[30]
dataa[31] => add_sub_eqh:auto_generated.dataa[31]
datab[0] => add_sub_eqh:auto_generated.datab[0]
datab[1] => add_sub_eqh:auto_generated.datab[1]
datab[2] => add_sub_eqh:auto_generated.datab[2]
datab[3] => add_sub_eqh:auto_generated.datab[3]
datab[4] => add_sub_eqh:auto_generated.datab[4]
datab[5] => add_sub_eqh:auto_generated.datab[5]
datab[6] => add_sub_eqh:auto_generated.datab[6]
datab[7] => add_sub_eqh:auto_generated.datab[7]
datab[8] => add_sub_eqh:auto_generated.datab[8]
datab[9] => add_sub_eqh:auto_generated.datab[9]
datab[10] => add_sub_eqh:auto_generated.datab[10]
datab[11] => add_sub_eqh:auto_generated.datab[11]
datab[12] => add_sub_eqh:auto_generated.datab[12]
datab[13] => add_sub_eqh:auto_generated.datab[13]
datab[14] => add_sub_eqh:auto_generated.datab[14]
datab[15] => add_sub_eqh:auto_generated.datab[15]
datab[16] => add_sub_eqh:auto_generated.datab[16]
datab[17] => add_sub_eqh:auto_generated.datab[17]
datab[18] => add_sub_eqh:auto_generated.datab[18]
datab[19] => add_sub_eqh:auto_generated.datab[19]
datab[20] => add_sub_eqh:auto_generated.datab[20]
datab[21] => add_sub_eqh:auto_generated.datab[21]
datab[22] => add_sub_eqh:auto_generated.datab[22]
datab[23] => add_sub_eqh:auto_generated.datab[23]
datab[24] => add_sub_eqh:auto_generated.datab[24]
datab[25] => add_sub_eqh:auto_generated.datab[25]
datab[26] => add_sub_eqh:auto_generated.datab[26]
datab[27] => add_sub_eqh:auto_generated.datab[27]
datab[28] => add_sub_eqh:auto_generated.datab[28]
datab[29] => add_sub_eqh:auto_generated.datab[29]
datab[30] => add_sub_eqh:auto_generated.datab[30]
datab[31] => add_sub_eqh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_eqh:auto_generated.result[0]
result[1] <= add_sub_eqh:auto_generated.result[1]
result[2] <= add_sub_eqh:auto_generated.result[2]
result[3] <= add_sub_eqh:auto_generated.result[3]
result[4] <= add_sub_eqh:auto_generated.result[4]
result[5] <= add_sub_eqh:auto_generated.result[5]
result[6] <= add_sub_eqh:auto_generated.result[6]
result[7] <= add_sub_eqh:auto_generated.result[7]
result[8] <= add_sub_eqh:auto_generated.result[8]
result[9] <= add_sub_eqh:auto_generated.result[9]
result[10] <= add_sub_eqh:auto_generated.result[10]
result[11] <= add_sub_eqh:auto_generated.result[11]
result[12] <= add_sub_eqh:auto_generated.result[12]
result[13] <= add_sub_eqh:auto_generated.result[13]
result[14] <= add_sub_eqh:auto_generated.result[14]
result[15] <= add_sub_eqh:auto_generated.result[15]
result[16] <= add_sub_eqh:auto_generated.result[16]
result[17] <= add_sub_eqh:auto_generated.result[17]
result[18] <= add_sub_eqh:auto_generated.result[18]
result[19] <= add_sub_eqh:auto_generated.result[19]
result[20] <= add_sub_eqh:auto_generated.result[20]
result[21] <= add_sub_eqh:auto_generated.result[21]
result[22] <= add_sub_eqh:auto_generated.result[22]
result[23] <= add_sub_eqh:auto_generated.result[23]
result[24] <= add_sub_eqh:auto_generated.result[24]
result[25] <= add_sub_eqh:auto_generated.result[25]
result[26] <= add_sub_eqh:auto_generated.result[26]
result[27] <= add_sub_eqh:auto_generated.result[27]
result[28] <= add_sub_eqh:auto_generated.result[28]
result[29] <= add_sub_eqh:auto_generated.result[29]
result[30] <= add_sub_eqh:auto_generated.result[30]
result[31] <= add_sub_eqh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|mips_mono|instruction_memory:InstructionMemory|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_eqh:auto_generated
dataa[0] => op_1.IN63
dataa[1] => op_1.IN61
dataa[2] => op_1.IN59
dataa[3] => op_1.IN57
dataa[4] => op_1.IN55
dataa[5] => op_1.IN53
dataa[6] => op_1.IN51
dataa[7] => op_1.IN49
dataa[8] => op_1.IN47
dataa[9] => op_1.IN45
dataa[10] => op_1.IN43
dataa[11] => op_1.IN41
dataa[12] => op_1.IN39
dataa[13] => op_1.IN37
dataa[14] => op_1.IN35
dataa[15] => op_1.IN33
dataa[16] => op_1.IN31
dataa[17] => op_1.IN29
dataa[18] => op_1.IN27
dataa[19] => op_1.IN25
dataa[20] => op_1.IN23
dataa[21] => op_1.IN21
dataa[22] => op_1.IN19
dataa[23] => op_1.IN17
dataa[24] => op_1.IN15
dataa[25] => op_1.IN13
dataa[26] => op_1.IN11
dataa[27] => op_1.IN9
dataa[28] => op_1.IN7
dataa[29] => op_1.IN5
dataa[30] => op_1.IN3
dataa[31] => op_1.IN1
datab[0] => op_1.IN64
datab[1] => op_1.IN62
datab[2] => op_1.IN60
datab[3] => op_1.IN58
datab[4] => op_1.IN56
datab[5] => op_1.IN54
datab[6] => op_1.IN52
datab[7] => op_1.IN50
datab[8] => op_1.IN48
datab[9] => op_1.IN46
datab[10] => op_1.IN44
datab[11] => op_1.IN42
datab[12] => op_1.IN40
datab[13] => op_1.IN38
datab[14] => op_1.IN36
datab[15] => op_1.IN34
datab[16] => op_1.IN32
datab[17] => op_1.IN30
datab[18] => op_1.IN28
datab[19] => op_1.IN26
datab[20] => op_1.IN24
datab[21] => op_1.IN22
datab[22] => op_1.IN20
datab[23] => op_1.IN18
datab[24] => op_1.IN16
datab[25] => op_1.IN14
datab[26] => op_1.IN12
datab[27] => op_1.IN10
datab[28] => op_1.IN8
datab[29] => op_1.IN6
datab[30] => op_1.IN4
datab[31] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|program_counter:ProgramCounter
PC[0] <= LPM_DFF:133.q[0]
PC[1] <= LPM_DFF:133.q[1]
PC[2] <= LPM_DFF:133.q[2]
PC[3] <= LPM_DFF:133.q[3]
PC[4] <= LPM_DFF:133.q[4]
PC[5] <= LPM_DFF:133.q[5]
PC[6] <= LPM_DFF:133.q[6]
PC[7] <= LPM_DFF:133.q[7]
PC[8] <= LPM_DFF:133.q[8]
PC[9] <= LPM_DFF:133.q[9]
PC[10] <= LPM_DFF:133.q[10]
PC[11] <= LPM_DFF:133.q[11]
PC[12] <= LPM_DFF:133.q[12]
PC[13] <= LPM_DFF:133.q[13]
PC[14] <= LPM_DFF:133.q[14]
PC[15] <= LPM_DFF:133.q[15]
PC[16] <= LPM_DFF:133.q[16]
PC[17] <= LPM_DFF:133.q[17]
PC[18] <= LPM_DFF:133.q[18]
PC[19] <= LPM_DFF:133.q[19]
PC[20] <= LPM_DFF:133.q[20]
PC[21] <= LPM_DFF:133.q[21]
PC[22] <= LPM_DFF:133.q[22]
PC[23] <= LPM_DFF:133.q[23]
PC[24] <= LPM_DFF:133.q[24]
PC[25] <= LPM_DFF:133.q[25]
PC[26] <= LPM_DFF:133.q[26]
PC[27] <= LPM_DFF:133.q[27]
PC[28] <= LPM_DFF:133.q[28]
PC[29] <= LPM_DFF:133.q[29]
PC[30] <= LPM_DFF:133.q[30]
PC[31] <= LPM_DFF:133.q[31]
clk => LPM_DFF:133.clock
rst => LPM_DFF:133.aset
nextPC[0] => LPM_DFF:133.data[0]
nextPC[1] => LPM_DFF:133.data[1]
nextPC[2] => LPM_DFF:133.data[2]
nextPC[3] => LPM_DFF:133.data[3]
nextPC[4] => LPM_DFF:133.data[4]
nextPC[5] => LPM_DFF:133.data[5]
nextPC[6] => LPM_DFF:133.data[6]
nextPC[7] => LPM_DFF:133.data[7]
nextPC[8] => LPM_DFF:133.data[8]
nextPC[9] => LPM_DFF:133.data[9]
nextPC[10] => LPM_DFF:133.data[10]
nextPC[11] => LPM_DFF:133.data[11]
nextPC[12] => LPM_DFF:133.data[12]
nextPC[13] => LPM_DFF:133.data[13]
nextPC[14] => LPM_DFF:133.data[14]
nextPC[15] => LPM_DFF:133.data[15]
nextPC[16] => LPM_DFF:133.data[16]
nextPC[17] => LPM_DFF:133.data[17]
nextPC[18] => LPM_DFF:133.data[18]
nextPC[19] => LPM_DFF:133.data[19]
nextPC[20] => LPM_DFF:133.data[20]
nextPC[21] => LPM_DFF:133.data[21]
nextPC[22] => LPM_DFF:133.data[22]
nextPC[23] => LPM_DFF:133.data[23]
nextPC[24] => LPM_DFF:133.data[24]
nextPC[25] => LPM_DFF:133.data[25]
nextPC[26] => LPM_DFF:133.data[26]
nextPC[27] => LPM_DFF:133.data[27]
nextPC[28] => LPM_DFF:133.data[28]
nextPC[29] => LPM_DFF:133.data[29]
nextPC[30] => LPM_DFF:133.data[30]
nextPC[31] => LPM_DFF:133.data[31]


|mips_mono|program_counter:ProgramCounter|LPM_DFF:133
data[0] => _~133.IN1
data[1] => _~132.IN1
data[2] => _~131.IN1
data[3] => _~130.IN1
data[4] => _~129.IN1
data[5] => _~128.IN1
data[6] => _~127.IN1
data[7] => _~126.IN1
data[8] => _~125.IN1
data[9] => _~124.IN1
data[10] => _~123.IN1
data[11] => _~122.IN1
data[12] => _~121.IN1
data[13] => _~120.IN1
data[14] => _~119.IN1
data[15] => _~118.IN1
data[16] => _~117.IN1
data[17] => _~116.IN1
data[18] => _~115.IN1
data[19] => _~114.IN1
data[20] => _~113.IN1
data[21] => _~112.IN1
data[22] => _~111.IN1
data[23] => _~110.IN1
data[24] => _~109.IN1
data[25] => _~108.IN1
data[26] => _~107.IN1
data[27] => _~106.IN1
data[28] => _~105.IN1
data[29] => _~104.IN1
data[30] => _~103.IN1
data[31] => _~102.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _~100.IN1
shiften => _~69.IN0
shiften => _~70.IN0
shiften => _~71.IN0
shiften => _~72.IN0
shiften => _~73.IN0
shiften => _~74.IN0
shiften => _~75.IN0
shiften => _~76.IN0
shiften => _~77.IN0
shiften => _~78.IN0
shiften => _~79.IN0
shiften => _~80.IN0
shiften => _~81.IN0
shiften => _~82.IN0
shiften => _~83.IN0
shiften => _~84.IN0
shiften => _~85.IN0
shiften => _~86.IN0
shiften => _~87.IN0
shiften => _~88.IN0
shiften => _~89.IN0
shiften => _~90.IN0
shiften => _~91.IN0
shiften => _~92.IN0
shiften => _~93.IN0
shiften => _~94.IN0
shiften => _~95.IN0
shiften => _~96.IN0
shiften => _~97.IN0
shiften => _~98.IN0
shiften => _~99.IN0
shiften => _~100.IN0
shiften => _~101.IN0
aclr => _~0.IN0
aclr => _~35.IN0
aset => _~1.IN0
aset => _~34.IN0
aconst => ~NO_FANOUT~
sclr => _~68.IN0
sset => _~166.IN0
sset => _~167.IN0
sset => _~168.IN0
sset => _~169.IN0
sset => _~170.IN0
sset => _~171.IN0
sset => _~172.IN0
sset => _~173.IN0
sset => _~174.IN0
sset => _~175.IN0
sset => _~176.IN0
sset => _~177.IN0
sset => _~178.IN0
sset => _~179.IN0
sset => _~180.IN0
sset => _~181.IN0
sset => _~182.IN0
sset => _~183.IN0
sset => _~184.IN0
sset => _~185.IN0
sset => _~186.IN0
sset => _~187.IN0
sset => _~188.IN0
sset => _~189.IN0
sset => _~190.IN0
sset => _~191.IN0
sset => _~192.IN0
sset => _~193.IN0
sset => _~194.IN0
sset => _~195.IN0
sset => _~196.IN0
sset => _~197.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout~0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|program_counter:ProgramCounter|LPM_DFF:133|lpm_constant:ac
result[0] <= lpm_constant_4j4:ag.result[0]
result[1] <= lpm_constant_4j4:ag.result[1]
result[2] <= lpm_constant_4j4:ag.result[2]
result[3] <= lpm_constant_4j4:ag.result[3]
result[4] <= lpm_constant_4j4:ag.result[4]
result[5] <= lpm_constant_4j4:ag.result[5]
result[6] <= lpm_constant_4j4:ag.result[6]
result[7] <= lpm_constant_4j4:ag.result[7]
result[8] <= lpm_constant_4j4:ag.result[8]
result[9] <= lpm_constant_4j4:ag.result[9]
result[10] <= lpm_constant_4j4:ag.result[10]
result[11] <= lpm_constant_4j4:ag.result[11]
result[12] <= lpm_constant_4j4:ag.result[12]
result[13] <= lpm_constant_4j4:ag.result[13]
result[14] <= lpm_constant_4j4:ag.result[14]
result[15] <= lpm_constant_4j4:ag.result[15]
result[16] <= lpm_constant_4j4:ag.result[16]
result[17] <= lpm_constant_4j4:ag.result[17]
result[18] <= lpm_constant_4j4:ag.result[18]
result[19] <= lpm_constant_4j4:ag.result[19]
result[20] <= lpm_constant_4j4:ag.result[20]
result[21] <= lpm_constant_4j4:ag.result[21]
result[22] <= lpm_constant_4j4:ag.result[22]
result[23] <= lpm_constant_4j4:ag.result[23]
result[24] <= lpm_constant_4j4:ag.result[24]
result[25] <= lpm_constant_4j4:ag.result[25]
result[26] <= lpm_constant_4j4:ag.result[26]
result[27] <= lpm_constant_4j4:ag.result[27]
result[28] <= lpm_constant_4j4:ag.result[28]
result[29] <= lpm_constant_4j4:ag.result[29]
result[30] <= lpm_constant_4j4:ag.result[30]
result[31] <= lpm_constant_4j4:ag.result[31]


|mips_mono|program_counter:ProgramCounter|LPM_DFF:133|lpm_constant:ac|lpm_constant_4j4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <VCC>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|mips_mono|mux_2x1_32bit:35
S[0] <= mux_2x1_8bit:18.S[0]
S[1] <= mux_2x1_8bit:18.S[1]
S[2] <= mux_2x1_8bit:18.S[2]
S[3] <= mux_2x1_8bit:18.S[3]
S[4] <= mux_2x1_8bit:18.S[4]
S[5] <= mux_2x1_8bit:18.S[5]
S[6] <= mux_2x1_8bit:18.S[6]
S[7] <= mux_2x1_8bit:18.S[7]
S[8] <= mux_2x1_8bit:19.S[0]
S[9] <= mux_2x1_8bit:19.S[1]
S[10] <= mux_2x1_8bit:19.S[2]
S[11] <= mux_2x1_8bit:19.S[3]
S[12] <= mux_2x1_8bit:19.S[4]
S[13] <= mux_2x1_8bit:19.S[5]
S[14] <= mux_2x1_8bit:19.S[6]
S[15] <= mux_2x1_8bit:19.S[7]
S[16] <= mux_2x1_8bit:20.S[0]
S[17] <= mux_2x1_8bit:20.S[1]
S[18] <= mux_2x1_8bit:20.S[2]
S[19] <= mux_2x1_8bit:20.S[3]
S[20] <= mux_2x1_8bit:20.S[4]
S[21] <= mux_2x1_8bit:20.S[5]
S[22] <= mux_2x1_8bit:20.S[6]
S[23] <= mux_2x1_8bit:20.S[7]
S[24] <= mux_2x1_8bit:21.S[0]
S[25] <= mux_2x1_8bit:21.S[1]
S[26] <= mux_2x1_8bit:21.S[2]
S[27] <= mux_2x1_8bit:21.S[3]
S[28] <= mux_2x1_8bit:21.S[4]
S[29] <= mux_2x1_8bit:21.S[5]
S[30] <= mux_2x1_8bit:21.S[6]
S[31] <= mux_2x1_8bit:21.S[7]
sel => mux_2x1_8bit:18.sel
sel => mux_2x1_8bit:19.sel
sel => mux_2x1_8bit:20.sel
sel => mux_2x1_8bit:21.sel
A[0] => mux_2x1_8bit:18.A[0]
A[1] => mux_2x1_8bit:18.A[1]
A[2] => mux_2x1_8bit:18.A[2]
A[3] => mux_2x1_8bit:18.A[3]
A[4] => mux_2x1_8bit:18.A[4]
A[5] => mux_2x1_8bit:18.A[5]
A[6] => mux_2x1_8bit:18.A[6]
A[7] => mux_2x1_8bit:18.A[7]
A[8] => mux_2x1_8bit:19.A[0]
A[9] => mux_2x1_8bit:19.A[1]
A[10] => mux_2x1_8bit:19.A[2]
A[11] => mux_2x1_8bit:19.A[3]
A[12] => mux_2x1_8bit:19.A[4]
A[13] => mux_2x1_8bit:19.A[5]
A[14] => mux_2x1_8bit:19.A[6]
A[15] => mux_2x1_8bit:19.A[7]
A[16] => mux_2x1_8bit:20.A[0]
A[17] => mux_2x1_8bit:20.A[1]
A[18] => mux_2x1_8bit:20.A[2]
A[19] => mux_2x1_8bit:20.A[3]
A[20] => mux_2x1_8bit:20.A[4]
A[21] => mux_2x1_8bit:20.A[5]
A[22] => mux_2x1_8bit:20.A[6]
A[23] => mux_2x1_8bit:20.A[7]
A[24] => mux_2x1_8bit:21.A[0]
A[25] => mux_2x1_8bit:21.A[1]
A[26] => mux_2x1_8bit:21.A[2]
A[27] => mux_2x1_8bit:21.A[3]
A[28] => mux_2x1_8bit:21.A[4]
A[29] => mux_2x1_8bit:21.A[5]
A[30] => mux_2x1_8bit:21.A[6]
A[31] => mux_2x1_8bit:21.A[7]
B[0] => mux_2x1_8bit:18.B[0]
B[1] => mux_2x1_8bit:18.B[1]
B[2] => mux_2x1_8bit:18.B[2]
B[3] => mux_2x1_8bit:18.B[3]
B[4] => mux_2x1_8bit:18.B[4]
B[5] => mux_2x1_8bit:18.B[5]
B[6] => mux_2x1_8bit:18.B[6]
B[7] => mux_2x1_8bit:18.B[7]
B[8] => mux_2x1_8bit:19.B[0]
B[9] => mux_2x1_8bit:19.B[1]
B[10] => mux_2x1_8bit:19.B[2]
B[11] => mux_2x1_8bit:19.B[3]
B[12] => mux_2x1_8bit:19.B[4]
B[13] => mux_2x1_8bit:19.B[5]
B[14] => mux_2x1_8bit:19.B[6]
B[15] => mux_2x1_8bit:19.B[7]
B[16] => mux_2x1_8bit:20.B[0]
B[17] => mux_2x1_8bit:20.B[1]
B[18] => mux_2x1_8bit:20.B[2]
B[19] => mux_2x1_8bit:20.B[3]
B[20] => mux_2x1_8bit:20.B[4]
B[21] => mux_2x1_8bit:20.B[5]
B[22] => mux_2x1_8bit:20.B[6]
B[23] => mux_2x1_8bit:20.B[7]
B[24] => mux_2x1_8bit:21.B[0]
B[25] => mux_2x1_8bit:21.B[1]
B[26] => mux_2x1_8bit:21.B[2]
B[27] => mux_2x1_8bit:21.B[3]
B[28] => mux_2x1_8bit:21.B[4]
B[29] => mux_2x1_8bit:21.B[5]
B[30] => mux_2x1_8bit:21.B[6]
B[31] => mux_2x1_8bit:21.B[7]


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:18|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:19|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:20|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21
S[0] <= mux_2x1_1bit:20.S
S[1] <= mux_2x1_1bit:23.S
S[2] <= mux_2x1_1bit:24.S
S[3] <= mux_2x1_1bit:25.S
S[4] <= mux_2x1_1bit:29.S
S[5] <= mux_2x1_1bit:28.S
S[6] <= mux_2x1_1bit:27.S
S[7] <= mux_2x1_1bit:26.S
sel => mux_2x1_1bit:29.sel
sel => mux_2x1_1bit:20.sel
sel => mux_2x1_1bit:28.sel
sel => mux_2x1_1bit:23.sel
sel => mux_2x1_1bit:27.sel
sel => mux_2x1_1bit:24.sel
sel => mux_2x1_1bit:26.sel
sel => mux_2x1_1bit:25.sel
A[0] => mux_2x1_1bit:20.A
A[1] => mux_2x1_1bit:23.A
A[2] => mux_2x1_1bit:24.A
A[3] => mux_2x1_1bit:25.A
A[4] => mux_2x1_1bit:29.A
A[5] => mux_2x1_1bit:28.A
A[6] => mux_2x1_1bit:27.A
A[7] => mux_2x1_1bit:26.A
B[0] => mux_2x1_1bit:20.B
B[1] => mux_2x1_1bit:23.B
B[2] => mux_2x1_1bit:24.B
B[3] => mux_2x1_1bit:25.B
B[4] => mux_2x1_1bit:29.B
B[5] => mux_2x1_1bit:28.B
B[6] => mux_2x1_1bit:27.B
B[7] => mux_2x1_1bit:26.B


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:29
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:20
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:28
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:23
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:27
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:24
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:26
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux_2x1_32bit:35|mux_2x1_8bit:21|mux_2x1_1bit:25
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|alu32bit:inst2
Op[0] => alu_1_bit:u_0.Op[0]
Op[0] => alu_1_bit:f_0:1:u_x.Op[0]
Op[0] => alu_1_bit:f_0:2:u_x.Op[0]
Op[0] => alu_1_bit:f_0:3:u_x.Op[0]
Op[0] => alu_1_bit:f_0:4:u_x.Op[0]
Op[0] => alu_1_bit:f_0:5:u_x.Op[0]
Op[0] => alu_1_bit:f_0:6:u_x.Op[0]
Op[0] => alu_1_bit:f_0:7:u_x.Op[0]
Op[0] => alu_1_bit:f_0:8:u_x.Op[0]
Op[0] => alu_1_bit:f_0:9:u_x.Op[0]
Op[0] => alu_1_bit:f_0:10:u_x.Op[0]
Op[0] => alu_1_bit:f_0:11:u_x.Op[0]
Op[0] => alu_1_bit:f_0:12:u_x.Op[0]
Op[0] => alu_1_bit:f_0:13:u_x.Op[0]
Op[0] => alu_1_bit:f_0:14:u_x.Op[0]
Op[0] => alu_1_bit:f_0:15:u_x.Op[0]
Op[0] => alu_1_bit:f_0:16:u_x.Op[0]
Op[0] => alu_1_bit:f_0:17:u_x.Op[0]
Op[0] => alu_1_bit:f_0:18:u_x.Op[0]
Op[0] => alu_1_bit:f_0:19:u_x.Op[0]
Op[0] => alu_1_bit:f_0:20:u_x.Op[0]
Op[0] => alu_1_bit:f_0:21:u_x.Op[0]
Op[0] => alu_1_bit:f_0:22:u_x.Op[0]
Op[0] => alu_1_bit:f_0:23:u_x.Op[0]
Op[0] => alu_1_bit:f_0:24:u_x.Op[0]
Op[0] => alu_1_bit:f_0:25:u_x.Op[0]
Op[0] => alu_1_bit:f_0:26:u_x.Op[0]
Op[0] => alu_1_bit:f_0:27:u_x.Op[0]
Op[0] => alu_1_bit:f_0:28:u_x.Op[0]
Op[0] => alu_1_bit:f_0:29:u_x.Op[0]
Op[0] => alu_1_bit:f_0:30:u_x.Op[0]
Op[0] => alu_1_bitmsb:u_1.Op[0]
Op[1] => alu_1_bit:u_0.Op[1]
Op[1] => alu_1_bit:f_0:1:u_x.Op[1]
Op[1] => alu_1_bit:f_0:2:u_x.Op[1]
Op[1] => alu_1_bit:f_0:3:u_x.Op[1]
Op[1] => alu_1_bit:f_0:4:u_x.Op[1]
Op[1] => alu_1_bit:f_0:5:u_x.Op[1]
Op[1] => alu_1_bit:f_0:6:u_x.Op[1]
Op[1] => alu_1_bit:f_0:7:u_x.Op[1]
Op[1] => alu_1_bit:f_0:8:u_x.Op[1]
Op[1] => alu_1_bit:f_0:9:u_x.Op[1]
Op[1] => alu_1_bit:f_0:10:u_x.Op[1]
Op[1] => alu_1_bit:f_0:11:u_x.Op[1]
Op[1] => alu_1_bit:f_0:12:u_x.Op[1]
Op[1] => alu_1_bit:f_0:13:u_x.Op[1]
Op[1] => alu_1_bit:f_0:14:u_x.Op[1]
Op[1] => alu_1_bit:f_0:15:u_x.Op[1]
Op[1] => alu_1_bit:f_0:16:u_x.Op[1]
Op[1] => alu_1_bit:f_0:17:u_x.Op[1]
Op[1] => alu_1_bit:f_0:18:u_x.Op[1]
Op[1] => alu_1_bit:f_0:19:u_x.Op[1]
Op[1] => alu_1_bit:f_0:20:u_x.Op[1]
Op[1] => alu_1_bit:f_0:21:u_x.Op[1]
Op[1] => alu_1_bit:f_0:22:u_x.Op[1]
Op[1] => alu_1_bit:f_0:23:u_x.Op[1]
Op[1] => alu_1_bit:f_0:24:u_x.Op[1]
Op[1] => alu_1_bit:f_0:25:u_x.Op[1]
Op[1] => alu_1_bit:f_0:26:u_x.Op[1]
Op[1] => alu_1_bit:f_0:27:u_x.Op[1]
Op[1] => alu_1_bit:f_0:28:u_x.Op[1]
Op[1] => alu_1_bit:f_0:29:u_x.Op[1]
Op[1] => alu_1_bit:f_0:30:u_x.Op[1]
Op[1] => alu_1_bitmsb:u_1.Op[1]
InvB => alu_1_bit:u_0.InvB
InvB => alu_1_bit:u_0.CarryIn
InvB => alu_1_bit:f_0:1:u_x.InvB
InvB => alu_1_bit:f_0:2:u_x.InvB
InvB => alu_1_bit:f_0:3:u_x.InvB
InvB => alu_1_bit:f_0:4:u_x.InvB
InvB => alu_1_bit:f_0:5:u_x.InvB
InvB => alu_1_bit:f_0:6:u_x.InvB
InvB => alu_1_bit:f_0:7:u_x.InvB
InvB => alu_1_bit:f_0:8:u_x.InvB
InvB => alu_1_bit:f_0:9:u_x.InvB
InvB => alu_1_bit:f_0:10:u_x.InvB
InvB => alu_1_bit:f_0:11:u_x.InvB
InvB => alu_1_bit:f_0:12:u_x.InvB
InvB => alu_1_bit:f_0:13:u_x.InvB
InvB => alu_1_bit:f_0:14:u_x.InvB
InvB => alu_1_bit:f_0:15:u_x.InvB
InvB => alu_1_bit:f_0:16:u_x.InvB
InvB => alu_1_bit:f_0:17:u_x.InvB
InvB => alu_1_bit:f_0:18:u_x.InvB
InvB => alu_1_bit:f_0:19:u_x.InvB
InvB => alu_1_bit:f_0:20:u_x.InvB
InvB => alu_1_bit:f_0:21:u_x.InvB
InvB => alu_1_bit:f_0:22:u_x.InvB
InvB => alu_1_bit:f_0:23:u_x.InvB
InvB => alu_1_bit:f_0:24:u_x.InvB
InvB => alu_1_bit:f_0:25:u_x.InvB
InvB => alu_1_bit:f_0:26:u_x.InvB
InvB => alu_1_bit:f_0:27:u_x.InvB
InvB => alu_1_bit:f_0:28:u_x.InvB
InvB => alu_1_bit:f_0:29:u_x.InvB
InvB => alu_1_bit:f_0:30:u_x.InvB
InvB => alu_1_bitmsb:u_1.InvB
A[0] => alu_1_bit:u_0.A
A[1] => alu_1_bit:f_0:1:u_x.A
A[2] => alu_1_bit:f_0:2:u_x.A
A[3] => alu_1_bit:f_0:3:u_x.A
A[4] => alu_1_bit:f_0:4:u_x.A
A[5] => alu_1_bit:f_0:5:u_x.A
A[6] => alu_1_bit:f_0:6:u_x.A
A[7] => alu_1_bit:f_0:7:u_x.A
A[8] => alu_1_bit:f_0:8:u_x.A
A[9] => alu_1_bit:f_0:9:u_x.A
A[10] => alu_1_bit:f_0:10:u_x.A
A[11] => alu_1_bit:f_0:11:u_x.A
A[12] => alu_1_bit:f_0:12:u_x.A
A[13] => alu_1_bit:f_0:13:u_x.A
A[14] => alu_1_bit:f_0:14:u_x.A
A[15] => alu_1_bit:f_0:15:u_x.A
A[16] => alu_1_bit:f_0:16:u_x.A
A[17] => alu_1_bit:f_0:17:u_x.A
A[18] => alu_1_bit:f_0:18:u_x.A
A[19] => alu_1_bit:f_0:19:u_x.A
A[20] => alu_1_bit:f_0:20:u_x.A
A[21] => alu_1_bit:f_0:21:u_x.A
A[22] => alu_1_bit:f_0:22:u_x.A
A[23] => alu_1_bit:f_0:23:u_x.A
A[24] => alu_1_bit:f_0:24:u_x.A
A[25] => alu_1_bit:f_0:25:u_x.A
A[26] => alu_1_bit:f_0:26:u_x.A
A[27] => alu_1_bit:f_0:27:u_x.A
A[28] => alu_1_bit:f_0:28:u_x.A
A[29] => alu_1_bit:f_0:29:u_x.A
A[30] => alu_1_bit:f_0:30:u_x.A
A[31] => alu_1_bitmsb:u_1.A
B[0] => alu_1_bit:u_0.B
B[1] => alu_1_bit:f_0:1:u_x.B
B[2] => alu_1_bit:f_0:2:u_x.B
B[3] => alu_1_bit:f_0:3:u_x.B
B[4] => alu_1_bit:f_0:4:u_x.B
B[5] => alu_1_bit:f_0:5:u_x.B
B[6] => alu_1_bit:f_0:6:u_x.B
B[7] => alu_1_bit:f_0:7:u_x.B
B[8] => alu_1_bit:f_0:8:u_x.B
B[9] => alu_1_bit:f_0:9:u_x.B
B[10] => alu_1_bit:f_0:10:u_x.B
B[11] => alu_1_bit:f_0:11:u_x.B
B[12] => alu_1_bit:f_0:12:u_x.B
B[13] => alu_1_bit:f_0:13:u_x.B
B[14] => alu_1_bit:f_0:14:u_x.B
B[15] => alu_1_bit:f_0:15:u_x.B
B[16] => alu_1_bit:f_0:16:u_x.B
B[17] => alu_1_bit:f_0:17:u_x.B
B[18] => alu_1_bit:f_0:18:u_x.B
B[19] => alu_1_bit:f_0:19:u_x.B
B[20] => alu_1_bit:f_0:20:u_x.B
B[21] => alu_1_bit:f_0:21:u_x.B
B[22] => alu_1_bit:f_0:22:u_x.B
B[23] => alu_1_bit:f_0:23:u_x.B
B[24] => alu_1_bit:f_0:24:u_x.B
B[25] => alu_1_bit:f_0:25:u_x.B
B[26] => alu_1_bit:f_0:26:u_x.B
B[27] => alu_1_bit:f_0:27:u_x.B
B[28] => alu_1_bit:f_0:28:u_x.B
B[29] => alu_1_bit:f_0:29:u_x.B
B[30] => alu_1_bit:f_0:30:u_x.B
B[31] => alu_1_bitmsb:u_1.B
Result[0] <= alu_1_bit:u_0.Result
Result[1] <= alu_1_bit:f_0:1:u_x.Result
Result[2] <= alu_1_bit:f_0:2:u_x.Result
Result[3] <= alu_1_bit:f_0:3:u_x.Result
Result[4] <= alu_1_bit:f_0:4:u_x.Result
Result[5] <= alu_1_bit:f_0:5:u_x.Result
Result[6] <= alu_1_bit:f_0:6:u_x.Result
Result[7] <= alu_1_bit:f_0:7:u_x.Result
Result[8] <= alu_1_bit:f_0:8:u_x.Result
Result[9] <= alu_1_bit:f_0:9:u_x.Result
Result[10] <= alu_1_bit:f_0:10:u_x.Result
Result[11] <= alu_1_bit:f_0:11:u_x.Result
Result[12] <= alu_1_bit:f_0:12:u_x.Result
Result[13] <= alu_1_bit:f_0:13:u_x.Result
Result[14] <= alu_1_bit:f_0:14:u_x.Result
Result[15] <= alu_1_bit:f_0:15:u_x.Result
Result[16] <= alu_1_bit:f_0:16:u_x.Result
Result[17] <= alu_1_bit:f_0:17:u_x.Result
Result[18] <= alu_1_bit:f_0:18:u_x.Result
Result[19] <= alu_1_bit:f_0:19:u_x.Result
Result[20] <= alu_1_bit:f_0:20:u_x.Result
Result[21] <= alu_1_bit:f_0:21:u_x.Result
Result[22] <= alu_1_bit:f_0:22:u_x.Result
Result[23] <= alu_1_bit:f_0:23:u_x.Result
Result[24] <= alu_1_bit:f_0:24:u_x.Result
Result[25] <= alu_1_bit:f_0:25:u_x.Result
Result[26] <= alu_1_bit:f_0:26:u_x.Result
Result[27] <= alu_1_bit:f_0:27:u_x.Result
Result[28] <= alu_1_bit:f_0:28:u_x.Result
Result[29] <= alu_1_bit:f_0:29:u_x.Result
Result[30] <= alu_1_bit:f_0:30:u_x.Result
Result[31] <= alu_1_bitmsb:u_1.Result
Zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Overf <= alu_1_bitmsb:u_1.Overflow


|mips_mono|alu32bit:inst2|alu_1_bit:u_0
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:u_0|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:u_0|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:1:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:1:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:1:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:2:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:2:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:2:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:3:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:3:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:3:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:4:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:4:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:4:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:5:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:5:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:5:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:6:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:6:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:6:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:7:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:7:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:7:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:8:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:8:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:8:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:9:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:9:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:9:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:10:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:10:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:10:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:11:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:11:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:11:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:12:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:12:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:12:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:13:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:13:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:13:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:14:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:14:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:14:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:15:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:15:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:15:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:16:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:16:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:16:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:17:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:17:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:17:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:18:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:18:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:18:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:19:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:19:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:19:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:20:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:20:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:20:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:21:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:21:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:21:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:22:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:22:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:22:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:23:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:23:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:23:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:24:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:24:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:24:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:25:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:25:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:25:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:26:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:26:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:26:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:27:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:27:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:27:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:28:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:28:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:28:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:29:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:29:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:29:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:30:u_x
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
CarryOut <= fulladder:u_0.o_COUT


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:30:u_x|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bit:\f_0:30:u_x|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bitmsb:u_1
Op[0] => mux4x1_1bit:u_1.sel[0]
Op[1] => Overflow~1.IN1
Op[1] => mux4x1_1bit:u_1.sel[1]
InvB => w_Bxor.IN0
CarryIn => Overflow~0.IN1
CarryIn => fulladder:u_0.i_CIN
A => w_A.IN0
A => w_B.IN0
A => fulladder:u_0.i_DIN0
B => w_Bxor.IN1
B => w_A.IN1
B => w_B.IN1
less => mux4x1_1bit:u_1.d
Result <= mux4x1_1bit:u_1.s
Set <= fulladder:u_0.o_DOUT
Overflow <= Overflow~1.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bitmsb:u_1|fulladder:u_0
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alu32bit:inst2|alu_1_bitmsb:u_1|mux4x1_1bit:u_1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
a => Mux0.IN2
b => Mux0.IN3
c => Mux0.IN4
d => Mux0.IN5
s <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|alucontrol:inst18
aluop[0] => op~1.IN1
aluop[1] => op~0.IN0
aluop[1] => op~4.IN1
aluop[1] => op~2.IN0
f[0] => op~3.IN0
f[1] => op~0.IN1
f[2] => op~2.IN1
f[3] => op~3.IN1
f[4] => ~NO_FANOUT~
f[5] => ~NO_FANOUT~
op[0] <= op~4.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op~2.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op~1.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|bank_reg_32x32bit:BancoRegistradores
Rd_Data_A[0] <= mux32x1_32bit:inst1.o_DOUT[0]
Rd_Data_A[1] <= mux32x1_32bit:inst1.o_DOUT[1]
Rd_Data_A[2] <= mux32x1_32bit:inst1.o_DOUT[2]
Rd_Data_A[3] <= mux32x1_32bit:inst1.o_DOUT[3]
Rd_Data_A[4] <= mux32x1_32bit:inst1.o_DOUT[4]
Rd_Data_A[5] <= mux32x1_32bit:inst1.o_DOUT[5]
Rd_Data_A[6] <= mux32x1_32bit:inst1.o_DOUT[6]
Rd_Data_A[7] <= mux32x1_32bit:inst1.o_DOUT[7]
Rd_Data_A[8] <= mux32x1_32bit:inst1.o_DOUT[8]
Rd_Data_A[9] <= mux32x1_32bit:inst1.o_DOUT[9]
Rd_Data_A[10] <= mux32x1_32bit:inst1.o_DOUT[10]
Rd_Data_A[11] <= mux32x1_32bit:inst1.o_DOUT[11]
Rd_Data_A[12] <= mux32x1_32bit:inst1.o_DOUT[12]
Rd_Data_A[13] <= mux32x1_32bit:inst1.o_DOUT[13]
Rd_Data_A[14] <= mux32x1_32bit:inst1.o_DOUT[14]
Rd_Data_A[15] <= mux32x1_32bit:inst1.o_DOUT[15]
Rd_Data_A[16] <= mux32x1_32bit:inst1.o_DOUT[16]
Rd_Data_A[17] <= mux32x1_32bit:inst1.o_DOUT[17]
Rd_Data_A[18] <= mux32x1_32bit:inst1.o_DOUT[18]
Rd_Data_A[19] <= mux32x1_32bit:inst1.o_DOUT[19]
Rd_Data_A[20] <= mux32x1_32bit:inst1.o_DOUT[20]
Rd_Data_A[21] <= mux32x1_32bit:inst1.o_DOUT[21]
Rd_Data_A[22] <= mux32x1_32bit:inst1.o_DOUT[22]
Rd_Data_A[23] <= mux32x1_32bit:inst1.o_DOUT[23]
Rd_Data_A[24] <= mux32x1_32bit:inst1.o_DOUT[24]
Rd_Data_A[25] <= mux32x1_32bit:inst1.o_DOUT[25]
Rd_Data_A[26] <= mux32x1_32bit:inst1.o_DOUT[26]
Rd_Data_A[27] <= mux32x1_32bit:inst1.o_DOUT[27]
Rd_Data_A[28] <= mux32x1_32bit:inst1.o_DOUT[28]
Rd_Data_A[29] <= mux32x1_32bit:inst1.o_DOUT[29]
Rd_Data_A[30] <= mux32x1_32bit:inst1.o_DOUT[30]
Rd_Data_A[31] <= mux32x1_32bit:inst1.o_DOUT[31]
clk => reg_pp_32bit_null:nulo.clk
clk => reg_pp_32bit:at.clk
clk => reg_pp_32bit:v0.clk
clk => reg_pp_32bit:v1.clk
clk => reg_pp_32bit:a0.clk
clk => reg_pp_32bit:a1.clk
clk => reg_pp_32bit:a2.clk
clk => reg_pp_32bit:a3.clk
clk => reg_pp_32bit:t0.clk
clk => reg_pp_32bit:t1.clk
clk => reg_pp_32bit:t2.clk
clk => reg_pp_32bit:t3.clk
clk => reg_pp_32bit:t4.clk
clk => reg_pp_32bit:t5.clk
clk => reg_pp_32bit:t6.clk
clk => reg_pp_32bit:t7.clk
clk => reg_pp_32bit:s0.clk
clk => reg_pp_32bit:s1.clk
clk => reg_pp_32bit:s2.clk
clk => reg_pp_32bit:s3.clk
clk => reg_pp_32bit:s4.clk
clk => reg_pp_32bit:s5.clk
clk => reg_pp_32bit:s6.clk
clk => reg_pp_32bit:s7.clk
clk => reg_pp_32bit:t8.clk
clk => reg_pp_32bit:t9.clk
clk => reg_pp_32bit:k0.clk
clk => reg_pp_32bit:k1.clk
clk => reg_pp_32bit:gp.clk
clk => reg_pp_32bit:sp.clk
clk => reg_pp_32bit:fp.clk
clk => reg_pp_32bit:ra.clk
rst => reg_pp_32bit_null:nulo.rst
rst => reg_pp_32bit:at.rst
rst => reg_pp_32bit:v0.rst
rst => reg_pp_32bit:v1.rst
rst => reg_pp_32bit:a0.rst
rst => reg_pp_32bit:a1.rst
rst => reg_pp_32bit:a2.rst
rst => reg_pp_32bit:a3.rst
rst => reg_pp_32bit:t0.rst
rst => reg_pp_32bit:t1.rst
rst => reg_pp_32bit:t2.rst
rst => reg_pp_32bit:t3.rst
rst => reg_pp_32bit:t4.rst
rst => reg_pp_32bit:t5.rst
rst => reg_pp_32bit:t6.rst
rst => reg_pp_32bit:t7.rst
rst => reg_pp_32bit:s0.rst
rst => reg_pp_32bit:s1.rst
rst => reg_pp_32bit:s2.rst
rst => reg_pp_32bit:s3.rst
rst => reg_pp_32bit:s4.rst
rst => reg_pp_32bit:s5.rst
rst => reg_pp_32bit:s6.rst
rst => reg_pp_32bit:s7.rst
rst => reg_pp_32bit:t8.rst
rst => reg_pp_32bit:t9.rst
rst => reg_pp_32bit:k0.rst
rst => reg_pp_32bit:k1.rst
rst => reg_pp_32bit:gp.rst
rst => reg_pp_32bit:sp.rst
rst => reg_pp_32bit:fp.rst
rst => reg_pp_32bit:ra.rst
wr => 160.IN0
wr => 122.IN0
wr => 123.IN0
wr => 126.IN0
wr => 125.IN0
wr => 124.IN0
wr => 128.IN0
wr => 129.IN0
wr => 137.IN0
wr => 136.IN0
wr => 135.IN0
wr => 133.IN0
wr => 134.IN0
wr => 132.IN0
wr => 131.IN0
wr => 130.IN0
wr => 153.IN0
wr => 151.IN0
wr => 152.IN0
wr => 150.IN0
wr => 149.IN0
wr => 148.IN0
wr => 146.IN0
wr => 147.IN0
wr => 145.IN0
wr => 143.IN0
wr => 144.IN0
wr => 141.IN0
wr => 142.IN0
wr => 140.IN0
wr => 138.IN0
wr => 139.IN0
Wr_Addr[0] => decoder5x32:inst.addr[0]
Wr_Addr[1] => decoder5x32:inst.addr[1]
Wr_Addr[2] => decoder5x32:inst.addr[2]
Wr_Addr[3] => decoder5x32:inst.addr[3]
Wr_Addr[4] => decoder5x32:inst.addr[4]
Wr_Data[0] => reg_pp_32bit_null:nulo.D[0]
Wr_Data[0] => reg_pp_32bit:at.D[0]
Wr_Data[0] => reg_pp_32bit:v0.D[0]
Wr_Data[0] => reg_pp_32bit:v1.D[0]
Wr_Data[0] => reg_pp_32bit:a0.D[0]
Wr_Data[0] => reg_pp_32bit:a1.D[0]
Wr_Data[0] => reg_pp_32bit:a2.D[0]
Wr_Data[0] => reg_pp_32bit:a3.D[0]
Wr_Data[0] => reg_pp_32bit:t0.D[0]
Wr_Data[0] => reg_pp_32bit:t1.D[0]
Wr_Data[0] => reg_pp_32bit:t2.D[0]
Wr_Data[0] => reg_pp_32bit:t3.D[0]
Wr_Data[0] => reg_pp_32bit:t4.D[0]
Wr_Data[0] => reg_pp_32bit:t5.D[0]
Wr_Data[0] => reg_pp_32bit:t6.D[0]
Wr_Data[0] => reg_pp_32bit:t7.D[0]
Wr_Data[0] => reg_pp_32bit:s0.D[0]
Wr_Data[0] => reg_pp_32bit:s1.D[0]
Wr_Data[0] => reg_pp_32bit:s2.D[0]
Wr_Data[0] => reg_pp_32bit:s3.D[0]
Wr_Data[0] => reg_pp_32bit:s4.D[0]
Wr_Data[0] => reg_pp_32bit:s5.D[0]
Wr_Data[0] => reg_pp_32bit:s6.D[0]
Wr_Data[0] => reg_pp_32bit:s7.D[0]
Wr_Data[0] => reg_pp_32bit:t8.D[0]
Wr_Data[0] => reg_pp_32bit:t9.D[0]
Wr_Data[0] => reg_pp_32bit:k0.D[0]
Wr_Data[0] => reg_pp_32bit:k1.D[0]
Wr_Data[0] => reg_pp_32bit:gp.D[0]
Wr_Data[0] => reg_pp_32bit:sp.D[0]
Wr_Data[0] => reg_pp_32bit:fp.D[0]
Wr_Data[0] => reg_pp_32bit:ra.D[0]
Wr_Data[1] => reg_pp_32bit_null:nulo.D[1]
Wr_Data[1] => reg_pp_32bit:at.D[1]
Wr_Data[1] => reg_pp_32bit:v0.D[1]
Wr_Data[1] => reg_pp_32bit:v1.D[1]
Wr_Data[1] => reg_pp_32bit:a0.D[1]
Wr_Data[1] => reg_pp_32bit:a1.D[1]
Wr_Data[1] => reg_pp_32bit:a2.D[1]
Wr_Data[1] => reg_pp_32bit:a3.D[1]
Wr_Data[1] => reg_pp_32bit:t0.D[1]
Wr_Data[1] => reg_pp_32bit:t1.D[1]
Wr_Data[1] => reg_pp_32bit:t2.D[1]
Wr_Data[1] => reg_pp_32bit:t3.D[1]
Wr_Data[1] => reg_pp_32bit:t4.D[1]
Wr_Data[1] => reg_pp_32bit:t5.D[1]
Wr_Data[1] => reg_pp_32bit:t6.D[1]
Wr_Data[1] => reg_pp_32bit:t7.D[1]
Wr_Data[1] => reg_pp_32bit:s0.D[1]
Wr_Data[1] => reg_pp_32bit:s1.D[1]
Wr_Data[1] => reg_pp_32bit:s2.D[1]
Wr_Data[1] => reg_pp_32bit:s3.D[1]
Wr_Data[1] => reg_pp_32bit:s4.D[1]
Wr_Data[1] => reg_pp_32bit:s5.D[1]
Wr_Data[1] => reg_pp_32bit:s6.D[1]
Wr_Data[1] => reg_pp_32bit:s7.D[1]
Wr_Data[1] => reg_pp_32bit:t8.D[1]
Wr_Data[1] => reg_pp_32bit:t9.D[1]
Wr_Data[1] => reg_pp_32bit:k0.D[1]
Wr_Data[1] => reg_pp_32bit:k1.D[1]
Wr_Data[1] => reg_pp_32bit:gp.D[1]
Wr_Data[1] => reg_pp_32bit:sp.D[1]
Wr_Data[1] => reg_pp_32bit:fp.D[1]
Wr_Data[1] => reg_pp_32bit:ra.D[1]
Wr_Data[2] => reg_pp_32bit_null:nulo.D[2]
Wr_Data[2] => reg_pp_32bit:at.D[2]
Wr_Data[2] => reg_pp_32bit:v0.D[2]
Wr_Data[2] => reg_pp_32bit:v1.D[2]
Wr_Data[2] => reg_pp_32bit:a0.D[2]
Wr_Data[2] => reg_pp_32bit:a1.D[2]
Wr_Data[2] => reg_pp_32bit:a2.D[2]
Wr_Data[2] => reg_pp_32bit:a3.D[2]
Wr_Data[2] => reg_pp_32bit:t0.D[2]
Wr_Data[2] => reg_pp_32bit:t1.D[2]
Wr_Data[2] => reg_pp_32bit:t2.D[2]
Wr_Data[2] => reg_pp_32bit:t3.D[2]
Wr_Data[2] => reg_pp_32bit:t4.D[2]
Wr_Data[2] => reg_pp_32bit:t5.D[2]
Wr_Data[2] => reg_pp_32bit:t6.D[2]
Wr_Data[2] => reg_pp_32bit:t7.D[2]
Wr_Data[2] => reg_pp_32bit:s0.D[2]
Wr_Data[2] => reg_pp_32bit:s1.D[2]
Wr_Data[2] => reg_pp_32bit:s2.D[2]
Wr_Data[2] => reg_pp_32bit:s3.D[2]
Wr_Data[2] => reg_pp_32bit:s4.D[2]
Wr_Data[2] => reg_pp_32bit:s5.D[2]
Wr_Data[2] => reg_pp_32bit:s6.D[2]
Wr_Data[2] => reg_pp_32bit:s7.D[2]
Wr_Data[2] => reg_pp_32bit:t8.D[2]
Wr_Data[2] => reg_pp_32bit:t9.D[2]
Wr_Data[2] => reg_pp_32bit:k0.D[2]
Wr_Data[2] => reg_pp_32bit:k1.D[2]
Wr_Data[2] => reg_pp_32bit:gp.D[2]
Wr_Data[2] => reg_pp_32bit:sp.D[2]
Wr_Data[2] => reg_pp_32bit:fp.D[2]
Wr_Data[2] => reg_pp_32bit:ra.D[2]
Wr_Data[3] => reg_pp_32bit_null:nulo.D[3]
Wr_Data[3] => reg_pp_32bit:at.D[3]
Wr_Data[3] => reg_pp_32bit:v0.D[3]
Wr_Data[3] => reg_pp_32bit:v1.D[3]
Wr_Data[3] => reg_pp_32bit:a0.D[3]
Wr_Data[3] => reg_pp_32bit:a1.D[3]
Wr_Data[3] => reg_pp_32bit:a2.D[3]
Wr_Data[3] => reg_pp_32bit:a3.D[3]
Wr_Data[3] => reg_pp_32bit:t0.D[3]
Wr_Data[3] => reg_pp_32bit:t1.D[3]
Wr_Data[3] => reg_pp_32bit:t2.D[3]
Wr_Data[3] => reg_pp_32bit:t3.D[3]
Wr_Data[3] => reg_pp_32bit:t4.D[3]
Wr_Data[3] => reg_pp_32bit:t5.D[3]
Wr_Data[3] => reg_pp_32bit:t6.D[3]
Wr_Data[3] => reg_pp_32bit:t7.D[3]
Wr_Data[3] => reg_pp_32bit:s0.D[3]
Wr_Data[3] => reg_pp_32bit:s1.D[3]
Wr_Data[3] => reg_pp_32bit:s2.D[3]
Wr_Data[3] => reg_pp_32bit:s3.D[3]
Wr_Data[3] => reg_pp_32bit:s4.D[3]
Wr_Data[3] => reg_pp_32bit:s5.D[3]
Wr_Data[3] => reg_pp_32bit:s6.D[3]
Wr_Data[3] => reg_pp_32bit:s7.D[3]
Wr_Data[3] => reg_pp_32bit:t8.D[3]
Wr_Data[3] => reg_pp_32bit:t9.D[3]
Wr_Data[3] => reg_pp_32bit:k0.D[3]
Wr_Data[3] => reg_pp_32bit:k1.D[3]
Wr_Data[3] => reg_pp_32bit:gp.D[3]
Wr_Data[3] => reg_pp_32bit:sp.D[3]
Wr_Data[3] => reg_pp_32bit:fp.D[3]
Wr_Data[3] => reg_pp_32bit:ra.D[3]
Wr_Data[4] => reg_pp_32bit_null:nulo.D[4]
Wr_Data[4] => reg_pp_32bit:at.D[4]
Wr_Data[4] => reg_pp_32bit:v0.D[4]
Wr_Data[4] => reg_pp_32bit:v1.D[4]
Wr_Data[4] => reg_pp_32bit:a0.D[4]
Wr_Data[4] => reg_pp_32bit:a1.D[4]
Wr_Data[4] => reg_pp_32bit:a2.D[4]
Wr_Data[4] => reg_pp_32bit:a3.D[4]
Wr_Data[4] => reg_pp_32bit:t0.D[4]
Wr_Data[4] => reg_pp_32bit:t1.D[4]
Wr_Data[4] => reg_pp_32bit:t2.D[4]
Wr_Data[4] => reg_pp_32bit:t3.D[4]
Wr_Data[4] => reg_pp_32bit:t4.D[4]
Wr_Data[4] => reg_pp_32bit:t5.D[4]
Wr_Data[4] => reg_pp_32bit:t6.D[4]
Wr_Data[4] => reg_pp_32bit:t7.D[4]
Wr_Data[4] => reg_pp_32bit:s0.D[4]
Wr_Data[4] => reg_pp_32bit:s1.D[4]
Wr_Data[4] => reg_pp_32bit:s2.D[4]
Wr_Data[4] => reg_pp_32bit:s3.D[4]
Wr_Data[4] => reg_pp_32bit:s4.D[4]
Wr_Data[4] => reg_pp_32bit:s5.D[4]
Wr_Data[4] => reg_pp_32bit:s6.D[4]
Wr_Data[4] => reg_pp_32bit:s7.D[4]
Wr_Data[4] => reg_pp_32bit:t8.D[4]
Wr_Data[4] => reg_pp_32bit:t9.D[4]
Wr_Data[4] => reg_pp_32bit:k0.D[4]
Wr_Data[4] => reg_pp_32bit:k1.D[4]
Wr_Data[4] => reg_pp_32bit:gp.D[4]
Wr_Data[4] => reg_pp_32bit:sp.D[4]
Wr_Data[4] => reg_pp_32bit:fp.D[4]
Wr_Data[4] => reg_pp_32bit:ra.D[4]
Wr_Data[5] => reg_pp_32bit_null:nulo.D[5]
Wr_Data[5] => reg_pp_32bit:at.D[5]
Wr_Data[5] => reg_pp_32bit:v0.D[5]
Wr_Data[5] => reg_pp_32bit:v1.D[5]
Wr_Data[5] => reg_pp_32bit:a0.D[5]
Wr_Data[5] => reg_pp_32bit:a1.D[5]
Wr_Data[5] => reg_pp_32bit:a2.D[5]
Wr_Data[5] => reg_pp_32bit:a3.D[5]
Wr_Data[5] => reg_pp_32bit:t0.D[5]
Wr_Data[5] => reg_pp_32bit:t1.D[5]
Wr_Data[5] => reg_pp_32bit:t2.D[5]
Wr_Data[5] => reg_pp_32bit:t3.D[5]
Wr_Data[5] => reg_pp_32bit:t4.D[5]
Wr_Data[5] => reg_pp_32bit:t5.D[5]
Wr_Data[5] => reg_pp_32bit:t6.D[5]
Wr_Data[5] => reg_pp_32bit:t7.D[5]
Wr_Data[5] => reg_pp_32bit:s0.D[5]
Wr_Data[5] => reg_pp_32bit:s1.D[5]
Wr_Data[5] => reg_pp_32bit:s2.D[5]
Wr_Data[5] => reg_pp_32bit:s3.D[5]
Wr_Data[5] => reg_pp_32bit:s4.D[5]
Wr_Data[5] => reg_pp_32bit:s5.D[5]
Wr_Data[5] => reg_pp_32bit:s6.D[5]
Wr_Data[5] => reg_pp_32bit:s7.D[5]
Wr_Data[5] => reg_pp_32bit:t8.D[5]
Wr_Data[5] => reg_pp_32bit:t9.D[5]
Wr_Data[5] => reg_pp_32bit:k0.D[5]
Wr_Data[5] => reg_pp_32bit:k1.D[5]
Wr_Data[5] => reg_pp_32bit:gp.D[5]
Wr_Data[5] => reg_pp_32bit:sp.D[5]
Wr_Data[5] => reg_pp_32bit:fp.D[5]
Wr_Data[5] => reg_pp_32bit:ra.D[5]
Wr_Data[6] => reg_pp_32bit_null:nulo.D[6]
Wr_Data[6] => reg_pp_32bit:at.D[6]
Wr_Data[6] => reg_pp_32bit:v0.D[6]
Wr_Data[6] => reg_pp_32bit:v1.D[6]
Wr_Data[6] => reg_pp_32bit:a0.D[6]
Wr_Data[6] => reg_pp_32bit:a1.D[6]
Wr_Data[6] => reg_pp_32bit:a2.D[6]
Wr_Data[6] => reg_pp_32bit:a3.D[6]
Wr_Data[6] => reg_pp_32bit:t0.D[6]
Wr_Data[6] => reg_pp_32bit:t1.D[6]
Wr_Data[6] => reg_pp_32bit:t2.D[6]
Wr_Data[6] => reg_pp_32bit:t3.D[6]
Wr_Data[6] => reg_pp_32bit:t4.D[6]
Wr_Data[6] => reg_pp_32bit:t5.D[6]
Wr_Data[6] => reg_pp_32bit:t6.D[6]
Wr_Data[6] => reg_pp_32bit:t7.D[6]
Wr_Data[6] => reg_pp_32bit:s0.D[6]
Wr_Data[6] => reg_pp_32bit:s1.D[6]
Wr_Data[6] => reg_pp_32bit:s2.D[6]
Wr_Data[6] => reg_pp_32bit:s3.D[6]
Wr_Data[6] => reg_pp_32bit:s4.D[6]
Wr_Data[6] => reg_pp_32bit:s5.D[6]
Wr_Data[6] => reg_pp_32bit:s6.D[6]
Wr_Data[6] => reg_pp_32bit:s7.D[6]
Wr_Data[6] => reg_pp_32bit:t8.D[6]
Wr_Data[6] => reg_pp_32bit:t9.D[6]
Wr_Data[6] => reg_pp_32bit:k0.D[6]
Wr_Data[6] => reg_pp_32bit:k1.D[6]
Wr_Data[6] => reg_pp_32bit:gp.D[6]
Wr_Data[6] => reg_pp_32bit:sp.D[6]
Wr_Data[6] => reg_pp_32bit:fp.D[6]
Wr_Data[6] => reg_pp_32bit:ra.D[6]
Wr_Data[7] => reg_pp_32bit_null:nulo.D[7]
Wr_Data[7] => reg_pp_32bit:at.D[7]
Wr_Data[7] => reg_pp_32bit:v0.D[7]
Wr_Data[7] => reg_pp_32bit:v1.D[7]
Wr_Data[7] => reg_pp_32bit:a0.D[7]
Wr_Data[7] => reg_pp_32bit:a1.D[7]
Wr_Data[7] => reg_pp_32bit:a2.D[7]
Wr_Data[7] => reg_pp_32bit:a3.D[7]
Wr_Data[7] => reg_pp_32bit:t0.D[7]
Wr_Data[7] => reg_pp_32bit:t1.D[7]
Wr_Data[7] => reg_pp_32bit:t2.D[7]
Wr_Data[7] => reg_pp_32bit:t3.D[7]
Wr_Data[7] => reg_pp_32bit:t4.D[7]
Wr_Data[7] => reg_pp_32bit:t5.D[7]
Wr_Data[7] => reg_pp_32bit:t6.D[7]
Wr_Data[7] => reg_pp_32bit:t7.D[7]
Wr_Data[7] => reg_pp_32bit:s0.D[7]
Wr_Data[7] => reg_pp_32bit:s1.D[7]
Wr_Data[7] => reg_pp_32bit:s2.D[7]
Wr_Data[7] => reg_pp_32bit:s3.D[7]
Wr_Data[7] => reg_pp_32bit:s4.D[7]
Wr_Data[7] => reg_pp_32bit:s5.D[7]
Wr_Data[7] => reg_pp_32bit:s6.D[7]
Wr_Data[7] => reg_pp_32bit:s7.D[7]
Wr_Data[7] => reg_pp_32bit:t8.D[7]
Wr_Data[7] => reg_pp_32bit:t9.D[7]
Wr_Data[7] => reg_pp_32bit:k0.D[7]
Wr_Data[7] => reg_pp_32bit:k1.D[7]
Wr_Data[7] => reg_pp_32bit:gp.D[7]
Wr_Data[7] => reg_pp_32bit:sp.D[7]
Wr_Data[7] => reg_pp_32bit:fp.D[7]
Wr_Data[7] => reg_pp_32bit:ra.D[7]
Wr_Data[8] => reg_pp_32bit_null:nulo.D[8]
Wr_Data[8] => reg_pp_32bit:at.D[8]
Wr_Data[8] => reg_pp_32bit:v0.D[8]
Wr_Data[8] => reg_pp_32bit:v1.D[8]
Wr_Data[8] => reg_pp_32bit:a0.D[8]
Wr_Data[8] => reg_pp_32bit:a1.D[8]
Wr_Data[8] => reg_pp_32bit:a2.D[8]
Wr_Data[8] => reg_pp_32bit:a3.D[8]
Wr_Data[8] => reg_pp_32bit:t0.D[8]
Wr_Data[8] => reg_pp_32bit:t1.D[8]
Wr_Data[8] => reg_pp_32bit:t2.D[8]
Wr_Data[8] => reg_pp_32bit:t3.D[8]
Wr_Data[8] => reg_pp_32bit:t4.D[8]
Wr_Data[8] => reg_pp_32bit:t5.D[8]
Wr_Data[8] => reg_pp_32bit:t6.D[8]
Wr_Data[8] => reg_pp_32bit:t7.D[8]
Wr_Data[8] => reg_pp_32bit:s0.D[8]
Wr_Data[8] => reg_pp_32bit:s1.D[8]
Wr_Data[8] => reg_pp_32bit:s2.D[8]
Wr_Data[8] => reg_pp_32bit:s3.D[8]
Wr_Data[8] => reg_pp_32bit:s4.D[8]
Wr_Data[8] => reg_pp_32bit:s5.D[8]
Wr_Data[8] => reg_pp_32bit:s6.D[8]
Wr_Data[8] => reg_pp_32bit:s7.D[8]
Wr_Data[8] => reg_pp_32bit:t8.D[8]
Wr_Data[8] => reg_pp_32bit:t9.D[8]
Wr_Data[8] => reg_pp_32bit:k0.D[8]
Wr_Data[8] => reg_pp_32bit:k1.D[8]
Wr_Data[8] => reg_pp_32bit:gp.D[8]
Wr_Data[8] => reg_pp_32bit:sp.D[8]
Wr_Data[8] => reg_pp_32bit:fp.D[8]
Wr_Data[8] => reg_pp_32bit:ra.D[8]
Wr_Data[9] => reg_pp_32bit_null:nulo.D[9]
Wr_Data[9] => reg_pp_32bit:at.D[9]
Wr_Data[9] => reg_pp_32bit:v0.D[9]
Wr_Data[9] => reg_pp_32bit:v1.D[9]
Wr_Data[9] => reg_pp_32bit:a0.D[9]
Wr_Data[9] => reg_pp_32bit:a1.D[9]
Wr_Data[9] => reg_pp_32bit:a2.D[9]
Wr_Data[9] => reg_pp_32bit:a3.D[9]
Wr_Data[9] => reg_pp_32bit:t0.D[9]
Wr_Data[9] => reg_pp_32bit:t1.D[9]
Wr_Data[9] => reg_pp_32bit:t2.D[9]
Wr_Data[9] => reg_pp_32bit:t3.D[9]
Wr_Data[9] => reg_pp_32bit:t4.D[9]
Wr_Data[9] => reg_pp_32bit:t5.D[9]
Wr_Data[9] => reg_pp_32bit:t6.D[9]
Wr_Data[9] => reg_pp_32bit:t7.D[9]
Wr_Data[9] => reg_pp_32bit:s0.D[9]
Wr_Data[9] => reg_pp_32bit:s1.D[9]
Wr_Data[9] => reg_pp_32bit:s2.D[9]
Wr_Data[9] => reg_pp_32bit:s3.D[9]
Wr_Data[9] => reg_pp_32bit:s4.D[9]
Wr_Data[9] => reg_pp_32bit:s5.D[9]
Wr_Data[9] => reg_pp_32bit:s6.D[9]
Wr_Data[9] => reg_pp_32bit:s7.D[9]
Wr_Data[9] => reg_pp_32bit:t8.D[9]
Wr_Data[9] => reg_pp_32bit:t9.D[9]
Wr_Data[9] => reg_pp_32bit:k0.D[9]
Wr_Data[9] => reg_pp_32bit:k1.D[9]
Wr_Data[9] => reg_pp_32bit:gp.D[9]
Wr_Data[9] => reg_pp_32bit:sp.D[9]
Wr_Data[9] => reg_pp_32bit:fp.D[9]
Wr_Data[9] => reg_pp_32bit:ra.D[9]
Wr_Data[10] => reg_pp_32bit_null:nulo.D[10]
Wr_Data[10] => reg_pp_32bit:at.D[10]
Wr_Data[10] => reg_pp_32bit:v0.D[10]
Wr_Data[10] => reg_pp_32bit:v1.D[10]
Wr_Data[10] => reg_pp_32bit:a0.D[10]
Wr_Data[10] => reg_pp_32bit:a1.D[10]
Wr_Data[10] => reg_pp_32bit:a2.D[10]
Wr_Data[10] => reg_pp_32bit:a3.D[10]
Wr_Data[10] => reg_pp_32bit:t0.D[10]
Wr_Data[10] => reg_pp_32bit:t1.D[10]
Wr_Data[10] => reg_pp_32bit:t2.D[10]
Wr_Data[10] => reg_pp_32bit:t3.D[10]
Wr_Data[10] => reg_pp_32bit:t4.D[10]
Wr_Data[10] => reg_pp_32bit:t5.D[10]
Wr_Data[10] => reg_pp_32bit:t6.D[10]
Wr_Data[10] => reg_pp_32bit:t7.D[10]
Wr_Data[10] => reg_pp_32bit:s0.D[10]
Wr_Data[10] => reg_pp_32bit:s1.D[10]
Wr_Data[10] => reg_pp_32bit:s2.D[10]
Wr_Data[10] => reg_pp_32bit:s3.D[10]
Wr_Data[10] => reg_pp_32bit:s4.D[10]
Wr_Data[10] => reg_pp_32bit:s5.D[10]
Wr_Data[10] => reg_pp_32bit:s6.D[10]
Wr_Data[10] => reg_pp_32bit:s7.D[10]
Wr_Data[10] => reg_pp_32bit:t8.D[10]
Wr_Data[10] => reg_pp_32bit:t9.D[10]
Wr_Data[10] => reg_pp_32bit:k0.D[10]
Wr_Data[10] => reg_pp_32bit:k1.D[10]
Wr_Data[10] => reg_pp_32bit:gp.D[10]
Wr_Data[10] => reg_pp_32bit:sp.D[10]
Wr_Data[10] => reg_pp_32bit:fp.D[10]
Wr_Data[10] => reg_pp_32bit:ra.D[10]
Wr_Data[11] => reg_pp_32bit_null:nulo.D[11]
Wr_Data[11] => reg_pp_32bit:at.D[11]
Wr_Data[11] => reg_pp_32bit:v0.D[11]
Wr_Data[11] => reg_pp_32bit:v1.D[11]
Wr_Data[11] => reg_pp_32bit:a0.D[11]
Wr_Data[11] => reg_pp_32bit:a1.D[11]
Wr_Data[11] => reg_pp_32bit:a2.D[11]
Wr_Data[11] => reg_pp_32bit:a3.D[11]
Wr_Data[11] => reg_pp_32bit:t0.D[11]
Wr_Data[11] => reg_pp_32bit:t1.D[11]
Wr_Data[11] => reg_pp_32bit:t2.D[11]
Wr_Data[11] => reg_pp_32bit:t3.D[11]
Wr_Data[11] => reg_pp_32bit:t4.D[11]
Wr_Data[11] => reg_pp_32bit:t5.D[11]
Wr_Data[11] => reg_pp_32bit:t6.D[11]
Wr_Data[11] => reg_pp_32bit:t7.D[11]
Wr_Data[11] => reg_pp_32bit:s0.D[11]
Wr_Data[11] => reg_pp_32bit:s1.D[11]
Wr_Data[11] => reg_pp_32bit:s2.D[11]
Wr_Data[11] => reg_pp_32bit:s3.D[11]
Wr_Data[11] => reg_pp_32bit:s4.D[11]
Wr_Data[11] => reg_pp_32bit:s5.D[11]
Wr_Data[11] => reg_pp_32bit:s6.D[11]
Wr_Data[11] => reg_pp_32bit:s7.D[11]
Wr_Data[11] => reg_pp_32bit:t8.D[11]
Wr_Data[11] => reg_pp_32bit:t9.D[11]
Wr_Data[11] => reg_pp_32bit:k0.D[11]
Wr_Data[11] => reg_pp_32bit:k1.D[11]
Wr_Data[11] => reg_pp_32bit:gp.D[11]
Wr_Data[11] => reg_pp_32bit:sp.D[11]
Wr_Data[11] => reg_pp_32bit:fp.D[11]
Wr_Data[11] => reg_pp_32bit:ra.D[11]
Wr_Data[12] => reg_pp_32bit_null:nulo.D[12]
Wr_Data[12] => reg_pp_32bit:at.D[12]
Wr_Data[12] => reg_pp_32bit:v0.D[12]
Wr_Data[12] => reg_pp_32bit:v1.D[12]
Wr_Data[12] => reg_pp_32bit:a0.D[12]
Wr_Data[12] => reg_pp_32bit:a1.D[12]
Wr_Data[12] => reg_pp_32bit:a2.D[12]
Wr_Data[12] => reg_pp_32bit:a3.D[12]
Wr_Data[12] => reg_pp_32bit:t0.D[12]
Wr_Data[12] => reg_pp_32bit:t1.D[12]
Wr_Data[12] => reg_pp_32bit:t2.D[12]
Wr_Data[12] => reg_pp_32bit:t3.D[12]
Wr_Data[12] => reg_pp_32bit:t4.D[12]
Wr_Data[12] => reg_pp_32bit:t5.D[12]
Wr_Data[12] => reg_pp_32bit:t6.D[12]
Wr_Data[12] => reg_pp_32bit:t7.D[12]
Wr_Data[12] => reg_pp_32bit:s0.D[12]
Wr_Data[12] => reg_pp_32bit:s1.D[12]
Wr_Data[12] => reg_pp_32bit:s2.D[12]
Wr_Data[12] => reg_pp_32bit:s3.D[12]
Wr_Data[12] => reg_pp_32bit:s4.D[12]
Wr_Data[12] => reg_pp_32bit:s5.D[12]
Wr_Data[12] => reg_pp_32bit:s6.D[12]
Wr_Data[12] => reg_pp_32bit:s7.D[12]
Wr_Data[12] => reg_pp_32bit:t8.D[12]
Wr_Data[12] => reg_pp_32bit:t9.D[12]
Wr_Data[12] => reg_pp_32bit:k0.D[12]
Wr_Data[12] => reg_pp_32bit:k1.D[12]
Wr_Data[12] => reg_pp_32bit:gp.D[12]
Wr_Data[12] => reg_pp_32bit:sp.D[12]
Wr_Data[12] => reg_pp_32bit:fp.D[12]
Wr_Data[12] => reg_pp_32bit:ra.D[12]
Wr_Data[13] => reg_pp_32bit_null:nulo.D[13]
Wr_Data[13] => reg_pp_32bit:at.D[13]
Wr_Data[13] => reg_pp_32bit:v0.D[13]
Wr_Data[13] => reg_pp_32bit:v1.D[13]
Wr_Data[13] => reg_pp_32bit:a0.D[13]
Wr_Data[13] => reg_pp_32bit:a1.D[13]
Wr_Data[13] => reg_pp_32bit:a2.D[13]
Wr_Data[13] => reg_pp_32bit:a3.D[13]
Wr_Data[13] => reg_pp_32bit:t0.D[13]
Wr_Data[13] => reg_pp_32bit:t1.D[13]
Wr_Data[13] => reg_pp_32bit:t2.D[13]
Wr_Data[13] => reg_pp_32bit:t3.D[13]
Wr_Data[13] => reg_pp_32bit:t4.D[13]
Wr_Data[13] => reg_pp_32bit:t5.D[13]
Wr_Data[13] => reg_pp_32bit:t6.D[13]
Wr_Data[13] => reg_pp_32bit:t7.D[13]
Wr_Data[13] => reg_pp_32bit:s0.D[13]
Wr_Data[13] => reg_pp_32bit:s1.D[13]
Wr_Data[13] => reg_pp_32bit:s2.D[13]
Wr_Data[13] => reg_pp_32bit:s3.D[13]
Wr_Data[13] => reg_pp_32bit:s4.D[13]
Wr_Data[13] => reg_pp_32bit:s5.D[13]
Wr_Data[13] => reg_pp_32bit:s6.D[13]
Wr_Data[13] => reg_pp_32bit:s7.D[13]
Wr_Data[13] => reg_pp_32bit:t8.D[13]
Wr_Data[13] => reg_pp_32bit:t9.D[13]
Wr_Data[13] => reg_pp_32bit:k0.D[13]
Wr_Data[13] => reg_pp_32bit:k1.D[13]
Wr_Data[13] => reg_pp_32bit:gp.D[13]
Wr_Data[13] => reg_pp_32bit:sp.D[13]
Wr_Data[13] => reg_pp_32bit:fp.D[13]
Wr_Data[13] => reg_pp_32bit:ra.D[13]
Wr_Data[14] => reg_pp_32bit_null:nulo.D[14]
Wr_Data[14] => reg_pp_32bit:at.D[14]
Wr_Data[14] => reg_pp_32bit:v0.D[14]
Wr_Data[14] => reg_pp_32bit:v1.D[14]
Wr_Data[14] => reg_pp_32bit:a0.D[14]
Wr_Data[14] => reg_pp_32bit:a1.D[14]
Wr_Data[14] => reg_pp_32bit:a2.D[14]
Wr_Data[14] => reg_pp_32bit:a3.D[14]
Wr_Data[14] => reg_pp_32bit:t0.D[14]
Wr_Data[14] => reg_pp_32bit:t1.D[14]
Wr_Data[14] => reg_pp_32bit:t2.D[14]
Wr_Data[14] => reg_pp_32bit:t3.D[14]
Wr_Data[14] => reg_pp_32bit:t4.D[14]
Wr_Data[14] => reg_pp_32bit:t5.D[14]
Wr_Data[14] => reg_pp_32bit:t6.D[14]
Wr_Data[14] => reg_pp_32bit:t7.D[14]
Wr_Data[14] => reg_pp_32bit:s0.D[14]
Wr_Data[14] => reg_pp_32bit:s1.D[14]
Wr_Data[14] => reg_pp_32bit:s2.D[14]
Wr_Data[14] => reg_pp_32bit:s3.D[14]
Wr_Data[14] => reg_pp_32bit:s4.D[14]
Wr_Data[14] => reg_pp_32bit:s5.D[14]
Wr_Data[14] => reg_pp_32bit:s6.D[14]
Wr_Data[14] => reg_pp_32bit:s7.D[14]
Wr_Data[14] => reg_pp_32bit:t8.D[14]
Wr_Data[14] => reg_pp_32bit:t9.D[14]
Wr_Data[14] => reg_pp_32bit:k0.D[14]
Wr_Data[14] => reg_pp_32bit:k1.D[14]
Wr_Data[14] => reg_pp_32bit:gp.D[14]
Wr_Data[14] => reg_pp_32bit:sp.D[14]
Wr_Data[14] => reg_pp_32bit:fp.D[14]
Wr_Data[14] => reg_pp_32bit:ra.D[14]
Wr_Data[15] => reg_pp_32bit_null:nulo.D[15]
Wr_Data[15] => reg_pp_32bit:at.D[15]
Wr_Data[15] => reg_pp_32bit:v0.D[15]
Wr_Data[15] => reg_pp_32bit:v1.D[15]
Wr_Data[15] => reg_pp_32bit:a0.D[15]
Wr_Data[15] => reg_pp_32bit:a1.D[15]
Wr_Data[15] => reg_pp_32bit:a2.D[15]
Wr_Data[15] => reg_pp_32bit:a3.D[15]
Wr_Data[15] => reg_pp_32bit:t0.D[15]
Wr_Data[15] => reg_pp_32bit:t1.D[15]
Wr_Data[15] => reg_pp_32bit:t2.D[15]
Wr_Data[15] => reg_pp_32bit:t3.D[15]
Wr_Data[15] => reg_pp_32bit:t4.D[15]
Wr_Data[15] => reg_pp_32bit:t5.D[15]
Wr_Data[15] => reg_pp_32bit:t6.D[15]
Wr_Data[15] => reg_pp_32bit:t7.D[15]
Wr_Data[15] => reg_pp_32bit:s0.D[15]
Wr_Data[15] => reg_pp_32bit:s1.D[15]
Wr_Data[15] => reg_pp_32bit:s2.D[15]
Wr_Data[15] => reg_pp_32bit:s3.D[15]
Wr_Data[15] => reg_pp_32bit:s4.D[15]
Wr_Data[15] => reg_pp_32bit:s5.D[15]
Wr_Data[15] => reg_pp_32bit:s6.D[15]
Wr_Data[15] => reg_pp_32bit:s7.D[15]
Wr_Data[15] => reg_pp_32bit:t8.D[15]
Wr_Data[15] => reg_pp_32bit:t9.D[15]
Wr_Data[15] => reg_pp_32bit:k0.D[15]
Wr_Data[15] => reg_pp_32bit:k1.D[15]
Wr_Data[15] => reg_pp_32bit:gp.D[15]
Wr_Data[15] => reg_pp_32bit:sp.D[15]
Wr_Data[15] => reg_pp_32bit:fp.D[15]
Wr_Data[15] => reg_pp_32bit:ra.D[15]
Wr_Data[16] => reg_pp_32bit_null:nulo.D[16]
Wr_Data[16] => reg_pp_32bit:at.D[16]
Wr_Data[16] => reg_pp_32bit:v0.D[16]
Wr_Data[16] => reg_pp_32bit:v1.D[16]
Wr_Data[16] => reg_pp_32bit:a0.D[16]
Wr_Data[16] => reg_pp_32bit:a1.D[16]
Wr_Data[16] => reg_pp_32bit:a2.D[16]
Wr_Data[16] => reg_pp_32bit:a3.D[16]
Wr_Data[16] => reg_pp_32bit:t0.D[16]
Wr_Data[16] => reg_pp_32bit:t1.D[16]
Wr_Data[16] => reg_pp_32bit:t2.D[16]
Wr_Data[16] => reg_pp_32bit:t3.D[16]
Wr_Data[16] => reg_pp_32bit:t4.D[16]
Wr_Data[16] => reg_pp_32bit:t5.D[16]
Wr_Data[16] => reg_pp_32bit:t6.D[16]
Wr_Data[16] => reg_pp_32bit:t7.D[16]
Wr_Data[16] => reg_pp_32bit:s0.D[16]
Wr_Data[16] => reg_pp_32bit:s1.D[16]
Wr_Data[16] => reg_pp_32bit:s2.D[16]
Wr_Data[16] => reg_pp_32bit:s3.D[16]
Wr_Data[16] => reg_pp_32bit:s4.D[16]
Wr_Data[16] => reg_pp_32bit:s5.D[16]
Wr_Data[16] => reg_pp_32bit:s6.D[16]
Wr_Data[16] => reg_pp_32bit:s7.D[16]
Wr_Data[16] => reg_pp_32bit:t8.D[16]
Wr_Data[16] => reg_pp_32bit:t9.D[16]
Wr_Data[16] => reg_pp_32bit:k0.D[16]
Wr_Data[16] => reg_pp_32bit:k1.D[16]
Wr_Data[16] => reg_pp_32bit:gp.D[16]
Wr_Data[16] => reg_pp_32bit:sp.D[16]
Wr_Data[16] => reg_pp_32bit:fp.D[16]
Wr_Data[16] => reg_pp_32bit:ra.D[16]
Wr_Data[17] => reg_pp_32bit_null:nulo.D[17]
Wr_Data[17] => reg_pp_32bit:at.D[17]
Wr_Data[17] => reg_pp_32bit:v0.D[17]
Wr_Data[17] => reg_pp_32bit:v1.D[17]
Wr_Data[17] => reg_pp_32bit:a0.D[17]
Wr_Data[17] => reg_pp_32bit:a1.D[17]
Wr_Data[17] => reg_pp_32bit:a2.D[17]
Wr_Data[17] => reg_pp_32bit:a3.D[17]
Wr_Data[17] => reg_pp_32bit:t0.D[17]
Wr_Data[17] => reg_pp_32bit:t1.D[17]
Wr_Data[17] => reg_pp_32bit:t2.D[17]
Wr_Data[17] => reg_pp_32bit:t3.D[17]
Wr_Data[17] => reg_pp_32bit:t4.D[17]
Wr_Data[17] => reg_pp_32bit:t5.D[17]
Wr_Data[17] => reg_pp_32bit:t6.D[17]
Wr_Data[17] => reg_pp_32bit:t7.D[17]
Wr_Data[17] => reg_pp_32bit:s0.D[17]
Wr_Data[17] => reg_pp_32bit:s1.D[17]
Wr_Data[17] => reg_pp_32bit:s2.D[17]
Wr_Data[17] => reg_pp_32bit:s3.D[17]
Wr_Data[17] => reg_pp_32bit:s4.D[17]
Wr_Data[17] => reg_pp_32bit:s5.D[17]
Wr_Data[17] => reg_pp_32bit:s6.D[17]
Wr_Data[17] => reg_pp_32bit:s7.D[17]
Wr_Data[17] => reg_pp_32bit:t8.D[17]
Wr_Data[17] => reg_pp_32bit:t9.D[17]
Wr_Data[17] => reg_pp_32bit:k0.D[17]
Wr_Data[17] => reg_pp_32bit:k1.D[17]
Wr_Data[17] => reg_pp_32bit:gp.D[17]
Wr_Data[17] => reg_pp_32bit:sp.D[17]
Wr_Data[17] => reg_pp_32bit:fp.D[17]
Wr_Data[17] => reg_pp_32bit:ra.D[17]
Wr_Data[18] => reg_pp_32bit_null:nulo.D[18]
Wr_Data[18] => reg_pp_32bit:at.D[18]
Wr_Data[18] => reg_pp_32bit:v0.D[18]
Wr_Data[18] => reg_pp_32bit:v1.D[18]
Wr_Data[18] => reg_pp_32bit:a0.D[18]
Wr_Data[18] => reg_pp_32bit:a1.D[18]
Wr_Data[18] => reg_pp_32bit:a2.D[18]
Wr_Data[18] => reg_pp_32bit:a3.D[18]
Wr_Data[18] => reg_pp_32bit:t0.D[18]
Wr_Data[18] => reg_pp_32bit:t1.D[18]
Wr_Data[18] => reg_pp_32bit:t2.D[18]
Wr_Data[18] => reg_pp_32bit:t3.D[18]
Wr_Data[18] => reg_pp_32bit:t4.D[18]
Wr_Data[18] => reg_pp_32bit:t5.D[18]
Wr_Data[18] => reg_pp_32bit:t6.D[18]
Wr_Data[18] => reg_pp_32bit:t7.D[18]
Wr_Data[18] => reg_pp_32bit:s0.D[18]
Wr_Data[18] => reg_pp_32bit:s1.D[18]
Wr_Data[18] => reg_pp_32bit:s2.D[18]
Wr_Data[18] => reg_pp_32bit:s3.D[18]
Wr_Data[18] => reg_pp_32bit:s4.D[18]
Wr_Data[18] => reg_pp_32bit:s5.D[18]
Wr_Data[18] => reg_pp_32bit:s6.D[18]
Wr_Data[18] => reg_pp_32bit:s7.D[18]
Wr_Data[18] => reg_pp_32bit:t8.D[18]
Wr_Data[18] => reg_pp_32bit:t9.D[18]
Wr_Data[18] => reg_pp_32bit:k0.D[18]
Wr_Data[18] => reg_pp_32bit:k1.D[18]
Wr_Data[18] => reg_pp_32bit:gp.D[18]
Wr_Data[18] => reg_pp_32bit:sp.D[18]
Wr_Data[18] => reg_pp_32bit:fp.D[18]
Wr_Data[18] => reg_pp_32bit:ra.D[18]
Wr_Data[19] => reg_pp_32bit_null:nulo.D[19]
Wr_Data[19] => reg_pp_32bit:at.D[19]
Wr_Data[19] => reg_pp_32bit:v0.D[19]
Wr_Data[19] => reg_pp_32bit:v1.D[19]
Wr_Data[19] => reg_pp_32bit:a0.D[19]
Wr_Data[19] => reg_pp_32bit:a1.D[19]
Wr_Data[19] => reg_pp_32bit:a2.D[19]
Wr_Data[19] => reg_pp_32bit:a3.D[19]
Wr_Data[19] => reg_pp_32bit:t0.D[19]
Wr_Data[19] => reg_pp_32bit:t1.D[19]
Wr_Data[19] => reg_pp_32bit:t2.D[19]
Wr_Data[19] => reg_pp_32bit:t3.D[19]
Wr_Data[19] => reg_pp_32bit:t4.D[19]
Wr_Data[19] => reg_pp_32bit:t5.D[19]
Wr_Data[19] => reg_pp_32bit:t6.D[19]
Wr_Data[19] => reg_pp_32bit:t7.D[19]
Wr_Data[19] => reg_pp_32bit:s0.D[19]
Wr_Data[19] => reg_pp_32bit:s1.D[19]
Wr_Data[19] => reg_pp_32bit:s2.D[19]
Wr_Data[19] => reg_pp_32bit:s3.D[19]
Wr_Data[19] => reg_pp_32bit:s4.D[19]
Wr_Data[19] => reg_pp_32bit:s5.D[19]
Wr_Data[19] => reg_pp_32bit:s6.D[19]
Wr_Data[19] => reg_pp_32bit:s7.D[19]
Wr_Data[19] => reg_pp_32bit:t8.D[19]
Wr_Data[19] => reg_pp_32bit:t9.D[19]
Wr_Data[19] => reg_pp_32bit:k0.D[19]
Wr_Data[19] => reg_pp_32bit:k1.D[19]
Wr_Data[19] => reg_pp_32bit:gp.D[19]
Wr_Data[19] => reg_pp_32bit:sp.D[19]
Wr_Data[19] => reg_pp_32bit:fp.D[19]
Wr_Data[19] => reg_pp_32bit:ra.D[19]
Wr_Data[20] => reg_pp_32bit_null:nulo.D[20]
Wr_Data[20] => reg_pp_32bit:at.D[20]
Wr_Data[20] => reg_pp_32bit:v0.D[20]
Wr_Data[20] => reg_pp_32bit:v1.D[20]
Wr_Data[20] => reg_pp_32bit:a0.D[20]
Wr_Data[20] => reg_pp_32bit:a1.D[20]
Wr_Data[20] => reg_pp_32bit:a2.D[20]
Wr_Data[20] => reg_pp_32bit:a3.D[20]
Wr_Data[20] => reg_pp_32bit:t0.D[20]
Wr_Data[20] => reg_pp_32bit:t1.D[20]
Wr_Data[20] => reg_pp_32bit:t2.D[20]
Wr_Data[20] => reg_pp_32bit:t3.D[20]
Wr_Data[20] => reg_pp_32bit:t4.D[20]
Wr_Data[20] => reg_pp_32bit:t5.D[20]
Wr_Data[20] => reg_pp_32bit:t6.D[20]
Wr_Data[20] => reg_pp_32bit:t7.D[20]
Wr_Data[20] => reg_pp_32bit:s0.D[20]
Wr_Data[20] => reg_pp_32bit:s1.D[20]
Wr_Data[20] => reg_pp_32bit:s2.D[20]
Wr_Data[20] => reg_pp_32bit:s3.D[20]
Wr_Data[20] => reg_pp_32bit:s4.D[20]
Wr_Data[20] => reg_pp_32bit:s5.D[20]
Wr_Data[20] => reg_pp_32bit:s6.D[20]
Wr_Data[20] => reg_pp_32bit:s7.D[20]
Wr_Data[20] => reg_pp_32bit:t8.D[20]
Wr_Data[20] => reg_pp_32bit:t9.D[20]
Wr_Data[20] => reg_pp_32bit:k0.D[20]
Wr_Data[20] => reg_pp_32bit:k1.D[20]
Wr_Data[20] => reg_pp_32bit:gp.D[20]
Wr_Data[20] => reg_pp_32bit:sp.D[20]
Wr_Data[20] => reg_pp_32bit:fp.D[20]
Wr_Data[20] => reg_pp_32bit:ra.D[20]
Wr_Data[21] => reg_pp_32bit_null:nulo.D[21]
Wr_Data[21] => reg_pp_32bit:at.D[21]
Wr_Data[21] => reg_pp_32bit:v0.D[21]
Wr_Data[21] => reg_pp_32bit:v1.D[21]
Wr_Data[21] => reg_pp_32bit:a0.D[21]
Wr_Data[21] => reg_pp_32bit:a1.D[21]
Wr_Data[21] => reg_pp_32bit:a2.D[21]
Wr_Data[21] => reg_pp_32bit:a3.D[21]
Wr_Data[21] => reg_pp_32bit:t0.D[21]
Wr_Data[21] => reg_pp_32bit:t1.D[21]
Wr_Data[21] => reg_pp_32bit:t2.D[21]
Wr_Data[21] => reg_pp_32bit:t3.D[21]
Wr_Data[21] => reg_pp_32bit:t4.D[21]
Wr_Data[21] => reg_pp_32bit:t5.D[21]
Wr_Data[21] => reg_pp_32bit:t6.D[21]
Wr_Data[21] => reg_pp_32bit:t7.D[21]
Wr_Data[21] => reg_pp_32bit:s0.D[21]
Wr_Data[21] => reg_pp_32bit:s1.D[21]
Wr_Data[21] => reg_pp_32bit:s2.D[21]
Wr_Data[21] => reg_pp_32bit:s3.D[21]
Wr_Data[21] => reg_pp_32bit:s4.D[21]
Wr_Data[21] => reg_pp_32bit:s5.D[21]
Wr_Data[21] => reg_pp_32bit:s6.D[21]
Wr_Data[21] => reg_pp_32bit:s7.D[21]
Wr_Data[21] => reg_pp_32bit:t8.D[21]
Wr_Data[21] => reg_pp_32bit:t9.D[21]
Wr_Data[21] => reg_pp_32bit:k0.D[21]
Wr_Data[21] => reg_pp_32bit:k1.D[21]
Wr_Data[21] => reg_pp_32bit:gp.D[21]
Wr_Data[21] => reg_pp_32bit:sp.D[21]
Wr_Data[21] => reg_pp_32bit:fp.D[21]
Wr_Data[21] => reg_pp_32bit:ra.D[21]
Wr_Data[22] => reg_pp_32bit_null:nulo.D[22]
Wr_Data[22] => reg_pp_32bit:at.D[22]
Wr_Data[22] => reg_pp_32bit:v0.D[22]
Wr_Data[22] => reg_pp_32bit:v1.D[22]
Wr_Data[22] => reg_pp_32bit:a0.D[22]
Wr_Data[22] => reg_pp_32bit:a1.D[22]
Wr_Data[22] => reg_pp_32bit:a2.D[22]
Wr_Data[22] => reg_pp_32bit:a3.D[22]
Wr_Data[22] => reg_pp_32bit:t0.D[22]
Wr_Data[22] => reg_pp_32bit:t1.D[22]
Wr_Data[22] => reg_pp_32bit:t2.D[22]
Wr_Data[22] => reg_pp_32bit:t3.D[22]
Wr_Data[22] => reg_pp_32bit:t4.D[22]
Wr_Data[22] => reg_pp_32bit:t5.D[22]
Wr_Data[22] => reg_pp_32bit:t6.D[22]
Wr_Data[22] => reg_pp_32bit:t7.D[22]
Wr_Data[22] => reg_pp_32bit:s0.D[22]
Wr_Data[22] => reg_pp_32bit:s1.D[22]
Wr_Data[22] => reg_pp_32bit:s2.D[22]
Wr_Data[22] => reg_pp_32bit:s3.D[22]
Wr_Data[22] => reg_pp_32bit:s4.D[22]
Wr_Data[22] => reg_pp_32bit:s5.D[22]
Wr_Data[22] => reg_pp_32bit:s6.D[22]
Wr_Data[22] => reg_pp_32bit:s7.D[22]
Wr_Data[22] => reg_pp_32bit:t8.D[22]
Wr_Data[22] => reg_pp_32bit:t9.D[22]
Wr_Data[22] => reg_pp_32bit:k0.D[22]
Wr_Data[22] => reg_pp_32bit:k1.D[22]
Wr_Data[22] => reg_pp_32bit:gp.D[22]
Wr_Data[22] => reg_pp_32bit:sp.D[22]
Wr_Data[22] => reg_pp_32bit:fp.D[22]
Wr_Data[22] => reg_pp_32bit:ra.D[22]
Wr_Data[23] => reg_pp_32bit_null:nulo.D[23]
Wr_Data[23] => reg_pp_32bit:at.D[23]
Wr_Data[23] => reg_pp_32bit:v0.D[23]
Wr_Data[23] => reg_pp_32bit:v1.D[23]
Wr_Data[23] => reg_pp_32bit:a0.D[23]
Wr_Data[23] => reg_pp_32bit:a1.D[23]
Wr_Data[23] => reg_pp_32bit:a2.D[23]
Wr_Data[23] => reg_pp_32bit:a3.D[23]
Wr_Data[23] => reg_pp_32bit:t0.D[23]
Wr_Data[23] => reg_pp_32bit:t1.D[23]
Wr_Data[23] => reg_pp_32bit:t2.D[23]
Wr_Data[23] => reg_pp_32bit:t3.D[23]
Wr_Data[23] => reg_pp_32bit:t4.D[23]
Wr_Data[23] => reg_pp_32bit:t5.D[23]
Wr_Data[23] => reg_pp_32bit:t6.D[23]
Wr_Data[23] => reg_pp_32bit:t7.D[23]
Wr_Data[23] => reg_pp_32bit:s0.D[23]
Wr_Data[23] => reg_pp_32bit:s1.D[23]
Wr_Data[23] => reg_pp_32bit:s2.D[23]
Wr_Data[23] => reg_pp_32bit:s3.D[23]
Wr_Data[23] => reg_pp_32bit:s4.D[23]
Wr_Data[23] => reg_pp_32bit:s5.D[23]
Wr_Data[23] => reg_pp_32bit:s6.D[23]
Wr_Data[23] => reg_pp_32bit:s7.D[23]
Wr_Data[23] => reg_pp_32bit:t8.D[23]
Wr_Data[23] => reg_pp_32bit:t9.D[23]
Wr_Data[23] => reg_pp_32bit:k0.D[23]
Wr_Data[23] => reg_pp_32bit:k1.D[23]
Wr_Data[23] => reg_pp_32bit:gp.D[23]
Wr_Data[23] => reg_pp_32bit:sp.D[23]
Wr_Data[23] => reg_pp_32bit:fp.D[23]
Wr_Data[23] => reg_pp_32bit:ra.D[23]
Wr_Data[24] => reg_pp_32bit_null:nulo.D[24]
Wr_Data[24] => reg_pp_32bit:at.D[24]
Wr_Data[24] => reg_pp_32bit:v0.D[24]
Wr_Data[24] => reg_pp_32bit:v1.D[24]
Wr_Data[24] => reg_pp_32bit:a0.D[24]
Wr_Data[24] => reg_pp_32bit:a1.D[24]
Wr_Data[24] => reg_pp_32bit:a2.D[24]
Wr_Data[24] => reg_pp_32bit:a3.D[24]
Wr_Data[24] => reg_pp_32bit:t0.D[24]
Wr_Data[24] => reg_pp_32bit:t1.D[24]
Wr_Data[24] => reg_pp_32bit:t2.D[24]
Wr_Data[24] => reg_pp_32bit:t3.D[24]
Wr_Data[24] => reg_pp_32bit:t4.D[24]
Wr_Data[24] => reg_pp_32bit:t5.D[24]
Wr_Data[24] => reg_pp_32bit:t6.D[24]
Wr_Data[24] => reg_pp_32bit:t7.D[24]
Wr_Data[24] => reg_pp_32bit:s0.D[24]
Wr_Data[24] => reg_pp_32bit:s1.D[24]
Wr_Data[24] => reg_pp_32bit:s2.D[24]
Wr_Data[24] => reg_pp_32bit:s3.D[24]
Wr_Data[24] => reg_pp_32bit:s4.D[24]
Wr_Data[24] => reg_pp_32bit:s5.D[24]
Wr_Data[24] => reg_pp_32bit:s6.D[24]
Wr_Data[24] => reg_pp_32bit:s7.D[24]
Wr_Data[24] => reg_pp_32bit:t8.D[24]
Wr_Data[24] => reg_pp_32bit:t9.D[24]
Wr_Data[24] => reg_pp_32bit:k0.D[24]
Wr_Data[24] => reg_pp_32bit:k1.D[24]
Wr_Data[24] => reg_pp_32bit:gp.D[24]
Wr_Data[24] => reg_pp_32bit:sp.D[24]
Wr_Data[24] => reg_pp_32bit:fp.D[24]
Wr_Data[24] => reg_pp_32bit:ra.D[24]
Wr_Data[25] => reg_pp_32bit_null:nulo.D[25]
Wr_Data[25] => reg_pp_32bit:at.D[25]
Wr_Data[25] => reg_pp_32bit:v0.D[25]
Wr_Data[25] => reg_pp_32bit:v1.D[25]
Wr_Data[25] => reg_pp_32bit:a0.D[25]
Wr_Data[25] => reg_pp_32bit:a1.D[25]
Wr_Data[25] => reg_pp_32bit:a2.D[25]
Wr_Data[25] => reg_pp_32bit:a3.D[25]
Wr_Data[25] => reg_pp_32bit:t0.D[25]
Wr_Data[25] => reg_pp_32bit:t1.D[25]
Wr_Data[25] => reg_pp_32bit:t2.D[25]
Wr_Data[25] => reg_pp_32bit:t3.D[25]
Wr_Data[25] => reg_pp_32bit:t4.D[25]
Wr_Data[25] => reg_pp_32bit:t5.D[25]
Wr_Data[25] => reg_pp_32bit:t6.D[25]
Wr_Data[25] => reg_pp_32bit:t7.D[25]
Wr_Data[25] => reg_pp_32bit:s0.D[25]
Wr_Data[25] => reg_pp_32bit:s1.D[25]
Wr_Data[25] => reg_pp_32bit:s2.D[25]
Wr_Data[25] => reg_pp_32bit:s3.D[25]
Wr_Data[25] => reg_pp_32bit:s4.D[25]
Wr_Data[25] => reg_pp_32bit:s5.D[25]
Wr_Data[25] => reg_pp_32bit:s6.D[25]
Wr_Data[25] => reg_pp_32bit:s7.D[25]
Wr_Data[25] => reg_pp_32bit:t8.D[25]
Wr_Data[25] => reg_pp_32bit:t9.D[25]
Wr_Data[25] => reg_pp_32bit:k0.D[25]
Wr_Data[25] => reg_pp_32bit:k1.D[25]
Wr_Data[25] => reg_pp_32bit:gp.D[25]
Wr_Data[25] => reg_pp_32bit:sp.D[25]
Wr_Data[25] => reg_pp_32bit:fp.D[25]
Wr_Data[25] => reg_pp_32bit:ra.D[25]
Wr_Data[26] => reg_pp_32bit_null:nulo.D[26]
Wr_Data[26] => reg_pp_32bit:at.D[26]
Wr_Data[26] => reg_pp_32bit:v0.D[26]
Wr_Data[26] => reg_pp_32bit:v1.D[26]
Wr_Data[26] => reg_pp_32bit:a0.D[26]
Wr_Data[26] => reg_pp_32bit:a1.D[26]
Wr_Data[26] => reg_pp_32bit:a2.D[26]
Wr_Data[26] => reg_pp_32bit:a3.D[26]
Wr_Data[26] => reg_pp_32bit:t0.D[26]
Wr_Data[26] => reg_pp_32bit:t1.D[26]
Wr_Data[26] => reg_pp_32bit:t2.D[26]
Wr_Data[26] => reg_pp_32bit:t3.D[26]
Wr_Data[26] => reg_pp_32bit:t4.D[26]
Wr_Data[26] => reg_pp_32bit:t5.D[26]
Wr_Data[26] => reg_pp_32bit:t6.D[26]
Wr_Data[26] => reg_pp_32bit:t7.D[26]
Wr_Data[26] => reg_pp_32bit:s0.D[26]
Wr_Data[26] => reg_pp_32bit:s1.D[26]
Wr_Data[26] => reg_pp_32bit:s2.D[26]
Wr_Data[26] => reg_pp_32bit:s3.D[26]
Wr_Data[26] => reg_pp_32bit:s4.D[26]
Wr_Data[26] => reg_pp_32bit:s5.D[26]
Wr_Data[26] => reg_pp_32bit:s6.D[26]
Wr_Data[26] => reg_pp_32bit:s7.D[26]
Wr_Data[26] => reg_pp_32bit:t8.D[26]
Wr_Data[26] => reg_pp_32bit:t9.D[26]
Wr_Data[26] => reg_pp_32bit:k0.D[26]
Wr_Data[26] => reg_pp_32bit:k1.D[26]
Wr_Data[26] => reg_pp_32bit:gp.D[26]
Wr_Data[26] => reg_pp_32bit:sp.D[26]
Wr_Data[26] => reg_pp_32bit:fp.D[26]
Wr_Data[26] => reg_pp_32bit:ra.D[26]
Wr_Data[27] => reg_pp_32bit_null:nulo.D[27]
Wr_Data[27] => reg_pp_32bit:at.D[27]
Wr_Data[27] => reg_pp_32bit:v0.D[27]
Wr_Data[27] => reg_pp_32bit:v1.D[27]
Wr_Data[27] => reg_pp_32bit:a0.D[27]
Wr_Data[27] => reg_pp_32bit:a1.D[27]
Wr_Data[27] => reg_pp_32bit:a2.D[27]
Wr_Data[27] => reg_pp_32bit:a3.D[27]
Wr_Data[27] => reg_pp_32bit:t0.D[27]
Wr_Data[27] => reg_pp_32bit:t1.D[27]
Wr_Data[27] => reg_pp_32bit:t2.D[27]
Wr_Data[27] => reg_pp_32bit:t3.D[27]
Wr_Data[27] => reg_pp_32bit:t4.D[27]
Wr_Data[27] => reg_pp_32bit:t5.D[27]
Wr_Data[27] => reg_pp_32bit:t6.D[27]
Wr_Data[27] => reg_pp_32bit:t7.D[27]
Wr_Data[27] => reg_pp_32bit:s0.D[27]
Wr_Data[27] => reg_pp_32bit:s1.D[27]
Wr_Data[27] => reg_pp_32bit:s2.D[27]
Wr_Data[27] => reg_pp_32bit:s3.D[27]
Wr_Data[27] => reg_pp_32bit:s4.D[27]
Wr_Data[27] => reg_pp_32bit:s5.D[27]
Wr_Data[27] => reg_pp_32bit:s6.D[27]
Wr_Data[27] => reg_pp_32bit:s7.D[27]
Wr_Data[27] => reg_pp_32bit:t8.D[27]
Wr_Data[27] => reg_pp_32bit:t9.D[27]
Wr_Data[27] => reg_pp_32bit:k0.D[27]
Wr_Data[27] => reg_pp_32bit:k1.D[27]
Wr_Data[27] => reg_pp_32bit:gp.D[27]
Wr_Data[27] => reg_pp_32bit:sp.D[27]
Wr_Data[27] => reg_pp_32bit:fp.D[27]
Wr_Data[27] => reg_pp_32bit:ra.D[27]
Wr_Data[28] => reg_pp_32bit_null:nulo.D[28]
Wr_Data[28] => reg_pp_32bit:at.D[28]
Wr_Data[28] => reg_pp_32bit:v0.D[28]
Wr_Data[28] => reg_pp_32bit:v1.D[28]
Wr_Data[28] => reg_pp_32bit:a0.D[28]
Wr_Data[28] => reg_pp_32bit:a1.D[28]
Wr_Data[28] => reg_pp_32bit:a2.D[28]
Wr_Data[28] => reg_pp_32bit:a3.D[28]
Wr_Data[28] => reg_pp_32bit:t0.D[28]
Wr_Data[28] => reg_pp_32bit:t1.D[28]
Wr_Data[28] => reg_pp_32bit:t2.D[28]
Wr_Data[28] => reg_pp_32bit:t3.D[28]
Wr_Data[28] => reg_pp_32bit:t4.D[28]
Wr_Data[28] => reg_pp_32bit:t5.D[28]
Wr_Data[28] => reg_pp_32bit:t6.D[28]
Wr_Data[28] => reg_pp_32bit:t7.D[28]
Wr_Data[28] => reg_pp_32bit:s0.D[28]
Wr_Data[28] => reg_pp_32bit:s1.D[28]
Wr_Data[28] => reg_pp_32bit:s2.D[28]
Wr_Data[28] => reg_pp_32bit:s3.D[28]
Wr_Data[28] => reg_pp_32bit:s4.D[28]
Wr_Data[28] => reg_pp_32bit:s5.D[28]
Wr_Data[28] => reg_pp_32bit:s6.D[28]
Wr_Data[28] => reg_pp_32bit:s7.D[28]
Wr_Data[28] => reg_pp_32bit:t8.D[28]
Wr_Data[28] => reg_pp_32bit:t9.D[28]
Wr_Data[28] => reg_pp_32bit:k0.D[28]
Wr_Data[28] => reg_pp_32bit:k1.D[28]
Wr_Data[28] => reg_pp_32bit:gp.D[28]
Wr_Data[28] => reg_pp_32bit:sp.D[28]
Wr_Data[28] => reg_pp_32bit:fp.D[28]
Wr_Data[28] => reg_pp_32bit:ra.D[28]
Wr_Data[29] => reg_pp_32bit_null:nulo.D[29]
Wr_Data[29] => reg_pp_32bit:at.D[29]
Wr_Data[29] => reg_pp_32bit:v0.D[29]
Wr_Data[29] => reg_pp_32bit:v1.D[29]
Wr_Data[29] => reg_pp_32bit:a0.D[29]
Wr_Data[29] => reg_pp_32bit:a1.D[29]
Wr_Data[29] => reg_pp_32bit:a2.D[29]
Wr_Data[29] => reg_pp_32bit:a3.D[29]
Wr_Data[29] => reg_pp_32bit:t0.D[29]
Wr_Data[29] => reg_pp_32bit:t1.D[29]
Wr_Data[29] => reg_pp_32bit:t2.D[29]
Wr_Data[29] => reg_pp_32bit:t3.D[29]
Wr_Data[29] => reg_pp_32bit:t4.D[29]
Wr_Data[29] => reg_pp_32bit:t5.D[29]
Wr_Data[29] => reg_pp_32bit:t6.D[29]
Wr_Data[29] => reg_pp_32bit:t7.D[29]
Wr_Data[29] => reg_pp_32bit:s0.D[29]
Wr_Data[29] => reg_pp_32bit:s1.D[29]
Wr_Data[29] => reg_pp_32bit:s2.D[29]
Wr_Data[29] => reg_pp_32bit:s3.D[29]
Wr_Data[29] => reg_pp_32bit:s4.D[29]
Wr_Data[29] => reg_pp_32bit:s5.D[29]
Wr_Data[29] => reg_pp_32bit:s6.D[29]
Wr_Data[29] => reg_pp_32bit:s7.D[29]
Wr_Data[29] => reg_pp_32bit:t8.D[29]
Wr_Data[29] => reg_pp_32bit:t9.D[29]
Wr_Data[29] => reg_pp_32bit:k0.D[29]
Wr_Data[29] => reg_pp_32bit:k1.D[29]
Wr_Data[29] => reg_pp_32bit:gp.D[29]
Wr_Data[29] => reg_pp_32bit:sp.D[29]
Wr_Data[29] => reg_pp_32bit:fp.D[29]
Wr_Data[29] => reg_pp_32bit:ra.D[29]
Wr_Data[30] => reg_pp_32bit_null:nulo.D[30]
Wr_Data[30] => reg_pp_32bit:at.D[30]
Wr_Data[30] => reg_pp_32bit:v0.D[30]
Wr_Data[30] => reg_pp_32bit:v1.D[30]
Wr_Data[30] => reg_pp_32bit:a0.D[30]
Wr_Data[30] => reg_pp_32bit:a1.D[30]
Wr_Data[30] => reg_pp_32bit:a2.D[30]
Wr_Data[30] => reg_pp_32bit:a3.D[30]
Wr_Data[30] => reg_pp_32bit:t0.D[30]
Wr_Data[30] => reg_pp_32bit:t1.D[30]
Wr_Data[30] => reg_pp_32bit:t2.D[30]
Wr_Data[30] => reg_pp_32bit:t3.D[30]
Wr_Data[30] => reg_pp_32bit:t4.D[30]
Wr_Data[30] => reg_pp_32bit:t5.D[30]
Wr_Data[30] => reg_pp_32bit:t6.D[30]
Wr_Data[30] => reg_pp_32bit:t7.D[30]
Wr_Data[30] => reg_pp_32bit:s0.D[30]
Wr_Data[30] => reg_pp_32bit:s1.D[30]
Wr_Data[30] => reg_pp_32bit:s2.D[30]
Wr_Data[30] => reg_pp_32bit:s3.D[30]
Wr_Data[30] => reg_pp_32bit:s4.D[30]
Wr_Data[30] => reg_pp_32bit:s5.D[30]
Wr_Data[30] => reg_pp_32bit:s6.D[30]
Wr_Data[30] => reg_pp_32bit:s7.D[30]
Wr_Data[30] => reg_pp_32bit:t8.D[30]
Wr_Data[30] => reg_pp_32bit:t9.D[30]
Wr_Data[30] => reg_pp_32bit:k0.D[30]
Wr_Data[30] => reg_pp_32bit:k1.D[30]
Wr_Data[30] => reg_pp_32bit:gp.D[30]
Wr_Data[30] => reg_pp_32bit:sp.D[30]
Wr_Data[30] => reg_pp_32bit:fp.D[30]
Wr_Data[30] => reg_pp_32bit:ra.D[30]
Wr_Data[31] => reg_pp_32bit_null:nulo.D[31]
Wr_Data[31] => reg_pp_32bit:at.D[31]
Wr_Data[31] => reg_pp_32bit:v0.D[31]
Wr_Data[31] => reg_pp_32bit:v1.D[31]
Wr_Data[31] => reg_pp_32bit:a0.D[31]
Wr_Data[31] => reg_pp_32bit:a1.D[31]
Wr_Data[31] => reg_pp_32bit:a2.D[31]
Wr_Data[31] => reg_pp_32bit:a3.D[31]
Wr_Data[31] => reg_pp_32bit:t0.D[31]
Wr_Data[31] => reg_pp_32bit:t1.D[31]
Wr_Data[31] => reg_pp_32bit:t2.D[31]
Wr_Data[31] => reg_pp_32bit:t3.D[31]
Wr_Data[31] => reg_pp_32bit:t4.D[31]
Wr_Data[31] => reg_pp_32bit:t5.D[31]
Wr_Data[31] => reg_pp_32bit:t6.D[31]
Wr_Data[31] => reg_pp_32bit:t7.D[31]
Wr_Data[31] => reg_pp_32bit:s0.D[31]
Wr_Data[31] => reg_pp_32bit:s1.D[31]
Wr_Data[31] => reg_pp_32bit:s2.D[31]
Wr_Data[31] => reg_pp_32bit:s3.D[31]
Wr_Data[31] => reg_pp_32bit:s4.D[31]
Wr_Data[31] => reg_pp_32bit:s5.D[31]
Wr_Data[31] => reg_pp_32bit:s6.D[31]
Wr_Data[31] => reg_pp_32bit:s7.D[31]
Wr_Data[31] => reg_pp_32bit:t8.D[31]
Wr_Data[31] => reg_pp_32bit:t9.D[31]
Wr_Data[31] => reg_pp_32bit:k0.D[31]
Wr_Data[31] => reg_pp_32bit:k1.D[31]
Wr_Data[31] => reg_pp_32bit:gp.D[31]
Wr_Data[31] => reg_pp_32bit:sp.D[31]
Wr_Data[31] => reg_pp_32bit:fp.D[31]
Wr_Data[31] => reg_pp_32bit:ra.D[31]
Rd_Addr_A[0] => mux32x1_32bit:inst1.i_SEL[0]
Rd_Addr_A[1] => mux32x1_32bit:inst1.i_SEL[1]
Rd_Addr_A[2] => mux32x1_32bit:inst1.i_SEL[2]
Rd_Addr_A[3] => mux32x1_32bit:inst1.i_SEL[3]
Rd_Addr_A[4] => mux32x1_32bit:inst1.i_SEL[4]
Rd_Data_B[0] <= mux32x1_32bit:inst2.o_DOUT[0]
Rd_Data_B[1] <= mux32x1_32bit:inst2.o_DOUT[1]
Rd_Data_B[2] <= mux32x1_32bit:inst2.o_DOUT[2]
Rd_Data_B[3] <= mux32x1_32bit:inst2.o_DOUT[3]
Rd_Data_B[4] <= mux32x1_32bit:inst2.o_DOUT[4]
Rd_Data_B[5] <= mux32x1_32bit:inst2.o_DOUT[5]
Rd_Data_B[6] <= mux32x1_32bit:inst2.o_DOUT[6]
Rd_Data_B[7] <= mux32x1_32bit:inst2.o_DOUT[7]
Rd_Data_B[8] <= mux32x1_32bit:inst2.o_DOUT[8]
Rd_Data_B[9] <= mux32x1_32bit:inst2.o_DOUT[9]
Rd_Data_B[10] <= mux32x1_32bit:inst2.o_DOUT[10]
Rd_Data_B[11] <= mux32x1_32bit:inst2.o_DOUT[11]
Rd_Data_B[12] <= mux32x1_32bit:inst2.o_DOUT[12]
Rd_Data_B[13] <= mux32x1_32bit:inst2.o_DOUT[13]
Rd_Data_B[14] <= mux32x1_32bit:inst2.o_DOUT[14]
Rd_Data_B[15] <= mux32x1_32bit:inst2.o_DOUT[15]
Rd_Data_B[16] <= mux32x1_32bit:inst2.o_DOUT[16]
Rd_Data_B[17] <= mux32x1_32bit:inst2.o_DOUT[17]
Rd_Data_B[18] <= mux32x1_32bit:inst2.o_DOUT[18]
Rd_Data_B[19] <= mux32x1_32bit:inst2.o_DOUT[19]
Rd_Data_B[20] <= mux32x1_32bit:inst2.o_DOUT[20]
Rd_Data_B[21] <= mux32x1_32bit:inst2.o_DOUT[21]
Rd_Data_B[22] <= mux32x1_32bit:inst2.o_DOUT[22]
Rd_Data_B[23] <= mux32x1_32bit:inst2.o_DOUT[23]
Rd_Data_B[24] <= mux32x1_32bit:inst2.o_DOUT[24]
Rd_Data_B[25] <= mux32x1_32bit:inst2.o_DOUT[25]
Rd_Data_B[26] <= mux32x1_32bit:inst2.o_DOUT[26]
Rd_Data_B[27] <= mux32x1_32bit:inst2.o_DOUT[27]
Rd_Data_B[28] <= mux32x1_32bit:inst2.o_DOUT[28]
Rd_Data_B[29] <= mux32x1_32bit:inst2.o_DOUT[29]
Rd_Data_B[30] <= mux32x1_32bit:inst2.o_DOUT[30]
Rd_Data_B[31] <= mux32x1_32bit:inst2.o_DOUT[31]
Rd_Addr_B[0] => mux32x1_32bit:inst2.i_SEL[0]
Rd_Addr_B[1] => mux32x1_32bit:inst2.i_SEL[1]
Rd_Addr_B[2] => mux32x1_32bit:inst2.i_SEL[2]
Rd_Addr_B[3] => mux32x1_32bit:inst2.i_SEL[3]
Rd_Addr_B[4] => mux32x1_32bit:inst2.i_SEL[4]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux32x1_32bit:inst1
i_SEL[0] => Mux0.IN4
i_SEL[0] => Mux1.IN4
i_SEL[0] => Mux2.IN4
i_SEL[0] => Mux3.IN4
i_SEL[0] => Mux4.IN4
i_SEL[0] => Mux5.IN4
i_SEL[0] => Mux6.IN4
i_SEL[0] => Mux7.IN4
i_SEL[0] => Mux8.IN4
i_SEL[0] => Mux9.IN4
i_SEL[0] => Mux10.IN4
i_SEL[0] => Mux11.IN4
i_SEL[0] => Mux12.IN4
i_SEL[0] => Mux13.IN4
i_SEL[0] => Mux14.IN4
i_SEL[0] => Mux15.IN4
i_SEL[0] => Mux16.IN4
i_SEL[0] => Mux17.IN4
i_SEL[0] => Mux18.IN4
i_SEL[0] => Mux19.IN4
i_SEL[0] => Mux20.IN4
i_SEL[0] => Mux21.IN4
i_SEL[0] => Mux22.IN4
i_SEL[0] => Mux23.IN4
i_SEL[0] => Mux24.IN4
i_SEL[0] => Mux25.IN4
i_SEL[0] => Mux26.IN4
i_SEL[0] => Mux27.IN4
i_SEL[0] => Mux28.IN4
i_SEL[0] => Mux29.IN4
i_SEL[0] => Mux30.IN4
i_SEL[0] => Mux31.IN4
i_SEL[1] => Mux0.IN3
i_SEL[1] => Mux1.IN3
i_SEL[1] => Mux2.IN3
i_SEL[1] => Mux3.IN3
i_SEL[1] => Mux4.IN3
i_SEL[1] => Mux5.IN3
i_SEL[1] => Mux6.IN3
i_SEL[1] => Mux7.IN3
i_SEL[1] => Mux8.IN3
i_SEL[1] => Mux9.IN3
i_SEL[1] => Mux10.IN3
i_SEL[1] => Mux11.IN3
i_SEL[1] => Mux12.IN3
i_SEL[1] => Mux13.IN3
i_SEL[1] => Mux14.IN3
i_SEL[1] => Mux15.IN3
i_SEL[1] => Mux16.IN3
i_SEL[1] => Mux17.IN3
i_SEL[1] => Mux18.IN3
i_SEL[1] => Mux19.IN3
i_SEL[1] => Mux20.IN3
i_SEL[1] => Mux21.IN3
i_SEL[1] => Mux22.IN3
i_SEL[1] => Mux23.IN3
i_SEL[1] => Mux24.IN3
i_SEL[1] => Mux25.IN3
i_SEL[1] => Mux26.IN3
i_SEL[1] => Mux27.IN3
i_SEL[1] => Mux28.IN3
i_SEL[1] => Mux29.IN3
i_SEL[1] => Mux30.IN3
i_SEL[1] => Mux31.IN3
i_SEL[2] => Mux0.IN2
i_SEL[2] => Mux1.IN2
i_SEL[2] => Mux2.IN2
i_SEL[2] => Mux3.IN2
i_SEL[2] => Mux4.IN2
i_SEL[2] => Mux5.IN2
i_SEL[2] => Mux6.IN2
i_SEL[2] => Mux7.IN2
i_SEL[2] => Mux8.IN2
i_SEL[2] => Mux9.IN2
i_SEL[2] => Mux10.IN2
i_SEL[2] => Mux11.IN2
i_SEL[2] => Mux12.IN2
i_SEL[2] => Mux13.IN2
i_SEL[2] => Mux14.IN2
i_SEL[2] => Mux15.IN2
i_SEL[2] => Mux16.IN2
i_SEL[2] => Mux17.IN2
i_SEL[2] => Mux18.IN2
i_SEL[2] => Mux19.IN2
i_SEL[2] => Mux20.IN2
i_SEL[2] => Mux21.IN2
i_SEL[2] => Mux22.IN2
i_SEL[2] => Mux23.IN2
i_SEL[2] => Mux24.IN2
i_SEL[2] => Mux25.IN2
i_SEL[2] => Mux26.IN2
i_SEL[2] => Mux27.IN2
i_SEL[2] => Mux28.IN2
i_SEL[2] => Mux29.IN2
i_SEL[2] => Mux30.IN2
i_SEL[2] => Mux31.IN2
i_SEL[3] => Mux0.IN1
i_SEL[3] => Mux1.IN1
i_SEL[3] => Mux2.IN1
i_SEL[3] => Mux3.IN1
i_SEL[3] => Mux4.IN1
i_SEL[3] => Mux5.IN1
i_SEL[3] => Mux6.IN1
i_SEL[3] => Mux7.IN1
i_SEL[3] => Mux8.IN1
i_SEL[3] => Mux9.IN1
i_SEL[3] => Mux10.IN1
i_SEL[3] => Mux11.IN1
i_SEL[3] => Mux12.IN1
i_SEL[3] => Mux13.IN1
i_SEL[3] => Mux14.IN1
i_SEL[3] => Mux15.IN1
i_SEL[3] => Mux16.IN1
i_SEL[3] => Mux17.IN1
i_SEL[3] => Mux18.IN1
i_SEL[3] => Mux19.IN1
i_SEL[3] => Mux20.IN1
i_SEL[3] => Mux21.IN1
i_SEL[3] => Mux22.IN1
i_SEL[3] => Mux23.IN1
i_SEL[3] => Mux24.IN1
i_SEL[3] => Mux25.IN1
i_SEL[3] => Mux26.IN1
i_SEL[3] => Mux27.IN1
i_SEL[3] => Mux28.IN1
i_SEL[3] => Mux29.IN1
i_SEL[3] => Mux30.IN1
i_SEL[3] => Mux31.IN1
i_SEL[4] => Mux0.IN0
i_SEL[4] => Mux1.IN0
i_SEL[4] => Mux2.IN0
i_SEL[4] => Mux3.IN0
i_SEL[4] => Mux4.IN0
i_SEL[4] => Mux5.IN0
i_SEL[4] => Mux6.IN0
i_SEL[4] => Mux7.IN0
i_SEL[4] => Mux8.IN0
i_SEL[4] => Mux9.IN0
i_SEL[4] => Mux10.IN0
i_SEL[4] => Mux11.IN0
i_SEL[4] => Mux12.IN0
i_SEL[4] => Mux13.IN0
i_SEL[4] => Mux14.IN0
i_SEL[4] => Mux15.IN0
i_SEL[4] => Mux16.IN0
i_SEL[4] => Mux17.IN0
i_SEL[4] => Mux18.IN0
i_SEL[4] => Mux19.IN0
i_SEL[4] => Mux20.IN0
i_SEL[4] => Mux21.IN0
i_SEL[4] => Mux22.IN0
i_SEL[4] => Mux23.IN0
i_SEL[4] => Mux24.IN0
i_SEL[4] => Mux25.IN0
i_SEL[4] => Mux26.IN0
i_SEL[4] => Mux27.IN0
i_SEL[4] => Mux28.IN0
i_SEL[4] => Mux29.IN0
i_SEL[4] => Mux30.IN0
i_SEL[4] => Mux31.IN0
i_DIN00[0] => Mux31.IN5
i_DIN00[1] => Mux30.IN5
i_DIN00[2] => Mux29.IN5
i_DIN00[3] => Mux28.IN5
i_DIN00[4] => Mux27.IN5
i_DIN00[5] => Mux26.IN5
i_DIN00[6] => Mux25.IN5
i_DIN00[7] => Mux24.IN5
i_DIN00[8] => Mux23.IN5
i_DIN00[9] => Mux22.IN5
i_DIN00[10] => Mux21.IN5
i_DIN00[11] => Mux20.IN5
i_DIN00[12] => Mux19.IN5
i_DIN00[13] => Mux18.IN5
i_DIN00[14] => Mux17.IN5
i_DIN00[15] => Mux16.IN5
i_DIN00[16] => Mux15.IN5
i_DIN00[17] => Mux14.IN5
i_DIN00[18] => Mux13.IN5
i_DIN00[19] => Mux12.IN5
i_DIN00[20] => Mux11.IN5
i_DIN00[21] => Mux10.IN5
i_DIN00[22] => Mux9.IN5
i_DIN00[23] => Mux8.IN5
i_DIN00[24] => Mux7.IN5
i_DIN00[25] => Mux6.IN5
i_DIN00[26] => Mux5.IN5
i_DIN00[27] => Mux4.IN5
i_DIN00[28] => Mux3.IN5
i_DIN00[29] => Mux2.IN5
i_DIN00[30] => Mux1.IN5
i_DIN00[31] => Mux0.IN5
i_DIN01[0] => Mux31.IN6
i_DIN01[1] => Mux30.IN6
i_DIN01[2] => Mux29.IN6
i_DIN01[3] => Mux28.IN6
i_DIN01[4] => Mux27.IN6
i_DIN01[5] => Mux26.IN6
i_DIN01[6] => Mux25.IN6
i_DIN01[7] => Mux24.IN6
i_DIN01[8] => Mux23.IN6
i_DIN01[9] => Mux22.IN6
i_DIN01[10] => Mux21.IN6
i_DIN01[11] => Mux20.IN6
i_DIN01[12] => Mux19.IN6
i_DIN01[13] => Mux18.IN6
i_DIN01[14] => Mux17.IN6
i_DIN01[15] => Mux16.IN6
i_DIN01[16] => Mux15.IN6
i_DIN01[17] => Mux14.IN6
i_DIN01[18] => Mux13.IN6
i_DIN01[19] => Mux12.IN6
i_DIN01[20] => Mux11.IN6
i_DIN01[21] => Mux10.IN6
i_DIN01[22] => Mux9.IN6
i_DIN01[23] => Mux8.IN6
i_DIN01[24] => Mux7.IN6
i_DIN01[25] => Mux6.IN6
i_DIN01[26] => Mux5.IN6
i_DIN01[27] => Mux4.IN6
i_DIN01[28] => Mux3.IN6
i_DIN01[29] => Mux2.IN6
i_DIN01[30] => Mux1.IN6
i_DIN01[31] => Mux0.IN6
i_DIN02[0] => Mux31.IN7
i_DIN02[1] => Mux30.IN7
i_DIN02[2] => Mux29.IN7
i_DIN02[3] => Mux28.IN7
i_DIN02[4] => Mux27.IN7
i_DIN02[5] => Mux26.IN7
i_DIN02[6] => Mux25.IN7
i_DIN02[7] => Mux24.IN7
i_DIN02[8] => Mux23.IN7
i_DIN02[9] => Mux22.IN7
i_DIN02[10] => Mux21.IN7
i_DIN02[11] => Mux20.IN7
i_DIN02[12] => Mux19.IN7
i_DIN02[13] => Mux18.IN7
i_DIN02[14] => Mux17.IN7
i_DIN02[15] => Mux16.IN7
i_DIN02[16] => Mux15.IN7
i_DIN02[17] => Mux14.IN7
i_DIN02[18] => Mux13.IN7
i_DIN02[19] => Mux12.IN7
i_DIN02[20] => Mux11.IN7
i_DIN02[21] => Mux10.IN7
i_DIN02[22] => Mux9.IN7
i_DIN02[23] => Mux8.IN7
i_DIN02[24] => Mux7.IN7
i_DIN02[25] => Mux6.IN7
i_DIN02[26] => Mux5.IN7
i_DIN02[27] => Mux4.IN7
i_DIN02[28] => Mux3.IN7
i_DIN02[29] => Mux2.IN7
i_DIN02[30] => Mux1.IN7
i_DIN02[31] => Mux0.IN7
i_DIN03[0] => Mux31.IN8
i_DIN03[1] => Mux30.IN8
i_DIN03[2] => Mux29.IN8
i_DIN03[3] => Mux28.IN8
i_DIN03[4] => Mux27.IN8
i_DIN03[5] => Mux26.IN8
i_DIN03[6] => Mux25.IN8
i_DIN03[7] => Mux24.IN8
i_DIN03[8] => Mux23.IN8
i_DIN03[9] => Mux22.IN8
i_DIN03[10] => Mux21.IN8
i_DIN03[11] => Mux20.IN8
i_DIN03[12] => Mux19.IN8
i_DIN03[13] => Mux18.IN8
i_DIN03[14] => Mux17.IN8
i_DIN03[15] => Mux16.IN8
i_DIN03[16] => Mux15.IN8
i_DIN03[17] => Mux14.IN8
i_DIN03[18] => Mux13.IN8
i_DIN03[19] => Mux12.IN8
i_DIN03[20] => Mux11.IN8
i_DIN03[21] => Mux10.IN8
i_DIN03[22] => Mux9.IN8
i_DIN03[23] => Mux8.IN8
i_DIN03[24] => Mux7.IN8
i_DIN03[25] => Mux6.IN8
i_DIN03[26] => Mux5.IN8
i_DIN03[27] => Mux4.IN8
i_DIN03[28] => Mux3.IN8
i_DIN03[29] => Mux2.IN8
i_DIN03[30] => Mux1.IN8
i_DIN03[31] => Mux0.IN8
i_DIN04[0] => Mux31.IN9
i_DIN04[1] => Mux30.IN9
i_DIN04[2] => Mux29.IN9
i_DIN04[3] => Mux28.IN9
i_DIN04[4] => Mux27.IN9
i_DIN04[5] => Mux26.IN9
i_DIN04[6] => Mux25.IN9
i_DIN04[7] => Mux24.IN9
i_DIN04[8] => Mux23.IN9
i_DIN04[9] => Mux22.IN9
i_DIN04[10] => Mux21.IN9
i_DIN04[11] => Mux20.IN9
i_DIN04[12] => Mux19.IN9
i_DIN04[13] => Mux18.IN9
i_DIN04[14] => Mux17.IN9
i_DIN04[15] => Mux16.IN9
i_DIN04[16] => Mux15.IN9
i_DIN04[17] => Mux14.IN9
i_DIN04[18] => Mux13.IN9
i_DIN04[19] => Mux12.IN9
i_DIN04[20] => Mux11.IN9
i_DIN04[21] => Mux10.IN9
i_DIN04[22] => Mux9.IN9
i_DIN04[23] => Mux8.IN9
i_DIN04[24] => Mux7.IN9
i_DIN04[25] => Mux6.IN9
i_DIN04[26] => Mux5.IN9
i_DIN04[27] => Mux4.IN9
i_DIN04[28] => Mux3.IN9
i_DIN04[29] => Mux2.IN9
i_DIN04[30] => Mux1.IN9
i_DIN04[31] => Mux0.IN9
i_DIN05[0] => Mux31.IN10
i_DIN05[1] => Mux30.IN10
i_DIN05[2] => Mux29.IN10
i_DIN05[3] => Mux28.IN10
i_DIN05[4] => Mux27.IN10
i_DIN05[5] => Mux26.IN10
i_DIN05[6] => Mux25.IN10
i_DIN05[7] => Mux24.IN10
i_DIN05[8] => Mux23.IN10
i_DIN05[9] => Mux22.IN10
i_DIN05[10] => Mux21.IN10
i_DIN05[11] => Mux20.IN10
i_DIN05[12] => Mux19.IN10
i_DIN05[13] => Mux18.IN10
i_DIN05[14] => Mux17.IN10
i_DIN05[15] => Mux16.IN10
i_DIN05[16] => Mux15.IN10
i_DIN05[17] => Mux14.IN10
i_DIN05[18] => Mux13.IN10
i_DIN05[19] => Mux12.IN10
i_DIN05[20] => Mux11.IN10
i_DIN05[21] => Mux10.IN10
i_DIN05[22] => Mux9.IN10
i_DIN05[23] => Mux8.IN10
i_DIN05[24] => Mux7.IN10
i_DIN05[25] => Mux6.IN10
i_DIN05[26] => Mux5.IN10
i_DIN05[27] => Mux4.IN10
i_DIN05[28] => Mux3.IN10
i_DIN05[29] => Mux2.IN10
i_DIN05[30] => Mux1.IN10
i_DIN05[31] => Mux0.IN10
i_DIN06[0] => Mux31.IN11
i_DIN06[1] => Mux30.IN11
i_DIN06[2] => Mux29.IN11
i_DIN06[3] => Mux28.IN11
i_DIN06[4] => Mux27.IN11
i_DIN06[5] => Mux26.IN11
i_DIN06[6] => Mux25.IN11
i_DIN06[7] => Mux24.IN11
i_DIN06[8] => Mux23.IN11
i_DIN06[9] => Mux22.IN11
i_DIN06[10] => Mux21.IN11
i_DIN06[11] => Mux20.IN11
i_DIN06[12] => Mux19.IN11
i_DIN06[13] => Mux18.IN11
i_DIN06[14] => Mux17.IN11
i_DIN06[15] => Mux16.IN11
i_DIN06[16] => Mux15.IN11
i_DIN06[17] => Mux14.IN11
i_DIN06[18] => Mux13.IN11
i_DIN06[19] => Mux12.IN11
i_DIN06[20] => Mux11.IN11
i_DIN06[21] => Mux10.IN11
i_DIN06[22] => Mux9.IN11
i_DIN06[23] => Mux8.IN11
i_DIN06[24] => Mux7.IN11
i_DIN06[25] => Mux6.IN11
i_DIN06[26] => Mux5.IN11
i_DIN06[27] => Mux4.IN11
i_DIN06[28] => Mux3.IN11
i_DIN06[29] => Mux2.IN11
i_DIN06[30] => Mux1.IN11
i_DIN06[31] => Mux0.IN11
i_DIN07[0] => Mux31.IN12
i_DIN07[1] => Mux30.IN12
i_DIN07[2] => Mux29.IN12
i_DIN07[3] => Mux28.IN12
i_DIN07[4] => Mux27.IN12
i_DIN07[5] => Mux26.IN12
i_DIN07[6] => Mux25.IN12
i_DIN07[7] => Mux24.IN12
i_DIN07[8] => Mux23.IN12
i_DIN07[9] => Mux22.IN12
i_DIN07[10] => Mux21.IN12
i_DIN07[11] => Mux20.IN12
i_DIN07[12] => Mux19.IN12
i_DIN07[13] => Mux18.IN12
i_DIN07[14] => Mux17.IN12
i_DIN07[15] => Mux16.IN12
i_DIN07[16] => Mux15.IN12
i_DIN07[17] => Mux14.IN12
i_DIN07[18] => Mux13.IN12
i_DIN07[19] => Mux12.IN12
i_DIN07[20] => Mux11.IN12
i_DIN07[21] => Mux10.IN12
i_DIN07[22] => Mux9.IN12
i_DIN07[23] => Mux8.IN12
i_DIN07[24] => Mux7.IN12
i_DIN07[25] => Mux6.IN12
i_DIN07[26] => Mux5.IN12
i_DIN07[27] => Mux4.IN12
i_DIN07[28] => Mux3.IN12
i_DIN07[29] => Mux2.IN12
i_DIN07[30] => Mux1.IN12
i_DIN07[31] => Mux0.IN12
i_DIN08[0] => Mux31.IN13
i_DIN08[1] => Mux30.IN13
i_DIN08[2] => Mux29.IN13
i_DIN08[3] => Mux28.IN13
i_DIN08[4] => Mux27.IN13
i_DIN08[5] => Mux26.IN13
i_DIN08[6] => Mux25.IN13
i_DIN08[7] => Mux24.IN13
i_DIN08[8] => Mux23.IN13
i_DIN08[9] => Mux22.IN13
i_DIN08[10] => Mux21.IN13
i_DIN08[11] => Mux20.IN13
i_DIN08[12] => Mux19.IN13
i_DIN08[13] => Mux18.IN13
i_DIN08[14] => Mux17.IN13
i_DIN08[15] => Mux16.IN13
i_DIN08[16] => Mux15.IN13
i_DIN08[17] => Mux14.IN13
i_DIN08[18] => Mux13.IN13
i_DIN08[19] => Mux12.IN13
i_DIN08[20] => Mux11.IN13
i_DIN08[21] => Mux10.IN13
i_DIN08[22] => Mux9.IN13
i_DIN08[23] => Mux8.IN13
i_DIN08[24] => Mux7.IN13
i_DIN08[25] => Mux6.IN13
i_DIN08[26] => Mux5.IN13
i_DIN08[27] => Mux4.IN13
i_DIN08[28] => Mux3.IN13
i_DIN08[29] => Mux2.IN13
i_DIN08[30] => Mux1.IN13
i_DIN08[31] => Mux0.IN13
i_DIN09[0] => Mux31.IN14
i_DIN09[1] => Mux30.IN14
i_DIN09[2] => Mux29.IN14
i_DIN09[3] => Mux28.IN14
i_DIN09[4] => Mux27.IN14
i_DIN09[5] => Mux26.IN14
i_DIN09[6] => Mux25.IN14
i_DIN09[7] => Mux24.IN14
i_DIN09[8] => Mux23.IN14
i_DIN09[9] => Mux22.IN14
i_DIN09[10] => Mux21.IN14
i_DIN09[11] => Mux20.IN14
i_DIN09[12] => Mux19.IN14
i_DIN09[13] => Mux18.IN14
i_DIN09[14] => Mux17.IN14
i_DIN09[15] => Mux16.IN14
i_DIN09[16] => Mux15.IN14
i_DIN09[17] => Mux14.IN14
i_DIN09[18] => Mux13.IN14
i_DIN09[19] => Mux12.IN14
i_DIN09[20] => Mux11.IN14
i_DIN09[21] => Mux10.IN14
i_DIN09[22] => Mux9.IN14
i_DIN09[23] => Mux8.IN14
i_DIN09[24] => Mux7.IN14
i_DIN09[25] => Mux6.IN14
i_DIN09[26] => Mux5.IN14
i_DIN09[27] => Mux4.IN14
i_DIN09[28] => Mux3.IN14
i_DIN09[29] => Mux2.IN14
i_DIN09[30] => Mux1.IN14
i_DIN09[31] => Mux0.IN14
i_DIN10[0] => Mux31.IN15
i_DIN10[1] => Mux30.IN15
i_DIN10[2] => Mux29.IN15
i_DIN10[3] => Mux28.IN15
i_DIN10[4] => Mux27.IN15
i_DIN10[5] => Mux26.IN15
i_DIN10[6] => Mux25.IN15
i_DIN10[7] => Mux24.IN15
i_DIN10[8] => Mux23.IN15
i_DIN10[9] => Mux22.IN15
i_DIN10[10] => Mux21.IN15
i_DIN10[11] => Mux20.IN15
i_DIN10[12] => Mux19.IN15
i_DIN10[13] => Mux18.IN15
i_DIN10[14] => Mux17.IN15
i_DIN10[15] => Mux16.IN15
i_DIN10[16] => Mux15.IN15
i_DIN10[17] => Mux14.IN15
i_DIN10[18] => Mux13.IN15
i_DIN10[19] => Mux12.IN15
i_DIN10[20] => Mux11.IN15
i_DIN10[21] => Mux10.IN15
i_DIN10[22] => Mux9.IN15
i_DIN10[23] => Mux8.IN15
i_DIN10[24] => Mux7.IN15
i_DIN10[25] => Mux6.IN15
i_DIN10[26] => Mux5.IN15
i_DIN10[27] => Mux4.IN15
i_DIN10[28] => Mux3.IN15
i_DIN10[29] => Mux2.IN15
i_DIN10[30] => Mux1.IN15
i_DIN10[31] => Mux0.IN15
i_DIN11[0] => Mux31.IN16
i_DIN11[1] => Mux30.IN16
i_DIN11[2] => Mux29.IN16
i_DIN11[3] => Mux28.IN16
i_DIN11[4] => Mux27.IN16
i_DIN11[5] => Mux26.IN16
i_DIN11[6] => Mux25.IN16
i_DIN11[7] => Mux24.IN16
i_DIN11[8] => Mux23.IN16
i_DIN11[9] => Mux22.IN16
i_DIN11[10] => Mux21.IN16
i_DIN11[11] => Mux20.IN16
i_DIN11[12] => Mux19.IN16
i_DIN11[13] => Mux18.IN16
i_DIN11[14] => Mux17.IN16
i_DIN11[15] => Mux16.IN16
i_DIN11[16] => Mux15.IN16
i_DIN11[17] => Mux14.IN16
i_DIN11[18] => Mux13.IN16
i_DIN11[19] => Mux12.IN16
i_DIN11[20] => Mux11.IN16
i_DIN11[21] => Mux10.IN16
i_DIN11[22] => Mux9.IN16
i_DIN11[23] => Mux8.IN16
i_DIN11[24] => Mux7.IN16
i_DIN11[25] => Mux6.IN16
i_DIN11[26] => Mux5.IN16
i_DIN11[27] => Mux4.IN16
i_DIN11[28] => Mux3.IN16
i_DIN11[29] => Mux2.IN16
i_DIN11[30] => Mux1.IN16
i_DIN11[31] => Mux0.IN16
i_DIN12[0] => Mux31.IN17
i_DIN12[1] => Mux30.IN17
i_DIN12[2] => Mux29.IN17
i_DIN12[3] => Mux28.IN17
i_DIN12[4] => Mux27.IN17
i_DIN12[5] => Mux26.IN17
i_DIN12[6] => Mux25.IN17
i_DIN12[7] => Mux24.IN17
i_DIN12[8] => Mux23.IN17
i_DIN12[9] => Mux22.IN17
i_DIN12[10] => Mux21.IN17
i_DIN12[11] => Mux20.IN17
i_DIN12[12] => Mux19.IN17
i_DIN12[13] => Mux18.IN17
i_DIN12[14] => Mux17.IN17
i_DIN12[15] => Mux16.IN17
i_DIN12[16] => Mux15.IN17
i_DIN12[17] => Mux14.IN17
i_DIN12[18] => Mux13.IN17
i_DIN12[19] => Mux12.IN17
i_DIN12[20] => Mux11.IN17
i_DIN12[21] => Mux10.IN17
i_DIN12[22] => Mux9.IN17
i_DIN12[23] => Mux8.IN17
i_DIN12[24] => Mux7.IN17
i_DIN12[25] => Mux6.IN17
i_DIN12[26] => Mux5.IN17
i_DIN12[27] => Mux4.IN17
i_DIN12[28] => Mux3.IN17
i_DIN12[29] => Mux2.IN17
i_DIN12[30] => Mux1.IN17
i_DIN12[31] => Mux0.IN17
i_DIN13[0] => Mux31.IN18
i_DIN13[1] => Mux30.IN18
i_DIN13[2] => Mux29.IN18
i_DIN13[3] => Mux28.IN18
i_DIN13[4] => Mux27.IN18
i_DIN13[5] => Mux26.IN18
i_DIN13[6] => Mux25.IN18
i_DIN13[7] => Mux24.IN18
i_DIN13[8] => Mux23.IN18
i_DIN13[9] => Mux22.IN18
i_DIN13[10] => Mux21.IN18
i_DIN13[11] => Mux20.IN18
i_DIN13[12] => Mux19.IN18
i_DIN13[13] => Mux18.IN18
i_DIN13[14] => Mux17.IN18
i_DIN13[15] => Mux16.IN18
i_DIN13[16] => Mux15.IN18
i_DIN13[17] => Mux14.IN18
i_DIN13[18] => Mux13.IN18
i_DIN13[19] => Mux12.IN18
i_DIN13[20] => Mux11.IN18
i_DIN13[21] => Mux10.IN18
i_DIN13[22] => Mux9.IN18
i_DIN13[23] => Mux8.IN18
i_DIN13[24] => Mux7.IN18
i_DIN13[25] => Mux6.IN18
i_DIN13[26] => Mux5.IN18
i_DIN13[27] => Mux4.IN18
i_DIN13[28] => Mux3.IN18
i_DIN13[29] => Mux2.IN18
i_DIN13[30] => Mux1.IN18
i_DIN13[31] => Mux0.IN18
i_DIN14[0] => Mux31.IN19
i_DIN14[1] => Mux30.IN19
i_DIN14[2] => Mux29.IN19
i_DIN14[3] => Mux28.IN19
i_DIN14[4] => Mux27.IN19
i_DIN14[5] => Mux26.IN19
i_DIN14[6] => Mux25.IN19
i_DIN14[7] => Mux24.IN19
i_DIN14[8] => Mux23.IN19
i_DIN14[9] => Mux22.IN19
i_DIN14[10] => Mux21.IN19
i_DIN14[11] => Mux20.IN19
i_DIN14[12] => Mux19.IN19
i_DIN14[13] => Mux18.IN19
i_DIN14[14] => Mux17.IN19
i_DIN14[15] => Mux16.IN19
i_DIN14[16] => Mux15.IN19
i_DIN14[17] => Mux14.IN19
i_DIN14[18] => Mux13.IN19
i_DIN14[19] => Mux12.IN19
i_DIN14[20] => Mux11.IN19
i_DIN14[21] => Mux10.IN19
i_DIN14[22] => Mux9.IN19
i_DIN14[23] => Mux8.IN19
i_DIN14[24] => Mux7.IN19
i_DIN14[25] => Mux6.IN19
i_DIN14[26] => Mux5.IN19
i_DIN14[27] => Mux4.IN19
i_DIN14[28] => Mux3.IN19
i_DIN14[29] => Mux2.IN19
i_DIN14[30] => Mux1.IN19
i_DIN14[31] => Mux0.IN19
i_DIN15[0] => Mux31.IN20
i_DIN15[1] => Mux30.IN20
i_DIN15[2] => Mux29.IN20
i_DIN15[3] => Mux28.IN20
i_DIN15[4] => Mux27.IN20
i_DIN15[5] => Mux26.IN20
i_DIN15[6] => Mux25.IN20
i_DIN15[7] => Mux24.IN20
i_DIN15[8] => Mux23.IN20
i_DIN15[9] => Mux22.IN20
i_DIN15[10] => Mux21.IN20
i_DIN15[11] => Mux20.IN20
i_DIN15[12] => Mux19.IN20
i_DIN15[13] => Mux18.IN20
i_DIN15[14] => Mux17.IN20
i_DIN15[15] => Mux16.IN20
i_DIN15[16] => Mux15.IN20
i_DIN15[17] => Mux14.IN20
i_DIN15[18] => Mux13.IN20
i_DIN15[19] => Mux12.IN20
i_DIN15[20] => Mux11.IN20
i_DIN15[21] => Mux10.IN20
i_DIN15[22] => Mux9.IN20
i_DIN15[23] => Mux8.IN20
i_DIN15[24] => Mux7.IN20
i_DIN15[25] => Mux6.IN20
i_DIN15[26] => Mux5.IN20
i_DIN15[27] => Mux4.IN20
i_DIN15[28] => Mux3.IN20
i_DIN15[29] => Mux2.IN20
i_DIN15[30] => Mux1.IN20
i_DIN15[31] => Mux0.IN20
i_DIN16[0] => Mux31.IN21
i_DIN16[1] => Mux30.IN21
i_DIN16[2] => Mux29.IN21
i_DIN16[3] => Mux28.IN21
i_DIN16[4] => Mux27.IN21
i_DIN16[5] => Mux26.IN21
i_DIN16[6] => Mux25.IN21
i_DIN16[7] => Mux24.IN21
i_DIN16[8] => Mux23.IN21
i_DIN16[9] => Mux22.IN21
i_DIN16[10] => Mux21.IN21
i_DIN16[11] => Mux20.IN21
i_DIN16[12] => Mux19.IN21
i_DIN16[13] => Mux18.IN21
i_DIN16[14] => Mux17.IN21
i_DIN16[15] => Mux16.IN21
i_DIN16[16] => Mux15.IN21
i_DIN16[17] => Mux14.IN21
i_DIN16[18] => Mux13.IN21
i_DIN16[19] => Mux12.IN21
i_DIN16[20] => Mux11.IN21
i_DIN16[21] => Mux10.IN21
i_DIN16[22] => Mux9.IN21
i_DIN16[23] => Mux8.IN21
i_DIN16[24] => Mux7.IN21
i_DIN16[25] => Mux6.IN21
i_DIN16[26] => Mux5.IN21
i_DIN16[27] => Mux4.IN21
i_DIN16[28] => Mux3.IN21
i_DIN16[29] => Mux2.IN21
i_DIN16[30] => Mux1.IN21
i_DIN16[31] => Mux0.IN21
i_DIN17[0] => Mux31.IN22
i_DIN17[1] => Mux30.IN22
i_DIN17[2] => Mux29.IN22
i_DIN17[3] => Mux28.IN22
i_DIN17[4] => Mux27.IN22
i_DIN17[5] => Mux26.IN22
i_DIN17[6] => Mux25.IN22
i_DIN17[7] => Mux24.IN22
i_DIN17[8] => Mux23.IN22
i_DIN17[9] => Mux22.IN22
i_DIN17[10] => Mux21.IN22
i_DIN17[11] => Mux20.IN22
i_DIN17[12] => Mux19.IN22
i_DIN17[13] => Mux18.IN22
i_DIN17[14] => Mux17.IN22
i_DIN17[15] => Mux16.IN22
i_DIN17[16] => Mux15.IN22
i_DIN17[17] => Mux14.IN22
i_DIN17[18] => Mux13.IN22
i_DIN17[19] => Mux12.IN22
i_DIN17[20] => Mux11.IN22
i_DIN17[21] => Mux10.IN22
i_DIN17[22] => Mux9.IN22
i_DIN17[23] => Mux8.IN22
i_DIN17[24] => Mux7.IN22
i_DIN17[25] => Mux6.IN22
i_DIN17[26] => Mux5.IN22
i_DIN17[27] => Mux4.IN22
i_DIN17[28] => Mux3.IN22
i_DIN17[29] => Mux2.IN22
i_DIN17[30] => Mux1.IN22
i_DIN17[31] => Mux0.IN22
i_DIN18[0] => Mux31.IN23
i_DIN18[1] => Mux30.IN23
i_DIN18[2] => Mux29.IN23
i_DIN18[3] => Mux28.IN23
i_DIN18[4] => Mux27.IN23
i_DIN18[5] => Mux26.IN23
i_DIN18[6] => Mux25.IN23
i_DIN18[7] => Mux24.IN23
i_DIN18[8] => Mux23.IN23
i_DIN18[9] => Mux22.IN23
i_DIN18[10] => Mux21.IN23
i_DIN18[11] => Mux20.IN23
i_DIN18[12] => Mux19.IN23
i_DIN18[13] => Mux18.IN23
i_DIN18[14] => Mux17.IN23
i_DIN18[15] => Mux16.IN23
i_DIN18[16] => Mux15.IN23
i_DIN18[17] => Mux14.IN23
i_DIN18[18] => Mux13.IN23
i_DIN18[19] => Mux12.IN23
i_DIN18[20] => Mux11.IN23
i_DIN18[21] => Mux10.IN23
i_DIN18[22] => Mux9.IN23
i_DIN18[23] => Mux8.IN23
i_DIN18[24] => Mux7.IN23
i_DIN18[25] => Mux6.IN23
i_DIN18[26] => Mux5.IN23
i_DIN18[27] => Mux4.IN23
i_DIN18[28] => Mux3.IN23
i_DIN18[29] => Mux2.IN23
i_DIN18[30] => Mux1.IN23
i_DIN18[31] => Mux0.IN23
i_DIN19[0] => Mux31.IN24
i_DIN19[1] => Mux30.IN24
i_DIN19[2] => Mux29.IN24
i_DIN19[3] => Mux28.IN24
i_DIN19[4] => Mux27.IN24
i_DIN19[5] => Mux26.IN24
i_DIN19[6] => Mux25.IN24
i_DIN19[7] => Mux24.IN24
i_DIN19[8] => Mux23.IN24
i_DIN19[9] => Mux22.IN24
i_DIN19[10] => Mux21.IN24
i_DIN19[11] => Mux20.IN24
i_DIN19[12] => Mux19.IN24
i_DIN19[13] => Mux18.IN24
i_DIN19[14] => Mux17.IN24
i_DIN19[15] => Mux16.IN24
i_DIN19[16] => Mux15.IN24
i_DIN19[17] => Mux14.IN24
i_DIN19[18] => Mux13.IN24
i_DIN19[19] => Mux12.IN24
i_DIN19[20] => Mux11.IN24
i_DIN19[21] => Mux10.IN24
i_DIN19[22] => Mux9.IN24
i_DIN19[23] => Mux8.IN24
i_DIN19[24] => Mux7.IN24
i_DIN19[25] => Mux6.IN24
i_DIN19[26] => Mux5.IN24
i_DIN19[27] => Mux4.IN24
i_DIN19[28] => Mux3.IN24
i_DIN19[29] => Mux2.IN24
i_DIN19[30] => Mux1.IN24
i_DIN19[31] => Mux0.IN24
i_DIN20[0] => Mux31.IN25
i_DIN20[1] => Mux30.IN25
i_DIN20[2] => Mux29.IN25
i_DIN20[3] => Mux28.IN25
i_DIN20[4] => Mux27.IN25
i_DIN20[5] => Mux26.IN25
i_DIN20[6] => Mux25.IN25
i_DIN20[7] => Mux24.IN25
i_DIN20[8] => Mux23.IN25
i_DIN20[9] => Mux22.IN25
i_DIN20[10] => Mux21.IN25
i_DIN20[11] => Mux20.IN25
i_DIN20[12] => Mux19.IN25
i_DIN20[13] => Mux18.IN25
i_DIN20[14] => Mux17.IN25
i_DIN20[15] => Mux16.IN25
i_DIN20[16] => Mux15.IN25
i_DIN20[17] => Mux14.IN25
i_DIN20[18] => Mux13.IN25
i_DIN20[19] => Mux12.IN25
i_DIN20[20] => Mux11.IN25
i_DIN20[21] => Mux10.IN25
i_DIN20[22] => Mux9.IN25
i_DIN20[23] => Mux8.IN25
i_DIN20[24] => Mux7.IN25
i_DIN20[25] => Mux6.IN25
i_DIN20[26] => Mux5.IN25
i_DIN20[27] => Mux4.IN25
i_DIN20[28] => Mux3.IN25
i_DIN20[29] => Mux2.IN25
i_DIN20[30] => Mux1.IN25
i_DIN20[31] => Mux0.IN25
i_DIN21[0] => Mux31.IN26
i_DIN21[1] => Mux30.IN26
i_DIN21[2] => Mux29.IN26
i_DIN21[3] => Mux28.IN26
i_DIN21[4] => Mux27.IN26
i_DIN21[5] => Mux26.IN26
i_DIN21[6] => Mux25.IN26
i_DIN21[7] => Mux24.IN26
i_DIN21[8] => Mux23.IN26
i_DIN21[9] => Mux22.IN26
i_DIN21[10] => Mux21.IN26
i_DIN21[11] => Mux20.IN26
i_DIN21[12] => Mux19.IN26
i_DIN21[13] => Mux18.IN26
i_DIN21[14] => Mux17.IN26
i_DIN21[15] => Mux16.IN26
i_DIN21[16] => Mux15.IN26
i_DIN21[17] => Mux14.IN26
i_DIN21[18] => Mux13.IN26
i_DIN21[19] => Mux12.IN26
i_DIN21[20] => Mux11.IN26
i_DIN21[21] => Mux10.IN26
i_DIN21[22] => Mux9.IN26
i_DIN21[23] => Mux8.IN26
i_DIN21[24] => Mux7.IN26
i_DIN21[25] => Mux6.IN26
i_DIN21[26] => Mux5.IN26
i_DIN21[27] => Mux4.IN26
i_DIN21[28] => Mux3.IN26
i_DIN21[29] => Mux2.IN26
i_DIN21[30] => Mux1.IN26
i_DIN21[31] => Mux0.IN26
i_DIN22[0] => Mux31.IN27
i_DIN22[1] => Mux30.IN27
i_DIN22[2] => Mux29.IN27
i_DIN22[3] => Mux28.IN27
i_DIN22[4] => Mux27.IN27
i_DIN22[5] => Mux26.IN27
i_DIN22[6] => Mux25.IN27
i_DIN22[7] => Mux24.IN27
i_DIN22[8] => Mux23.IN27
i_DIN22[9] => Mux22.IN27
i_DIN22[10] => Mux21.IN27
i_DIN22[11] => Mux20.IN27
i_DIN22[12] => Mux19.IN27
i_DIN22[13] => Mux18.IN27
i_DIN22[14] => Mux17.IN27
i_DIN22[15] => Mux16.IN27
i_DIN22[16] => Mux15.IN27
i_DIN22[17] => Mux14.IN27
i_DIN22[18] => Mux13.IN27
i_DIN22[19] => Mux12.IN27
i_DIN22[20] => Mux11.IN27
i_DIN22[21] => Mux10.IN27
i_DIN22[22] => Mux9.IN27
i_DIN22[23] => Mux8.IN27
i_DIN22[24] => Mux7.IN27
i_DIN22[25] => Mux6.IN27
i_DIN22[26] => Mux5.IN27
i_DIN22[27] => Mux4.IN27
i_DIN22[28] => Mux3.IN27
i_DIN22[29] => Mux2.IN27
i_DIN22[30] => Mux1.IN27
i_DIN22[31] => Mux0.IN27
i_DIN23[0] => Mux31.IN28
i_DIN23[1] => Mux30.IN28
i_DIN23[2] => Mux29.IN28
i_DIN23[3] => Mux28.IN28
i_DIN23[4] => Mux27.IN28
i_DIN23[5] => Mux26.IN28
i_DIN23[6] => Mux25.IN28
i_DIN23[7] => Mux24.IN28
i_DIN23[8] => Mux23.IN28
i_DIN23[9] => Mux22.IN28
i_DIN23[10] => Mux21.IN28
i_DIN23[11] => Mux20.IN28
i_DIN23[12] => Mux19.IN28
i_DIN23[13] => Mux18.IN28
i_DIN23[14] => Mux17.IN28
i_DIN23[15] => Mux16.IN28
i_DIN23[16] => Mux15.IN28
i_DIN23[17] => Mux14.IN28
i_DIN23[18] => Mux13.IN28
i_DIN23[19] => Mux12.IN28
i_DIN23[20] => Mux11.IN28
i_DIN23[21] => Mux10.IN28
i_DIN23[22] => Mux9.IN28
i_DIN23[23] => Mux8.IN28
i_DIN23[24] => Mux7.IN28
i_DIN23[25] => Mux6.IN28
i_DIN23[26] => Mux5.IN28
i_DIN23[27] => Mux4.IN28
i_DIN23[28] => Mux3.IN28
i_DIN23[29] => Mux2.IN28
i_DIN23[30] => Mux1.IN28
i_DIN23[31] => Mux0.IN28
i_DIN24[0] => Mux31.IN29
i_DIN24[1] => Mux30.IN29
i_DIN24[2] => Mux29.IN29
i_DIN24[3] => Mux28.IN29
i_DIN24[4] => Mux27.IN29
i_DIN24[5] => Mux26.IN29
i_DIN24[6] => Mux25.IN29
i_DIN24[7] => Mux24.IN29
i_DIN24[8] => Mux23.IN29
i_DIN24[9] => Mux22.IN29
i_DIN24[10] => Mux21.IN29
i_DIN24[11] => Mux20.IN29
i_DIN24[12] => Mux19.IN29
i_DIN24[13] => Mux18.IN29
i_DIN24[14] => Mux17.IN29
i_DIN24[15] => Mux16.IN29
i_DIN24[16] => Mux15.IN29
i_DIN24[17] => Mux14.IN29
i_DIN24[18] => Mux13.IN29
i_DIN24[19] => Mux12.IN29
i_DIN24[20] => Mux11.IN29
i_DIN24[21] => Mux10.IN29
i_DIN24[22] => Mux9.IN29
i_DIN24[23] => Mux8.IN29
i_DIN24[24] => Mux7.IN29
i_DIN24[25] => Mux6.IN29
i_DIN24[26] => Mux5.IN29
i_DIN24[27] => Mux4.IN29
i_DIN24[28] => Mux3.IN29
i_DIN24[29] => Mux2.IN29
i_DIN24[30] => Mux1.IN29
i_DIN24[31] => Mux0.IN29
i_DIN25[0] => Mux31.IN30
i_DIN25[1] => Mux30.IN30
i_DIN25[2] => Mux29.IN30
i_DIN25[3] => Mux28.IN30
i_DIN25[4] => Mux27.IN30
i_DIN25[5] => Mux26.IN30
i_DIN25[6] => Mux25.IN30
i_DIN25[7] => Mux24.IN30
i_DIN25[8] => Mux23.IN30
i_DIN25[9] => Mux22.IN30
i_DIN25[10] => Mux21.IN30
i_DIN25[11] => Mux20.IN30
i_DIN25[12] => Mux19.IN30
i_DIN25[13] => Mux18.IN30
i_DIN25[14] => Mux17.IN30
i_DIN25[15] => Mux16.IN30
i_DIN25[16] => Mux15.IN30
i_DIN25[17] => Mux14.IN30
i_DIN25[18] => Mux13.IN30
i_DIN25[19] => Mux12.IN30
i_DIN25[20] => Mux11.IN30
i_DIN25[21] => Mux10.IN30
i_DIN25[22] => Mux9.IN30
i_DIN25[23] => Mux8.IN30
i_DIN25[24] => Mux7.IN30
i_DIN25[25] => Mux6.IN30
i_DIN25[26] => Mux5.IN30
i_DIN25[27] => Mux4.IN30
i_DIN25[28] => Mux3.IN30
i_DIN25[29] => Mux2.IN30
i_DIN25[30] => Mux1.IN30
i_DIN25[31] => Mux0.IN30
i_DIN26[0] => Mux31.IN31
i_DIN26[1] => Mux30.IN31
i_DIN26[2] => Mux29.IN31
i_DIN26[3] => Mux28.IN31
i_DIN26[4] => Mux27.IN31
i_DIN26[5] => Mux26.IN31
i_DIN26[6] => Mux25.IN31
i_DIN26[7] => Mux24.IN31
i_DIN26[8] => Mux23.IN31
i_DIN26[9] => Mux22.IN31
i_DIN26[10] => Mux21.IN31
i_DIN26[11] => Mux20.IN31
i_DIN26[12] => Mux19.IN31
i_DIN26[13] => Mux18.IN31
i_DIN26[14] => Mux17.IN31
i_DIN26[15] => Mux16.IN31
i_DIN26[16] => Mux15.IN31
i_DIN26[17] => Mux14.IN31
i_DIN26[18] => Mux13.IN31
i_DIN26[19] => Mux12.IN31
i_DIN26[20] => Mux11.IN31
i_DIN26[21] => Mux10.IN31
i_DIN26[22] => Mux9.IN31
i_DIN26[23] => Mux8.IN31
i_DIN26[24] => Mux7.IN31
i_DIN26[25] => Mux6.IN31
i_DIN26[26] => Mux5.IN31
i_DIN26[27] => Mux4.IN31
i_DIN26[28] => Mux3.IN31
i_DIN26[29] => Mux2.IN31
i_DIN26[30] => Mux1.IN31
i_DIN26[31] => Mux0.IN31
i_DIN27[0] => Mux31.IN32
i_DIN27[1] => Mux30.IN32
i_DIN27[2] => Mux29.IN32
i_DIN27[3] => Mux28.IN32
i_DIN27[4] => Mux27.IN32
i_DIN27[5] => Mux26.IN32
i_DIN27[6] => Mux25.IN32
i_DIN27[7] => Mux24.IN32
i_DIN27[8] => Mux23.IN32
i_DIN27[9] => Mux22.IN32
i_DIN27[10] => Mux21.IN32
i_DIN27[11] => Mux20.IN32
i_DIN27[12] => Mux19.IN32
i_DIN27[13] => Mux18.IN32
i_DIN27[14] => Mux17.IN32
i_DIN27[15] => Mux16.IN32
i_DIN27[16] => Mux15.IN32
i_DIN27[17] => Mux14.IN32
i_DIN27[18] => Mux13.IN32
i_DIN27[19] => Mux12.IN32
i_DIN27[20] => Mux11.IN32
i_DIN27[21] => Mux10.IN32
i_DIN27[22] => Mux9.IN32
i_DIN27[23] => Mux8.IN32
i_DIN27[24] => Mux7.IN32
i_DIN27[25] => Mux6.IN32
i_DIN27[26] => Mux5.IN32
i_DIN27[27] => Mux4.IN32
i_DIN27[28] => Mux3.IN32
i_DIN27[29] => Mux2.IN32
i_DIN27[30] => Mux1.IN32
i_DIN27[31] => Mux0.IN32
i_DIN28[0] => Mux31.IN33
i_DIN28[1] => Mux30.IN33
i_DIN28[2] => Mux29.IN33
i_DIN28[3] => Mux28.IN33
i_DIN28[4] => Mux27.IN33
i_DIN28[5] => Mux26.IN33
i_DIN28[6] => Mux25.IN33
i_DIN28[7] => Mux24.IN33
i_DIN28[8] => Mux23.IN33
i_DIN28[9] => Mux22.IN33
i_DIN28[10] => Mux21.IN33
i_DIN28[11] => Mux20.IN33
i_DIN28[12] => Mux19.IN33
i_DIN28[13] => Mux18.IN33
i_DIN28[14] => Mux17.IN33
i_DIN28[15] => Mux16.IN33
i_DIN28[16] => Mux15.IN33
i_DIN28[17] => Mux14.IN33
i_DIN28[18] => Mux13.IN33
i_DIN28[19] => Mux12.IN33
i_DIN28[20] => Mux11.IN33
i_DIN28[21] => Mux10.IN33
i_DIN28[22] => Mux9.IN33
i_DIN28[23] => Mux8.IN33
i_DIN28[24] => Mux7.IN33
i_DIN28[25] => Mux6.IN33
i_DIN28[26] => Mux5.IN33
i_DIN28[27] => Mux4.IN33
i_DIN28[28] => Mux3.IN33
i_DIN28[29] => Mux2.IN33
i_DIN28[30] => Mux1.IN33
i_DIN28[31] => Mux0.IN33
i_DIN29[0] => Mux31.IN34
i_DIN29[1] => Mux30.IN34
i_DIN29[2] => Mux29.IN34
i_DIN29[3] => Mux28.IN34
i_DIN29[4] => Mux27.IN34
i_DIN29[5] => Mux26.IN34
i_DIN29[6] => Mux25.IN34
i_DIN29[7] => Mux24.IN34
i_DIN29[8] => Mux23.IN34
i_DIN29[9] => Mux22.IN34
i_DIN29[10] => Mux21.IN34
i_DIN29[11] => Mux20.IN34
i_DIN29[12] => Mux19.IN34
i_DIN29[13] => Mux18.IN34
i_DIN29[14] => Mux17.IN34
i_DIN29[15] => Mux16.IN34
i_DIN29[16] => Mux15.IN34
i_DIN29[17] => Mux14.IN34
i_DIN29[18] => Mux13.IN34
i_DIN29[19] => Mux12.IN34
i_DIN29[20] => Mux11.IN34
i_DIN29[21] => Mux10.IN34
i_DIN29[22] => Mux9.IN34
i_DIN29[23] => Mux8.IN34
i_DIN29[24] => Mux7.IN34
i_DIN29[25] => Mux6.IN34
i_DIN29[26] => Mux5.IN34
i_DIN29[27] => Mux4.IN34
i_DIN29[28] => Mux3.IN34
i_DIN29[29] => Mux2.IN34
i_DIN29[30] => Mux1.IN34
i_DIN29[31] => Mux0.IN34
i_DIN30[0] => Mux31.IN35
i_DIN30[1] => Mux30.IN35
i_DIN30[2] => Mux29.IN35
i_DIN30[3] => Mux28.IN35
i_DIN30[4] => Mux27.IN35
i_DIN30[5] => Mux26.IN35
i_DIN30[6] => Mux25.IN35
i_DIN30[7] => Mux24.IN35
i_DIN30[8] => Mux23.IN35
i_DIN30[9] => Mux22.IN35
i_DIN30[10] => Mux21.IN35
i_DIN30[11] => Mux20.IN35
i_DIN30[12] => Mux19.IN35
i_DIN30[13] => Mux18.IN35
i_DIN30[14] => Mux17.IN35
i_DIN30[15] => Mux16.IN35
i_DIN30[16] => Mux15.IN35
i_DIN30[17] => Mux14.IN35
i_DIN30[18] => Mux13.IN35
i_DIN30[19] => Mux12.IN35
i_DIN30[20] => Mux11.IN35
i_DIN30[21] => Mux10.IN35
i_DIN30[22] => Mux9.IN35
i_DIN30[23] => Mux8.IN35
i_DIN30[24] => Mux7.IN35
i_DIN30[25] => Mux6.IN35
i_DIN30[26] => Mux5.IN35
i_DIN30[27] => Mux4.IN35
i_DIN30[28] => Mux3.IN35
i_DIN30[29] => Mux2.IN35
i_DIN30[30] => Mux1.IN35
i_DIN30[31] => Mux0.IN35
i_DIN31[0] => Mux31.IN36
i_DIN31[1] => Mux30.IN36
i_DIN31[2] => Mux29.IN36
i_DIN31[3] => Mux28.IN36
i_DIN31[4] => Mux27.IN36
i_DIN31[5] => Mux26.IN36
i_DIN31[6] => Mux25.IN36
i_DIN31[7] => Mux24.IN36
i_DIN31[8] => Mux23.IN36
i_DIN31[9] => Mux22.IN36
i_DIN31[10] => Mux21.IN36
i_DIN31[11] => Mux20.IN36
i_DIN31[12] => Mux19.IN36
i_DIN31[13] => Mux18.IN36
i_DIN31[14] => Mux17.IN36
i_DIN31[15] => Mux16.IN36
i_DIN31[16] => Mux15.IN36
i_DIN31[17] => Mux14.IN36
i_DIN31[18] => Mux13.IN36
i_DIN31[19] => Mux12.IN36
i_DIN31[20] => Mux11.IN36
i_DIN31[21] => Mux10.IN36
i_DIN31[22] => Mux9.IN36
i_DIN31[23] => Mux8.IN36
i_DIN31[24] => Mux7.IN36
i_DIN31[25] => Mux6.IN36
i_DIN31[26] => Mux5.IN36
i_DIN31[27] => Mux4.IN36
i_DIN31[28] => Mux3.IN36
i_DIN31[29] => Mux2.IN36
i_DIN31[30] => Mux1.IN36
i_DIN31[31] => Mux0.IN36
o_DOUT[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit_null:nulo
Q[0] <= LPM_CONSTANT:129.result[0]
Q[1] <= LPM_CONSTANT:129.result[1]
Q[2] <= LPM_CONSTANT:129.result[2]
Q[3] <= LPM_CONSTANT:129.result[3]
Q[4] <= LPM_CONSTANT:129.result[4]
Q[5] <= LPM_CONSTANT:129.result[5]
Q[6] <= LPM_CONSTANT:129.result[6]
Q[7] <= LPM_CONSTANT:129.result[7]
Q[8] <= LPM_CONSTANT:129.result[8]
Q[9] <= LPM_CONSTANT:129.result[9]
Q[10] <= LPM_CONSTANT:129.result[10]
Q[11] <= LPM_CONSTANT:129.result[11]
Q[12] <= LPM_CONSTANT:129.result[12]
Q[13] <= LPM_CONSTANT:129.result[13]
Q[14] <= LPM_CONSTANT:129.result[14]
Q[15] <= LPM_CONSTANT:129.result[15]
Q[16] <= LPM_CONSTANT:129.result[16]
Q[17] <= LPM_CONSTANT:129.result[17]
Q[18] <= LPM_CONSTANT:129.result[18]
Q[19] <= LPM_CONSTANT:129.result[19]
Q[20] <= LPM_CONSTANT:129.result[20]
Q[21] <= LPM_CONSTANT:129.result[21]
Q[22] <= LPM_CONSTANT:129.result[22]
Q[23] <= LPM_CONSTANT:129.result[23]
Q[24] <= LPM_CONSTANT:129.result[24]
Q[25] <= LPM_CONSTANT:129.result[25]
Q[26] <= LPM_CONSTANT:129.result[26]
Q[27] <= LPM_CONSTANT:129.result[27]
Q[28] <= LPM_CONSTANT:129.result[28]
Q[29] <= LPM_CONSTANT:129.result[29]
Q[30] <= LPM_CONSTANT:129.result[30]
Q[31] <= LPM_CONSTANT:129.result[31]
ena => ~NO_FANOUT~
rst => ~NO_FANOUT~
clk => ~NO_FANOUT~
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => ~NO_FANOUT~
D[13] => ~NO_FANOUT~
D[14] => ~NO_FANOUT~
D[15] => ~NO_FANOUT~
D[16] => ~NO_FANOUT~
D[17] => ~NO_FANOUT~
D[18] => ~NO_FANOUT~
D[19] => ~NO_FANOUT~
D[20] => ~NO_FANOUT~
D[21] => ~NO_FANOUT~
D[22] => ~NO_FANOUT~
D[23] => ~NO_FANOUT~
D[24] => ~NO_FANOUT~
D[25] => ~NO_FANOUT~
D[26] => ~NO_FANOUT~
D[27] => ~NO_FANOUT~
D[28] => ~NO_FANOUT~
D[29] => ~NO_FANOUT~
D[30] => ~NO_FANOUT~
D[31] => ~NO_FANOUT~


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit_null:nulo|lpm_constant:129
result[0] <= lpm_constant_0j4:ag.result[0]
result[1] <= lpm_constant_0j4:ag.result[1]
result[2] <= lpm_constant_0j4:ag.result[2]
result[3] <= lpm_constant_0j4:ag.result[3]
result[4] <= lpm_constant_0j4:ag.result[4]
result[5] <= lpm_constant_0j4:ag.result[5]
result[6] <= lpm_constant_0j4:ag.result[6]
result[7] <= lpm_constant_0j4:ag.result[7]
result[8] <= lpm_constant_0j4:ag.result[8]
result[9] <= lpm_constant_0j4:ag.result[9]
result[10] <= lpm_constant_0j4:ag.result[10]
result[11] <= lpm_constant_0j4:ag.result[11]
result[12] <= lpm_constant_0j4:ag.result[12]
result[13] <= lpm_constant_0j4:ag.result[13]
result[14] <= lpm_constant_0j4:ag.result[14]
result[15] <= lpm_constant_0j4:ag.result[15]
result[16] <= lpm_constant_0j4:ag.result[16]
result[17] <= lpm_constant_0j4:ag.result[17]
result[18] <= lpm_constant_0j4:ag.result[18]
result[19] <= lpm_constant_0j4:ag.result[19]
result[20] <= lpm_constant_0j4:ag.result[20]
result[21] <= lpm_constant_0j4:ag.result[21]
result[22] <= lpm_constant_0j4:ag.result[22]
result[23] <= lpm_constant_0j4:ag.result[23]
result[24] <= lpm_constant_0j4:ag.result[24]
result[25] <= lpm_constant_0j4:ag.result[25]
result[26] <= lpm_constant_0j4:ag.result[26]
result[27] <= lpm_constant_0j4:ag.result[27]
result[28] <= lpm_constant_0j4:ag.result[28]
result[29] <= lpm_constant_0j4:ag.result[29]
result[30] <= lpm_constant_0j4:ag.result[30]
result[31] <= lpm_constant_0j4:ag.result[31]


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit_null:nulo|lpm_constant:129|lpm_constant_0j4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder5x32:inst
addr[0] => decoder3x8:u_1.i_A[0]
addr[0] => decoder3x8:u_2.i_A[0]
addr[0] => decoder3x8:u_3.i_A[0]
addr[0] => decoder3x8:u_4.i_A[0]
addr[1] => decoder3x8:u_1.i_A[1]
addr[1] => decoder3x8:u_2.i_A[1]
addr[1] => decoder3x8:u_3.i_A[1]
addr[1] => decoder3x8:u_4.i_A[1]
addr[2] => decoder3x8:u_1.i_A[2]
addr[2] => decoder3x8:u_2.i_A[2]
addr[2] => decoder3x8:u_3.i_A[2]
addr[2] => decoder3x8:u_4.i_A[2]
addr[3] => decoder2x4:u_0.i_A[0]
addr[4] => decoder2x4:u_0.i_A[1]
sel_00 <= decoder3x8:u_1.o_SEL0
sel_01 <= decoder3x8:u_1.o_SEL1
sel_02 <= decoder3x8:u_1.o_SEL2
sel_03 <= decoder3x8:u_1.o_SEL3
sel_04 <= decoder3x8:u_1.o_SEL4
sel_05 <= decoder3x8:u_1.o_SEL5
sel_06 <= decoder3x8:u_1.o_SEL6
sel_07 <= decoder3x8:u_1.o_SEL7
sel_08 <= decoder3x8:u_2.o_SEL0
sel_09 <= decoder3x8:u_2.o_SEL1
sel_10 <= decoder3x8:u_2.o_SEL2
sel_11 <= decoder3x8:u_2.o_SEL3
sel_12 <= decoder3x8:u_2.o_SEL4
sel_13 <= decoder3x8:u_2.o_SEL5
sel_14 <= decoder3x8:u_2.o_SEL6
sel_15 <= decoder3x8:u_2.o_SEL7
sel_16 <= decoder3x8:u_3.o_SEL0
sel_17 <= decoder3x8:u_3.o_SEL1
sel_18 <= decoder3x8:u_3.o_SEL2
sel_19 <= decoder3x8:u_3.o_SEL3
sel_20 <= decoder3x8:u_3.o_SEL4
sel_21 <= decoder3x8:u_3.o_SEL5
sel_22 <= decoder3x8:u_3.o_SEL6
sel_23 <= decoder3x8:u_3.o_SEL7
sel_24 <= decoder3x8:u_4.o_SEL0
sel_25 <= decoder3x8:u_4.o_SEL1
sel_26 <= decoder3x8:u_4.o_SEL2
sel_27 <= decoder3x8:u_4.o_SEL3
sel_28 <= decoder3x8:u_4.o_SEL4
sel_29 <= decoder3x8:u_4.o_SEL5
sel_30 <= decoder3x8:u_4.o_SEL6
sel_31 <= decoder3x8:u_4.o_SEL7


|mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder5x32:inst|decoder2x4:u_0
i_A[0] => o_SEL1~0.IN0
i_A[0] => o_SEL3~0.IN0
i_A[0] => o_SEL0~0.IN0
i_A[0] => o_SEL2~0.IN0
i_A[1] => o_SEL2~0.IN1
i_A[1] => o_SEL3~0.IN1
i_A[1] => o_SEL0~0.IN1
i_A[1] => o_SEL1~0.IN1
o_SEL0 <= o_SEL0~0.DB_MAX_OUTPUT_PORT_TYPE
o_SEL1 <= o_SEL1~0.DB_MAX_OUTPUT_PORT_TYPE
o_SEL2 <= o_SEL2~0.DB_MAX_OUTPUT_PORT_TYPE
o_SEL3 <= o_SEL3~0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder5x32:inst|decoder3x8:u_1
i_SEL_IN => o_SEL0~2.IN1
i_SEL_IN => o_SEL1~2.IN1
i_SEL_IN => o_SEL2~2.IN1
i_SEL_IN => o_SEL3~2.IN1
i_SEL_IN => o_SEL4~1.IN1
i_SEL_IN => o_SEL5~1.IN1
i_SEL_IN => o_SEL6~1.IN1
i_SEL_IN => o_SEL7~1.IN1
i_A[0] => o_SEL1~0.IN0
i_A[0] => o_SEL3~0.IN0
i_A[0] => o_SEL0~0.IN0
i_A[0] => o_SEL2~0.IN0
i_A[1] => o_SEL2~0.IN1
i_A[1] => o_SEL3~0.IN1
i_A[1] => o_SEL0~0.IN1
i_A[1] => o_SEL1~0.IN1
i_A[2] => o_SEL4~0.IN1
i_A[2] => o_SEL5~0.IN1
i_A[2] => o_SEL6~0.IN1
i_A[2] => o_SEL7~0.IN1
i_A[2] => o_SEL0~1.IN1
i_A[2] => o_SEL1~1.IN1
i_A[2] => o_SEL2~1.IN1
i_A[2] => o_SEL3~1.IN1
o_SEL0 <= o_SEL0~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL1 <= o_SEL1~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL2 <= o_SEL2~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL3 <= o_SEL3~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL4 <= o_SEL4~1.DB_MAX_OUTPUT_PORT_TYPE
o_SEL5 <= o_SEL5~1.DB_MAX_OUTPUT_PORT_TYPE
o_SEL6 <= o_SEL6~1.DB_MAX_OUTPUT_PORT_TYPE
o_SEL7 <= o_SEL7~1.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder5x32:inst|decoder3x8:u_2
i_SEL_IN => o_SEL0~2.IN1
i_SEL_IN => o_SEL1~2.IN1
i_SEL_IN => o_SEL2~2.IN1
i_SEL_IN => o_SEL3~2.IN1
i_SEL_IN => o_SEL4~1.IN1
i_SEL_IN => o_SEL5~1.IN1
i_SEL_IN => o_SEL6~1.IN1
i_SEL_IN => o_SEL7~1.IN1
i_A[0] => o_SEL1~0.IN0
i_A[0] => o_SEL3~0.IN0
i_A[0] => o_SEL0~0.IN0
i_A[0] => o_SEL2~0.IN0
i_A[1] => o_SEL2~0.IN1
i_A[1] => o_SEL3~0.IN1
i_A[1] => o_SEL0~0.IN1
i_A[1] => o_SEL1~0.IN1
i_A[2] => o_SEL4~0.IN1
i_A[2] => o_SEL5~0.IN1
i_A[2] => o_SEL6~0.IN1
i_A[2] => o_SEL7~0.IN1
i_A[2] => o_SEL0~1.IN1
i_A[2] => o_SEL1~1.IN1
i_A[2] => o_SEL2~1.IN1
i_A[2] => o_SEL3~1.IN1
o_SEL0 <= o_SEL0~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL1 <= o_SEL1~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL2 <= o_SEL2~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL3 <= o_SEL3~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL4 <= o_SEL4~1.DB_MAX_OUTPUT_PORT_TYPE
o_SEL5 <= o_SEL5~1.DB_MAX_OUTPUT_PORT_TYPE
o_SEL6 <= o_SEL6~1.DB_MAX_OUTPUT_PORT_TYPE
o_SEL7 <= o_SEL7~1.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder5x32:inst|decoder3x8:u_3
i_SEL_IN => o_SEL0~2.IN1
i_SEL_IN => o_SEL1~2.IN1
i_SEL_IN => o_SEL2~2.IN1
i_SEL_IN => o_SEL3~2.IN1
i_SEL_IN => o_SEL4~1.IN1
i_SEL_IN => o_SEL5~1.IN1
i_SEL_IN => o_SEL6~1.IN1
i_SEL_IN => o_SEL7~1.IN1
i_A[0] => o_SEL1~0.IN0
i_A[0] => o_SEL3~0.IN0
i_A[0] => o_SEL0~0.IN0
i_A[0] => o_SEL2~0.IN0
i_A[1] => o_SEL2~0.IN1
i_A[1] => o_SEL3~0.IN1
i_A[1] => o_SEL0~0.IN1
i_A[1] => o_SEL1~0.IN1
i_A[2] => o_SEL4~0.IN1
i_A[2] => o_SEL5~0.IN1
i_A[2] => o_SEL6~0.IN1
i_A[2] => o_SEL7~0.IN1
i_A[2] => o_SEL0~1.IN1
i_A[2] => o_SEL1~1.IN1
i_A[2] => o_SEL2~1.IN1
i_A[2] => o_SEL3~1.IN1
o_SEL0 <= o_SEL0~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL1 <= o_SEL1~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL2 <= o_SEL2~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL3 <= o_SEL3~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL4 <= o_SEL4~1.DB_MAX_OUTPUT_PORT_TYPE
o_SEL5 <= o_SEL5~1.DB_MAX_OUTPUT_PORT_TYPE
o_SEL6 <= o_SEL6~1.DB_MAX_OUTPUT_PORT_TYPE
o_SEL7 <= o_SEL7~1.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder5x32:inst|decoder3x8:u_4
i_SEL_IN => o_SEL0~2.IN1
i_SEL_IN => o_SEL1~2.IN1
i_SEL_IN => o_SEL2~2.IN1
i_SEL_IN => o_SEL3~2.IN1
i_SEL_IN => o_SEL4~1.IN1
i_SEL_IN => o_SEL5~1.IN1
i_SEL_IN => o_SEL6~1.IN1
i_SEL_IN => o_SEL7~1.IN1
i_A[0] => o_SEL1~0.IN0
i_A[0] => o_SEL3~0.IN0
i_A[0] => o_SEL0~0.IN0
i_A[0] => o_SEL2~0.IN0
i_A[1] => o_SEL2~0.IN1
i_A[1] => o_SEL3~0.IN1
i_A[1] => o_SEL0~0.IN1
i_A[1] => o_SEL1~0.IN1
i_A[2] => o_SEL4~0.IN1
i_A[2] => o_SEL5~0.IN1
i_A[2] => o_SEL6~0.IN1
i_A[2] => o_SEL7~0.IN1
i_A[2] => o_SEL0~1.IN1
i_A[2] => o_SEL1~1.IN1
i_A[2] => o_SEL2~1.IN1
i_A[2] => o_SEL3~1.IN1
o_SEL0 <= o_SEL0~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL1 <= o_SEL1~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL2 <= o_SEL2~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL3 <= o_SEL3~2.DB_MAX_OUTPUT_PORT_TYPE
o_SEL4 <= o_SEL4~1.DB_MAX_OUTPUT_PORT_TYPE
o_SEL5 <= o_SEL5~1.DB_MAX_OUTPUT_PORT_TYPE
o_SEL6 <= o_SEL6~1.DB_MAX_OUTPUT_PORT_TYPE
o_SEL7 <= o_SEL7~1.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra
Q[0] <= 00.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= 01.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= 02.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= 03.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= 04.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= 05.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= 06.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= 07.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= 08.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= 09.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= 31.DB_MAX_OUTPUT_PORT_TYPE
rst => 76.IN0
D[0] => 00.DATAIN
D[1] => 01.DATAIN
D[2] => 02.DATAIN
D[3] => 03.DATAIN
D[4] => 04.DATAIN
D[5] => 05.DATAIN
D[6] => 06.DATAIN
D[7] => 07.DATAIN
D[8] => 08.DATAIN
D[9] => 09.DATAIN
D[10] => 10.DATAIN
D[11] => 11.DATAIN
D[12] => 12.DATAIN
D[13] => 13.DATAIN
D[14] => 14.DATAIN
D[15] => 15.DATAIN
D[16] => 16.DATAIN
D[17] => 17.DATAIN
D[18] => 18.DATAIN
D[19] => 19.DATAIN
D[20] => 20.DATAIN
D[21] => 21.DATAIN
D[22] => 22.DATAIN
D[23] => 23.DATAIN
D[24] => 24.DATAIN
D[25] => 25.DATAIN
D[26] => 26.DATAIN
D[27] => 27.DATAIN
D[28] => 28.DATAIN
D[29] => 29.DATAIN
D[30] => 30.DATAIN
D[31] => 31.DATAIN
clk => 04.CLK
clk => 05.CLK
clk => 06.CLK
clk => 07.CLK
clk => 00.CLK
clk => 01.CLK
clk => 02.CLK
clk => 03.CLK
clk => 08.CLK
clk => 09.CLK
clk => 10.CLK
clk => 11.CLK
clk => 12.CLK
clk => 13.CLK
clk => 14.CLK
clk => 15.CLK
clk => 16.CLK
clk => 17.CLK
clk => 18.CLK
clk => 19.CLK
clk => 20.CLK
clk => 21.CLK
clk => 22.CLK
clk => 23.CLK
clk => 24.CLK
clk => 25.CLK
clk => 26.CLK
clk => 27.CLK
clk => 28.CLK
clk => 29.CLK
clk => 30.CLK
clk => 31.CLK
ena => 04.ENA
ena => 05.ENA
ena => 06.ENA
ena => 07.ENA
ena => 00.ENA
ena => 01.ENA
ena => 02.ENA
ena => 03.ENA
ena => 08.ENA
ena => 09.ENA
ena => 10.ENA
ena => 11.ENA
ena => 12.ENA
ena => 13.ENA
ena => 14.ENA
ena => 15.ENA
ena => 16.ENA
ena => 17.ENA
ena => 18.ENA
ena => 19.ENA
ena => 20.ENA
ena => 21.ENA
ena => 22.ENA
ena => 23.ENA
ena => 24.ENA
ena => 25.ENA
ena => 26.ENA
ena => 27.ENA
ena => 28.ENA
ena => 29.ENA
ena => 30.ENA
ena => 31.ENA


|mips_mono|bank_reg_32x32bit:BancoRegistradores|mux32x1_32bit:inst2
i_SEL[0] => Mux0.IN4
i_SEL[0] => Mux1.IN4
i_SEL[0] => Mux2.IN4
i_SEL[0] => Mux3.IN4
i_SEL[0] => Mux4.IN4
i_SEL[0] => Mux5.IN4
i_SEL[0] => Mux6.IN4
i_SEL[0] => Mux7.IN4
i_SEL[0] => Mux8.IN4
i_SEL[0] => Mux9.IN4
i_SEL[0] => Mux10.IN4
i_SEL[0] => Mux11.IN4
i_SEL[0] => Mux12.IN4
i_SEL[0] => Mux13.IN4
i_SEL[0] => Mux14.IN4
i_SEL[0] => Mux15.IN4
i_SEL[0] => Mux16.IN4
i_SEL[0] => Mux17.IN4
i_SEL[0] => Mux18.IN4
i_SEL[0] => Mux19.IN4
i_SEL[0] => Mux20.IN4
i_SEL[0] => Mux21.IN4
i_SEL[0] => Mux22.IN4
i_SEL[0] => Mux23.IN4
i_SEL[0] => Mux24.IN4
i_SEL[0] => Mux25.IN4
i_SEL[0] => Mux26.IN4
i_SEL[0] => Mux27.IN4
i_SEL[0] => Mux28.IN4
i_SEL[0] => Mux29.IN4
i_SEL[0] => Mux30.IN4
i_SEL[0] => Mux31.IN4
i_SEL[1] => Mux0.IN3
i_SEL[1] => Mux1.IN3
i_SEL[1] => Mux2.IN3
i_SEL[1] => Mux3.IN3
i_SEL[1] => Mux4.IN3
i_SEL[1] => Mux5.IN3
i_SEL[1] => Mux6.IN3
i_SEL[1] => Mux7.IN3
i_SEL[1] => Mux8.IN3
i_SEL[1] => Mux9.IN3
i_SEL[1] => Mux10.IN3
i_SEL[1] => Mux11.IN3
i_SEL[1] => Mux12.IN3
i_SEL[1] => Mux13.IN3
i_SEL[1] => Mux14.IN3
i_SEL[1] => Mux15.IN3
i_SEL[1] => Mux16.IN3
i_SEL[1] => Mux17.IN3
i_SEL[1] => Mux18.IN3
i_SEL[1] => Mux19.IN3
i_SEL[1] => Mux20.IN3
i_SEL[1] => Mux21.IN3
i_SEL[1] => Mux22.IN3
i_SEL[1] => Mux23.IN3
i_SEL[1] => Mux24.IN3
i_SEL[1] => Mux25.IN3
i_SEL[1] => Mux26.IN3
i_SEL[1] => Mux27.IN3
i_SEL[1] => Mux28.IN3
i_SEL[1] => Mux29.IN3
i_SEL[1] => Mux30.IN3
i_SEL[1] => Mux31.IN3
i_SEL[2] => Mux0.IN2
i_SEL[2] => Mux1.IN2
i_SEL[2] => Mux2.IN2
i_SEL[2] => Mux3.IN2
i_SEL[2] => Mux4.IN2
i_SEL[2] => Mux5.IN2
i_SEL[2] => Mux6.IN2
i_SEL[2] => Mux7.IN2
i_SEL[2] => Mux8.IN2
i_SEL[2] => Mux9.IN2
i_SEL[2] => Mux10.IN2
i_SEL[2] => Mux11.IN2
i_SEL[2] => Mux12.IN2
i_SEL[2] => Mux13.IN2
i_SEL[2] => Mux14.IN2
i_SEL[2] => Mux15.IN2
i_SEL[2] => Mux16.IN2
i_SEL[2] => Mux17.IN2
i_SEL[2] => Mux18.IN2
i_SEL[2] => Mux19.IN2
i_SEL[2] => Mux20.IN2
i_SEL[2] => Mux21.IN2
i_SEL[2] => Mux22.IN2
i_SEL[2] => Mux23.IN2
i_SEL[2] => Mux24.IN2
i_SEL[2] => Mux25.IN2
i_SEL[2] => Mux26.IN2
i_SEL[2] => Mux27.IN2
i_SEL[2] => Mux28.IN2
i_SEL[2] => Mux29.IN2
i_SEL[2] => Mux30.IN2
i_SEL[2] => Mux31.IN2
i_SEL[3] => Mux0.IN1
i_SEL[3] => Mux1.IN1
i_SEL[3] => Mux2.IN1
i_SEL[3] => Mux3.IN1
i_SEL[3] => Mux4.IN1
i_SEL[3] => Mux5.IN1
i_SEL[3] => Mux6.IN1
i_SEL[3] => Mux7.IN1
i_SEL[3] => Mux8.IN1
i_SEL[3] => Mux9.IN1
i_SEL[3] => Mux10.IN1
i_SEL[3] => Mux11.IN1
i_SEL[3] => Mux12.IN1
i_SEL[3] => Mux13.IN1
i_SEL[3] => Mux14.IN1
i_SEL[3] => Mux15.IN1
i_SEL[3] => Mux16.IN1
i_SEL[3] => Mux17.IN1
i_SEL[3] => Mux18.IN1
i_SEL[3] => Mux19.IN1
i_SEL[3] => Mux20.IN1
i_SEL[3] => Mux21.IN1
i_SEL[3] => Mux22.IN1
i_SEL[3] => Mux23.IN1
i_SEL[3] => Mux24.IN1
i_SEL[3] => Mux25.IN1
i_SEL[3] => Mux26.IN1
i_SEL[3] => Mux27.IN1
i_SEL[3] => Mux28.IN1
i_SEL[3] => Mux29.IN1
i_SEL[3] => Mux30.IN1
i_SEL[3] => Mux31.IN1
i_SEL[4] => Mux0.IN0
i_SEL[4] => Mux1.IN0
i_SEL[4] => Mux2.IN0
i_SEL[4] => Mux3.IN0
i_SEL[4] => Mux4.IN0
i_SEL[4] => Mux5.IN0
i_SEL[4] => Mux6.IN0
i_SEL[4] => Mux7.IN0
i_SEL[4] => Mux8.IN0
i_SEL[4] => Mux9.IN0
i_SEL[4] => Mux10.IN0
i_SEL[4] => Mux11.IN0
i_SEL[4] => Mux12.IN0
i_SEL[4] => Mux13.IN0
i_SEL[4] => Mux14.IN0
i_SEL[4] => Mux15.IN0
i_SEL[4] => Mux16.IN0
i_SEL[4] => Mux17.IN0
i_SEL[4] => Mux18.IN0
i_SEL[4] => Mux19.IN0
i_SEL[4] => Mux20.IN0
i_SEL[4] => Mux21.IN0
i_SEL[4] => Mux22.IN0
i_SEL[4] => Mux23.IN0
i_SEL[4] => Mux24.IN0
i_SEL[4] => Mux25.IN0
i_SEL[4] => Mux26.IN0
i_SEL[4] => Mux27.IN0
i_SEL[4] => Mux28.IN0
i_SEL[4] => Mux29.IN0
i_SEL[4] => Mux30.IN0
i_SEL[4] => Mux31.IN0
i_DIN00[0] => Mux31.IN5
i_DIN00[1] => Mux30.IN5
i_DIN00[2] => Mux29.IN5
i_DIN00[3] => Mux28.IN5
i_DIN00[4] => Mux27.IN5
i_DIN00[5] => Mux26.IN5
i_DIN00[6] => Mux25.IN5
i_DIN00[7] => Mux24.IN5
i_DIN00[8] => Mux23.IN5
i_DIN00[9] => Mux22.IN5
i_DIN00[10] => Mux21.IN5
i_DIN00[11] => Mux20.IN5
i_DIN00[12] => Mux19.IN5
i_DIN00[13] => Mux18.IN5
i_DIN00[14] => Mux17.IN5
i_DIN00[15] => Mux16.IN5
i_DIN00[16] => Mux15.IN5
i_DIN00[17] => Mux14.IN5
i_DIN00[18] => Mux13.IN5
i_DIN00[19] => Mux12.IN5
i_DIN00[20] => Mux11.IN5
i_DIN00[21] => Mux10.IN5
i_DIN00[22] => Mux9.IN5
i_DIN00[23] => Mux8.IN5
i_DIN00[24] => Mux7.IN5
i_DIN00[25] => Mux6.IN5
i_DIN00[26] => Mux5.IN5
i_DIN00[27] => Mux4.IN5
i_DIN00[28] => Mux3.IN5
i_DIN00[29] => Mux2.IN5
i_DIN00[30] => Mux1.IN5
i_DIN00[31] => Mux0.IN5
i_DIN01[0] => Mux31.IN6
i_DIN01[1] => Mux30.IN6
i_DIN01[2] => Mux29.IN6
i_DIN01[3] => Mux28.IN6
i_DIN01[4] => Mux27.IN6
i_DIN01[5] => Mux26.IN6
i_DIN01[6] => Mux25.IN6
i_DIN01[7] => Mux24.IN6
i_DIN01[8] => Mux23.IN6
i_DIN01[9] => Mux22.IN6
i_DIN01[10] => Mux21.IN6
i_DIN01[11] => Mux20.IN6
i_DIN01[12] => Mux19.IN6
i_DIN01[13] => Mux18.IN6
i_DIN01[14] => Mux17.IN6
i_DIN01[15] => Mux16.IN6
i_DIN01[16] => Mux15.IN6
i_DIN01[17] => Mux14.IN6
i_DIN01[18] => Mux13.IN6
i_DIN01[19] => Mux12.IN6
i_DIN01[20] => Mux11.IN6
i_DIN01[21] => Mux10.IN6
i_DIN01[22] => Mux9.IN6
i_DIN01[23] => Mux8.IN6
i_DIN01[24] => Mux7.IN6
i_DIN01[25] => Mux6.IN6
i_DIN01[26] => Mux5.IN6
i_DIN01[27] => Mux4.IN6
i_DIN01[28] => Mux3.IN6
i_DIN01[29] => Mux2.IN6
i_DIN01[30] => Mux1.IN6
i_DIN01[31] => Mux0.IN6
i_DIN02[0] => Mux31.IN7
i_DIN02[1] => Mux30.IN7
i_DIN02[2] => Mux29.IN7
i_DIN02[3] => Mux28.IN7
i_DIN02[4] => Mux27.IN7
i_DIN02[5] => Mux26.IN7
i_DIN02[6] => Mux25.IN7
i_DIN02[7] => Mux24.IN7
i_DIN02[8] => Mux23.IN7
i_DIN02[9] => Mux22.IN7
i_DIN02[10] => Mux21.IN7
i_DIN02[11] => Mux20.IN7
i_DIN02[12] => Mux19.IN7
i_DIN02[13] => Mux18.IN7
i_DIN02[14] => Mux17.IN7
i_DIN02[15] => Mux16.IN7
i_DIN02[16] => Mux15.IN7
i_DIN02[17] => Mux14.IN7
i_DIN02[18] => Mux13.IN7
i_DIN02[19] => Mux12.IN7
i_DIN02[20] => Mux11.IN7
i_DIN02[21] => Mux10.IN7
i_DIN02[22] => Mux9.IN7
i_DIN02[23] => Mux8.IN7
i_DIN02[24] => Mux7.IN7
i_DIN02[25] => Mux6.IN7
i_DIN02[26] => Mux5.IN7
i_DIN02[27] => Mux4.IN7
i_DIN02[28] => Mux3.IN7
i_DIN02[29] => Mux2.IN7
i_DIN02[30] => Mux1.IN7
i_DIN02[31] => Mux0.IN7
i_DIN03[0] => Mux31.IN8
i_DIN03[1] => Mux30.IN8
i_DIN03[2] => Mux29.IN8
i_DIN03[3] => Mux28.IN8
i_DIN03[4] => Mux27.IN8
i_DIN03[5] => Mux26.IN8
i_DIN03[6] => Mux25.IN8
i_DIN03[7] => Mux24.IN8
i_DIN03[8] => Mux23.IN8
i_DIN03[9] => Mux22.IN8
i_DIN03[10] => Mux21.IN8
i_DIN03[11] => Mux20.IN8
i_DIN03[12] => Mux19.IN8
i_DIN03[13] => Mux18.IN8
i_DIN03[14] => Mux17.IN8
i_DIN03[15] => Mux16.IN8
i_DIN03[16] => Mux15.IN8
i_DIN03[17] => Mux14.IN8
i_DIN03[18] => Mux13.IN8
i_DIN03[19] => Mux12.IN8
i_DIN03[20] => Mux11.IN8
i_DIN03[21] => Mux10.IN8
i_DIN03[22] => Mux9.IN8
i_DIN03[23] => Mux8.IN8
i_DIN03[24] => Mux7.IN8
i_DIN03[25] => Mux6.IN8
i_DIN03[26] => Mux5.IN8
i_DIN03[27] => Mux4.IN8
i_DIN03[28] => Mux3.IN8
i_DIN03[29] => Mux2.IN8
i_DIN03[30] => Mux1.IN8
i_DIN03[31] => Mux0.IN8
i_DIN04[0] => Mux31.IN9
i_DIN04[1] => Mux30.IN9
i_DIN04[2] => Mux29.IN9
i_DIN04[3] => Mux28.IN9
i_DIN04[4] => Mux27.IN9
i_DIN04[5] => Mux26.IN9
i_DIN04[6] => Mux25.IN9
i_DIN04[7] => Mux24.IN9
i_DIN04[8] => Mux23.IN9
i_DIN04[9] => Mux22.IN9
i_DIN04[10] => Mux21.IN9
i_DIN04[11] => Mux20.IN9
i_DIN04[12] => Mux19.IN9
i_DIN04[13] => Mux18.IN9
i_DIN04[14] => Mux17.IN9
i_DIN04[15] => Mux16.IN9
i_DIN04[16] => Mux15.IN9
i_DIN04[17] => Mux14.IN9
i_DIN04[18] => Mux13.IN9
i_DIN04[19] => Mux12.IN9
i_DIN04[20] => Mux11.IN9
i_DIN04[21] => Mux10.IN9
i_DIN04[22] => Mux9.IN9
i_DIN04[23] => Mux8.IN9
i_DIN04[24] => Mux7.IN9
i_DIN04[25] => Mux6.IN9
i_DIN04[26] => Mux5.IN9
i_DIN04[27] => Mux4.IN9
i_DIN04[28] => Mux3.IN9
i_DIN04[29] => Mux2.IN9
i_DIN04[30] => Mux1.IN9
i_DIN04[31] => Mux0.IN9
i_DIN05[0] => Mux31.IN10
i_DIN05[1] => Mux30.IN10
i_DIN05[2] => Mux29.IN10
i_DIN05[3] => Mux28.IN10
i_DIN05[4] => Mux27.IN10
i_DIN05[5] => Mux26.IN10
i_DIN05[6] => Mux25.IN10
i_DIN05[7] => Mux24.IN10
i_DIN05[8] => Mux23.IN10
i_DIN05[9] => Mux22.IN10
i_DIN05[10] => Mux21.IN10
i_DIN05[11] => Mux20.IN10
i_DIN05[12] => Mux19.IN10
i_DIN05[13] => Mux18.IN10
i_DIN05[14] => Mux17.IN10
i_DIN05[15] => Mux16.IN10
i_DIN05[16] => Mux15.IN10
i_DIN05[17] => Mux14.IN10
i_DIN05[18] => Mux13.IN10
i_DIN05[19] => Mux12.IN10
i_DIN05[20] => Mux11.IN10
i_DIN05[21] => Mux10.IN10
i_DIN05[22] => Mux9.IN10
i_DIN05[23] => Mux8.IN10
i_DIN05[24] => Mux7.IN10
i_DIN05[25] => Mux6.IN10
i_DIN05[26] => Mux5.IN10
i_DIN05[27] => Mux4.IN10
i_DIN05[28] => Mux3.IN10
i_DIN05[29] => Mux2.IN10
i_DIN05[30] => Mux1.IN10
i_DIN05[31] => Mux0.IN10
i_DIN06[0] => Mux31.IN11
i_DIN06[1] => Mux30.IN11
i_DIN06[2] => Mux29.IN11
i_DIN06[3] => Mux28.IN11
i_DIN06[4] => Mux27.IN11
i_DIN06[5] => Mux26.IN11
i_DIN06[6] => Mux25.IN11
i_DIN06[7] => Mux24.IN11
i_DIN06[8] => Mux23.IN11
i_DIN06[9] => Mux22.IN11
i_DIN06[10] => Mux21.IN11
i_DIN06[11] => Mux20.IN11
i_DIN06[12] => Mux19.IN11
i_DIN06[13] => Mux18.IN11
i_DIN06[14] => Mux17.IN11
i_DIN06[15] => Mux16.IN11
i_DIN06[16] => Mux15.IN11
i_DIN06[17] => Mux14.IN11
i_DIN06[18] => Mux13.IN11
i_DIN06[19] => Mux12.IN11
i_DIN06[20] => Mux11.IN11
i_DIN06[21] => Mux10.IN11
i_DIN06[22] => Mux9.IN11
i_DIN06[23] => Mux8.IN11
i_DIN06[24] => Mux7.IN11
i_DIN06[25] => Mux6.IN11
i_DIN06[26] => Mux5.IN11
i_DIN06[27] => Mux4.IN11
i_DIN06[28] => Mux3.IN11
i_DIN06[29] => Mux2.IN11
i_DIN06[30] => Mux1.IN11
i_DIN06[31] => Mux0.IN11
i_DIN07[0] => Mux31.IN12
i_DIN07[1] => Mux30.IN12
i_DIN07[2] => Mux29.IN12
i_DIN07[3] => Mux28.IN12
i_DIN07[4] => Mux27.IN12
i_DIN07[5] => Mux26.IN12
i_DIN07[6] => Mux25.IN12
i_DIN07[7] => Mux24.IN12
i_DIN07[8] => Mux23.IN12
i_DIN07[9] => Mux22.IN12
i_DIN07[10] => Mux21.IN12
i_DIN07[11] => Mux20.IN12
i_DIN07[12] => Mux19.IN12
i_DIN07[13] => Mux18.IN12
i_DIN07[14] => Mux17.IN12
i_DIN07[15] => Mux16.IN12
i_DIN07[16] => Mux15.IN12
i_DIN07[17] => Mux14.IN12
i_DIN07[18] => Mux13.IN12
i_DIN07[19] => Mux12.IN12
i_DIN07[20] => Mux11.IN12
i_DIN07[21] => Mux10.IN12
i_DIN07[22] => Mux9.IN12
i_DIN07[23] => Mux8.IN12
i_DIN07[24] => Mux7.IN12
i_DIN07[25] => Mux6.IN12
i_DIN07[26] => Mux5.IN12
i_DIN07[27] => Mux4.IN12
i_DIN07[28] => Mux3.IN12
i_DIN07[29] => Mux2.IN12
i_DIN07[30] => Mux1.IN12
i_DIN07[31] => Mux0.IN12
i_DIN08[0] => Mux31.IN13
i_DIN08[1] => Mux30.IN13
i_DIN08[2] => Mux29.IN13
i_DIN08[3] => Mux28.IN13
i_DIN08[4] => Mux27.IN13
i_DIN08[5] => Mux26.IN13
i_DIN08[6] => Mux25.IN13
i_DIN08[7] => Mux24.IN13
i_DIN08[8] => Mux23.IN13
i_DIN08[9] => Mux22.IN13
i_DIN08[10] => Mux21.IN13
i_DIN08[11] => Mux20.IN13
i_DIN08[12] => Mux19.IN13
i_DIN08[13] => Mux18.IN13
i_DIN08[14] => Mux17.IN13
i_DIN08[15] => Mux16.IN13
i_DIN08[16] => Mux15.IN13
i_DIN08[17] => Mux14.IN13
i_DIN08[18] => Mux13.IN13
i_DIN08[19] => Mux12.IN13
i_DIN08[20] => Mux11.IN13
i_DIN08[21] => Mux10.IN13
i_DIN08[22] => Mux9.IN13
i_DIN08[23] => Mux8.IN13
i_DIN08[24] => Mux7.IN13
i_DIN08[25] => Mux6.IN13
i_DIN08[26] => Mux5.IN13
i_DIN08[27] => Mux4.IN13
i_DIN08[28] => Mux3.IN13
i_DIN08[29] => Mux2.IN13
i_DIN08[30] => Mux1.IN13
i_DIN08[31] => Mux0.IN13
i_DIN09[0] => Mux31.IN14
i_DIN09[1] => Mux30.IN14
i_DIN09[2] => Mux29.IN14
i_DIN09[3] => Mux28.IN14
i_DIN09[4] => Mux27.IN14
i_DIN09[5] => Mux26.IN14
i_DIN09[6] => Mux25.IN14
i_DIN09[7] => Mux24.IN14
i_DIN09[8] => Mux23.IN14
i_DIN09[9] => Mux22.IN14
i_DIN09[10] => Mux21.IN14
i_DIN09[11] => Mux20.IN14
i_DIN09[12] => Mux19.IN14
i_DIN09[13] => Mux18.IN14
i_DIN09[14] => Mux17.IN14
i_DIN09[15] => Mux16.IN14
i_DIN09[16] => Mux15.IN14
i_DIN09[17] => Mux14.IN14
i_DIN09[18] => Mux13.IN14
i_DIN09[19] => Mux12.IN14
i_DIN09[20] => Mux11.IN14
i_DIN09[21] => Mux10.IN14
i_DIN09[22] => Mux9.IN14
i_DIN09[23] => Mux8.IN14
i_DIN09[24] => Mux7.IN14
i_DIN09[25] => Mux6.IN14
i_DIN09[26] => Mux5.IN14
i_DIN09[27] => Mux4.IN14
i_DIN09[28] => Mux3.IN14
i_DIN09[29] => Mux2.IN14
i_DIN09[30] => Mux1.IN14
i_DIN09[31] => Mux0.IN14
i_DIN10[0] => Mux31.IN15
i_DIN10[1] => Mux30.IN15
i_DIN10[2] => Mux29.IN15
i_DIN10[3] => Mux28.IN15
i_DIN10[4] => Mux27.IN15
i_DIN10[5] => Mux26.IN15
i_DIN10[6] => Mux25.IN15
i_DIN10[7] => Mux24.IN15
i_DIN10[8] => Mux23.IN15
i_DIN10[9] => Mux22.IN15
i_DIN10[10] => Mux21.IN15
i_DIN10[11] => Mux20.IN15
i_DIN10[12] => Mux19.IN15
i_DIN10[13] => Mux18.IN15
i_DIN10[14] => Mux17.IN15
i_DIN10[15] => Mux16.IN15
i_DIN10[16] => Mux15.IN15
i_DIN10[17] => Mux14.IN15
i_DIN10[18] => Mux13.IN15
i_DIN10[19] => Mux12.IN15
i_DIN10[20] => Mux11.IN15
i_DIN10[21] => Mux10.IN15
i_DIN10[22] => Mux9.IN15
i_DIN10[23] => Mux8.IN15
i_DIN10[24] => Mux7.IN15
i_DIN10[25] => Mux6.IN15
i_DIN10[26] => Mux5.IN15
i_DIN10[27] => Mux4.IN15
i_DIN10[28] => Mux3.IN15
i_DIN10[29] => Mux2.IN15
i_DIN10[30] => Mux1.IN15
i_DIN10[31] => Mux0.IN15
i_DIN11[0] => Mux31.IN16
i_DIN11[1] => Mux30.IN16
i_DIN11[2] => Mux29.IN16
i_DIN11[3] => Mux28.IN16
i_DIN11[4] => Mux27.IN16
i_DIN11[5] => Mux26.IN16
i_DIN11[6] => Mux25.IN16
i_DIN11[7] => Mux24.IN16
i_DIN11[8] => Mux23.IN16
i_DIN11[9] => Mux22.IN16
i_DIN11[10] => Mux21.IN16
i_DIN11[11] => Mux20.IN16
i_DIN11[12] => Mux19.IN16
i_DIN11[13] => Mux18.IN16
i_DIN11[14] => Mux17.IN16
i_DIN11[15] => Mux16.IN16
i_DIN11[16] => Mux15.IN16
i_DIN11[17] => Mux14.IN16
i_DIN11[18] => Mux13.IN16
i_DIN11[19] => Mux12.IN16
i_DIN11[20] => Mux11.IN16
i_DIN11[21] => Mux10.IN16
i_DIN11[22] => Mux9.IN16
i_DIN11[23] => Mux8.IN16
i_DIN11[24] => Mux7.IN16
i_DIN11[25] => Mux6.IN16
i_DIN11[26] => Mux5.IN16
i_DIN11[27] => Mux4.IN16
i_DIN11[28] => Mux3.IN16
i_DIN11[29] => Mux2.IN16
i_DIN11[30] => Mux1.IN16
i_DIN11[31] => Mux0.IN16
i_DIN12[0] => Mux31.IN17
i_DIN12[1] => Mux30.IN17
i_DIN12[2] => Mux29.IN17
i_DIN12[3] => Mux28.IN17
i_DIN12[4] => Mux27.IN17
i_DIN12[5] => Mux26.IN17
i_DIN12[6] => Mux25.IN17
i_DIN12[7] => Mux24.IN17
i_DIN12[8] => Mux23.IN17
i_DIN12[9] => Mux22.IN17
i_DIN12[10] => Mux21.IN17
i_DIN12[11] => Mux20.IN17
i_DIN12[12] => Mux19.IN17
i_DIN12[13] => Mux18.IN17
i_DIN12[14] => Mux17.IN17
i_DIN12[15] => Mux16.IN17
i_DIN12[16] => Mux15.IN17
i_DIN12[17] => Mux14.IN17
i_DIN12[18] => Mux13.IN17
i_DIN12[19] => Mux12.IN17
i_DIN12[20] => Mux11.IN17
i_DIN12[21] => Mux10.IN17
i_DIN12[22] => Mux9.IN17
i_DIN12[23] => Mux8.IN17
i_DIN12[24] => Mux7.IN17
i_DIN12[25] => Mux6.IN17
i_DIN12[26] => Mux5.IN17
i_DIN12[27] => Mux4.IN17
i_DIN12[28] => Mux3.IN17
i_DIN12[29] => Mux2.IN17
i_DIN12[30] => Mux1.IN17
i_DIN12[31] => Mux0.IN17
i_DIN13[0] => Mux31.IN18
i_DIN13[1] => Mux30.IN18
i_DIN13[2] => Mux29.IN18
i_DIN13[3] => Mux28.IN18
i_DIN13[4] => Mux27.IN18
i_DIN13[5] => Mux26.IN18
i_DIN13[6] => Mux25.IN18
i_DIN13[7] => Mux24.IN18
i_DIN13[8] => Mux23.IN18
i_DIN13[9] => Mux22.IN18
i_DIN13[10] => Mux21.IN18
i_DIN13[11] => Mux20.IN18
i_DIN13[12] => Mux19.IN18
i_DIN13[13] => Mux18.IN18
i_DIN13[14] => Mux17.IN18
i_DIN13[15] => Mux16.IN18
i_DIN13[16] => Mux15.IN18
i_DIN13[17] => Mux14.IN18
i_DIN13[18] => Mux13.IN18
i_DIN13[19] => Mux12.IN18
i_DIN13[20] => Mux11.IN18
i_DIN13[21] => Mux10.IN18
i_DIN13[22] => Mux9.IN18
i_DIN13[23] => Mux8.IN18
i_DIN13[24] => Mux7.IN18
i_DIN13[25] => Mux6.IN18
i_DIN13[26] => Mux5.IN18
i_DIN13[27] => Mux4.IN18
i_DIN13[28] => Mux3.IN18
i_DIN13[29] => Mux2.IN18
i_DIN13[30] => Mux1.IN18
i_DIN13[31] => Mux0.IN18
i_DIN14[0] => Mux31.IN19
i_DIN14[1] => Mux30.IN19
i_DIN14[2] => Mux29.IN19
i_DIN14[3] => Mux28.IN19
i_DIN14[4] => Mux27.IN19
i_DIN14[5] => Mux26.IN19
i_DIN14[6] => Mux25.IN19
i_DIN14[7] => Mux24.IN19
i_DIN14[8] => Mux23.IN19
i_DIN14[9] => Mux22.IN19
i_DIN14[10] => Mux21.IN19
i_DIN14[11] => Mux20.IN19
i_DIN14[12] => Mux19.IN19
i_DIN14[13] => Mux18.IN19
i_DIN14[14] => Mux17.IN19
i_DIN14[15] => Mux16.IN19
i_DIN14[16] => Mux15.IN19
i_DIN14[17] => Mux14.IN19
i_DIN14[18] => Mux13.IN19
i_DIN14[19] => Mux12.IN19
i_DIN14[20] => Mux11.IN19
i_DIN14[21] => Mux10.IN19
i_DIN14[22] => Mux9.IN19
i_DIN14[23] => Mux8.IN19
i_DIN14[24] => Mux7.IN19
i_DIN14[25] => Mux6.IN19
i_DIN14[26] => Mux5.IN19
i_DIN14[27] => Mux4.IN19
i_DIN14[28] => Mux3.IN19
i_DIN14[29] => Mux2.IN19
i_DIN14[30] => Mux1.IN19
i_DIN14[31] => Mux0.IN19
i_DIN15[0] => Mux31.IN20
i_DIN15[1] => Mux30.IN20
i_DIN15[2] => Mux29.IN20
i_DIN15[3] => Mux28.IN20
i_DIN15[4] => Mux27.IN20
i_DIN15[5] => Mux26.IN20
i_DIN15[6] => Mux25.IN20
i_DIN15[7] => Mux24.IN20
i_DIN15[8] => Mux23.IN20
i_DIN15[9] => Mux22.IN20
i_DIN15[10] => Mux21.IN20
i_DIN15[11] => Mux20.IN20
i_DIN15[12] => Mux19.IN20
i_DIN15[13] => Mux18.IN20
i_DIN15[14] => Mux17.IN20
i_DIN15[15] => Mux16.IN20
i_DIN15[16] => Mux15.IN20
i_DIN15[17] => Mux14.IN20
i_DIN15[18] => Mux13.IN20
i_DIN15[19] => Mux12.IN20
i_DIN15[20] => Mux11.IN20
i_DIN15[21] => Mux10.IN20
i_DIN15[22] => Mux9.IN20
i_DIN15[23] => Mux8.IN20
i_DIN15[24] => Mux7.IN20
i_DIN15[25] => Mux6.IN20
i_DIN15[26] => Mux5.IN20
i_DIN15[27] => Mux4.IN20
i_DIN15[28] => Mux3.IN20
i_DIN15[29] => Mux2.IN20
i_DIN15[30] => Mux1.IN20
i_DIN15[31] => Mux0.IN20
i_DIN16[0] => Mux31.IN21
i_DIN16[1] => Mux30.IN21
i_DIN16[2] => Mux29.IN21
i_DIN16[3] => Mux28.IN21
i_DIN16[4] => Mux27.IN21
i_DIN16[5] => Mux26.IN21
i_DIN16[6] => Mux25.IN21
i_DIN16[7] => Mux24.IN21
i_DIN16[8] => Mux23.IN21
i_DIN16[9] => Mux22.IN21
i_DIN16[10] => Mux21.IN21
i_DIN16[11] => Mux20.IN21
i_DIN16[12] => Mux19.IN21
i_DIN16[13] => Mux18.IN21
i_DIN16[14] => Mux17.IN21
i_DIN16[15] => Mux16.IN21
i_DIN16[16] => Mux15.IN21
i_DIN16[17] => Mux14.IN21
i_DIN16[18] => Mux13.IN21
i_DIN16[19] => Mux12.IN21
i_DIN16[20] => Mux11.IN21
i_DIN16[21] => Mux10.IN21
i_DIN16[22] => Mux9.IN21
i_DIN16[23] => Mux8.IN21
i_DIN16[24] => Mux7.IN21
i_DIN16[25] => Mux6.IN21
i_DIN16[26] => Mux5.IN21
i_DIN16[27] => Mux4.IN21
i_DIN16[28] => Mux3.IN21
i_DIN16[29] => Mux2.IN21
i_DIN16[30] => Mux1.IN21
i_DIN16[31] => Mux0.IN21
i_DIN17[0] => Mux31.IN22
i_DIN17[1] => Mux30.IN22
i_DIN17[2] => Mux29.IN22
i_DIN17[3] => Mux28.IN22
i_DIN17[4] => Mux27.IN22
i_DIN17[5] => Mux26.IN22
i_DIN17[6] => Mux25.IN22
i_DIN17[7] => Mux24.IN22
i_DIN17[8] => Mux23.IN22
i_DIN17[9] => Mux22.IN22
i_DIN17[10] => Mux21.IN22
i_DIN17[11] => Mux20.IN22
i_DIN17[12] => Mux19.IN22
i_DIN17[13] => Mux18.IN22
i_DIN17[14] => Mux17.IN22
i_DIN17[15] => Mux16.IN22
i_DIN17[16] => Mux15.IN22
i_DIN17[17] => Mux14.IN22
i_DIN17[18] => Mux13.IN22
i_DIN17[19] => Mux12.IN22
i_DIN17[20] => Mux11.IN22
i_DIN17[21] => Mux10.IN22
i_DIN17[22] => Mux9.IN22
i_DIN17[23] => Mux8.IN22
i_DIN17[24] => Mux7.IN22
i_DIN17[25] => Mux6.IN22
i_DIN17[26] => Mux5.IN22
i_DIN17[27] => Mux4.IN22
i_DIN17[28] => Mux3.IN22
i_DIN17[29] => Mux2.IN22
i_DIN17[30] => Mux1.IN22
i_DIN17[31] => Mux0.IN22
i_DIN18[0] => Mux31.IN23
i_DIN18[1] => Mux30.IN23
i_DIN18[2] => Mux29.IN23
i_DIN18[3] => Mux28.IN23
i_DIN18[4] => Mux27.IN23
i_DIN18[5] => Mux26.IN23
i_DIN18[6] => Mux25.IN23
i_DIN18[7] => Mux24.IN23
i_DIN18[8] => Mux23.IN23
i_DIN18[9] => Mux22.IN23
i_DIN18[10] => Mux21.IN23
i_DIN18[11] => Mux20.IN23
i_DIN18[12] => Mux19.IN23
i_DIN18[13] => Mux18.IN23
i_DIN18[14] => Mux17.IN23
i_DIN18[15] => Mux16.IN23
i_DIN18[16] => Mux15.IN23
i_DIN18[17] => Mux14.IN23
i_DIN18[18] => Mux13.IN23
i_DIN18[19] => Mux12.IN23
i_DIN18[20] => Mux11.IN23
i_DIN18[21] => Mux10.IN23
i_DIN18[22] => Mux9.IN23
i_DIN18[23] => Mux8.IN23
i_DIN18[24] => Mux7.IN23
i_DIN18[25] => Mux6.IN23
i_DIN18[26] => Mux5.IN23
i_DIN18[27] => Mux4.IN23
i_DIN18[28] => Mux3.IN23
i_DIN18[29] => Mux2.IN23
i_DIN18[30] => Mux1.IN23
i_DIN18[31] => Mux0.IN23
i_DIN19[0] => Mux31.IN24
i_DIN19[1] => Mux30.IN24
i_DIN19[2] => Mux29.IN24
i_DIN19[3] => Mux28.IN24
i_DIN19[4] => Mux27.IN24
i_DIN19[5] => Mux26.IN24
i_DIN19[6] => Mux25.IN24
i_DIN19[7] => Mux24.IN24
i_DIN19[8] => Mux23.IN24
i_DIN19[9] => Mux22.IN24
i_DIN19[10] => Mux21.IN24
i_DIN19[11] => Mux20.IN24
i_DIN19[12] => Mux19.IN24
i_DIN19[13] => Mux18.IN24
i_DIN19[14] => Mux17.IN24
i_DIN19[15] => Mux16.IN24
i_DIN19[16] => Mux15.IN24
i_DIN19[17] => Mux14.IN24
i_DIN19[18] => Mux13.IN24
i_DIN19[19] => Mux12.IN24
i_DIN19[20] => Mux11.IN24
i_DIN19[21] => Mux10.IN24
i_DIN19[22] => Mux9.IN24
i_DIN19[23] => Mux8.IN24
i_DIN19[24] => Mux7.IN24
i_DIN19[25] => Mux6.IN24
i_DIN19[26] => Mux5.IN24
i_DIN19[27] => Mux4.IN24
i_DIN19[28] => Mux3.IN24
i_DIN19[29] => Mux2.IN24
i_DIN19[30] => Mux1.IN24
i_DIN19[31] => Mux0.IN24
i_DIN20[0] => Mux31.IN25
i_DIN20[1] => Mux30.IN25
i_DIN20[2] => Mux29.IN25
i_DIN20[3] => Mux28.IN25
i_DIN20[4] => Mux27.IN25
i_DIN20[5] => Mux26.IN25
i_DIN20[6] => Mux25.IN25
i_DIN20[7] => Mux24.IN25
i_DIN20[8] => Mux23.IN25
i_DIN20[9] => Mux22.IN25
i_DIN20[10] => Mux21.IN25
i_DIN20[11] => Mux20.IN25
i_DIN20[12] => Mux19.IN25
i_DIN20[13] => Mux18.IN25
i_DIN20[14] => Mux17.IN25
i_DIN20[15] => Mux16.IN25
i_DIN20[16] => Mux15.IN25
i_DIN20[17] => Mux14.IN25
i_DIN20[18] => Mux13.IN25
i_DIN20[19] => Mux12.IN25
i_DIN20[20] => Mux11.IN25
i_DIN20[21] => Mux10.IN25
i_DIN20[22] => Mux9.IN25
i_DIN20[23] => Mux8.IN25
i_DIN20[24] => Mux7.IN25
i_DIN20[25] => Mux6.IN25
i_DIN20[26] => Mux5.IN25
i_DIN20[27] => Mux4.IN25
i_DIN20[28] => Mux3.IN25
i_DIN20[29] => Mux2.IN25
i_DIN20[30] => Mux1.IN25
i_DIN20[31] => Mux0.IN25
i_DIN21[0] => Mux31.IN26
i_DIN21[1] => Mux30.IN26
i_DIN21[2] => Mux29.IN26
i_DIN21[3] => Mux28.IN26
i_DIN21[4] => Mux27.IN26
i_DIN21[5] => Mux26.IN26
i_DIN21[6] => Mux25.IN26
i_DIN21[7] => Mux24.IN26
i_DIN21[8] => Mux23.IN26
i_DIN21[9] => Mux22.IN26
i_DIN21[10] => Mux21.IN26
i_DIN21[11] => Mux20.IN26
i_DIN21[12] => Mux19.IN26
i_DIN21[13] => Mux18.IN26
i_DIN21[14] => Mux17.IN26
i_DIN21[15] => Mux16.IN26
i_DIN21[16] => Mux15.IN26
i_DIN21[17] => Mux14.IN26
i_DIN21[18] => Mux13.IN26
i_DIN21[19] => Mux12.IN26
i_DIN21[20] => Mux11.IN26
i_DIN21[21] => Mux10.IN26
i_DIN21[22] => Mux9.IN26
i_DIN21[23] => Mux8.IN26
i_DIN21[24] => Mux7.IN26
i_DIN21[25] => Mux6.IN26
i_DIN21[26] => Mux5.IN26
i_DIN21[27] => Mux4.IN26
i_DIN21[28] => Mux3.IN26
i_DIN21[29] => Mux2.IN26
i_DIN21[30] => Mux1.IN26
i_DIN21[31] => Mux0.IN26
i_DIN22[0] => Mux31.IN27
i_DIN22[1] => Mux30.IN27
i_DIN22[2] => Mux29.IN27
i_DIN22[3] => Mux28.IN27
i_DIN22[4] => Mux27.IN27
i_DIN22[5] => Mux26.IN27
i_DIN22[6] => Mux25.IN27
i_DIN22[7] => Mux24.IN27
i_DIN22[8] => Mux23.IN27
i_DIN22[9] => Mux22.IN27
i_DIN22[10] => Mux21.IN27
i_DIN22[11] => Mux20.IN27
i_DIN22[12] => Mux19.IN27
i_DIN22[13] => Mux18.IN27
i_DIN22[14] => Mux17.IN27
i_DIN22[15] => Mux16.IN27
i_DIN22[16] => Mux15.IN27
i_DIN22[17] => Mux14.IN27
i_DIN22[18] => Mux13.IN27
i_DIN22[19] => Mux12.IN27
i_DIN22[20] => Mux11.IN27
i_DIN22[21] => Mux10.IN27
i_DIN22[22] => Mux9.IN27
i_DIN22[23] => Mux8.IN27
i_DIN22[24] => Mux7.IN27
i_DIN22[25] => Mux6.IN27
i_DIN22[26] => Mux5.IN27
i_DIN22[27] => Mux4.IN27
i_DIN22[28] => Mux3.IN27
i_DIN22[29] => Mux2.IN27
i_DIN22[30] => Mux1.IN27
i_DIN22[31] => Mux0.IN27
i_DIN23[0] => Mux31.IN28
i_DIN23[1] => Mux30.IN28
i_DIN23[2] => Mux29.IN28
i_DIN23[3] => Mux28.IN28
i_DIN23[4] => Mux27.IN28
i_DIN23[5] => Mux26.IN28
i_DIN23[6] => Mux25.IN28
i_DIN23[7] => Mux24.IN28
i_DIN23[8] => Mux23.IN28
i_DIN23[9] => Mux22.IN28
i_DIN23[10] => Mux21.IN28
i_DIN23[11] => Mux20.IN28
i_DIN23[12] => Mux19.IN28
i_DIN23[13] => Mux18.IN28
i_DIN23[14] => Mux17.IN28
i_DIN23[15] => Mux16.IN28
i_DIN23[16] => Mux15.IN28
i_DIN23[17] => Mux14.IN28
i_DIN23[18] => Mux13.IN28
i_DIN23[19] => Mux12.IN28
i_DIN23[20] => Mux11.IN28
i_DIN23[21] => Mux10.IN28
i_DIN23[22] => Mux9.IN28
i_DIN23[23] => Mux8.IN28
i_DIN23[24] => Mux7.IN28
i_DIN23[25] => Mux6.IN28
i_DIN23[26] => Mux5.IN28
i_DIN23[27] => Mux4.IN28
i_DIN23[28] => Mux3.IN28
i_DIN23[29] => Mux2.IN28
i_DIN23[30] => Mux1.IN28
i_DIN23[31] => Mux0.IN28
i_DIN24[0] => Mux31.IN29
i_DIN24[1] => Mux30.IN29
i_DIN24[2] => Mux29.IN29
i_DIN24[3] => Mux28.IN29
i_DIN24[4] => Mux27.IN29
i_DIN24[5] => Mux26.IN29
i_DIN24[6] => Mux25.IN29
i_DIN24[7] => Mux24.IN29
i_DIN24[8] => Mux23.IN29
i_DIN24[9] => Mux22.IN29
i_DIN24[10] => Mux21.IN29
i_DIN24[11] => Mux20.IN29
i_DIN24[12] => Mux19.IN29
i_DIN24[13] => Mux18.IN29
i_DIN24[14] => Mux17.IN29
i_DIN24[15] => Mux16.IN29
i_DIN24[16] => Mux15.IN29
i_DIN24[17] => Mux14.IN29
i_DIN24[18] => Mux13.IN29
i_DIN24[19] => Mux12.IN29
i_DIN24[20] => Mux11.IN29
i_DIN24[21] => Mux10.IN29
i_DIN24[22] => Mux9.IN29
i_DIN24[23] => Mux8.IN29
i_DIN24[24] => Mux7.IN29
i_DIN24[25] => Mux6.IN29
i_DIN24[26] => Mux5.IN29
i_DIN24[27] => Mux4.IN29
i_DIN24[28] => Mux3.IN29
i_DIN24[29] => Mux2.IN29
i_DIN24[30] => Mux1.IN29
i_DIN24[31] => Mux0.IN29
i_DIN25[0] => Mux31.IN30
i_DIN25[1] => Mux30.IN30
i_DIN25[2] => Mux29.IN30
i_DIN25[3] => Mux28.IN30
i_DIN25[4] => Mux27.IN30
i_DIN25[5] => Mux26.IN30
i_DIN25[6] => Mux25.IN30
i_DIN25[7] => Mux24.IN30
i_DIN25[8] => Mux23.IN30
i_DIN25[9] => Mux22.IN30
i_DIN25[10] => Mux21.IN30
i_DIN25[11] => Mux20.IN30
i_DIN25[12] => Mux19.IN30
i_DIN25[13] => Mux18.IN30
i_DIN25[14] => Mux17.IN30
i_DIN25[15] => Mux16.IN30
i_DIN25[16] => Mux15.IN30
i_DIN25[17] => Mux14.IN30
i_DIN25[18] => Mux13.IN30
i_DIN25[19] => Mux12.IN30
i_DIN25[20] => Mux11.IN30
i_DIN25[21] => Mux10.IN30
i_DIN25[22] => Mux9.IN30
i_DIN25[23] => Mux8.IN30
i_DIN25[24] => Mux7.IN30
i_DIN25[25] => Mux6.IN30
i_DIN25[26] => Mux5.IN30
i_DIN25[27] => Mux4.IN30
i_DIN25[28] => Mux3.IN30
i_DIN25[29] => Mux2.IN30
i_DIN25[30] => Mux1.IN30
i_DIN25[31] => Mux0.IN30
i_DIN26[0] => Mux31.IN31
i_DIN26[1] => Mux30.IN31
i_DIN26[2] => Mux29.IN31
i_DIN26[3] => Mux28.IN31
i_DIN26[4] => Mux27.IN31
i_DIN26[5] => Mux26.IN31
i_DIN26[6] => Mux25.IN31
i_DIN26[7] => Mux24.IN31
i_DIN26[8] => Mux23.IN31
i_DIN26[9] => Mux22.IN31
i_DIN26[10] => Mux21.IN31
i_DIN26[11] => Mux20.IN31
i_DIN26[12] => Mux19.IN31
i_DIN26[13] => Mux18.IN31
i_DIN26[14] => Mux17.IN31
i_DIN26[15] => Mux16.IN31
i_DIN26[16] => Mux15.IN31
i_DIN26[17] => Mux14.IN31
i_DIN26[18] => Mux13.IN31
i_DIN26[19] => Mux12.IN31
i_DIN26[20] => Mux11.IN31
i_DIN26[21] => Mux10.IN31
i_DIN26[22] => Mux9.IN31
i_DIN26[23] => Mux8.IN31
i_DIN26[24] => Mux7.IN31
i_DIN26[25] => Mux6.IN31
i_DIN26[26] => Mux5.IN31
i_DIN26[27] => Mux4.IN31
i_DIN26[28] => Mux3.IN31
i_DIN26[29] => Mux2.IN31
i_DIN26[30] => Mux1.IN31
i_DIN26[31] => Mux0.IN31
i_DIN27[0] => Mux31.IN32
i_DIN27[1] => Mux30.IN32
i_DIN27[2] => Mux29.IN32
i_DIN27[3] => Mux28.IN32
i_DIN27[4] => Mux27.IN32
i_DIN27[5] => Mux26.IN32
i_DIN27[6] => Mux25.IN32
i_DIN27[7] => Mux24.IN32
i_DIN27[8] => Mux23.IN32
i_DIN27[9] => Mux22.IN32
i_DIN27[10] => Mux21.IN32
i_DIN27[11] => Mux20.IN32
i_DIN27[12] => Mux19.IN32
i_DIN27[13] => Mux18.IN32
i_DIN27[14] => Mux17.IN32
i_DIN27[15] => Mux16.IN32
i_DIN27[16] => Mux15.IN32
i_DIN27[17] => Mux14.IN32
i_DIN27[18] => Mux13.IN32
i_DIN27[19] => Mux12.IN32
i_DIN27[20] => Mux11.IN32
i_DIN27[21] => Mux10.IN32
i_DIN27[22] => Mux9.IN32
i_DIN27[23] => Mux8.IN32
i_DIN27[24] => Mux7.IN32
i_DIN27[25] => Mux6.IN32
i_DIN27[26] => Mux5.IN32
i_DIN27[27] => Mux4.IN32
i_DIN27[28] => Mux3.IN32
i_DIN27[29] => Mux2.IN32
i_DIN27[30] => Mux1.IN32
i_DIN27[31] => Mux0.IN32
i_DIN28[0] => Mux31.IN33
i_DIN28[1] => Mux30.IN33
i_DIN28[2] => Mux29.IN33
i_DIN28[3] => Mux28.IN33
i_DIN28[4] => Mux27.IN33
i_DIN28[5] => Mux26.IN33
i_DIN28[6] => Mux25.IN33
i_DIN28[7] => Mux24.IN33
i_DIN28[8] => Mux23.IN33
i_DIN28[9] => Mux22.IN33
i_DIN28[10] => Mux21.IN33
i_DIN28[11] => Mux20.IN33
i_DIN28[12] => Mux19.IN33
i_DIN28[13] => Mux18.IN33
i_DIN28[14] => Mux17.IN33
i_DIN28[15] => Mux16.IN33
i_DIN28[16] => Mux15.IN33
i_DIN28[17] => Mux14.IN33
i_DIN28[18] => Mux13.IN33
i_DIN28[19] => Mux12.IN33
i_DIN28[20] => Mux11.IN33
i_DIN28[21] => Mux10.IN33
i_DIN28[22] => Mux9.IN33
i_DIN28[23] => Mux8.IN33
i_DIN28[24] => Mux7.IN33
i_DIN28[25] => Mux6.IN33
i_DIN28[26] => Mux5.IN33
i_DIN28[27] => Mux4.IN33
i_DIN28[28] => Mux3.IN33
i_DIN28[29] => Mux2.IN33
i_DIN28[30] => Mux1.IN33
i_DIN28[31] => Mux0.IN33
i_DIN29[0] => Mux31.IN34
i_DIN29[1] => Mux30.IN34
i_DIN29[2] => Mux29.IN34
i_DIN29[3] => Mux28.IN34
i_DIN29[4] => Mux27.IN34
i_DIN29[5] => Mux26.IN34
i_DIN29[6] => Mux25.IN34
i_DIN29[7] => Mux24.IN34
i_DIN29[8] => Mux23.IN34
i_DIN29[9] => Mux22.IN34
i_DIN29[10] => Mux21.IN34
i_DIN29[11] => Mux20.IN34
i_DIN29[12] => Mux19.IN34
i_DIN29[13] => Mux18.IN34
i_DIN29[14] => Mux17.IN34
i_DIN29[15] => Mux16.IN34
i_DIN29[16] => Mux15.IN34
i_DIN29[17] => Mux14.IN34
i_DIN29[18] => Mux13.IN34
i_DIN29[19] => Mux12.IN34
i_DIN29[20] => Mux11.IN34
i_DIN29[21] => Mux10.IN34
i_DIN29[22] => Mux9.IN34
i_DIN29[23] => Mux8.IN34
i_DIN29[24] => Mux7.IN34
i_DIN29[25] => Mux6.IN34
i_DIN29[26] => Mux5.IN34
i_DIN29[27] => Mux4.IN34
i_DIN29[28] => Mux3.IN34
i_DIN29[29] => Mux2.IN34
i_DIN29[30] => Mux1.IN34
i_DIN29[31] => Mux0.IN34
i_DIN30[0] => Mux31.IN35
i_DIN30[1] => Mux30.IN35
i_DIN30[2] => Mux29.IN35
i_DIN30[3] => Mux28.IN35
i_DIN30[4] => Mux27.IN35
i_DIN30[5] => Mux26.IN35
i_DIN30[6] => Mux25.IN35
i_DIN30[7] => Mux24.IN35
i_DIN30[8] => Mux23.IN35
i_DIN30[9] => Mux22.IN35
i_DIN30[10] => Mux21.IN35
i_DIN30[11] => Mux20.IN35
i_DIN30[12] => Mux19.IN35
i_DIN30[13] => Mux18.IN35
i_DIN30[14] => Mux17.IN35
i_DIN30[15] => Mux16.IN35
i_DIN30[16] => Mux15.IN35
i_DIN30[17] => Mux14.IN35
i_DIN30[18] => Mux13.IN35
i_DIN30[19] => Mux12.IN35
i_DIN30[20] => Mux11.IN35
i_DIN30[21] => Mux10.IN35
i_DIN30[22] => Mux9.IN35
i_DIN30[23] => Mux8.IN35
i_DIN30[24] => Mux7.IN35
i_DIN30[25] => Mux6.IN35
i_DIN30[26] => Mux5.IN35
i_DIN30[27] => Mux4.IN35
i_DIN30[28] => Mux3.IN35
i_DIN30[29] => Mux2.IN35
i_DIN30[30] => Mux1.IN35
i_DIN30[31] => Mux0.IN35
i_DIN31[0] => Mux31.IN36
i_DIN31[1] => Mux30.IN36
i_DIN31[2] => Mux29.IN36
i_DIN31[3] => Mux28.IN36
i_DIN31[4] => Mux27.IN36
i_DIN31[5] => Mux26.IN36
i_DIN31[6] => Mux25.IN36
i_DIN31[7] => Mux24.IN36
i_DIN31[8] => Mux23.IN36
i_DIN31[9] => Mux22.IN36
i_DIN31[10] => Mux21.IN36
i_DIN31[11] => Mux20.IN36
i_DIN31[12] => Mux19.IN36
i_DIN31[13] => Mux18.IN36
i_DIN31[14] => Mux17.IN36
i_DIN31[15] => Mux16.IN36
i_DIN31[16] => Mux15.IN36
i_DIN31[17] => Mux14.IN36
i_DIN31[18] => Mux13.IN36
i_DIN31[19] => Mux12.IN36
i_DIN31[20] => Mux11.IN36
i_DIN31[21] => Mux10.IN36
i_DIN31[22] => Mux9.IN36
i_DIN31[23] => Mux8.IN36
i_DIN31[24] => Mux7.IN36
i_DIN31[25] => Mux6.IN36
i_DIN31[26] => Mux5.IN36
i_DIN31[27] => Mux4.IN36
i_DIN31[28] => Mux3.IN36
i_DIN31[29] => Mux2.IN36
i_DIN31[30] => Mux1.IN36
i_DIN31[31] => Mux0.IN36
o_DOUT[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_DOUT[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_5bit:inst14
sel => mux_2x1_1bit:u_0.sel
sel => mux_2x1_1bit:u_1.sel
sel => mux_2x1_1bit:u_2.sel
sel => mux_2x1_1bit:u_3.sel
sel => mux_2x1_1bit:u_4.sel
a[0] => mux_2x1_1bit:u_0.a
a[1] => mux_2x1_1bit:u_1.a
a[2] => mux_2x1_1bit:u_2.a
a[3] => mux_2x1_1bit:u_3.a
a[4] => mux_2x1_1bit:u_4.a
b[0] => mux_2x1_1bit:u_0.b
b[1] => mux_2x1_1bit:u_1.b
b[2] => mux_2x1_1bit:u_2.b
b[3] => mux_2x1_1bit:u_3.b
b[4] => mux_2x1_1bit:u_4.b
s[0] <= mux_2x1_1bit:u_0.s
s[1] <= mux_2x1_1bit:u_1.s
s[2] <= mux_2x1_1bit:u_2.s
s[3] <= mux_2x1_1bit:u_3.s
s[4] <= mux_2x1_1bit:u_4.s


|mips_mono|mux2x1_5bit:inst14|mux_2x1_1bit:u_0
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux2x1_5bit:inst14|mux_2x1_1bit:u_1
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux2x1_5bit:inst14|mux_2x1_1bit:u_2
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux2x1_5bit:inst14|mux_2x1_1bit:u_3
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux2x1_5bit:inst14|mux_2x1_1bit:u_4
S <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
sel => 20.IN0
sel => 18.IN0
B => 18.IN1


|mips_mono|mux2x1_32bit:inst13
sel => mux2x1_8bit:u_0.sel
sel => mux2x1_8bit:u_1.sel
sel => mux2x1_8bit:u_2.sel
sel => mux2x1_8bit:u_3.sel
a[0] => mux2x1_8bit:u_0.a[0]
a[1] => mux2x1_8bit:u_0.a[1]
a[2] => mux2x1_8bit:u_0.a[2]
a[3] => mux2x1_8bit:u_0.a[3]
a[4] => mux2x1_8bit:u_0.a[4]
a[5] => mux2x1_8bit:u_0.a[5]
a[6] => mux2x1_8bit:u_0.a[6]
a[7] => mux2x1_8bit:u_0.a[7]
a[8] => mux2x1_8bit:u_1.a[0]
a[9] => mux2x1_8bit:u_1.a[1]
a[10] => mux2x1_8bit:u_1.a[2]
a[11] => mux2x1_8bit:u_1.a[3]
a[12] => mux2x1_8bit:u_1.a[4]
a[13] => mux2x1_8bit:u_1.a[5]
a[14] => mux2x1_8bit:u_1.a[6]
a[15] => mux2x1_8bit:u_1.a[7]
a[16] => mux2x1_8bit:u_2.a[0]
a[17] => mux2x1_8bit:u_2.a[1]
a[18] => mux2x1_8bit:u_2.a[2]
a[19] => mux2x1_8bit:u_2.a[3]
a[20] => mux2x1_8bit:u_2.a[4]
a[21] => mux2x1_8bit:u_2.a[5]
a[22] => mux2x1_8bit:u_2.a[6]
a[23] => mux2x1_8bit:u_2.a[7]
a[24] => mux2x1_8bit:u_3.a[0]
a[25] => mux2x1_8bit:u_3.a[1]
a[26] => mux2x1_8bit:u_3.a[2]
a[27] => mux2x1_8bit:u_3.a[3]
a[28] => mux2x1_8bit:u_3.a[4]
a[29] => mux2x1_8bit:u_3.a[5]
a[30] => mux2x1_8bit:u_3.a[6]
a[31] => mux2x1_8bit:u_3.a[7]
b[0] => mux2x1_8bit:u_0.b[0]
b[1] => mux2x1_8bit:u_0.b[1]
b[2] => mux2x1_8bit:u_0.b[2]
b[3] => mux2x1_8bit:u_0.b[3]
b[4] => mux2x1_8bit:u_0.b[4]
b[5] => mux2x1_8bit:u_0.b[5]
b[6] => mux2x1_8bit:u_0.b[6]
b[7] => mux2x1_8bit:u_0.b[7]
b[8] => mux2x1_8bit:u_1.b[0]
b[9] => mux2x1_8bit:u_1.b[1]
b[10] => mux2x1_8bit:u_1.b[2]
b[11] => mux2x1_8bit:u_1.b[3]
b[12] => mux2x1_8bit:u_1.b[4]
b[13] => mux2x1_8bit:u_1.b[5]
b[14] => mux2x1_8bit:u_1.b[6]
b[15] => mux2x1_8bit:u_1.b[7]
b[16] => mux2x1_8bit:u_2.b[0]
b[17] => mux2x1_8bit:u_2.b[1]
b[18] => mux2x1_8bit:u_2.b[2]
b[19] => mux2x1_8bit:u_2.b[3]
b[20] => mux2x1_8bit:u_2.b[4]
b[21] => mux2x1_8bit:u_2.b[5]
b[22] => mux2x1_8bit:u_2.b[6]
b[23] => mux2x1_8bit:u_2.b[7]
b[24] => mux2x1_8bit:u_3.b[0]
b[25] => mux2x1_8bit:u_3.b[1]
b[26] => mux2x1_8bit:u_3.b[2]
b[27] => mux2x1_8bit:u_3.b[3]
b[28] => mux2x1_8bit:u_3.b[4]
b[29] => mux2x1_8bit:u_3.b[5]
b[30] => mux2x1_8bit:u_3.b[6]
b[31] => mux2x1_8bit:u_3.b[7]
s[0] <= mux2x1_8bit:u_0.s[0]
s[1] <= mux2x1_8bit:u_0.s[1]
s[2] <= mux2x1_8bit:u_0.s[2]
s[3] <= mux2x1_8bit:u_0.s[3]
s[4] <= mux2x1_8bit:u_0.s[4]
s[5] <= mux2x1_8bit:u_0.s[5]
s[6] <= mux2x1_8bit:u_0.s[6]
s[7] <= mux2x1_8bit:u_0.s[7]
s[8] <= mux2x1_8bit:u_1.s[0]
s[9] <= mux2x1_8bit:u_1.s[1]
s[10] <= mux2x1_8bit:u_1.s[2]
s[11] <= mux2x1_8bit:u_1.s[3]
s[12] <= mux2x1_8bit:u_1.s[4]
s[13] <= mux2x1_8bit:u_1.s[5]
s[14] <= mux2x1_8bit:u_1.s[6]
s[15] <= mux2x1_8bit:u_1.s[7]
s[16] <= mux2x1_8bit:u_2.s[0]
s[17] <= mux2x1_8bit:u_2.s[1]
s[18] <= mux2x1_8bit:u_2.s[2]
s[19] <= mux2x1_8bit:u_2.s[3]
s[20] <= mux2x1_8bit:u_2.s[4]
s[21] <= mux2x1_8bit:u_2.s[5]
s[22] <= mux2x1_8bit:u_2.s[6]
s[23] <= mux2x1_8bit:u_2.s[7]
s[24] <= mux2x1_8bit:u_3.s[0]
s[25] <= mux2x1_8bit:u_3.s[1]
s[26] <= mux2x1_8bit:u_3.s[2]
s[27] <= mux2x1_8bit:u_3.s[3]
s[28] <= mux2x1_8bit:u_3.s[4]
s[29] <= mux2x1_8bit:u_3.s[5]
s[30] <= mux2x1_8bit:u_3.s[6]
s[31] <= mux2x1_8bit:u_3.s[7]


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0
sel => mux2x1_1bit:u_0.sel
sel => mux2x1_1bit:u_1.sel
sel => mux2x1_1bit:u_2.sel
sel => mux2x1_1bit:u_3.sel
sel => mux2x1_1bit:u_4.sel
sel => mux2x1_1bit:u_5.sel
sel => mux2x1_1bit:u_6.sel
sel => mux2x1_1bit:u_7.sel
a[0] => mux2x1_1bit:u_0.a
a[1] => mux2x1_1bit:u_1.a
a[2] => mux2x1_1bit:u_2.a
a[3] => mux2x1_1bit:u_3.a
a[4] => mux2x1_1bit:u_4.a
a[5] => mux2x1_1bit:u_5.a
a[6] => mux2x1_1bit:u_6.a
a[7] => mux2x1_1bit:u_7.a
b[0] => mux2x1_1bit:u_0.b
b[1] => mux2x1_1bit:u_1.b
b[2] => mux2x1_1bit:u_2.b
b[3] => mux2x1_1bit:u_3.b
b[4] => mux2x1_1bit:u_4.b
b[5] => mux2x1_1bit:u_5.b
b[6] => mux2x1_1bit:u_6.b
b[7] => mux2x1_1bit:u_7.b
s[0] <= mux2x1_1bit:u_0.s
s[1] <= mux2x1_1bit:u_1.s
s[2] <= mux2x1_1bit:u_2.s
s[3] <= mux2x1_1bit:u_3.s
s[4] <= mux2x1_1bit:u_4.s
s[5] <= mux2x1_1bit:u_5.s
s[6] <= mux2x1_1bit:u_6.s
s[7] <= mux2x1_1bit:u_7.s


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_0
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_1
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_2
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_3
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_4
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_5
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_6
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_0|mux2x1_1bit:u_7
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1
sel => mux2x1_1bit:u_0.sel
sel => mux2x1_1bit:u_1.sel
sel => mux2x1_1bit:u_2.sel
sel => mux2x1_1bit:u_3.sel
sel => mux2x1_1bit:u_4.sel
sel => mux2x1_1bit:u_5.sel
sel => mux2x1_1bit:u_6.sel
sel => mux2x1_1bit:u_7.sel
a[0] => mux2x1_1bit:u_0.a
a[1] => mux2x1_1bit:u_1.a
a[2] => mux2x1_1bit:u_2.a
a[3] => mux2x1_1bit:u_3.a
a[4] => mux2x1_1bit:u_4.a
a[5] => mux2x1_1bit:u_5.a
a[6] => mux2x1_1bit:u_6.a
a[7] => mux2x1_1bit:u_7.a
b[0] => mux2x1_1bit:u_0.b
b[1] => mux2x1_1bit:u_1.b
b[2] => mux2x1_1bit:u_2.b
b[3] => mux2x1_1bit:u_3.b
b[4] => mux2x1_1bit:u_4.b
b[5] => mux2x1_1bit:u_5.b
b[6] => mux2x1_1bit:u_6.b
b[7] => mux2x1_1bit:u_7.b
s[0] <= mux2x1_1bit:u_0.s
s[1] <= mux2x1_1bit:u_1.s
s[2] <= mux2x1_1bit:u_2.s
s[3] <= mux2x1_1bit:u_3.s
s[4] <= mux2x1_1bit:u_4.s
s[5] <= mux2x1_1bit:u_5.s
s[6] <= mux2x1_1bit:u_6.s
s[7] <= mux2x1_1bit:u_7.s


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_0
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_1
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_2
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_3
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_4
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_5
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_6
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_1|mux2x1_1bit:u_7
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2
sel => mux2x1_1bit:u_0.sel
sel => mux2x1_1bit:u_1.sel
sel => mux2x1_1bit:u_2.sel
sel => mux2x1_1bit:u_3.sel
sel => mux2x1_1bit:u_4.sel
sel => mux2x1_1bit:u_5.sel
sel => mux2x1_1bit:u_6.sel
sel => mux2x1_1bit:u_7.sel
a[0] => mux2x1_1bit:u_0.a
a[1] => mux2x1_1bit:u_1.a
a[2] => mux2x1_1bit:u_2.a
a[3] => mux2x1_1bit:u_3.a
a[4] => mux2x1_1bit:u_4.a
a[5] => mux2x1_1bit:u_5.a
a[6] => mux2x1_1bit:u_6.a
a[7] => mux2x1_1bit:u_7.a
b[0] => mux2x1_1bit:u_0.b
b[1] => mux2x1_1bit:u_1.b
b[2] => mux2x1_1bit:u_2.b
b[3] => mux2x1_1bit:u_3.b
b[4] => mux2x1_1bit:u_4.b
b[5] => mux2x1_1bit:u_5.b
b[6] => mux2x1_1bit:u_6.b
b[7] => mux2x1_1bit:u_7.b
s[0] <= mux2x1_1bit:u_0.s
s[1] <= mux2x1_1bit:u_1.s
s[2] <= mux2x1_1bit:u_2.s
s[3] <= mux2x1_1bit:u_3.s
s[4] <= mux2x1_1bit:u_4.s
s[5] <= mux2x1_1bit:u_5.s
s[6] <= mux2x1_1bit:u_6.s
s[7] <= mux2x1_1bit:u_7.s


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_0
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_1
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_2
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_3
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_4
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_5
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_6
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_2|mux2x1_1bit:u_7
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3
sel => mux2x1_1bit:u_0.sel
sel => mux2x1_1bit:u_1.sel
sel => mux2x1_1bit:u_2.sel
sel => mux2x1_1bit:u_3.sel
sel => mux2x1_1bit:u_4.sel
sel => mux2x1_1bit:u_5.sel
sel => mux2x1_1bit:u_6.sel
sel => mux2x1_1bit:u_7.sel
a[0] => mux2x1_1bit:u_0.a
a[1] => mux2x1_1bit:u_1.a
a[2] => mux2x1_1bit:u_2.a
a[3] => mux2x1_1bit:u_3.a
a[4] => mux2x1_1bit:u_4.a
a[5] => mux2x1_1bit:u_5.a
a[6] => mux2x1_1bit:u_6.a
a[7] => mux2x1_1bit:u_7.a
b[0] => mux2x1_1bit:u_0.b
b[1] => mux2x1_1bit:u_1.b
b[2] => mux2x1_1bit:u_2.b
b[3] => mux2x1_1bit:u_3.b
b[4] => mux2x1_1bit:u_4.b
b[5] => mux2x1_1bit:u_5.b
b[6] => mux2x1_1bit:u_6.b
b[7] => mux2x1_1bit:u_7.b
s[0] <= mux2x1_1bit:u_0.s
s[1] <= mux2x1_1bit:u_1.s
s[2] <= mux2x1_1bit:u_2.s
s[3] <= mux2x1_1bit:u_3.s
s[4] <= mux2x1_1bit:u_4.s
s[5] <= mux2x1_1bit:u_5.s
s[6] <= mux2x1_1bit:u_6.s
s[7] <= mux2x1_1bit:u_7.s


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_0
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_1
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_2
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_3
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_4
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_5
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_6
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst13|mux2x1_8bit:u_3|mux2x1_1bit:u_7
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|data_memory:DataMemory
dout[0] <= ram:MemoriaRAM.q[0]
dout[1] <= ram:MemoriaRAM.q[1]
dout[2] <= ram:MemoriaRAM.q[2]
dout[3] <= ram:MemoriaRAM.q[3]
dout[4] <= ram:MemoriaRAM.q[4]
dout[5] <= ram:MemoriaRAM.q[5]
dout[6] <= ram:MemoriaRAM.q[6]
dout[7] <= ram:MemoriaRAM.q[7]
dout[8] <= ram:MemoriaRAM.q[8]
dout[9] <= ram:MemoriaRAM.q[9]
dout[10] <= ram:MemoriaRAM.q[10]
dout[11] <= ram:MemoriaRAM.q[11]
dout[12] <= ram:MemoriaRAM.q[12]
dout[13] <= ram:MemoriaRAM.q[13]
dout[14] <= ram:MemoriaRAM.q[14]
dout[15] <= ram:MemoriaRAM.q[15]
dout[16] <= ram:MemoriaRAM.q[16]
dout[17] <= ram:MemoriaRAM.q[17]
dout[18] <= ram:MemoriaRAM.q[18]
dout[19] <= ram:MemoriaRAM.q[19]
dout[20] <= ram:MemoriaRAM.q[20]
dout[21] <= ram:MemoriaRAM.q[21]
dout[22] <= ram:MemoriaRAM.q[22]
dout[23] <= ram:MemoriaRAM.q[23]
dout[24] <= ram:MemoriaRAM.q[24]
dout[25] <= ram:MemoriaRAM.q[25]
dout[26] <= ram:MemoriaRAM.q[26]
dout[27] <= ram:MemoriaRAM.q[27]
dout[28] <= ram:MemoriaRAM.q[28]
dout[29] <= ram:MemoriaRAM.q[29]
dout[30] <= ram:MemoriaRAM.q[30]
dout[31] <= ram:MemoriaRAM.q[31]
write => ram:MemoriaRAM.wren
clk => ram:MemoriaRAM.clock
address[0] => lpm_add_sub1:inst.dataa[0]
address[1] => lpm_add_sub1:inst.dataa[1]
address[2] => lpm_add_sub1:inst.dataa[2]
address[3] => lpm_add_sub1:inst.dataa[3]
address[4] => lpm_add_sub1:inst.dataa[4]
address[5] => lpm_add_sub1:inst.dataa[5]
address[6] => lpm_add_sub1:inst.dataa[6]
address[7] => lpm_add_sub1:inst.dataa[7]
address[8] => lpm_add_sub1:inst.dataa[8]
address[9] => lpm_add_sub1:inst.dataa[9]
address[10] => lpm_add_sub1:inst.dataa[10]
address[11] => lpm_add_sub1:inst.dataa[11]
address[12] => lpm_add_sub1:inst.dataa[12]
address[13] => lpm_add_sub1:inst.dataa[13]
address[14] => lpm_add_sub1:inst.dataa[14]
address[15] => lpm_add_sub1:inst.dataa[15]
address[16] => lpm_add_sub1:inst.dataa[16]
address[17] => lpm_add_sub1:inst.dataa[17]
address[18] => lpm_add_sub1:inst.dataa[18]
address[19] => lpm_add_sub1:inst.dataa[19]
address[20] => lpm_add_sub1:inst.dataa[20]
address[21] => lpm_add_sub1:inst.dataa[21]
address[22] => lpm_add_sub1:inst.dataa[22]
address[23] => lpm_add_sub1:inst.dataa[23]
address[24] => lpm_add_sub1:inst.dataa[24]
address[25] => lpm_add_sub1:inst.dataa[25]
address[26] => lpm_add_sub1:inst.dataa[26]
address[27] => lpm_add_sub1:inst.dataa[27]
address[28] => lpm_add_sub1:inst.dataa[28]
address[29] => lpm_add_sub1:inst.dataa[29]
address[30] => lpm_add_sub1:inst.dataa[30]
address[31] => lpm_add_sub1:inst.dataa[31]
din[0] => ram:MemoriaRAM.data[0]
din[1] => ram:MemoriaRAM.data[1]
din[2] => ram:MemoriaRAM.data[2]
din[3] => ram:MemoriaRAM.data[3]
din[4] => ram:MemoriaRAM.data[4]
din[5] => ram:MemoriaRAM.data[5]
din[6] => ram:MemoriaRAM.data[6]
din[7] => ram:MemoriaRAM.data[7]
din[8] => ram:MemoriaRAM.data[8]
din[9] => ram:MemoriaRAM.data[9]
din[10] => ram:MemoriaRAM.data[10]
din[11] => ram:MemoriaRAM.data[11]
din[12] => ram:MemoriaRAM.data[12]
din[13] => ram:MemoriaRAM.data[13]
din[14] => ram:MemoriaRAM.data[14]
din[15] => ram:MemoriaRAM.data[15]
din[16] => ram:MemoriaRAM.data[16]
din[17] => ram:MemoriaRAM.data[17]
din[18] => ram:MemoriaRAM.data[18]
din[19] => ram:MemoriaRAM.data[19]
din[20] => ram:MemoriaRAM.data[20]
din[21] => ram:MemoriaRAM.data[21]
din[22] => ram:MemoriaRAM.data[22]
din[23] => ram:MemoriaRAM.data[23]
din[24] => ram:MemoriaRAM.data[24]
din[25] => ram:MemoriaRAM.data[25]
din[26] => ram:MemoriaRAM.data[26]
din[27] => ram:MemoriaRAM.data[27]
din[28] => ram:MemoriaRAM.data[28]
din[29] => ram:MemoriaRAM.data[29]
din[30] => ram:MemoriaRAM.data[30]
din[31] => ram:MemoriaRAM.data[31]


|mips_mono|data_memory:DataMemory|ram:MemoriaRAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component
wren_a => altsyncram_mje1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mje1:auto_generated.data_a[0]
data_a[1] => altsyncram_mje1:auto_generated.data_a[1]
data_a[2] => altsyncram_mje1:auto_generated.data_a[2]
data_a[3] => altsyncram_mje1:auto_generated.data_a[3]
data_a[4] => altsyncram_mje1:auto_generated.data_a[4]
data_a[5] => altsyncram_mje1:auto_generated.data_a[5]
data_a[6] => altsyncram_mje1:auto_generated.data_a[6]
data_a[7] => altsyncram_mje1:auto_generated.data_a[7]
data_a[8] => altsyncram_mje1:auto_generated.data_a[8]
data_a[9] => altsyncram_mje1:auto_generated.data_a[9]
data_a[10] => altsyncram_mje1:auto_generated.data_a[10]
data_a[11] => altsyncram_mje1:auto_generated.data_a[11]
data_a[12] => altsyncram_mje1:auto_generated.data_a[12]
data_a[13] => altsyncram_mje1:auto_generated.data_a[13]
data_a[14] => altsyncram_mje1:auto_generated.data_a[14]
data_a[15] => altsyncram_mje1:auto_generated.data_a[15]
data_a[16] => altsyncram_mje1:auto_generated.data_a[16]
data_a[17] => altsyncram_mje1:auto_generated.data_a[17]
data_a[18] => altsyncram_mje1:auto_generated.data_a[18]
data_a[19] => altsyncram_mje1:auto_generated.data_a[19]
data_a[20] => altsyncram_mje1:auto_generated.data_a[20]
data_a[21] => altsyncram_mje1:auto_generated.data_a[21]
data_a[22] => altsyncram_mje1:auto_generated.data_a[22]
data_a[23] => altsyncram_mje1:auto_generated.data_a[23]
data_a[24] => altsyncram_mje1:auto_generated.data_a[24]
data_a[25] => altsyncram_mje1:auto_generated.data_a[25]
data_a[26] => altsyncram_mje1:auto_generated.data_a[26]
data_a[27] => altsyncram_mje1:auto_generated.data_a[27]
data_a[28] => altsyncram_mje1:auto_generated.data_a[28]
data_a[29] => altsyncram_mje1:auto_generated.data_a[29]
data_a[30] => altsyncram_mje1:auto_generated.data_a[30]
data_a[31] => altsyncram_mje1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mje1:auto_generated.address_a[0]
address_a[1] => altsyncram_mje1:auto_generated.address_a[1]
address_a[2] => altsyncram_mje1:auto_generated.address_a[2]
address_a[3] => altsyncram_mje1:auto_generated.address_a[3]
address_a[4] => altsyncram_mje1:auto_generated.address_a[4]
address_a[5] => altsyncram_mje1:auto_generated.address_a[5]
address_a[6] => altsyncram_mje1:auto_generated.address_a[6]
address_a[7] => altsyncram_mje1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mje1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mje1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mje1:auto_generated.q_a[1]
q_a[2] <= altsyncram_mje1:auto_generated.q_a[2]
q_a[3] <= altsyncram_mje1:auto_generated.q_a[3]
q_a[4] <= altsyncram_mje1:auto_generated.q_a[4]
q_a[5] <= altsyncram_mje1:auto_generated.q_a[5]
q_a[6] <= altsyncram_mje1:auto_generated.q_a[6]
q_a[7] <= altsyncram_mje1:auto_generated.q_a[7]
q_a[8] <= altsyncram_mje1:auto_generated.q_a[8]
q_a[9] <= altsyncram_mje1:auto_generated.q_a[9]
q_a[10] <= altsyncram_mje1:auto_generated.q_a[10]
q_a[11] <= altsyncram_mje1:auto_generated.q_a[11]
q_a[12] <= altsyncram_mje1:auto_generated.q_a[12]
q_a[13] <= altsyncram_mje1:auto_generated.q_a[13]
q_a[14] <= altsyncram_mje1:auto_generated.q_a[14]
q_a[15] <= altsyncram_mje1:auto_generated.q_a[15]
q_a[16] <= altsyncram_mje1:auto_generated.q_a[16]
q_a[17] <= altsyncram_mje1:auto_generated.q_a[17]
q_a[18] <= altsyncram_mje1:auto_generated.q_a[18]
q_a[19] <= altsyncram_mje1:auto_generated.q_a[19]
q_a[20] <= altsyncram_mje1:auto_generated.q_a[20]
q_a[21] <= altsyncram_mje1:auto_generated.q_a[21]
q_a[22] <= altsyncram_mje1:auto_generated.q_a[22]
q_a[23] <= altsyncram_mje1:auto_generated.q_a[23]
q_a[24] <= altsyncram_mje1:auto_generated.q_a[24]
q_a[25] <= altsyncram_mje1:auto_generated.q_a[25]
q_a[26] <= altsyncram_mje1:auto_generated.q_a[26]
q_a[27] <= altsyncram_mje1:auto_generated.q_a[27]
q_a[28] <= altsyncram_mje1:auto_generated.q_a[28]
q_a[29] <= altsyncram_mje1:auto_generated.q_a[29]
q_a[30] <= altsyncram_mje1:auto_generated.q_a[30]
q_a[31] <= altsyncram_mje1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|mips_mono|data_memory:DataMemory|lpm_add_sub1:inst
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
dataa[24] => lpm_add_sub:lpm_add_sub_component.dataa[24]
dataa[25] => lpm_add_sub:lpm_add_sub_component.dataa[25]
dataa[26] => lpm_add_sub:lpm_add_sub_component.dataa[26]
dataa[27] => lpm_add_sub:lpm_add_sub_component.dataa[27]
dataa[28] => lpm_add_sub:lpm_add_sub_component.dataa[28]
dataa[29] => lpm_add_sub:lpm_add_sub_component.dataa[29]
dataa[30] => lpm_add_sub:lpm_add_sub_component.dataa[30]
dataa[31] => lpm_add_sub:lpm_add_sub_component.dataa[31]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]
result[24] <= lpm_add_sub:lpm_add_sub_component.result[24]
result[25] <= lpm_add_sub:lpm_add_sub_component.result[25]
result[26] <= lpm_add_sub:lpm_add_sub_component.result[26]
result[27] <= lpm_add_sub:lpm_add_sub_component.result[27]
result[28] <= lpm_add_sub:lpm_add_sub_component.result[28]
result[29] <= lpm_add_sub:lpm_add_sub_component.result[29]
result[30] <= lpm_add_sub:lpm_add_sub_component.result[30]
result[31] <= lpm_add_sub:lpm_add_sub_component.result[31]


|mips_mono|data_memory:DataMemory|lpm_add_sub1:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_eqh:auto_generated.dataa[0]
dataa[1] => add_sub_eqh:auto_generated.dataa[1]
dataa[2] => add_sub_eqh:auto_generated.dataa[2]
dataa[3] => add_sub_eqh:auto_generated.dataa[3]
dataa[4] => add_sub_eqh:auto_generated.dataa[4]
dataa[5] => add_sub_eqh:auto_generated.dataa[5]
dataa[6] => add_sub_eqh:auto_generated.dataa[6]
dataa[7] => add_sub_eqh:auto_generated.dataa[7]
dataa[8] => add_sub_eqh:auto_generated.dataa[8]
dataa[9] => add_sub_eqh:auto_generated.dataa[9]
dataa[10] => add_sub_eqh:auto_generated.dataa[10]
dataa[11] => add_sub_eqh:auto_generated.dataa[11]
dataa[12] => add_sub_eqh:auto_generated.dataa[12]
dataa[13] => add_sub_eqh:auto_generated.dataa[13]
dataa[14] => add_sub_eqh:auto_generated.dataa[14]
dataa[15] => add_sub_eqh:auto_generated.dataa[15]
dataa[16] => add_sub_eqh:auto_generated.dataa[16]
dataa[17] => add_sub_eqh:auto_generated.dataa[17]
dataa[18] => add_sub_eqh:auto_generated.dataa[18]
dataa[19] => add_sub_eqh:auto_generated.dataa[19]
dataa[20] => add_sub_eqh:auto_generated.dataa[20]
dataa[21] => add_sub_eqh:auto_generated.dataa[21]
dataa[22] => add_sub_eqh:auto_generated.dataa[22]
dataa[23] => add_sub_eqh:auto_generated.dataa[23]
dataa[24] => add_sub_eqh:auto_generated.dataa[24]
dataa[25] => add_sub_eqh:auto_generated.dataa[25]
dataa[26] => add_sub_eqh:auto_generated.dataa[26]
dataa[27] => add_sub_eqh:auto_generated.dataa[27]
dataa[28] => add_sub_eqh:auto_generated.dataa[28]
dataa[29] => add_sub_eqh:auto_generated.dataa[29]
dataa[30] => add_sub_eqh:auto_generated.dataa[30]
dataa[31] => add_sub_eqh:auto_generated.dataa[31]
datab[0] => add_sub_eqh:auto_generated.datab[0]
datab[1] => add_sub_eqh:auto_generated.datab[1]
datab[2] => add_sub_eqh:auto_generated.datab[2]
datab[3] => add_sub_eqh:auto_generated.datab[3]
datab[4] => add_sub_eqh:auto_generated.datab[4]
datab[5] => add_sub_eqh:auto_generated.datab[5]
datab[6] => add_sub_eqh:auto_generated.datab[6]
datab[7] => add_sub_eqh:auto_generated.datab[7]
datab[8] => add_sub_eqh:auto_generated.datab[8]
datab[9] => add_sub_eqh:auto_generated.datab[9]
datab[10] => add_sub_eqh:auto_generated.datab[10]
datab[11] => add_sub_eqh:auto_generated.datab[11]
datab[12] => add_sub_eqh:auto_generated.datab[12]
datab[13] => add_sub_eqh:auto_generated.datab[13]
datab[14] => add_sub_eqh:auto_generated.datab[14]
datab[15] => add_sub_eqh:auto_generated.datab[15]
datab[16] => add_sub_eqh:auto_generated.datab[16]
datab[17] => add_sub_eqh:auto_generated.datab[17]
datab[18] => add_sub_eqh:auto_generated.datab[18]
datab[19] => add_sub_eqh:auto_generated.datab[19]
datab[20] => add_sub_eqh:auto_generated.datab[20]
datab[21] => add_sub_eqh:auto_generated.datab[21]
datab[22] => add_sub_eqh:auto_generated.datab[22]
datab[23] => add_sub_eqh:auto_generated.datab[23]
datab[24] => add_sub_eqh:auto_generated.datab[24]
datab[25] => add_sub_eqh:auto_generated.datab[25]
datab[26] => add_sub_eqh:auto_generated.datab[26]
datab[27] => add_sub_eqh:auto_generated.datab[27]
datab[28] => add_sub_eqh:auto_generated.datab[28]
datab[29] => add_sub_eqh:auto_generated.datab[29]
datab[30] => add_sub_eqh:auto_generated.datab[30]
datab[31] => add_sub_eqh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_eqh:auto_generated.result[0]
result[1] <= add_sub_eqh:auto_generated.result[1]
result[2] <= add_sub_eqh:auto_generated.result[2]
result[3] <= add_sub_eqh:auto_generated.result[3]
result[4] <= add_sub_eqh:auto_generated.result[4]
result[5] <= add_sub_eqh:auto_generated.result[5]
result[6] <= add_sub_eqh:auto_generated.result[6]
result[7] <= add_sub_eqh:auto_generated.result[7]
result[8] <= add_sub_eqh:auto_generated.result[8]
result[9] <= add_sub_eqh:auto_generated.result[9]
result[10] <= add_sub_eqh:auto_generated.result[10]
result[11] <= add_sub_eqh:auto_generated.result[11]
result[12] <= add_sub_eqh:auto_generated.result[12]
result[13] <= add_sub_eqh:auto_generated.result[13]
result[14] <= add_sub_eqh:auto_generated.result[14]
result[15] <= add_sub_eqh:auto_generated.result[15]
result[16] <= add_sub_eqh:auto_generated.result[16]
result[17] <= add_sub_eqh:auto_generated.result[17]
result[18] <= add_sub_eqh:auto_generated.result[18]
result[19] <= add_sub_eqh:auto_generated.result[19]
result[20] <= add_sub_eqh:auto_generated.result[20]
result[21] <= add_sub_eqh:auto_generated.result[21]
result[22] <= add_sub_eqh:auto_generated.result[22]
result[23] <= add_sub_eqh:auto_generated.result[23]
result[24] <= add_sub_eqh:auto_generated.result[24]
result[25] <= add_sub_eqh:auto_generated.result[25]
result[26] <= add_sub_eqh:auto_generated.result[26]
result[27] <= add_sub_eqh:auto_generated.result[27]
result[28] <= add_sub_eqh:auto_generated.result[28]
result[29] <= add_sub_eqh:auto_generated.result[29]
result[30] <= add_sub_eqh:auto_generated.result[30]
result[31] <= add_sub_eqh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|mips_mono|data_memory:DataMemory|lpm_add_sub1:inst|lpm_add_sub:lpm_add_sub_component|add_sub_eqh:auto_generated
dataa[0] => op_1.IN63
dataa[1] => op_1.IN61
dataa[2] => op_1.IN59
dataa[3] => op_1.IN57
dataa[4] => op_1.IN55
dataa[5] => op_1.IN53
dataa[6] => op_1.IN51
dataa[7] => op_1.IN49
dataa[8] => op_1.IN47
dataa[9] => op_1.IN45
dataa[10] => op_1.IN43
dataa[11] => op_1.IN41
dataa[12] => op_1.IN39
dataa[13] => op_1.IN37
dataa[14] => op_1.IN35
dataa[15] => op_1.IN33
dataa[16] => op_1.IN31
dataa[17] => op_1.IN29
dataa[18] => op_1.IN27
dataa[19] => op_1.IN25
dataa[20] => op_1.IN23
dataa[21] => op_1.IN21
dataa[22] => op_1.IN19
dataa[23] => op_1.IN17
dataa[24] => op_1.IN15
dataa[25] => op_1.IN13
dataa[26] => op_1.IN11
dataa[27] => op_1.IN9
dataa[28] => op_1.IN7
dataa[29] => op_1.IN5
dataa[30] => op_1.IN3
dataa[31] => op_1.IN1
datab[0] => op_1.IN64
datab[1] => op_1.IN62
datab[2] => op_1.IN60
datab[3] => op_1.IN58
datab[4] => op_1.IN56
datab[5] => op_1.IN54
datab[6] => op_1.IN52
datab[7] => op_1.IN50
datab[8] => op_1.IN48
datab[9] => op_1.IN46
datab[10] => op_1.IN44
datab[11] => op_1.IN42
datab[12] => op_1.IN40
datab[13] => op_1.IN38
datab[14] => op_1.IN36
datab[15] => op_1.IN34
datab[16] => op_1.IN32
datab[17] => op_1.IN30
datab[18] => op_1.IN28
datab[19] => op_1.IN26
datab[20] => op_1.IN24
datab[21] => op_1.IN22
datab[22] => op_1.IN20
datab[23] => op_1.IN18
datab[24] => op_1.IN16
datab[25] => op_1.IN14
datab[26] => op_1.IN12
datab[27] => op_1.IN10
datab[28] => op_1.IN8
datab[29] => op_1.IN6
datab[30] => op_1.IN4
datab[31] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15
sel => mux2x1_8bit:u_0.sel
sel => mux2x1_8bit:u_1.sel
sel => mux2x1_8bit:u_2.sel
sel => mux2x1_8bit:u_3.sel
a[0] => mux2x1_8bit:u_0.a[0]
a[1] => mux2x1_8bit:u_0.a[1]
a[2] => mux2x1_8bit:u_0.a[2]
a[3] => mux2x1_8bit:u_0.a[3]
a[4] => mux2x1_8bit:u_0.a[4]
a[5] => mux2x1_8bit:u_0.a[5]
a[6] => mux2x1_8bit:u_0.a[6]
a[7] => mux2x1_8bit:u_0.a[7]
a[8] => mux2x1_8bit:u_1.a[0]
a[9] => mux2x1_8bit:u_1.a[1]
a[10] => mux2x1_8bit:u_1.a[2]
a[11] => mux2x1_8bit:u_1.a[3]
a[12] => mux2x1_8bit:u_1.a[4]
a[13] => mux2x1_8bit:u_1.a[5]
a[14] => mux2x1_8bit:u_1.a[6]
a[15] => mux2x1_8bit:u_1.a[7]
a[16] => mux2x1_8bit:u_2.a[0]
a[17] => mux2x1_8bit:u_2.a[1]
a[18] => mux2x1_8bit:u_2.a[2]
a[19] => mux2x1_8bit:u_2.a[3]
a[20] => mux2x1_8bit:u_2.a[4]
a[21] => mux2x1_8bit:u_2.a[5]
a[22] => mux2x1_8bit:u_2.a[6]
a[23] => mux2x1_8bit:u_2.a[7]
a[24] => mux2x1_8bit:u_3.a[0]
a[25] => mux2x1_8bit:u_3.a[1]
a[26] => mux2x1_8bit:u_3.a[2]
a[27] => mux2x1_8bit:u_3.a[3]
a[28] => mux2x1_8bit:u_3.a[4]
a[29] => mux2x1_8bit:u_3.a[5]
a[30] => mux2x1_8bit:u_3.a[6]
a[31] => mux2x1_8bit:u_3.a[7]
b[0] => mux2x1_8bit:u_0.b[0]
b[1] => mux2x1_8bit:u_0.b[1]
b[2] => mux2x1_8bit:u_0.b[2]
b[3] => mux2x1_8bit:u_0.b[3]
b[4] => mux2x1_8bit:u_0.b[4]
b[5] => mux2x1_8bit:u_0.b[5]
b[6] => mux2x1_8bit:u_0.b[6]
b[7] => mux2x1_8bit:u_0.b[7]
b[8] => mux2x1_8bit:u_1.b[0]
b[9] => mux2x1_8bit:u_1.b[1]
b[10] => mux2x1_8bit:u_1.b[2]
b[11] => mux2x1_8bit:u_1.b[3]
b[12] => mux2x1_8bit:u_1.b[4]
b[13] => mux2x1_8bit:u_1.b[5]
b[14] => mux2x1_8bit:u_1.b[6]
b[15] => mux2x1_8bit:u_1.b[7]
b[16] => mux2x1_8bit:u_2.b[0]
b[17] => mux2x1_8bit:u_2.b[1]
b[18] => mux2x1_8bit:u_2.b[2]
b[19] => mux2x1_8bit:u_2.b[3]
b[20] => mux2x1_8bit:u_2.b[4]
b[21] => mux2x1_8bit:u_2.b[5]
b[22] => mux2x1_8bit:u_2.b[6]
b[23] => mux2x1_8bit:u_2.b[7]
b[24] => mux2x1_8bit:u_3.b[0]
b[25] => mux2x1_8bit:u_3.b[1]
b[26] => mux2x1_8bit:u_3.b[2]
b[27] => mux2x1_8bit:u_3.b[3]
b[28] => mux2x1_8bit:u_3.b[4]
b[29] => mux2x1_8bit:u_3.b[5]
b[30] => mux2x1_8bit:u_3.b[6]
b[31] => mux2x1_8bit:u_3.b[7]
s[0] <= mux2x1_8bit:u_0.s[0]
s[1] <= mux2x1_8bit:u_0.s[1]
s[2] <= mux2x1_8bit:u_0.s[2]
s[3] <= mux2x1_8bit:u_0.s[3]
s[4] <= mux2x1_8bit:u_0.s[4]
s[5] <= mux2x1_8bit:u_0.s[5]
s[6] <= mux2x1_8bit:u_0.s[6]
s[7] <= mux2x1_8bit:u_0.s[7]
s[8] <= mux2x1_8bit:u_1.s[0]
s[9] <= mux2x1_8bit:u_1.s[1]
s[10] <= mux2x1_8bit:u_1.s[2]
s[11] <= mux2x1_8bit:u_1.s[3]
s[12] <= mux2x1_8bit:u_1.s[4]
s[13] <= mux2x1_8bit:u_1.s[5]
s[14] <= mux2x1_8bit:u_1.s[6]
s[15] <= mux2x1_8bit:u_1.s[7]
s[16] <= mux2x1_8bit:u_2.s[0]
s[17] <= mux2x1_8bit:u_2.s[1]
s[18] <= mux2x1_8bit:u_2.s[2]
s[19] <= mux2x1_8bit:u_2.s[3]
s[20] <= mux2x1_8bit:u_2.s[4]
s[21] <= mux2x1_8bit:u_2.s[5]
s[22] <= mux2x1_8bit:u_2.s[6]
s[23] <= mux2x1_8bit:u_2.s[7]
s[24] <= mux2x1_8bit:u_3.s[0]
s[25] <= mux2x1_8bit:u_3.s[1]
s[26] <= mux2x1_8bit:u_3.s[2]
s[27] <= mux2x1_8bit:u_3.s[3]
s[28] <= mux2x1_8bit:u_3.s[4]
s[29] <= mux2x1_8bit:u_3.s[5]
s[30] <= mux2x1_8bit:u_3.s[6]
s[31] <= mux2x1_8bit:u_3.s[7]


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0
sel => mux2x1_1bit:u_0.sel
sel => mux2x1_1bit:u_1.sel
sel => mux2x1_1bit:u_2.sel
sel => mux2x1_1bit:u_3.sel
sel => mux2x1_1bit:u_4.sel
sel => mux2x1_1bit:u_5.sel
sel => mux2x1_1bit:u_6.sel
sel => mux2x1_1bit:u_7.sel
a[0] => mux2x1_1bit:u_0.a
a[1] => mux2x1_1bit:u_1.a
a[2] => mux2x1_1bit:u_2.a
a[3] => mux2x1_1bit:u_3.a
a[4] => mux2x1_1bit:u_4.a
a[5] => mux2x1_1bit:u_5.a
a[6] => mux2x1_1bit:u_6.a
a[7] => mux2x1_1bit:u_7.a
b[0] => mux2x1_1bit:u_0.b
b[1] => mux2x1_1bit:u_1.b
b[2] => mux2x1_1bit:u_2.b
b[3] => mux2x1_1bit:u_3.b
b[4] => mux2x1_1bit:u_4.b
b[5] => mux2x1_1bit:u_5.b
b[6] => mux2x1_1bit:u_6.b
b[7] => mux2x1_1bit:u_7.b
s[0] <= mux2x1_1bit:u_0.s
s[1] <= mux2x1_1bit:u_1.s
s[2] <= mux2x1_1bit:u_2.s
s[3] <= mux2x1_1bit:u_3.s
s[4] <= mux2x1_1bit:u_4.s
s[5] <= mux2x1_1bit:u_5.s
s[6] <= mux2x1_1bit:u_6.s
s[7] <= mux2x1_1bit:u_7.s


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_0
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_1
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_2
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_3
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_4
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_5
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_6
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_0|mux2x1_1bit:u_7
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1
sel => mux2x1_1bit:u_0.sel
sel => mux2x1_1bit:u_1.sel
sel => mux2x1_1bit:u_2.sel
sel => mux2x1_1bit:u_3.sel
sel => mux2x1_1bit:u_4.sel
sel => mux2x1_1bit:u_5.sel
sel => mux2x1_1bit:u_6.sel
sel => mux2x1_1bit:u_7.sel
a[0] => mux2x1_1bit:u_0.a
a[1] => mux2x1_1bit:u_1.a
a[2] => mux2x1_1bit:u_2.a
a[3] => mux2x1_1bit:u_3.a
a[4] => mux2x1_1bit:u_4.a
a[5] => mux2x1_1bit:u_5.a
a[6] => mux2x1_1bit:u_6.a
a[7] => mux2x1_1bit:u_7.a
b[0] => mux2x1_1bit:u_0.b
b[1] => mux2x1_1bit:u_1.b
b[2] => mux2x1_1bit:u_2.b
b[3] => mux2x1_1bit:u_3.b
b[4] => mux2x1_1bit:u_4.b
b[5] => mux2x1_1bit:u_5.b
b[6] => mux2x1_1bit:u_6.b
b[7] => mux2x1_1bit:u_7.b
s[0] <= mux2x1_1bit:u_0.s
s[1] <= mux2x1_1bit:u_1.s
s[2] <= mux2x1_1bit:u_2.s
s[3] <= mux2x1_1bit:u_3.s
s[4] <= mux2x1_1bit:u_4.s
s[5] <= mux2x1_1bit:u_5.s
s[6] <= mux2x1_1bit:u_6.s
s[7] <= mux2x1_1bit:u_7.s


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_0
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_1
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_2
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_3
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_4
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_5
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_6
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_1|mux2x1_1bit:u_7
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2
sel => mux2x1_1bit:u_0.sel
sel => mux2x1_1bit:u_1.sel
sel => mux2x1_1bit:u_2.sel
sel => mux2x1_1bit:u_3.sel
sel => mux2x1_1bit:u_4.sel
sel => mux2x1_1bit:u_5.sel
sel => mux2x1_1bit:u_6.sel
sel => mux2x1_1bit:u_7.sel
a[0] => mux2x1_1bit:u_0.a
a[1] => mux2x1_1bit:u_1.a
a[2] => mux2x1_1bit:u_2.a
a[3] => mux2x1_1bit:u_3.a
a[4] => mux2x1_1bit:u_4.a
a[5] => mux2x1_1bit:u_5.a
a[6] => mux2x1_1bit:u_6.a
a[7] => mux2x1_1bit:u_7.a
b[0] => mux2x1_1bit:u_0.b
b[1] => mux2x1_1bit:u_1.b
b[2] => mux2x1_1bit:u_2.b
b[3] => mux2x1_1bit:u_3.b
b[4] => mux2x1_1bit:u_4.b
b[5] => mux2x1_1bit:u_5.b
b[6] => mux2x1_1bit:u_6.b
b[7] => mux2x1_1bit:u_7.b
s[0] <= mux2x1_1bit:u_0.s
s[1] <= mux2x1_1bit:u_1.s
s[2] <= mux2x1_1bit:u_2.s
s[3] <= mux2x1_1bit:u_3.s
s[4] <= mux2x1_1bit:u_4.s
s[5] <= mux2x1_1bit:u_5.s
s[6] <= mux2x1_1bit:u_6.s
s[7] <= mux2x1_1bit:u_7.s


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_0
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_1
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_2
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_3
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_4
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_5
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_6
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_2|mux2x1_1bit:u_7
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3
sel => mux2x1_1bit:u_0.sel
sel => mux2x1_1bit:u_1.sel
sel => mux2x1_1bit:u_2.sel
sel => mux2x1_1bit:u_3.sel
sel => mux2x1_1bit:u_4.sel
sel => mux2x1_1bit:u_5.sel
sel => mux2x1_1bit:u_6.sel
sel => mux2x1_1bit:u_7.sel
a[0] => mux2x1_1bit:u_0.a
a[1] => mux2x1_1bit:u_1.a
a[2] => mux2x1_1bit:u_2.a
a[3] => mux2x1_1bit:u_3.a
a[4] => mux2x1_1bit:u_4.a
a[5] => mux2x1_1bit:u_5.a
a[6] => mux2x1_1bit:u_6.a
a[7] => mux2x1_1bit:u_7.a
b[0] => mux2x1_1bit:u_0.b
b[1] => mux2x1_1bit:u_1.b
b[2] => mux2x1_1bit:u_2.b
b[3] => mux2x1_1bit:u_3.b
b[4] => mux2x1_1bit:u_4.b
b[5] => mux2x1_1bit:u_5.b
b[6] => mux2x1_1bit:u_6.b
b[7] => mux2x1_1bit:u_7.b
s[0] <= mux2x1_1bit:u_0.s
s[1] <= mux2x1_1bit:u_1.s
s[2] <= mux2x1_1bit:u_2.s
s[3] <= mux2x1_1bit:u_3.s
s[4] <= mux2x1_1bit:u_4.s
s[5] <= mux2x1_1bit:u_5.s
s[6] <= mux2x1_1bit:u_6.s
s[7] <= mux2x1_1bit:u_7.s


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_0
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_1
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_2
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_3
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_4
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_5
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_6
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|mux2x1_32bit:inst15|mux2x1_8bit:u_3|mux2x1_1bit:u_7
sel => s~0.IN0
sel => s~1.IN0
a => s~0.IN1
b => s~1.IN1
s <= s~2.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|signal_extend:inst3
D[0] => Q[0].DATAIN
D[1] => Q[1].DATAIN
D[2] => Q[2].DATAIN
D[3] => Q[3].DATAIN
D[4] => Q[4].DATAIN
D[5] => Q[5].DATAIN
D[6] => Q[6].DATAIN
D[7] => Q[7].DATAIN
D[8] => Q[8].DATAIN
D[9] => Q[9].DATAIN
D[10] => Q[10].DATAIN
D[11] => Q[11].DATAIN
D[12] => Q[12].DATAIN
D[13] => Q[13].DATAIN
D[14] => Q[14].DATAIN
D[15] => Q[15].DATAIN
D[15] => Q[31].DATAIN
D[15] => Q[30].DATAIN
D[15] => Q[29].DATAIN
D[15] => Q[28].DATAIN
D[15] => Q[27].DATAIN
D[15] => Q[26].DATAIN
D[15] => Q[25].DATAIN
D[15] => Q[24].DATAIN
D[15] => Q[23].DATAIN
D[15] => Q[22].DATAIN
D[15] => Q[21].DATAIN
D[15] => Q[20].DATAIN
D[15] => Q[19].DATAIN
D[15] => Q[18].DATAIN
D[15] => Q[17].DATAIN
D[15] => Q[16].DATAIN
Q[0] <= D[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= D[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= D[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= D[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= D[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= D[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= D[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= D[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= D[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= D[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= D[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= D[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= D[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= D[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= D[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= D[15].DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7
i_DIN0[0] => halfadder:u_0.i_DIN0
i_DIN0[1] => fulladder:f_0:1:u_1.i_DIN0
i_DIN0[2] => fulladder:f_0:2:u_1.i_DIN0
i_DIN0[3] => fulladder:f_0:3:u_1.i_DIN0
i_DIN0[4] => fulladder:f_0:4:u_1.i_DIN0
i_DIN0[5] => fulladder:f_0:5:u_1.i_DIN0
i_DIN0[6] => fulladder:f_0:6:u_1.i_DIN0
i_DIN0[7] => fulladder:f_0:7:u_1.i_DIN0
i_DIN0[8] => fulladder:f_0:8:u_1.i_DIN0
i_DIN0[9] => fulladder:f_0:9:u_1.i_DIN0
i_DIN0[10] => fulladder:f_0:10:u_1.i_DIN0
i_DIN0[11] => fulladder:f_0:11:u_1.i_DIN0
i_DIN0[12] => fulladder:f_0:12:u_1.i_DIN0
i_DIN0[13] => fulladder:f_0:13:u_1.i_DIN0
i_DIN0[14] => fulladder:f_0:14:u_1.i_DIN0
i_DIN0[15] => fulladder:f_0:15:u_1.i_DIN0
i_DIN0[16] => fulladder:f_0:16:u_1.i_DIN0
i_DIN0[17] => fulladder:f_0:17:u_1.i_DIN0
i_DIN0[18] => fulladder:f_0:18:u_1.i_DIN0
i_DIN0[19] => fulladder:f_0:19:u_1.i_DIN0
i_DIN0[20] => fulladder:f_0:20:u_1.i_DIN0
i_DIN0[21] => fulladder:f_0:21:u_1.i_DIN0
i_DIN0[22] => fulladder:f_0:22:u_1.i_DIN0
i_DIN0[23] => fulladder:f_0:23:u_1.i_DIN0
i_DIN0[24] => fulladder:f_0:24:u_1.i_DIN0
i_DIN0[25] => fulladder:f_0:25:u_1.i_DIN0
i_DIN0[26] => fulladder:f_0:26:u_1.i_DIN0
i_DIN0[27] => fulladder:f_0:27:u_1.i_DIN0
i_DIN0[28] => fulladder:f_0:28:u_1.i_DIN0
i_DIN0[29] => fulladder:f_0:29:u_1.i_DIN0
i_DIN0[30] => fulladder:f_0:30:u_1.i_DIN0
i_DIN0[31] => fulladder:f_0:31:u_1.i_DIN0
i_DIN1[0] => halfadder:u_0.i_DIN1
i_DIN1[1] => fulladder:f_0:1:u_1.i_DIN1
i_DIN1[2] => fulladder:f_0:2:u_1.i_DIN1
i_DIN1[3] => fulladder:f_0:3:u_1.i_DIN1
i_DIN1[4] => fulladder:f_0:4:u_1.i_DIN1
i_DIN1[5] => fulladder:f_0:5:u_1.i_DIN1
i_DIN1[6] => fulladder:f_0:6:u_1.i_DIN1
i_DIN1[7] => fulladder:f_0:7:u_1.i_DIN1
i_DIN1[8] => fulladder:f_0:8:u_1.i_DIN1
i_DIN1[9] => fulladder:f_0:9:u_1.i_DIN1
i_DIN1[10] => fulladder:f_0:10:u_1.i_DIN1
i_DIN1[11] => fulladder:f_0:11:u_1.i_DIN1
i_DIN1[12] => fulladder:f_0:12:u_1.i_DIN1
i_DIN1[13] => fulladder:f_0:13:u_1.i_DIN1
i_DIN1[14] => fulladder:f_0:14:u_1.i_DIN1
i_DIN1[15] => fulladder:f_0:15:u_1.i_DIN1
i_DIN1[16] => fulladder:f_0:16:u_1.i_DIN1
i_DIN1[17] => fulladder:f_0:17:u_1.i_DIN1
i_DIN1[18] => fulladder:f_0:18:u_1.i_DIN1
i_DIN1[19] => fulladder:f_0:19:u_1.i_DIN1
i_DIN1[20] => fulladder:f_0:20:u_1.i_DIN1
i_DIN1[21] => fulladder:f_0:21:u_1.i_DIN1
i_DIN1[22] => fulladder:f_0:22:u_1.i_DIN1
i_DIN1[23] => fulladder:f_0:23:u_1.i_DIN1
i_DIN1[24] => fulladder:f_0:24:u_1.i_DIN1
i_DIN1[25] => fulladder:f_0:25:u_1.i_DIN1
i_DIN1[26] => fulladder:f_0:26:u_1.i_DIN1
i_DIN1[27] => fulladder:f_0:27:u_1.i_DIN1
i_DIN1[28] => fulladder:f_0:28:u_1.i_DIN1
i_DIN1[29] => fulladder:f_0:29:u_1.i_DIN1
i_DIN1[30] => fulladder:f_0:30:u_1.i_DIN1
i_DIN1[31] => fulladder:f_0:31:u_1.i_DIN1
o_DOUT[0] <= halfadder:u_0.o_DOUT
o_DOUT[1] <= fulladder:f_0:1:u_1.o_DOUT
o_DOUT[2] <= fulladder:f_0:2:u_1.o_DOUT
o_DOUT[3] <= fulladder:f_0:3:u_1.o_DOUT
o_DOUT[4] <= fulladder:f_0:4:u_1.o_DOUT
o_DOUT[5] <= fulladder:f_0:5:u_1.o_DOUT
o_DOUT[6] <= fulladder:f_0:6:u_1.o_DOUT
o_DOUT[7] <= fulladder:f_0:7:u_1.o_DOUT
o_DOUT[8] <= fulladder:f_0:8:u_1.o_DOUT
o_DOUT[9] <= fulladder:f_0:9:u_1.o_DOUT
o_DOUT[10] <= fulladder:f_0:10:u_1.o_DOUT
o_DOUT[11] <= fulladder:f_0:11:u_1.o_DOUT
o_DOUT[12] <= fulladder:f_0:12:u_1.o_DOUT
o_DOUT[13] <= fulladder:f_0:13:u_1.o_DOUT
o_DOUT[14] <= fulladder:f_0:14:u_1.o_DOUT
o_DOUT[15] <= fulladder:f_0:15:u_1.o_DOUT
o_DOUT[16] <= fulladder:f_0:16:u_1.o_DOUT
o_DOUT[17] <= fulladder:f_0:17:u_1.o_DOUT
o_DOUT[18] <= fulladder:f_0:18:u_1.o_DOUT
o_DOUT[19] <= fulladder:f_0:19:u_1.o_DOUT
o_DOUT[20] <= fulladder:f_0:20:u_1.o_DOUT
o_DOUT[21] <= fulladder:f_0:21:u_1.o_DOUT
o_DOUT[22] <= fulladder:f_0:22:u_1.o_DOUT
o_DOUT[23] <= fulladder:f_0:23:u_1.o_DOUT
o_DOUT[24] <= fulladder:f_0:24:u_1.o_DOUT
o_DOUT[25] <= fulladder:f_0:25:u_1.o_DOUT
o_DOUT[26] <= fulladder:f_0:26:u_1.o_DOUT
o_DOUT[27] <= fulladder:f_0:27:u_1.o_DOUT
o_DOUT[28] <= fulladder:f_0:28:u_1.o_DOUT
o_DOUT[29] <= fulladder:f_0:29:u_1.o_DOUT
o_DOUT[30] <= fulladder:f_0:30:u_1.o_DOUT
o_DOUT[31] <= fulladder:f_0:31:u_1.o_DOUT
o_COUT <= fulladder:f_0:31:u_1.o_COUT


|mips_mono|adder:inst7|halfadder:u_0
i_DIN0 => o_DOUT~0.IN0
i_DIN0 => o_COUT~0.IN0
i_DIN1 => o_DOUT~0.IN1
i_DIN1 => o_COUT~0.IN1
o_DOUT <= o_DOUT~0.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:1:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:2:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:3:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:4:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:5:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:6:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:7:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:8:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:9:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:10:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:11:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:12:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:13:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:14:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:15:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:16:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:17:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:18:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:19:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:20:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:21:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:22:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:23:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:24:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:25:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:26:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:27:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:28:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:29:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:30:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst7|fulladder:\f_0:31:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|lpm_constant:48
result[0] <= lpm_constant_5j4:ag.result[0]
result[1] <= lpm_constant_5j4:ag.result[1]
result[2] <= lpm_constant_5j4:ag.result[2]
result[3] <= lpm_constant_5j4:ag.result[3]
result[4] <= lpm_constant_5j4:ag.result[4]
result[5] <= lpm_constant_5j4:ag.result[5]
result[6] <= lpm_constant_5j4:ag.result[6]
result[7] <= lpm_constant_5j4:ag.result[7]
result[8] <= lpm_constant_5j4:ag.result[8]
result[9] <= lpm_constant_5j4:ag.result[9]
result[10] <= lpm_constant_5j4:ag.result[10]
result[11] <= lpm_constant_5j4:ag.result[11]
result[12] <= lpm_constant_5j4:ag.result[12]
result[13] <= lpm_constant_5j4:ag.result[13]
result[14] <= lpm_constant_5j4:ag.result[14]
result[15] <= lpm_constant_5j4:ag.result[15]
result[16] <= lpm_constant_5j4:ag.result[16]
result[17] <= lpm_constant_5j4:ag.result[17]
result[18] <= lpm_constant_5j4:ag.result[18]
result[19] <= lpm_constant_5j4:ag.result[19]
result[20] <= lpm_constant_5j4:ag.result[20]
result[21] <= lpm_constant_5j4:ag.result[21]
result[22] <= lpm_constant_5j4:ag.result[22]
result[23] <= lpm_constant_5j4:ag.result[23]
result[24] <= lpm_constant_5j4:ag.result[24]
result[25] <= lpm_constant_5j4:ag.result[25]
result[26] <= lpm_constant_5j4:ag.result[26]
result[27] <= lpm_constant_5j4:ag.result[27]
result[28] <= lpm_constant_5j4:ag.result[28]
result[29] <= lpm_constant_5j4:ag.result[29]
result[30] <= lpm_constant_5j4:ag.result[30]
result[31] <= lpm_constant_5j4:ag.result[31]


|mips_mono|lpm_constant:48|lpm_constant_5j4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|mips_mono|adder:inst6
i_DIN0[0] => halfadder:u_0.i_DIN0
i_DIN0[1] => fulladder:f_0:1:u_1.i_DIN0
i_DIN0[2] => fulladder:f_0:2:u_1.i_DIN0
i_DIN0[3] => fulladder:f_0:3:u_1.i_DIN0
i_DIN0[4] => fulladder:f_0:4:u_1.i_DIN0
i_DIN0[5] => fulladder:f_0:5:u_1.i_DIN0
i_DIN0[6] => fulladder:f_0:6:u_1.i_DIN0
i_DIN0[7] => fulladder:f_0:7:u_1.i_DIN0
i_DIN0[8] => fulladder:f_0:8:u_1.i_DIN0
i_DIN0[9] => fulladder:f_0:9:u_1.i_DIN0
i_DIN0[10] => fulladder:f_0:10:u_1.i_DIN0
i_DIN0[11] => fulladder:f_0:11:u_1.i_DIN0
i_DIN0[12] => fulladder:f_0:12:u_1.i_DIN0
i_DIN0[13] => fulladder:f_0:13:u_1.i_DIN0
i_DIN0[14] => fulladder:f_0:14:u_1.i_DIN0
i_DIN0[15] => fulladder:f_0:15:u_1.i_DIN0
i_DIN0[16] => fulladder:f_0:16:u_1.i_DIN0
i_DIN0[17] => fulladder:f_0:17:u_1.i_DIN0
i_DIN0[18] => fulladder:f_0:18:u_1.i_DIN0
i_DIN0[19] => fulladder:f_0:19:u_1.i_DIN0
i_DIN0[20] => fulladder:f_0:20:u_1.i_DIN0
i_DIN0[21] => fulladder:f_0:21:u_1.i_DIN0
i_DIN0[22] => fulladder:f_0:22:u_1.i_DIN0
i_DIN0[23] => fulladder:f_0:23:u_1.i_DIN0
i_DIN0[24] => fulladder:f_0:24:u_1.i_DIN0
i_DIN0[25] => fulladder:f_0:25:u_1.i_DIN0
i_DIN0[26] => fulladder:f_0:26:u_1.i_DIN0
i_DIN0[27] => fulladder:f_0:27:u_1.i_DIN0
i_DIN0[28] => fulladder:f_0:28:u_1.i_DIN0
i_DIN0[29] => fulladder:f_0:29:u_1.i_DIN0
i_DIN0[30] => fulladder:f_0:30:u_1.i_DIN0
i_DIN0[31] => fulladder:f_0:31:u_1.i_DIN0
i_DIN1[0] => halfadder:u_0.i_DIN1
i_DIN1[1] => fulladder:f_0:1:u_1.i_DIN1
i_DIN1[2] => fulladder:f_0:2:u_1.i_DIN1
i_DIN1[3] => fulladder:f_0:3:u_1.i_DIN1
i_DIN1[4] => fulladder:f_0:4:u_1.i_DIN1
i_DIN1[5] => fulladder:f_0:5:u_1.i_DIN1
i_DIN1[6] => fulladder:f_0:6:u_1.i_DIN1
i_DIN1[7] => fulladder:f_0:7:u_1.i_DIN1
i_DIN1[8] => fulladder:f_0:8:u_1.i_DIN1
i_DIN1[9] => fulladder:f_0:9:u_1.i_DIN1
i_DIN1[10] => fulladder:f_0:10:u_1.i_DIN1
i_DIN1[11] => fulladder:f_0:11:u_1.i_DIN1
i_DIN1[12] => fulladder:f_0:12:u_1.i_DIN1
i_DIN1[13] => fulladder:f_0:13:u_1.i_DIN1
i_DIN1[14] => fulladder:f_0:14:u_1.i_DIN1
i_DIN1[15] => fulladder:f_0:15:u_1.i_DIN1
i_DIN1[16] => fulladder:f_0:16:u_1.i_DIN1
i_DIN1[17] => fulladder:f_0:17:u_1.i_DIN1
i_DIN1[18] => fulladder:f_0:18:u_1.i_DIN1
i_DIN1[19] => fulladder:f_0:19:u_1.i_DIN1
i_DIN1[20] => fulladder:f_0:20:u_1.i_DIN1
i_DIN1[21] => fulladder:f_0:21:u_1.i_DIN1
i_DIN1[22] => fulladder:f_0:22:u_1.i_DIN1
i_DIN1[23] => fulladder:f_0:23:u_1.i_DIN1
i_DIN1[24] => fulladder:f_0:24:u_1.i_DIN1
i_DIN1[25] => fulladder:f_0:25:u_1.i_DIN1
i_DIN1[26] => fulladder:f_0:26:u_1.i_DIN1
i_DIN1[27] => fulladder:f_0:27:u_1.i_DIN1
i_DIN1[28] => fulladder:f_0:28:u_1.i_DIN1
i_DIN1[29] => fulladder:f_0:29:u_1.i_DIN1
i_DIN1[30] => fulladder:f_0:30:u_1.i_DIN1
i_DIN1[31] => fulladder:f_0:31:u_1.i_DIN1
o_DOUT[0] <= halfadder:u_0.o_DOUT
o_DOUT[1] <= fulladder:f_0:1:u_1.o_DOUT
o_DOUT[2] <= fulladder:f_0:2:u_1.o_DOUT
o_DOUT[3] <= fulladder:f_0:3:u_1.o_DOUT
o_DOUT[4] <= fulladder:f_0:4:u_1.o_DOUT
o_DOUT[5] <= fulladder:f_0:5:u_1.o_DOUT
o_DOUT[6] <= fulladder:f_0:6:u_1.o_DOUT
o_DOUT[7] <= fulladder:f_0:7:u_1.o_DOUT
o_DOUT[8] <= fulladder:f_0:8:u_1.o_DOUT
o_DOUT[9] <= fulladder:f_0:9:u_1.o_DOUT
o_DOUT[10] <= fulladder:f_0:10:u_1.o_DOUT
o_DOUT[11] <= fulladder:f_0:11:u_1.o_DOUT
o_DOUT[12] <= fulladder:f_0:12:u_1.o_DOUT
o_DOUT[13] <= fulladder:f_0:13:u_1.o_DOUT
o_DOUT[14] <= fulladder:f_0:14:u_1.o_DOUT
o_DOUT[15] <= fulladder:f_0:15:u_1.o_DOUT
o_DOUT[16] <= fulladder:f_0:16:u_1.o_DOUT
o_DOUT[17] <= fulladder:f_0:17:u_1.o_DOUT
o_DOUT[18] <= fulladder:f_0:18:u_1.o_DOUT
o_DOUT[19] <= fulladder:f_0:19:u_1.o_DOUT
o_DOUT[20] <= fulladder:f_0:20:u_1.o_DOUT
o_DOUT[21] <= fulladder:f_0:21:u_1.o_DOUT
o_DOUT[22] <= fulladder:f_0:22:u_1.o_DOUT
o_DOUT[23] <= fulladder:f_0:23:u_1.o_DOUT
o_DOUT[24] <= fulladder:f_0:24:u_1.o_DOUT
o_DOUT[25] <= fulladder:f_0:25:u_1.o_DOUT
o_DOUT[26] <= fulladder:f_0:26:u_1.o_DOUT
o_DOUT[27] <= fulladder:f_0:27:u_1.o_DOUT
o_DOUT[28] <= fulladder:f_0:28:u_1.o_DOUT
o_DOUT[29] <= fulladder:f_0:29:u_1.o_DOUT
o_DOUT[30] <= fulladder:f_0:30:u_1.o_DOUT
o_DOUT[31] <= fulladder:f_0:31:u_1.o_DOUT
o_COUT <= fulladder:f_0:31:u_1.o_COUT


|mips_mono|adder:inst6|halfadder:u_0
i_DIN0 => o_DOUT~0.IN0
i_DIN0 => o_COUT~0.IN0
i_DIN1 => o_DOUT~0.IN1
i_DIN1 => o_COUT~0.IN1
o_DOUT <= o_DOUT~0.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~0.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:1:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:2:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:3:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:4:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:5:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:6:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:7:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:8:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:9:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:10:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:11:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:12:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:13:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:14:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:15:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:16:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:17:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:18:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:19:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:20:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:21:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:22:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:23:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:24:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:25:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:26:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:27:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:28:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:29:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:30:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|adder:inst6|fulladder:\f_0:31:u_1
i_CIN => o_DOUT~0.IN0
i_CIN => o_COUT~0.IN0
i_CIN => o_COUT~1.IN0
i_DIN0 => o_DOUT~0.IN1
i_DIN0 => o_COUT~0.IN1
i_DIN0 => o_COUT~3.IN0
i_DIN1 => o_DOUT~1.IN1
i_DIN1 => o_COUT~1.IN1
i_DIN1 => o_COUT~3.IN1
o_DOUT <= o_DOUT~1.DB_MAX_OUTPUT_PORT_TYPE
o_COUT <= o_COUT~4.DB_MAX_OUTPUT_PORT_TYPE


|mips_mono|twobit_left_shifter_32bit:inst5
D[0] => Q[2].DATAIN
D[1] => Q[3].DATAIN
D[2] => Q[4].DATAIN
D[3] => Q[5].DATAIN
D[4] => Q[6].DATAIN
D[5] => Q[7].DATAIN
D[6] => Q[8].DATAIN
D[7] => Q[9].DATAIN
D[8] => Q[10].DATAIN
D[9] => Q[11].DATAIN
D[10] => Q[12].DATAIN
D[11] => Q[13].DATAIN
D[12] => Q[14].DATAIN
D[13] => Q[15].DATAIN
D[14] => Q[16].DATAIN
D[15] => Q[17].DATAIN
D[16] => Q[18].DATAIN
D[17] => Q[19].DATAIN
D[18] => Q[20].DATAIN
D[19] => Q[21].DATAIN
D[20] => Q[22].DATAIN
D[21] => Q[23].DATAIN
D[22] => Q[24].DATAIN
D[23] => Q[25].DATAIN
D[24] => Q[26].DATAIN
D[25] => Q[27].DATAIN
D[26] => Q[28].DATAIN
D[27] => Q[29].DATAIN
D[28] => Q[30].DATAIN
D[29] => Q[31].DATAIN
D[30] => ~NO_FANOUT~
D[31] => ~NO_FANOUT~
Q[0] <= <GND>
Q[1] <= <GND>
Q[2] <= D[0].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= D[1].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= D[2].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= D[3].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= D[4].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= D[5].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= D[6].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= D[7].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= D[8].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= D[9].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= D[10].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= D[11].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= D[12].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= D[13].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= D[14].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= D[16].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= D[17].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= D[18].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= D[19].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= D[20].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= D[21].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= D[22].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= D[23].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= D[24].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= D[25].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= D[26].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= D[27].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= D[28].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= D[29].DB_MAX_OUTPUT_PORT_TYPE


