
<!DOCTYPE html>
<html>
<head>
    <title>Senior digital ASIC design engineer and layout engineer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Greensand Networks is looking for Senior digital ASIC design engineer and layout engineer!</h1>
            <h2>Full Time | Santa Clara, CA</h2>
            <h2>Senior digital ASIC design engineer and layout engineer</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>Senior digital ASIC design engineer and layout engineer A Silicon Valley startup for fiber communication network is seeking an experienced and outstanding senior digital ASIC design engineer for Ethernet network and OTN communication applications. The engineer will be interfacing closely with analog IC design engineers for cutting-edge SOC mixed signal chip development, and be responsible for micro-architecture definition, RTL implementation, logic synthesis, timing analysis, buildup of behavioral model for functional blocks, test case development and verification. Self-motivated professionals who like fast-moving start-up environment and like to broaden their skill set scope will be good candidates. Previous experience of SOC-type mixed-signal chip design ownership and knowledge on 100G~400G Ethernet or OTN network is desirable but not required. Direct experience with 16nm, 20nm or 28nm ASIC design is a plus. The layout engineer needs to be team-oriented, energetic fast-moving with strong 16nm, 20nm or 28nm experience. Competitive compensation and benefit package will be provided. Your email feedback is very welcome. Best regards,Hong Jianghjiang@greensandnet. com1-669-237-604<br>Responsibilities:• <br>Qualifications:• 4</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    