INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/hikari_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hikari_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/new/hikari_mips_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hikari_mips_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HikariMIPS/HikariMIPS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/unsigned_multiplier/sim/unsigned_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unsigned_multiplier'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/signed_multiplier/sim/signed_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signed_multiplier'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/unsigned_divider/sim/unsigned_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unsigned_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HikariMIPS/HikariMIPS.srcs/sources_1/ip/signed_divider/sim/signed_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signed_divider'
