// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_HH_
#define _softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8.h"
#include "softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe.h"

namespace ap_rtl {

struct softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s : public sc_module {
    // Port declarations 30
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<16> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<16> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<16> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;


    // Module declarations
    softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s);

    ~softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s();

    sc_trace_file* mVcdFile;

    softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8* exp_table8_U;
    softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe* invert_table10_U;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > exp_table8_address0;
    sc_signal< sc_logic > exp_table8_ce0;
    sc_signal< sc_lv<17> > exp_table8_q0;
    sc_signal< sc_lv<10> > invert_table10_address0;
    sc_signal< sc_logic > invert_table10_ce0;
    sc_signal< sc_lv<18> > invert_table10_q0;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln196_reg_931;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<1> > icmp_ln196_reg_931_pp0_iter3_reg;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_lv<10> > i_0_reg_276;
    sc_signal< sc_lv<1> > icmp_ln196_fu_317_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln196_reg_931_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln196_reg_931_pp0_iter2_reg;
    sc_signal< sc_lv<10> > i_fu_323_p2;
    sc_signal< sc_lv<10> > i_reg_935;
    sc_signal< sc_lv<16> > tmp_data_0_V_1_reg_940;
    sc_signal< sc_logic > io_acc_block_signal_op32;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<16> > tmp_data_1_V_1_reg_946;
    sc_signal< sc_lv<16> > tmp_data_2_V_1_reg_952;
    sc_signal< sc_lv<16> > tmp_data_3_V_1_reg_958;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_345_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_reg_964;
    sc_signal< sc_lv<1> > icmp_ln1496_7_fu_351_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_7_reg_969;
    sc_signal< sc_lv<10> > y_V_fu_631_p3;
    sc_signal< sc_lv<10> > y_V_reg_974;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter2;
    sc_signal< sc_logic > io_acc_block_signal_op169;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<10> > y_V_9_fu_665_p3;
    sc_signal< sc_lv<10> > y_V_9_reg_979;
    sc_signal< sc_lv<10> > y_V_10_fu_699_p3;
    sc_signal< sc_lv<10> > y_V_10_reg_984;
    sc_signal< sc_lv<10> > y_V_11_fu_733_p3;
    sc_signal< sc_lv<10> > y_V_11_reg_989;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_999;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_999_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1010;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1010_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1021;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1021_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1032;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1032_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1037;
    sc_signal< sc_lv<1> > p_Result_24_reg_1044;
    sc_signal< sc_lv<10> > tmp_20_reg_1051;
    sc_signal< sc_lv<18> > inv_exp_sum_V_reg_1062;
    sc_signal< sc_lv<26> > sext_ln241_fu_911_p1;
    sc_signal< sc_lv<26> > sext_ln241_reg_1067;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_1072;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_1077;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_1082;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_1087;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_lv<10> > ap_phi_mux_i_0_phi_fu_280_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln225_fu_741_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln225_1_fu_745_p1;
    sc_signal< sc_lv<64> > zext_ln225_2_fu_749_p1;
    sc_signal< sc_lv<64> > zext_ln225_3_fu_753_p1;
    sc_signal< sc_lv<64> > zext_ln235_fu_906_p1;
    sc_signal< bool > ap_block_pp0_stage2_01001;
    sc_signal< sc_lv<18> > grp_fu_287_p0;
    sc_signal< sc_lv<17> > grp_fu_287_p1;
    sc_signal< sc_lv<26> > zext_ln1118_fu_915_p1;
    sc_signal< sc_lv<26> > zext_ln1118_8_fu_919_p1;
    sc_signal< sc_lv<26> > zext_ln1118_9_fu_923_p1;
    sc_signal< sc_lv<26> > zext_ln1118_10_fu_927_p1;
    sc_signal< sc_lv<26> > grp_fu_287_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_345_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_345_p1;
    sc_signal< sc_lv<16> > icmp_ln1496_7_fu_351_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_7_fu_351_p1;
    sc_signal< sc_lv<16> > select_ln65_fu_357_p3;
    sc_signal< sc_lv<16> > select_ln65_7_fu_362_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_8_fu_367_p2;
    sc_signal< sc_lv<16> > x_max_V_fu_373_p3;
    sc_signal< sc_lv<17> > sext_ln703_fu_381_p1;
    sc_signal< sc_lv<17> > sext_ln703_9_fu_384_p1;
    sc_signal< sc_lv<17> > sub_ln1193_fu_388_p2;
    sc_signal< sc_lv<1> > tmp_36_fu_402_p3;
    sc_signal< sc_lv<1> > tmp_35_fu_394_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_410_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_428_p2;
    sc_signal< sc_lv<17> > sext_ln703_10_fu_440_p1;
    sc_signal< sc_lv<17> > sub_ln1193_8_fu_443_p2;
    sc_signal< sc_lv<1> > tmp_38_fu_457_p3;
    sc_signal< sc_lv<1> > tmp_37_fu_449_p3;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_465_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_483_p2;
    sc_signal< sc_lv<17> > sext_ln703_11_fu_495_p1;
    sc_signal< sc_lv<17> > sub_ln1193_9_fu_498_p2;
    sc_signal< sc_lv<1> > tmp_40_fu_512_p3;
    sc_signal< sc_lv<1> > tmp_39_fu_504_p3;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_520_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_538_p2;
    sc_signal< sc_lv<17> > sext_ln703_12_fu_550_p1;
    sc_signal< sc_lv<17> > sub_ln1193_10_fu_553_p2;
    sc_signal< sc_lv<1> > tmp_42_fu_567_p3;
    sc_signal< sc_lv<1> > tmp_41_fu_559_p3;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_575_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_593_p2;
    sc_signal< sc_lv<1> > xor_ln340_18_fu_422_p2;
    sc_signal< sc_lv<10> > tmp_fu_605_p4;
    sc_signal< sc_lv<1> > and_ln786_fu_416_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_434_p2;
    sc_signal< sc_lv<10> > select_ln340_fu_615_p3;
    sc_signal< sc_lv<10> > select_ln388_fu_623_p3;
    sc_signal< sc_lv<1> > xor_ln340_19_fu_477_p2;
    sc_signal< sc_lv<10> > tmp_17_fu_639_p4;
    sc_signal< sc_lv<1> > and_ln786_8_fu_471_p2;
    sc_signal< sc_lv<1> > or_ln340_9_fu_489_p2;
    sc_signal< sc_lv<10> > select_ln340_19_fu_649_p3;
    sc_signal< sc_lv<10> > select_ln388_9_fu_657_p3;
    sc_signal< sc_lv<1> > xor_ln340_20_fu_532_p2;
    sc_signal< sc_lv<10> > tmp_18_fu_673_p4;
    sc_signal< sc_lv<1> > and_ln786_9_fu_526_p2;
    sc_signal< sc_lv<1> > or_ln340_10_fu_544_p2;
    sc_signal< sc_lv<10> > select_ln340_21_fu_683_p3;
    sc_signal< sc_lv<10> > select_ln388_10_fu_691_p3;
    sc_signal< sc_lv<1> > xor_ln340_21_fu_587_p2;
    sc_signal< sc_lv<10> > tmp_19_fu_707_p4;
    sc_signal< sc_lv<1> > and_ln786_10_fu_581_p2;
    sc_signal< sc_lv<1> > or_ln340_11_fu_599_p2;
    sc_signal< sc_lv<10> > select_ln340_23_fu_717_p3;
    sc_signal< sc_lv<10> > select_ln388_11_fu_725_p3;
    sc_signal< sc_lv<18> > p_Val2_18_fu_757_p1;
    sc_signal< sc_lv<18> > p_Val2_19_fu_760_p1;
    sc_signal< sc_lv<18> > p_Val2_20_fu_763_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_769_p3;
    sc_signal< sc_lv<18> > p_Val2_21_fu_785_p1;
    sc_signal< sc_lv<18> > p_Val2_22_fu_788_p1;
    sc_signal< sc_lv<18> > p_Val2_23_fu_792_p2;
    sc_signal< sc_lv<1> > p_Result_22_fu_798_p3;
    sc_signal< sc_lv<18> > p_Val2_24_fu_777_p3;
    sc_signal< sc_lv<18> > p_Val2_25_fu_806_p3;
    sc_signal< sc_lv<19> > lhs_V_fu_814_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_818_p1;
    sc_signal< sc_lv<19> > ret_V_fu_822_p2;
    sc_signal< sc_lv<18> > p_Val2_27_fu_836_p2;
    sc_signal< sc_lv<1> > xor_ln786_9_fu_860_p2;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_874_p2;
    sc_signal< sc_lv<1> > xor_ln340_22_fu_870_p2;
    sc_signal< sc_lv<1> > underflow_fu_865_p2;
    sc_signal< sc_lv<1> > or_ln340_12_fu_879_p2;
    sc_signal< sc_lv<10> > select_ln340_27_fu_884_p3;
    sc_signal< sc_lv<10> > select_ln388_12_fu_891_p3;
    sc_signal< sc_lv<10> > y_V_12_fu_898_p3;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state17;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<10> ap_const_lv10_2A4;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_and_ln786_10_fu_581_p2();
    void thread_and_ln786_8_fu_471_p2();
    void thread_and_ln786_9_fu_526_p2();
    void thread_and_ln786_fu_416_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state17();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_01001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state11_pp0_stage1_iter2();
    void thread_ap_block_state12_pp0_stage2_iter2();
    void thread_ap_block_state13_pp0_stage3_iter2();
    void thread_ap_block_state14_pp0_stage0_iter3();
    void thread_ap_block_state15_pp0_stage1_iter3();
    void thread_ap_block_state16_pp0_stage2_iter3();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage3_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_phi_fu_280_p4();
    void thread_ap_ready();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_exp_table8_address0();
    void thread_exp_table8_ce0();
    void thread_grp_fu_287_p0();
    void thread_grp_fu_287_p1();
    void thread_grp_fu_287_p2();
    void thread_i_fu_323_p2();
    void thread_icmp_ln1496_7_fu_351_p0();
    void thread_icmp_ln1496_7_fu_351_p1();
    void thread_icmp_ln1496_7_fu_351_p2();
    void thread_icmp_ln1496_8_fu_367_p2();
    void thread_icmp_ln1496_fu_345_p0();
    void thread_icmp_ln1496_fu_345_p1();
    void thread_icmp_ln1496_fu_345_p2();
    void thread_icmp_ln196_fu_317_p2();
    void thread_invert_table10_address0();
    void thread_invert_table10_ce0();
    void thread_io_acc_block_signal_op169();
    void thread_io_acc_block_signal_op32();
    void thread_lhs_V_fu_814_p1();
    void thread_or_ln340_10_fu_544_p2();
    void thread_or_ln340_11_fu_599_p2();
    void thread_or_ln340_12_fu_879_p2();
    void thread_or_ln340_9_fu_489_p2();
    void thread_or_ln340_fu_434_p2();
    void thread_p_Result_22_fu_798_p3();
    void thread_p_Result_s_fu_769_p3();
    void thread_p_Val2_18_fu_757_p1();
    void thread_p_Val2_19_fu_760_p1();
    void thread_p_Val2_20_fu_763_p2();
    void thread_p_Val2_21_fu_785_p1();
    void thread_p_Val2_22_fu_788_p1();
    void thread_p_Val2_23_fu_792_p2();
    void thread_p_Val2_24_fu_777_p3();
    void thread_p_Val2_25_fu_806_p3();
    void thread_p_Val2_27_fu_836_p2();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_ret_V_fu_822_p2();
    void thread_rhs_V_fu_818_p1();
    void thread_select_ln340_19_fu_649_p3();
    void thread_select_ln340_21_fu_683_p3();
    void thread_select_ln340_23_fu_717_p3();
    void thread_select_ln340_27_fu_884_p3();
    void thread_select_ln340_fu_615_p3();
    void thread_select_ln388_10_fu_691_p3();
    void thread_select_ln388_11_fu_725_p3();
    void thread_select_ln388_12_fu_891_p3();
    void thread_select_ln388_9_fu_657_p3();
    void thread_select_ln388_fu_623_p3();
    void thread_select_ln65_7_fu_362_p3();
    void thread_select_ln65_fu_357_p3();
    void thread_sext_ln241_fu_911_p1();
    void thread_sext_ln703_10_fu_440_p1();
    void thread_sext_ln703_11_fu_495_p1();
    void thread_sext_ln703_12_fu_550_p1();
    void thread_sext_ln703_9_fu_384_p1();
    void thread_sext_ln703_fu_381_p1();
    void thread_sub_ln1193_10_fu_553_p2();
    void thread_sub_ln1193_8_fu_443_p2();
    void thread_sub_ln1193_9_fu_498_p2();
    void thread_sub_ln1193_fu_388_p2();
    void thread_tmp_17_fu_639_p4();
    void thread_tmp_18_fu_673_p4();
    void thread_tmp_19_fu_707_p4();
    void thread_tmp_35_fu_394_p3();
    void thread_tmp_36_fu_402_p3();
    void thread_tmp_37_fu_449_p3();
    void thread_tmp_38_fu_457_p3();
    void thread_tmp_39_fu_504_p3();
    void thread_tmp_40_fu_512_p3();
    void thread_tmp_41_fu_559_p3();
    void thread_tmp_42_fu_567_p3();
    void thread_tmp_fu_605_p4();
    void thread_underflow_fu_865_p2();
    void thread_x_max_V_fu_373_p3();
    void thread_xor_ln340_18_fu_422_p2();
    void thread_xor_ln340_19_fu_477_p2();
    void thread_xor_ln340_1_fu_483_p2();
    void thread_xor_ln340_20_fu_532_p2();
    void thread_xor_ln340_21_fu_587_p2();
    void thread_xor_ln340_22_fu_870_p2();
    void thread_xor_ln340_2_fu_538_p2();
    void thread_xor_ln340_3_fu_593_p2();
    void thread_xor_ln340_9_fu_874_p2();
    void thread_xor_ln340_fu_428_p2();
    void thread_xor_ln786_1_fu_465_p2();
    void thread_xor_ln786_2_fu_520_p2();
    void thread_xor_ln786_3_fu_575_p2();
    void thread_xor_ln786_9_fu_860_p2();
    void thread_xor_ln786_fu_410_p2();
    void thread_y_V_10_fu_699_p3();
    void thread_y_V_11_fu_733_p3();
    void thread_y_V_12_fu_898_p3();
    void thread_y_V_9_fu_665_p3();
    void thread_y_V_fu_631_p3();
    void thread_zext_ln1118_10_fu_927_p1();
    void thread_zext_ln1118_8_fu_919_p1();
    void thread_zext_ln1118_9_fu_923_p1();
    void thread_zext_ln1118_fu_915_p1();
    void thread_zext_ln225_1_fu_745_p1();
    void thread_zext_ln225_2_fu_749_p1();
    void thread_zext_ln225_3_fu_753_p1();
    void thread_zext_ln225_fu_741_p1();
    void thread_zext_ln235_fu_906_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
