/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* Enc_1 */
#define Enc_1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Enc_1__0__MASK 0x01u
#define Enc_1__0__PC CYREG_PRT0_PC0
#define Enc_1__0__PORT 0u
#define Enc_1__0__SHIFT 0u
#define Enc_1__AG CYREG_PRT0_AG
#define Enc_1__AMUX CYREG_PRT0_AMUX
#define Enc_1__BIE CYREG_PRT0_BIE
#define Enc_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Enc_1__BYP CYREG_PRT0_BYP
#define Enc_1__CTL CYREG_PRT0_CTL
#define Enc_1__DM0 CYREG_PRT0_DM0
#define Enc_1__DM1 CYREG_PRT0_DM1
#define Enc_1__DM2 CYREG_PRT0_DM2
#define Enc_1__DR CYREG_PRT0_DR
#define Enc_1__INP_DIS CYREG_PRT0_INP_DIS
#define Enc_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Enc_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Enc_1__LCD_EN CYREG_PRT0_LCD_EN
#define Enc_1__MASK 0x01u
#define Enc_1__PORT 0u
#define Enc_1__PRT CYREG_PRT0_PRT
#define Enc_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Enc_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Enc_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Enc_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Enc_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Enc_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Enc_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Enc_1__PS CYREG_PRT0_PS
#define Enc_1__SHIFT 0u
#define Enc_1__SLW CYREG_PRT0_SLW

/* Enc_2 */
#define Enc_2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Enc_2__0__MASK 0x02u
#define Enc_2__0__PC CYREG_PRT0_PC1
#define Enc_2__0__PORT 0u
#define Enc_2__0__SHIFT 1u
#define Enc_2__AG CYREG_PRT0_AG
#define Enc_2__AMUX CYREG_PRT0_AMUX
#define Enc_2__BIE CYREG_PRT0_BIE
#define Enc_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Enc_2__BYP CYREG_PRT0_BYP
#define Enc_2__CTL CYREG_PRT0_CTL
#define Enc_2__DM0 CYREG_PRT0_DM0
#define Enc_2__DM1 CYREG_PRT0_DM1
#define Enc_2__DM2 CYREG_PRT0_DM2
#define Enc_2__DR CYREG_PRT0_DR
#define Enc_2__INP_DIS CYREG_PRT0_INP_DIS
#define Enc_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Enc_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Enc_2__LCD_EN CYREG_PRT0_LCD_EN
#define Enc_2__MASK 0x02u
#define Enc_2__PORT 0u
#define Enc_2__PRT CYREG_PRT0_PRT
#define Enc_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Enc_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Enc_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Enc_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Enc_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Enc_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Enc_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Enc_2__PS CYREG_PRT0_PS
#define Enc_2__SHIFT 1u
#define Enc_2__SLW CYREG_PRT0_SLW

/* Enc_3 */
#define Enc_3__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Enc_3__0__MASK 0x04u
#define Enc_3__0__PC CYREG_PRT0_PC2
#define Enc_3__0__PORT 0u
#define Enc_3__0__SHIFT 2u
#define Enc_3__AG CYREG_PRT0_AG
#define Enc_3__AMUX CYREG_PRT0_AMUX
#define Enc_3__BIE CYREG_PRT0_BIE
#define Enc_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Enc_3__BYP CYREG_PRT0_BYP
#define Enc_3__CTL CYREG_PRT0_CTL
#define Enc_3__DM0 CYREG_PRT0_DM0
#define Enc_3__DM1 CYREG_PRT0_DM1
#define Enc_3__DM2 CYREG_PRT0_DM2
#define Enc_3__DR CYREG_PRT0_DR
#define Enc_3__INP_DIS CYREG_PRT0_INP_DIS
#define Enc_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Enc_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Enc_3__LCD_EN CYREG_PRT0_LCD_EN
#define Enc_3__MASK 0x04u
#define Enc_3__PORT 0u
#define Enc_3__PRT CYREG_PRT0_PRT
#define Enc_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Enc_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Enc_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Enc_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Enc_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Enc_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Enc_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Enc_3__PS CYREG_PRT0_PS
#define Enc_3__SHIFT 2u
#define Enc_3__SLW CYREG_PRT0_SLW

/* Enc_4 */
#define Enc_4__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Enc_4__0__MASK 0x08u
#define Enc_4__0__PC CYREG_PRT0_PC3
#define Enc_4__0__PORT 0u
#define Enc_4__0__SHIFT 3u
#define Enc_4__AG CYREG_PRT0_AG
#define Enc_4__AMUX CYREG_PRT0_AMUX
#define Enc_4__BIE CYREG_PRT0_BIE
#define Enc_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Enc_4__BYP CYREG_PRT0_BYP
#define Enc_4__CTL CYREG_PRT0_CTL
#define Enc_4__DM0 CYREG_PRT0_DM0
#define Enc_4__DM1 CYREG_PRT0_DM1
#define Enc_4__DM2 CYREG_PRT0_DM2
#define Enc_4__DR CYREG_PRT0_DR
#define Enc_4__INP_DIS CYREG_PRT0_INP_DIS
#define Enc_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Enc_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Enc_4__LCD_EN CYREG_PRT0_LCD_EN
#define Enc_4__MASK 0x08u
#define Enc_4__PORT 0u
#define Enc_4__PRT CYREG_PRT0_PRT
#define Enc_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Enc_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Enc_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Enc_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Enc_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Enc_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Enc_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Enc_4__PS CYREG_PRT0_PS
#define Enc_4__SHIFT 3u
#define Enc_4__SLW CYREG_PRT0_SLW

/* Enc_5 */
#define Enc_5__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Enc_5__0__MASK 0x10u
#define Enc_5__0__PC CYREG_PRT0_PC4
#define Enc_5__0__PORT 0u
#define Enc_5__0__SHIFT 4u
#define Enc_5__AG CYREG_PRT0_AG
#define Enc_5__AMUX CYREG_PRT0_AMUX
#define Enc_5__BIE CYREG_PRT0_BIE
#define Enc_5__BIT_MASK CYREG_PRT0_BIT_MASK
#define Enc_5__BYP CYREG_PRT0_BYP
#define Enc_5__CTL CYREG_PRT0_CTL
#define Enc_5__DM0 CYREG_PRT0_DM0
#define Enc_5__DM1 CYREG_PRT0_DM1
#define Enc_5__DM2 CYREG_PRT0_DM2
#define Enc_5__DR CYREG_PRT0_DR
#define Enc_5__INP_DIS CYREG_PRT0_INP_DIS
#define Enc_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Enc_5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Enc_5__LCD_EN CYREG_PRT0_LCD_EN
#define Enc_5__MASK 0x10u
#define Enc_5__PORT 0u
#define Enc_5__PRT CYREG_PRT0_PRT
#define Enc_5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Enc_5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Enc_5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Enc_5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Enc_5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Enc_5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Enc_5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Enc_5__PS CYREG_PRT0_PS
#define Enc_5__SHIFT 4u
#define Enc_5__SLW CYREG_PRT0_SLW

/* Enc_6 */
#define Enc_6__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Enc_6__0__MASK 0x20u
#define Enc_6__0__PC CYREG_PRT0_PC5
#define Enc_6__0__PORT 0u
#define Enc_6__0__SHIFT 5u
#define Enc_6__AG CYREG_PRT0_AG
#define Enc_6__AMUX CYREG_PRT0_AMUX
#define Enc_6__BIE CYREG_PRT0_BIE
#define Enc_6__BIT_MASK CYREG_PRT0_BIT_MASK
#define Enc_6__BYP CYREG_PRT0_BYP
#define Enc_6__CTL CYREG_PRT0_CTL
#define Enc_6__DM0 CYREG_PRT0_DM0
#define Enc_6__DM1 CYREG_PRT0_DM1
#define Enc_6__DM2 CYREG_PRT0_DM2
#define Enc_6__DR CYREG_PRT0_DR
#define Enc_6__INP_DIS CYREG_PRT0_INP_DIS
#define Enc_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Enc_6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Enc_6__LCD_EN CYREG_PRT0_LCD_EN
#define Enc_6__MASK 0x20u
#define Enc_6__PORT 0u
#define Enc_6__PRT CYREG_PRT0_PRT
#define Enc_6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Enc_6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Enc_6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Enc_6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Enc_6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Enc_6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Enc_6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Enc_6__PS CYREG_PRT0_PS
#define Enc_6__SHIFT 5u
#define Enc_6__SLW CYREG_PRT0_SLW

/* Enc_7 */
#define Enc_7__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Enc_7__0__MASK 0x40u
#define Enc_7__0__PC CYREG_PRT0_PC6
#define Enc_7__0__PORT 0u
#define Enc_7__0__SHIFT 6u
#define Enc_7__AG CYREG_PRT0_AG
#define Enc_7__AMUX CYREG_PRT0_AMUX
#define Enc_7__BIE CYREG_PRT0_BIE
#define Enc_7__BIT_MASK CYREG_PRT0_BIT_MASK
#define Enc_7__BYP CYREG_PRT0_BYP
#define Enc_7__CTL CYREG_PRT0_CTL
#define Enc_7__DM0 CYREG_PRT0_DM0
#define Enc_7__DM1 CYREG_PRT0_DM1
#define Enc_7__DM2 CYREG_PRT0_DM2
#define Enc_7__DR CYREG_PRT0_DR
#define Enc_7__INP_DIS CYREG_PRT0_INP_DIS
#define Enc_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Enc_7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Enc_7__LCD_EN CYREG_PRT0_LCD_EN
#define Enc_7__MASK 0x40u
#define Enc_7__PORT 0u
#define Enc_7__PRT CYREG_PRT0_PRT
#define Enc_7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Enc_7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Enc_7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Enc_7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Enc_7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Enc_7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Enc_7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Enc_7__PS CYREG_PRT0_PS
#define Enc_7__SHIFT 6u
#define Enc_7__SLW CYREG_PRT0_SLW

/* I2C_1 */
#define I2C_1_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_1_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_1_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_1_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_1_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_1_I2C_FF__D CYREG_I2C_D
#define I2C_1_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_1_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_1_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_1_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_1_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_1_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_1_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_1_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_1_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_1_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_1_I2C_IRQ__INTC_NUMBER 15u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB11_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB11_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB11_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB11_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB11_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB11_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB03_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB03_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB03_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB03_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB03_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB03_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB04_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB04_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Encoder_1 */
#define Encoder_1_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Encoder_1_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Encoder_1_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Encoder_1_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Encoder_1_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Encoder_1_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Encoder_1_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Encoder_1_CounterUDB_sC24_counterdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Encoder_1_CounterUDB_sC24_counterdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Encoder_1_CounterUDB_sC24_counterdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Encoder_1_CounterUDB_sC24_counterdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Encoder_1_CounterUDB_sC24_counterdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Encoder_1_CounterUDB_sC24_counterdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Encoder_1_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Encoder_1_CounterUDB_sC24_counterdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Encoder_1_CounterUDB_sC24_counterdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Encoder_1_CounterUDB_sC24_counterdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Encoder_1_CounterUDB_sC24_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Encoder_1_CounterUDB_sC24_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Encoder_1_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Encoder_1_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Encoder_1_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Encoder_1_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Encoder_1_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Encoder_1_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Encoder_1_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Encoder_1_CounterUDB_sC24_counterdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Encoder_1_CounterUDB_sC24_counterdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Encoder_1_CounterUDB_sC24_counterdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Encoder_1_CounterUDB_sC24_counterdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Encoder_1_CounterUDB_sC24_counterdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Encoder_1_CounterUDB_sC24_counterdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Encoder_1_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Encoder_1_CounterUDB_sC24_counterdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Encoder_1_CounterUDB_sC24_counterdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Encoder_1_CounterUDB_sC24_counterdp_u1__F1_REG CYREG_B1_UDB09_F1
#define Encoder_1_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Encoder_1_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Encoder_1_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Encoder_1_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Encoder_1_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Encoder_1_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Encoder_1_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Encoder_1_CounterUDB_sC24_counterdp_u2__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Encoder_1_CounterUDB_sC24_counterdp_u2__A0_REG CYREG_B1_UDB10_A0
#define Encoder_1_CounterUDB_sC24_counterdp_u2__A1_REG CYREG_B1_UDB10_A1
#define Encoder_1_CounterUDB_sC24_counterdp_u2__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Encoder_1_CounterUDB_sC24_counterdp_u2__D0_REG CYREG_B1_UDB10_D0
#define Encoder_1_CounterUDB_sC24_counterdp_u2__D1_REG CYREG_B1_UDB10_D1
#define Encoder_1_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Encoder_1_CounterUDB_sC24_counterdp_u2__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Encoder_1_CounterUDB_sC24_counterdp_u2__F0_REG CYREG_B1_UDB10_F0
#define Encoder_1_CounterUDB_sC24_counterdp_u2__F1_REG CYREG_B1_UDB10_F1
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Encoder_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define Encoder_1_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Encoder_1_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Encoder_1_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Encoder_1_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Encoder_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Encoder_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define Encoder_1_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Encoder_1_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Encoder_1_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Encoder_1_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Encoder_1_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Encoder_1_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Encoder_1_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Encoder_1_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB10_MSK
#define Encoder_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Encoder_1_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB10_ST

/* Encoder_2 */
#define Encoder_2_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Encoder_2_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Encoder_2_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Encoder_2_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Encoder_2_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Encoder_2_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Encoder_2_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Encoder_2_CounterUDB_sC24_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Encoder_2_CounterUDB_sC24_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Encoder_2_CounterUDB_sC24_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Encoder_2_CounterUDB_sC24_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Encoder_2_CounterUDB_sC24_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Encoder_2_CounterUDB_sC24_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Encoder_2_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Encoder_2_CounterUDB_sC24_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Encoder_2_CounterUDB_sC24_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Encoder_2_CounterUDB_sC24_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Encoder_2_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Encoder_2_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Encoder_2_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Encoder_2_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Encoder_2_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Encoder_2_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Encoder_2_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Encoder_2_CounterUDB_sC24_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Encoder_2_CounterUDB_sC24_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Encoder_2_CounterUDB_sC24_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Encoder_2_CounterUDB_sC24_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Encoder_2_CounterUDB_sC24_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Encoder_2_CounterUDB_sC24_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Encoder_2_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Encoder_2_CounterUDB_sC24_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Encoder_2_CounterUDB_sC24_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Encoder_2_CounterUDB_sC24_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Encoder_2_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Encoder_2_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Encoder_2_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Encoder_2_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Encoder_2_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Encoder_2_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Encoder_2_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Encoder_2_CounterUDB_sC24_counterdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Encoder_2_CounterUDB_sC24_counterdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Encoder_2_CounterUDB_sC24_counterdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Encoder_2_CounterUDB_sC24_counterdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Encoder_2_CounterUDB_sC24_counterdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Encoder_2_CounterUDB_sC24_counterdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Encoder_2_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Encoder_2_CounterUDB_sC24_counterdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Encoder_2_CounterUDB_sC24_counterdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Encoder_2_CounterUDB_sC24_counterdp_u2__F1_REG CYREG_B1_UDB06_F1
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Encoder_2_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define Encoder_2_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Encoder_2_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Encoder_2_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Encoder_2_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Encoder_2_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Encoder_2_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define Encoder_2_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Encoder_2_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Encoder_2_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Encoder_2_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Encoder_2_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Encoder_2_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Encoder_2_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Encoder_2_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define Encoder_2_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Encoder_2_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB06_ST

/* Encoder_3 */
#define Encoder_3_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Encoder_3_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Encoder_3_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Encoder_3_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Encoder_3_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Encoder_3_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Encoder_3_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Encoder_3_CounterUDB_sC24_counterdp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Encoder_3_CounterUDB_sC24_counterdp_u0__A0_REG CYREG_B0_UDB07_A0
#define Encoder_3_CounterUDB_sC24_counterdp_u0__A1_REG CYREG_B0_UDB07_A1
#define Encoder_3_CounterUDB_sC24_counterdp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Encoder_3_CounterUDB_sC24_counterdp_u0__D0_REG CYREG_B0_UDB07_D0
#define Encoder_3_CounterUDB_sC24_counterdp_u0__D1_REG CYREG_B0_UDB07_D1
#define Encoder_3_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Encoder_3_CounterUDB_sC24_counterdp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Encoder_3_CounterUDB_sC24_counterdp_u0__F0_REG CYREG_B0_UDB07_F0
#define Encoder_3_CounterUDB_sC24_counterdp_u0__F1_REG CYREG_B0_UDB07_F1
#define Encoder_3_CounterUDB_sC24_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Encoder_3_CounterUDB_sC24_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Encoder_3_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Encoder_3_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Encoder_3_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Encoder_3_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Encoder_3_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Encoder_3_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Encoder_3_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Encoder_3_CounterUDB_sC24_counterdp_u1__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Encoder_3_CounterUDB_sC24_counterdp_u1__A0_REG CYREG_B0_UDB08_A0
#define Encoder_3_CounterUDB_sC24_counterdp_u1__A1_REG CYREG_B0_UDB08_A1
#define Encoder_3_CounterUDB_sC24_counterdp_u1__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Encoder_3_CounterUDB_sC24_counterdp_u1__D0_REG CYREG_B0_UDB08_D0
#define Encoder_3_CounterUDB_sC24_counterdp_u1__D1_REG CYREG_B0_UDB08_D1
#define Encoder_3_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Encoder_3_CounterUDB_sC24_counterdp_u1__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Encoder_3_CounterUDB_sC24_counterdp_u1__F0_REG CYREG_B0_UDB08_F0
#define Encoder_3_CounterUDB_sC24_counterdp_u1__F1_REG CYREG_B0_UDB08_F1
#define Encoder_3_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Encoder_3_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Encoder_3_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Encoder_3_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Encoder_3_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Encoder_3_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Encoder_3_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Encoder_3_CounterUDB_sC24_counterdp_u2__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Encoder_3_CounterUDB_sC24_counterdp_u2__A0_REG CYREG_B0_UDB09_A0
#define Encoder_3_CounterUDB_sC24_counterdp_u2__A1_REG CYREG_B0_UDB09_A1
#define Encoder_3_CounterUDB_sC24_counterdp_u2__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Encoder_3_CounterUDB_sC24_counterdp_u2__D0_REG CYREG_B0_UDB09_D0
#define Encoder_3_CounterUDB_sC24_counterdp_u2__D1_REG CYREG_B0_UDB09_D1
#define Encoder_3_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Encoder_3_CounterUDB_sC24_counterdp_u2__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Encoder_3_CounterUDB_sC24_counterdp_u2__F0_REG CYREG_B0_UDB09_F0
#define Encoder_3_CounterUDB_sC24_counterdp_u2__F1_REG CYREG_B0_UDB09_F1
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Encoder_3_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define Encoder_3_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Encoder_3_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Encoder_3_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Encoder_3_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Encoder_3_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Encoder_3_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define Encoder_3_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Encoder_3_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Encoder_3_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Encoder_3_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Encoder_3_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Encoder_3_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Encoder_3_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Encoder_3_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define Encoder_3_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Encoder_3_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB09_ST

/* Encoder_4 */
#define Encoder_4_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Encoder_4_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Encoder_4_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Encoder_4_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Encoder_4_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Encoder_4_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Encoder_4_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Encoder_4_CounterUDB_sC24_counterdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Encoder_4_CounterUDB_sC24_counterdp_u0__A0_REG CYREG_B0_UDB10_A0
#define Encoder_4_CounterUDB_sC24_counterdp_u0__A1_REG CYREG_B0_UDB10_A1
#define Encoder_4_CounterUDB_sC24_counterdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Encoder_4_CounterUDB_sC24_counterdp_u0__D0_REG CYREG_B0_UDB10_D0
#define Encoder_4_CounterUDB_sC24_counterdp_u0__D1_REG CYREG_B0_UDB10_D1
#define Encoder_4_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Encoder_4_CounterUDB_sC24_counterdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Encoder_4_CounterUDB_sC24_counterdp_u0__F0_REG CYREG_B0_UDB10_F0
#define Encoder_4_CounterUDB_sC24_counterdp_u0__F1_REG CYREG_B0_UDB10_F1
#define Encoder_4_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Encoder_4_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Encoder_4_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Encoder_4_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Encoder_4_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Encoder_4_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Encoder_4_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Encoder_4_CounterUDB_sC24_counterdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Encoder_4_CounterUDB_sC24_counterdp_u1__A0_REG CYREG_B0_UDB11_A0
#define Encoder_4_CounterUDB_sC24_counterdp_u1__A1_REG CYREG_B0_UDB11_A1
#define Encoder_4_CounterUDB_sC24_counterdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Encoder_4_CounterUDB_sC24_counterdp_u1__D0_REG CYREG_B0_UDB11_D0
#define Encoder_4_CounterUDB_sC24_counterdp_u1__D1_REG CYREG_B0_UDB11_D1
#define Encoder_4_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Encoder_4_CounterUDB_sC24_counterdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Encoder_4_CounterUDB_sC24_counterdp_u1__F0_REG CYREG_B0_UDB11_F0
#define Encoder_4_CounterUDB_sC24_counterdp_u1__F1_REG CYREG_B0_UDB11_F1
#define Encoder_4_CounterUDB_sC24_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Encoder_4_CounterUDB_sC24_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Encoder_4_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Encoder_4_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Encoder_4_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Encoder_4_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Encoder_4_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Encoder_4_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Encoder_4_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Encoder_4_CounterUDB_sC24_counterdp_u2__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Encoder_4_CounterUDB_sC24_counterdp_u2__A0_REG CYREG_B0_UDB12_A0
#define Encoder_4_CounterUDB_sC24_counterdp_u2__A1_REG CYREG_B0_UDB12_A1
#define Encoder_4_CounterUDB_sC24_counterdp_u2__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Encoder_4_CounterUDB_sC24_counterdp_u2__D0_REG CYREG_B0_UDB12_D0
#define Encoder_4_CounterUDB_sC24_counterdp_u2__D1_REG CYREG_B0_UDB12_D1
#define Encoder_4_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Encoder_4_CounterUDB_sC24_counterdp_u2__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Encoder_4_CounterUDB_sC24_counterdp_u2__F0_REG CYREG_B0_UDB12_F0
#define Encoder_4_CounterUDB_sC24_counterdp_u2__F1_REG CYREG_B0_UDB12_F1
#define Encoder_4_CounterUDB_sC24_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Encoder_4_CounterUDB_sC24_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Encoder_4_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define Encoder_4_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Encoder_4_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Encoder_4_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Encoder_4_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Encoder_4_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Encoder_4_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define Encoder_4_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Encoder_4_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Encoder_4_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Encoder_4_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Encoder_4_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Encoder_4_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Encoder_4_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Encoder_4_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define Encoder_4_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Encoder_4_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Encoder_4_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Encoder_4_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define Encoder_4_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define Encoder_4_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB12_ST

/* Encoder_5 */
#define Encoder_5_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Encoder_5_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Encoder_5_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Encoder_5_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Encoder_5_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Encoder_5_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Encoder_5_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Encoder_5_CounterUDB_sC24_counterdp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Encoder_5_CounterUDB_sC24_counterdp_u0__A0_REG CYREG_B0_UDB13_A0
#define Encoder_5_CounterUDB_sC24_counterdp_u0__A1_REG CYREG_B0_UDB13_A1
#define Encoder_5_CounterUDB_sC24_counterdp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Encoder_5_CounterUDB_sC24_counterdp_u0__D0_REG CYREG_B0_UDB13_D0
#define Encoder_5_CounterUDB_sC24_counterdp_u0__D1_REG CYREG_B0_UDB13_D1
#define Encoder_5_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Encoder_5_CounterUDB_sC24_counterdp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Encoder_5_CounterUDB_sC24_counterdp_u0__F0_REG CYREG_B0_UDB13_F0
#define Encoder_5_CounterUDB_sC24_counterdp_u0__F1_REG CYREG_B0_UDB13_F1
#define Encoder_5_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Encoder_5_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Encoder_5_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Encoder_5_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Encoder_5_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Encoder_5_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Encoder_5_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Encoder_5_CounterUDB_sC24_counterdp_u1__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Encoder_5_CounterUDB_sC24_counterdp_u1__A0_REG CYREG_B0_UDB14_A0
#define Encoder_5_CounterUDB_sC24_counterdp_u1__A1_REG CYREG_B0_UDB14_A1
#define Encoder_5_CounterUDB_sC24_counterdp_u1__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Encoder_5_CounterUDB_sC24_counterdp_u1__D0_REG CYREG_B0_UDB14_D0
#define Encoder_5_CounterUDB_sC24_counterdp_u1__D1_REG CYREG_B0_UDB14_D1
#define Encoder_5_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Encoder_5_CounterUDB_sC24_counterdp_u1__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Encoder_5_CounterUDB_sC24_counterdp_u1__F0_REG CYREG_B0_UDB14_F0
#define Encoder_5_CounterUDB_sC24_counterdp_u1__F1_REG CYREG_B0_UDB14_F1
#define Encoder_5_CounterUDB_sC24_counterdp_u2__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define Encoder_5_CounterUDB_sC24_counterdp_u2__A0_REG CYREG_B0_UDB15_A0
#define Encoder_5_CounterUDB_sC24_counterdp_u2__A1_REG CYREG_B0_UDB15_A1
#define Encoder_5_CounterUDB_sC24_counterdp_u2__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define Encoder_5_CounterUDB_sC24_counterdp_u2__D0_REG CYREG_B0_UDB15_D0
#define Encoder_5_CounterUDB_sC24_counterdp_u2__D1_REG CYREG_B0_UDB15_D1
#define Encoder_5_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Encoder_5_CounterUDB_sC24_counterdp_u2__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define Encoder_5_CounterUDB_sC24_counterdp_u2__F0_REG CYREG_B0_UDB15_F0
#define Encoder_5_CounterUDB_sC24_counterdp_u2__F1_REG CYREG_B0_UDB15_F1
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Encoder_5_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define Encoder_5_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Encoder_5_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Encoder_5_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Encoder_5_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Encoder_5_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Encoder_5_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Encoder_5_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Encoder_5_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Encoder_5_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Encoder_5_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Encoder_5_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Encoder_5_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define Encoder_5_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Encoder_5_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB15_ST

/* Encoder_6 */
#define Encoder_6_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Encoder_6_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Encoder_6_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Encoder_6_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Encoder_6_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Encoder_6_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Encoder_6_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Encoder_6_CounterUDB_sC24_counterdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Encoder_6_CounterUDB_sC24_counterdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Encoder_6_CounterUDB_sC24_counterdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Encoder_6_CounterUDB_sC24_counterdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Encoder_6_CounterUDB_sC24_counterdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Encoder_6_CounterUDB_sC24_counterdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Encoder_6_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Encoder_6_CounterUDB_sC24_counterdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Encoder_6_CounterUDB_sC24_counterdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Encoder_6_CounterUDB_sC24_counterdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Encoder_6_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Encoder_6_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Encoder_6_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Encoder_6_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Encoder_6_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Encoder_6_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Encoder_6_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Encoder_6_CounterUDB_sC24_counterdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Encoder_6_CounterUDB_sC24_counterdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Encoder_6_CounterUDB_sC24_counterdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Encoder_6_CounterUDB_sC24_counterdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Encoder_6_CounterUDB_sC24_counterdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Encoder_6_CounterUDB_sC24_counterdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Encoder_6_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Encoder_6_CounterUDB_sC24_counterdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Encoder_6_CounterUDB_sC24_counterdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Encoder_6_CounterUDB_sC24_counterdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Encoder_6_CounterUDB_sC24_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Encoder_6_CounterUDB_sC24_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Encoder_6_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Encoder_6_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Encoder_6_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Encoder_6_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Encoder_6_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Encoder_6_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Encoder_6_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Encoder_6_CounterUDB_sC24_counterdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Encoder_6_CounterUDB_sC24_counterdp_u2__A0_REG CYREG_B0_UDB06_A0
#define Encoder_6_CounterUDB_sC24_counterdp_u2__A1_REG CYREG_B0_UDB06_A1
#define Encoder_6_CounterUDB_sC24_counterdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Encoder_6_CounterUDB_sC24_counterdp_u2__D0_REG CYREG_B0_UDB06_D0
#define Encoder_6_CounterUDB_sC24_counterdp_u2__D1_REG CYREG_B0_UDB06_D1
#define Encoder_6_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Encoder_6_CounterUDB_sC24_counterdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Encoder_6_CounterUDB_sC24_counterdp_u2__F0_REG CYREG_B0_UDB06_F0
#define Encoder_6_CounterUDB_sC24_counterdp_u2__F1_REG CYREG_B0_UDB06_F1
#define Encoder_6_CounterUDB_sC24_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Encoder_6_CounterUDB_sC24_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Encoder_6_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define Encoder_6_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Encoder_6_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Encoder_6_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Encoder_6_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Encoder_6_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Encoder_6_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Encoder_6_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Encoder_6_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Encoder_6_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Encoder_6_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Encoder_6_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Encoder_6_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Encoder_6_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Encoder_6_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define Encoder_6_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Encoder_6_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Encoder_6_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Encoder_6_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define Encoder_6_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define Encoder_6_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB06_ST

/* Encoder_7 */
#define Encoder_7_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Encoder_7_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Encoder_7_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Encoder_7_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Encoder_7_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Encoder_7_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Encoder_7_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Encoder_7_CounterUDB_sC24_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Encoder_7_CounterUDB_sC24_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define Encoder_7_CounterUDB_sC24_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define Encoder_7_CounterUDB_sC24_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Encoder_7_CounterUDB_sC24_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define Encoder_7_CounterUDB_sC24_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define Encoder_7_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Encoder_7_CounterUDB_sC24_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Encoder_7_CounterUDB_sC24_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define Encoder_7_CounterUDB_sC24_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define Encoder_7_CounterUDB_sC24_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Encoder_7_CounterUDB_sC24_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Encoder_7_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Encoder_7_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Encoder_7_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Encoder_7_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Encoder_7_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Encoder_7_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Encoder_7_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Encoder_7_CounterUDB_sC24_counterdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Encoder_7_CounterUDB_sC24_counterdp_u1__A0_REG CYREG_B0_UDB01_A0
#define Encoder_7_CounterUDB_sC24_counterdp_u1__A1_REG CYREG_B0_UDB01_A1
#define Encoder_7_CounterUDB_sC24_counterdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Encoder_7_CounterUDB_sC24_counterdp_u1__D0_REG CYREG_B0_UDB01_D0
#define Encoder_7_CounterUDB_sC24_counterdp_u1__D1_REG CYREG_B0_UDB01_D1
#define Encoder_7_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Encoder_7_CounterUDB_sC24_counterdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Encoder_7_CounterUDB_sC24_counterdp_u1__F0_REG CYREG_B0_UDB01_F0
#define Encoder_7_CounterUDB_sC24_counterdp_u1__F1_REG CYREG_B0_UDB01_F1
#define Encoder_7_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Encoder_7_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Encoder_7_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Encoder_7_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Encoder_7_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Encoder_7_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Encoder_7_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Encoder_7_CounterUDB_sC24_counterdp_u2__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Encoder_7_CounterUDB_sC24_counterdp_u2__A0_REG CYREG_B0_UDB02_A0
#define Encoder_7_CounterUDB_sC24_counterdp_u2__A1_REG CYREG_B0_UDB02_A1
#define Encoder_7_CounterUDB_sC24_counterdp_u2__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Encoder_7_CounterUDB_sC24_counterdp_u2__D0_REG CYREG_B0_UDB02_D0
#define Encoder_7_CounterUDB_sC24_counterdp_u2__D1_REG CYREG_B0_UDB02_D1
#define Encoder_7_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Encoder_7_CounterUDB_sC24_counterdp_u2__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Encoder_7_CounterUDB_sC24_counterdp_u2__F0_REG CYREG_B0_UDB02_F0
#define Encoder_7_CounterUDB_sC24_counterdp_u2__F1_REG CYREG_B0_UDB02_F1
#define Encoder_7_CounterUDB_sC24_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Encoder_7_CounterUDB_sC24_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Encoder_7_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define Encoder_7_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Encoder_7_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Encoder_7_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Encoder_7_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Encoder_7_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Encoder_7_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define Encoder_7_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Encoder_7_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Encoder_7_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Encoder_7_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Encoder_7_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Encoder_7_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Encoder_7_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Encoder_7_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define Encoder_7_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Encoder_7_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Encoder_7_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Encoder_7_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define Encoder_7_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define Encoder_7_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB02_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "test"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
