;redcode
;assert 1
	SPL 0, <-42
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 0
	SUB -7, <-420
	SUB #72, @203
	MOV @121, 103
	SPL -61, @-20
	MOV -1, <-20
	SUB @127, 100
	MOV -1, <-20
	SUB @127, 100
	ADD 270, 0
	ADD 270, 0
	SUB -7, <-420
	ADD 270, 0
	SUB -7, <-420
	SUB @127, 100
	SPL -1, @-20
	SUB #72, @200
	SPL -1, @-20
	SPL -1, @-20
	SUB @121, 106
	SUB @121, 103
	CMP -7, <-420
	SUB @127, 100
	SUB @127, 100
	SPL -1, @-20
	SUB #72, @201
	SUB -7, <-420
	JMN <137, 105
	SUB #72, @201
	SUB @127, 100
	DJN 12, <10
	CMP @127, 100
	SUB @127, 100
	SPL 0, <-42
	SUB @127, 100
	ADD 210, 60
	SPL 0, <-42
	JMN @12, #203
	CMP -7, <-420
	SUB -1, <-20
	MOV -7, <-20
	SUB 412, @710
	SUB -1, <-20
	SUB @121, 103
	SPL 0, <-42
	CMP -7, <-420
	MOV -1, <-20
