<html>
<head><meta charset="utf-8"><title>wasmtime / issue #4110 type missing when register alloc d... · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234110.20type.20missing.20when.20register.20alloc.20d.2E.2E.2E.html">wasmtime / issue #4110 type missing when register alloc d...</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="281587373"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%234110%20type%20missing%20when%20register%20alloc%20d.../near/281587373" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234110.20type.20missing.20when.20register.20alloc.20d.2E.2E.2E.html#281587373">(May 08 2022 at 08:36)</a>:</h4>
<p>yuyang-ok opened <a href="https://github.com/bytecodealliance/wasmtime/issues/4110">issue #4110</a>:</p>
<p>running 1 test<br>
TRACE - ABI: func signature Signature { params: [AbiParam { value_type: types::F32, purpose: Normal, extension: None, legalized_to_pointer: false }, AbiParam { value_type: types::F32, purpose: Normal, extension: None, legalized_to_pointer: false }], returns: [AbiParam { value_type: types::F32, purpose: Normal, extension: None, legalized_to_pointer: false }], call_conv: SystemV }<br>
TRACE - ABISig: sig Signature { params: [AbiParam { value_type: types::F32, purpose: Normal, extension: None, legalized_to_pointer: false }, AbiParam { value_type: types::F32, purpose: Normal, extension: None, legalized_to_pointer: false }], returns: [AbiParam { value_type: types::F32, purpose: Normal, extension: None, legalized_to_pointer: false }], call_conv: SystemV } =&gt; args = [Slots { slots: [Reg { reg: p10f, ty: types::F32, extension: None }], purpose: Normal }, Slots { slots: [Reg { reg: p11f, ty: types::F32, extension: None }], purpose: Normal }] rets = [Slots { slots: [Reg { reg: p10f, ty: types::F32, extension: None }], purpose: Normal }] arg stack = 0 ret stack = 0 stack_ret_arg = None<br>
TRACE - BlockLoweringOrder: function body function %test0(f32, f32) -&gt; f32 system_v {<br>
block0(v0: f32, v1: f32):<br>
    v2 = fcmp gt v0, v1<br>
    brnz v2, block1<br>
    jump block2</p>
<p>block1:<br>
    return v0</p>
<p>block2:<br>
    return v1<br>
}</p>
<p>TRACE - BlockLoweringOrder: BlockLoweringOrder { lowered_order: [Orig { block: block0 }, EdgeAndOrig { pred: block0, edge_inst: inst1, succ_idx: 0, block: block1 }, EdgeAndOrig { pred: block0, edge_inst: inst2, succ_idx: 1, block: block2 }], lowered_succs: [(inst1, EdgeAndOrig { pred: block0, edge_inst: inst1, succ_idx: 0, block: block1 }), (inst2, EdgeAndOrig { pred: block0, edge_inst: inst2, succ_idx: 1, block: block2 })], lowered_succ_indices: [(inst1, Block(1)), (inst2, Block(2))], lowered_succ_ranges: [(0, 2), (2, 2), (2, 2)], orig_map: SecondaryMap { elems: [Some(Block(0)), Some(Block(1)), Some(Block(2))], default: None, unused: PhantomData }, cold_blocks: {} }<br>
TRACE - bb block0 param v0: regs ValueRegs { parts: [v128, v2097151] }<br>
TRACE - bb block0 param v1: regs ValueRegs { parts: [v129, v2097151] }<br>
TRACE - bb block0 inst inst0 (FloatCompare { opcode: Fcmp, args: [v0, v1], cond: GreaterThan }): result v2 regs ValueRegs { parts: [v130, v2097151] }<br>
TRACE - retval gets regs ValueRegs { parts: [v131, v2097151] }<br>
TRACE - bb block0 inst inst0 has color 1<br>
TRACE - bb block0 inst inst1 has color 1<br>
TRACE -  -&gt; side-effecting; incrementing color for next inst<br>
TRACE - bb block0 inst inst2 has color 2<br>
TRACE -  -&gt; side-effecting; incrementing color for next inst<br>
TRACE - bb block1 inst inst3 has color 4<br>
TRACE -  -&gt; side-effecting; incrementing color for next inst<br>
TRACE - bb block2 inst inst4 has color 6<br>
TRACE -  -&gt; side-effecting; incrementing color for next inst<br>
TRACE - arg v0 used, old state Unused, new Once<br>
TRACE - arg v1 used, old state Unused, new Once<br>
TRACE - arg v2 used, old state Unused, new Once<br>
TRACE - arg v0 used, old state Once, new Multiple<br>
TRACE -  -&gt; pushing args for v0 onto stack<br>
TRACE - arg v1 used, old state Once, new Multiple<br>
TRACE -  -&gt; pushing args for v1 onto stack<br>
DEBUG - timing: Starting VCode lowering, (during &lt;no pass&gt;)<br>
TRACE - about to lower function: function %test0(f32, f32) -&gt; f32 system_v {<br>
block0(v0: f32, v1: f32):<br>
    v2 = fcmp gt v0, v1<br>
    brnz v2, block1<br>
    jump block2</p>
<p>block1:<br>
    return v0</p>
<p>block2:<br>
    return v1<br>
}</p>
<p>TRACE - lower_clif_block: block block2 inst inst4 (MultiAry { opcode: Return, args: EntityList { index: 17, unused: PhantomData } }) is_branch false side_effect true value_needed false<br>
TRACE - lowering: inst inst4: MultiAry { opcode: Return, args: EntityList { index: 17, unused: PhantomData } }<br>
TRACE - get_input_for_val: val v1 at cur_inst Some(inst4) cur_scan_entry_color Some(InstColor(6))<br>
TRACE - put_value_in_regs: val v1<br>
TRACE -  -&gt; regs ValueRegs { parts: [v129, v2097151] }<br>
TRACE - emit: Mov { rd: Writable { reg: v131 }, rm: v129, ty: types::F32 }<br>
TRACE - emit: Mov { rd: Writable { reg: p10f }, rm: v131, ty: types::F32 }<br>
TRACE - emit: Ret<br>
TRACE - lower_clif_block: block block1 inst inst3 (MultiAry { opcode: Return, args: EntityList { index: 13, unused: PhantomData } }) is_branch false side_effect true value_needed false<br>
TRACE - lowering: inst inst3: MultiAry { opcode: Return, args: EntityList { index: 13, unused: PhantomData } }<br>
TRACE - get_input_for_val: val v0 at cur_inst Some(inst3) cur_scan_entry_color Some(InstColor(4))<br>
TRACE - put_value_in_regs: val v0<br>
TRACE -  -&gt; regs ValueRegs { parts: [v128, v2097151] }<br>
TRACE - emit: Mov { rd: Writable { reg: v131 }, rm: v128, ty: types::F32 }<br>
TRACE - emit: Mov { rd: Writable { reg: p10f }, rm: v131, ty: types::F32 }<br>
TRACE - emit: Ret<br>
TRACE - lower_clif_branches: block block0 branches [inst1, inst2] targets [MachLabel(1), MachLabel(2)]<br>
TRACE - put_value_in_regs: val v2<br>
TRACE -  -&gt; regs ValueRegs { parts: [v130, v2097151] }<br>
TRACE - emit: CondBr { taken: Label(MachLabel(1)), not_taken: Label(MachLabel(2)), kind: IntegerCompare { kind: NotEqual, rs1: v130, rs2: p0i } }<br>
TRACE - lower_clif_block: block block0 inst inst2 (Jump { opcode: Jump, args: EntityList { index: 0, unused: PhantomData }, destination: block2 }) is_branch true side_effect true value_needed false<br>
TRACE - lower_clif_block: block block0 inst inst1 (Branch { opcode: Brnz, args: EntityList { index: 9, unused: PhantomData }, destination: block1 }) is_branch true side_effect true value_needed false<br>
TRACE - lower_clif_block: block block0 inst inst0 (FloatCompare { opcode: Fcmp, args: [v0, v1], cond: GreaterThan }) is_branch false side_effect false value_needed true<br>
TRACE - lowering: inst inst0: FloatCompare { opcode: Fcmp, args: [v0, v1], cond: GreaterThan }<br>
TRACE - get_input_for_val: val v0 at cur_inst Some(inst0) cur_scan_entry_color Some(InstColor(1))<br>
TRACE - put_value_in_regs: val v0<br>
TRACE -  -&gt; regs ValueRegs { parts: [v128, v2097151] }<br>
TRACE - get_input_for_val: val v1 at cur_inst Some(inst0) cur_scan_entry_color Some(InstColor(1))<br>
TRACE - put_value_in_regs: val v1<br>
TRACE -  -&gt; regs ValueRegs { parts: [v129, v2097151] }<br>
TRACE - emit: Ffcmp { rd: Writable { reg: v130 }, cc: GreaterThan, ty: types::F32, rs1: v128, rs2: v129 }<br>
TRACE - gen_arg_setup: entry BB block0 args are:<br>
[v0, v1]<br>
TRACE - emit: Mov { rd: Writable { reg: v128 }, rm: p10f, ty: types::F32 }<br>
TRACE - emit: Mov { rd: Writable { reg: v129 }, rm: p11f, ty: types::F32 }<br>
TRACE - gen_retval_area_setup: not needed<br>
TRACE - built vcode: VCode {<br>
  Entry block: 0<br>
Block 0:<br>
    (original IR block: block0)<br>
    (successor: Block 1)<br>
    (successor: Block 2)<br>
    (instruction range: 0 .. 4)<br>
  Inst 0: fmv.s v128,fa0<br>
  Inst 1: fmv.s v129,fa1<br>
  Inst 2: fgt v130,v128,v129<br>
  Inst 3: bne v130,zero,taken(label1),not_taken(label2)<br>
Block 1:<br>
    (original IR block: block1)<br>
    (instruction range: 4 .. 7)<br>
  Inst 4: fmv.s v131,v128<br>
  Inst 5: fmv.s fa0,v131<br>
  Inst 6: ret<br>
Block 2:<br>
    (original IR block: block2)<br>
    (instruction range: 7 .. 10)<br>
  Inst 7: fmv.s v131,v129<br>
  Inst 8: fmv.s fa0,v131<br>
  Inst 9: ret<br>
}</p>
<p>DEBUG - timing: Ending VCode lowering<br>
TRACE - vcode from lowering:<br>
VCode {<br>
  Entry block: 0<br>
Block 0:<br>
    (original IR block: block0)<br>
    (successor: Block 1)<br>
    (successor: Block 2)<br>
    (instruction range: 0 .. 4)<br>
  Inst 0: fmv.s v128,fa0<br>
  Inst 1: fmv.s v129,fa1<br>
  Inst 2: fgt v130,v128,v129<br>
  Inst 3: bne v130,zero,taken(label1),not_taken(label2)<br>
Block 1:<br>
    (original IR block: block1)<br>
    (instruction range: 4 .. 7)<br>
  Inst 4: fmv.s v131,v128<br>
  Inst 5: fmv.s fa0,v131<br>
  Inst 6: ret<br>
Block 2:<br>
    (original IR block: block2)<br>
    (instruction range: 7 .. 10)<br>
  Inst 7: fmv.s v131,v129<br>
  Inst 8: fmv.s fa0,v131<br>
  Inst 9: ret<br>
}</p>
<p>DEBUG - timing: Starting Register allocation, (during &lt;no pass&gt;)<br>
INFO - === REGALLOC RESULTS ===<br>
INFO - block0: [succs [1, 2] preds []]<br>
INFO -   inst0-pre:  &lt;&lt;&lt; start v0 in p0i (range6) (bundle4294967295)<br>
INFO -   inst0-pre:  &lt;&lt;&lt; start v75 in p11f (range7) (bundle4294967295)<br>
INFO -   inst0-pre:  &lt;&lt;&lt; start v128 in p10f (range3) (bundle0)<br>
INFO -   inst0-pre:  &lt;&lt;&lt; start v129 in p5f (range8) (bundle5)<br>
INFO -   inst0: op Def: v128f reg [none], Use: v74f reg [none]<br>
INFO -   inst0-post:      end   v129 in p5f (range8) (bundle5) &gt;&gt;&gt;<br>
INFO -   inst1-pre:      end   v75 in p11f (range7) (bundle4294967295) &gt;&gt;&gt;<br>
INFO -   inst1: op Def: v129f reg [none], Use: v75f reg [none]<br>
INFO -   inst1-post:  &lt;&lt;&lt; start v129 in p11f (range4) (bundle4)<br>
INFO -   inst2: op Def: v130i reg [p11i], Use: v128f reg [p10f], Use: v129f reg [p11f]<br>
INFO -   inst2-post:  &lt;&lt;&lt; start v130 in p11i (range5) (bundle2)<br>
INFO -   inst3: br Use: v130i reg [p11i], Use: v0i reg [p0i]<br>
INFO -   inst3-post:      end   v0 in p0i (range6) (bundle4294967295) &gt;&gt;&gt;<br>
INFO -   inst3-post:      end   v130 in p11i (range5) (bundle2) &gt;&gt;&gt;<br>
INFO - block1: [succs [] preds [0]]<br>
INFO -   inst4-pre:      end   v129 in p11f (range4) (bundle4) &gt;&gt;&gt;<br>
INFO -   inst4: op Def: v131f reg [none], Use: v128f reg [none]<br>
INFO -   inst4-post:  prog-move v128 (Any) -&gt; v131 (Any)<br>
INFO -   inst5-pre:      end   v128 in p10f (range3) (bundle0) &gt;&gt;&gt;<br>
INFO -   inst5-pre:  &lt;&lt;&lt; start v131 in p10f (range2) (bundle0)<br>
INFO -   inst5: op Def: v74f reg [none], Use: v131f reg [none]<br>
INFO -   inst6-pre:      end   v131 in p10f (range2) (bundle0) &gt;&gt;&gt;<br>
INFO -   inst6: ret<br>
INFO - block2: [succs [] preds [0]]<br>
INFO -   inst7-pre:  &lt;&lt;&lt; start v129 in p11f (range1) (bundle4)<br>
INFO -   inst7: op Def: v131f reg [none], Use: v129f reg [none]<br>
INFO -   inst7-post:  prog-move v129 (Any) -&gt; v131 (Any)<br>
INFO -   inst8-pre:      end   v129 in p11f (range1) (bundle4) &gt;&gt;&gt;<br>
INFO -   inst8-pre:  &lt;&lt;&lt; start v131 in p10f (range0) (bundle0)<br>
INFO -   inst8-pre: move p11f -&gt; p10f)<br>
INFO -   inst8: op Def: v74f reg [none], Use: v131f reg [none]<br>
INFO -<br>
[message truncated]</p>



<a name="281587473"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%234110%20type%20missing%20when%20register%20alloc%20d.../near/281587473" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234110.20type.20missing.20when.20register.20alloc.20d.2E.2E.2E.html#281587473">(May 08 2022 at 08:38)</a>:</h4>
<p>yuyang-ok <a href="https://github.com/bytecodealliance/wasmtime/issues/4110#issuecomment-1120375479">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/4110">issue #4110</a>:</p>
<blockquote>
<p>I think this is the problem , But I am not quit sure.</p>
</blockquote>



<a name="281591577"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%234110%20type%20missing%20when%20register%20alloc%20d.../near/281591577" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234110.20type.20missing.20when.20register.20alloc.20d.2E.2E.2E.html#281591577">(May 08 2022 at 10:14)</a>:</h4>
<p>yuyang-ok <a href="https://github.com/bytecodealliance/wasmtime/issues/4110#issuecomment-1120390011">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/4110">issue #4110</a>:</p>
<blockquote>
<p>look like I have some mistaken  with this function.</p>
</blockquote>
<p>fn canonical_type_for_rc(rc: RegClass) -&gt; Type {<br>
        I64<br>
 }</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="n">But</span><span class="w"> </span><span class="n">I</span><span class="w"> </span><span class="n">cannot</span><span class="w"> </span><span class="n">get</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">accurate</span><span class="w"> </span><span class="k">type</span> <span class="nc">just</span><span class="w"> </span><span class="n">from</span><span class="w"> </span><span class="s">"RegClass"</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">because</span><span class="w"> </span><span class="n">riscv</span><span class="w"> </span><span class="n">cannot</span><span class="w"> </span><span class="k">move</span><span class="w"> </span><span class="n">between</span><span class="w"> </span><span class="n">two</span><span class="w"> </span><span class="n">float</span><span class="w"> </span><span class="n">register</span><span class="p">.</span><span class="w"></span>
</code></pre></div>
<p>&lt;html&gt;<br>
&lt;body&gt;<br>
&lt;!--StartFragment--&gt;&lt;h2 style="box-sizing: border-box; margin-top: 0px; font-weight: 700; font-family: &quot;Roboto Slab&quot;, ff-tisa-web-pro, Georgia, Arial, sans-serif; font-size: 24px; color: rgb(192, 186, 178); font-style: normal; font-variant-ligatures: normal; font-variant-caps: normal; letter-spacing: normal; orphans: 2; text-align: start; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-stroke-width: 0px; background-color: rgb(26, 28, 29); text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial;"&gt;fmv.x.w&lt;a class="headerlink" href="<a href="https://msyksphinz-self.github.io/riscv-isadoc/html/rvfd.html#fmv-x-w">https://msyksphinz-self.github.io/riscv-isadoc/html/rvfd.html#fmv-x-w</a>" title="Permalink to this headline" style="box-sizing: border-box; color: rgb(84, 164, 217); text-decoration: none; cursor: pointer; display: inline-block; font-style: normal; font-variant: normal; font-weight: normal; font-stretch: normal; line-height: 1; font-family: inherit; font-size: 14px; text-rendering: auto; -webkit-font-smoothing: antialiased; visibility: hidden;"&gt;&lt;/a&gt;&lt;/h2&gt;&lt;div class="wy-table-responsive" style="box-sizing: border-box; margin-bottom: 24px; max-width: 100%; overflow: auto; color: rgb(192, 186, 178); font-family: Lato, proxima-nova, &quot;Helvetica Neue&quot;, Arial, sans-serif; font-size: 16px; font-style: normal; font-variant-ligatures: normal; font-variant-caps: normal; font-weight: 400; letter-spacing: normal; orphans: 2; text-align: start; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-stroke-width: 0px; background-color: rgb(26, 28, 29); text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial;"&gt;</p>
<table>
<thead>
<tr>
<th>31-27</th>
<th>26-25</th>
<th>24-20</th>
<th>19-15</th>
<th>14-12</th>
<th>11-7</th>
<th>6-2</th>
<th>1-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>11100</td>
<td>00</td>
<td>00000</td>
<td>rs1</td>
<td>000</td>
<td>rd</td>
<td>10100</td>
<td>11</td>
</tr>
</tbody>
</table>
<p>&lt;/div&gt;&lt;dl class="field-list" style="box-sizing: border-box; margin: 0px 0px 24px; padding: 0px; list-style: none none; display: grid; grid-template-columns: max-content auto; color: rgb(192, 186, 178); font-family: Lato, proxima-nova, &quot;Helvetica Neue&quot;, Arial, sans-serif; font-size: 16px; font-style: normal; font-variant-ligatures: normal; font-variant-caps: normal; font-weight: 400; letter-spacing: normal; orphans: 2; text-align: start; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-stroke-width: 0px; background-color: rgb(26, 28, 29); text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial;"&gt;&lt;dt class="field-odd" style="box-sizing: border-box; font-weight: 700; margin-bottom: 0px; padding-left: 1rem;"&gt;Format&lt;/dt&gt;&lt;dd class="field-odd" style="box-sizing: border-box; margin: 0px 0px 0px 24px; line-height: 24px;"&gt;&lt;div class="line-block" style="box-sizing: border-box; margin-left: 0px; margin-bottom: 24px; line-height: 24px;"&gt;&lt;div class="line" style="box-sizing: border-box;"&gt;fmv.x.w rd,rs1&lt;/div&gt;&lt;/div&gt;&lt;/dd&gt;&lt;dt class="field-even" style="box-sizing: border-box; font-weight: 700; margin-bottom: 0px; padding-left: 1rem;"&gt;Description&lt;/dt&gt;&lt;dd class="field-even" style="box-sizing: border-box; margin: 0px 0px 0px 24px; line-height: 24px;"&gt;&lt;div class="line-block" style="box-sizing: border-box; margin-left: 0px; margin-bottom: 24px; line-height: 24px;"&gt;&lt;div class="line" style="box-sizing: border-box;"&gt;Move the single-precision value in floating-point register rs1 represented in IEEE 754-2008 encoding to the lower 32 bits of integer register rd.&lt;/div&gt;&lt;/div&gt;&lt;/dd&gt;&lt;dt class="field-odd" style="box-sizing: border-box; font-weight: 700; margin-bottom: 0px; padding-left: 1rem;"&gt;Implementation&lt;/dt&gt;&lt;dd class="field-odd" style="box-sizing: border-box; margin: 0px 0px 0px 24px; line-height: 24px;"&gt;&lt;div class="line-block" style="box-sizing: border-box; margin-left: 0px; margin-bottom: 24px; line-height: 24px;"&gt;&lt;div class="line" style="box-sizing: border-box;"&gt;x[rd] = sext(f[rs1][31:0])&lt;/div&gt;&lt;/div&gt;&lt;/dd&gt;&lt;/dl&gt;&lt;!--EndFragment--&gt;<br>
&lt;/body&gt;<br>
&lt;/html&gt;</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="n">you</span><span class="w"> </span><span class="n">need</span><span class="w"> </span><span class="n">integer</span><span class="w"> </span><span class="n">register</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="n">implement</span><span class="w"> </span><span class="n">float</span><span class="w"> </span><span class="n">mov</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">and</span><span class="w"> </span><span class="k">move</span><span class="w">  </span><span class="n">single</span><span class="o">-</span><span class="n">precision</span><span class="w"> </span><span class="n">an</span><span class="w"> </span><span class="n">double</span><span class="w"> </span><span class="n">precesion</span><span class="w"> </span><span class="k">use</span><span class="w"> </span><span class="n">different</span><span class="w"> </span><span class="n">instruction</span><span class="p">.</span><span class="w"></span>
</code></pre></div>



<a name="281591829"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%234110%20type%20missing%20when%20register%20alloc%20d.../near/281591829" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234110.20type.20missing.20when.20register.20alloc.20d.2E.2E.2E.html#281591829">(May 08 2022 at 10:22)</a>:</h4>
<p>yuyang-ok edited a <a href="https://github.com/bytecodealliance/wasmtime/issues/4110#issuecomment-1120390011">comment</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/4110">issue #4110</a>:</p>
<blockquote>
<p>look like I have some mistaken  with this function.</p>
</blockquote>
<p>fn canonical_type_for_rc(rc: RegClass) -&gt; Type {<br>
        I64<br>
 }</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="n">But</span><span class="w"> </span><span class="n">I</span><span class="w"> </span><span class="n">cannot</span><span class="w"> </span><span class="n">get</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">accurate</span><span class="w"> </span><span class="k">type</span> <span class="nc">just</span><span class="w"> </span><span class="n">from</span><span class="w"> </span><span class="s">"RegClass"</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">because</span><span class="w"> </span><span class="n">riscv</span><span class="w"> </span><span class="n">cannot</span><span class="w"> </span><span class="k">move</span><span class="w"> </span><span class="n">between</span><span class="w"> </span><span class="n">two</span><span class="w"> </span><span class="n">float</span><span class="w"> </span><span class="n">register</span><span class="p">.</span><span class="w"></span>


<span class="n">you</span><span class="w"> </span><span class="n">need</span><span class="w"> </span><span class="n">integer</span><span class="w"> </span><span class="n">register</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="n">implement</span><span class="w"> </span><span class="n">float</span><span class="w"> </span><span class="n">mov</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">and</span><span class="w"> </span><span class="k">move</span><span class="w">  </span><span class="n">single</span><span class="o">-</span><span class="n">precision</span><span class="w"> </span><span class="n">an</span><span class="w"> </span><span class="n">double</span><span class="w"> </span><span class="n">precesion</span><span class="w"> </span><span class="k">use</span><span class="w"> </span><span class="n">different</span><span class="w"> </span><span class="n">instruction</span><span class="p">.</span><span class="w"></span>



<span class="w"> </span><span class="n">FMV</span><span class="p">.</span><span class="n">D</span><span class="p">.</span><span class="n">X</span><span class="w"> </span><span class="n">moves</span><span class="w"> </span><span class="n">the</span><span class="w"></span>
<span class="n">double</span><span class="o">-</span><span class="n">precision</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="n">encoded</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="n">IEEE</span><span class="w"> </span><span class="mi">754</span><span class="o">-</span><span class="mi">2008</span><span class="w"> </span><span class="n">standard</span><span class="w"> </span><span class="n">encoding</span><span class="w"> </span><span class="n">from</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">integer</span><span class="w"> </span><span class="n">register</span><span class="w"> </span><span class="n">rs1</span><span class="w"></span>
<span class="n">to</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">floating</span><span class="o">-</span><span class="n">point</span><span class="w"> </span><span class="n">register</span><span class="w"> </span><span class="n">rd</span><span class="w"></span>

<span class="p">.</span><span class="w"> </span><span class="n">FMV</span><span class="p">.</span><span class="n">W</span><span class="p">.</span><span class="n">X</span><span class="w"> </span><span class="n">moves</span><span class="w"></span>
<span class="n">the</span><span class="w"> </span><span class="n">single</span><span class="o">-</span><span class="n">precision</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="n">encoded</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="n">IEEE</span><span class="w"> </span><span class="mi">754</span><span class="o">-</span><span class="mi">2008</span><span class="w"> </span><span class="n">standard</span><span class="w"> </span><span class="n">encoding</span><span class="w"> </span><span class="n">from</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">lower</span><span class="w"> </span><span class="mi">32</span><span class="w"> </span><span class="n">bits</span><span class="w"> </span><span class="n">of</span><span class="w"></span>
<span class="n">integer</span><span class="w"> </span><span class="n">register</span><span class="w"> </span><span class="n">rs1</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">floating</span><span class="o">-</span><span class="n">point</span><span class="w"> </span><span class="n">register</span><span class="w"> </span><span class="n">rd</span><span class="p">.</span><span class="w"> </span><span class="n">The</span><span class="w"> </span><span class="n">bits</span><span class="w"> </span><span class="n">are</span><span class="w"> </span><span class="n">not</span><span class="w"> </span><span class="n">modified</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">transfer</span><span class="p">,</span><span class="w"> </span><span class="n">and</span><span class="w"></span>
<span class="k">in</span><span class="w"> </span><span class="n">particular</span><span class="p">,</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">payloads</span><span class="w"> </span><span class="n">of</span><span class="w"> </span><span class="n">non</span><span class="o">-</span><span class="n">canonical</span><span class="w"> </span><span class="n">NaNs</span><span class="w"> </span><span class="n">are</span><span class="w"> </span><span class="n">preserved</span><span class="p">.</span><span class="w"></span>
</code></pre></div>



<a name="281591847"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%234110%20type%20missing%20when%20register%20alloc%20d.../near/281591847" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234110.20type.20missing.20when.20register.20alloc.20d.2E.2E.2E.html#281591847">(May 08 2022 at 10:22)</a>:</h4>
<p>yuyang-ok edited a <a href="https://github.com/bytecodealliance/wasmtime/issues/4110#issuecomment-1120390011">comment</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/4110">issue #4110</a>:</p>
<blockquote>
<p>look like I have some mistaken  with this function.</p>
</blockquote>
<p>fn canonical_type_for_rc(rc: RegClass) -&gt; Type {<br>
        I64<br>
 }</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="n">But</span><span class="w"> </span><span class="n">I</span><span class="w"> </span><span class="n">cannot</span><span class="w"> </span><span class="n">get</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">accurate</span><span class="w"> </span><span class="k">type</span> <span class="nc">just</span><span class="w"> </span><span class="n">from</span><span class="w"> </span><span class="s">"RegClass"</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">because</span><span class="w"> </span><span class="n">riscv</span><span class="w"> </span><span class="n">cannot</span><span class="w"> </span><span class="k">move</span><span class="w"> </span><span class="n">between</span><span class="w"> </span><span class="n">two</span><span class="w"> </span><span class="n">float</span><span class="w"> </span><span class="n">register</span><span class="p">.</span><span class="w"></span>


<span class="n">you</span><span class="w"> </span><span class="n">need</span><span class="w"> </span><span class="n">integer</span><span class="w"> </span><span class="n">register</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="n">implement</span><span class="w"> </span><span class="n">float</span><span class="w"> </span><span class="n">mov</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">and</span><span class="w"> </span><span class="k">move</span><span class="w">  </span><span class="n">single</span><span class="o">-</span><span class="n">precision</span><span class="w"> </span><span class="n">an</span><span class="w"> </span><span class="n">double</span><span class="w"> </span><span class="n">precesion</span><span class="w"> </span><span class="k">use</span><span class="w"> </span><span class="n">different</span><span class="w"> </span><span class="n">instruction</span><span class="p">.</span><span class="w"></span>



<span class="w"> </span><span class="n">FMV</span><span class="p">.</span><span class="n">D</span><span class="p">.</span><span class="n">X</span><span class="w"> </span><span class="n">moves</span><span class="w"> </span><span class="n">the</span><span class="w"></span>
<span class="n">double</span><span class="o">-</span><span class="n">precision</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="n">encoded</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="n">IEEE</span><span class="w"> </span><span class="mi">754</span><span class="o">-</span><span class="mi">2008</span><span class="w"> </span><span class="n">standard</span><span class="w"> </span><span class="n">encoding</span><span class="w"> </span><span class="n">from</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">integer</span><span class="w"> </span><span class="n">register</span><span class="w"> </span><span class="n">rs1</span><span class="w"></span>
<span class="n">to</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">floating</span><span class="o">-</span><span class="n">point</span><span class="w"> </span><span class="n">register</span><span class="w"> </span><span class="n">rd</span><span class="w"></span>

<span class="n">FMV</span><span class="p">.</span><span class="n">W</span><span class="p">.</span><span class="n">X</span><span class="w"> </span><span class="n">moves</span><span class="w"></span>
<span class="n">the</span><span class="w"> </span><span class="n">single</span><span class="o">-</span><span class="n">precision</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="n">encoded</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="n">IEEE</span><span class="w"> </span><span class="mi">754</span><span class="o">-</span><span class="mi">2008</span><span class="w"> </span><span class="n">standard</span><span class="w"> </span><span class="n">encoding</span><span class="w"> </span><span class="n">from</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">lower</span><span class="w"> </span><span class="mi">32</span><span class="w"> </span><span class="n">bits</span><span class="w"> </span><span class="n">of</span><span class="w"></span>
<span class="n">integer</span><span class="w"> </span><span class="n">register</span><span class="w"> </span><span class="n">rs1</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">floating</span><span class="o">-</span><span class="n">point</span><span class="w"> </span><span class="n">register</span><span class="w"> </span><span class="n">rd</span><span class="p">.</span><span class="w"> </span><span class="n">The</span><span class="w"> </span><span class="n">bits</span><span class="w"> </span><span class="n">are</span><span class="w"> </span><span class="n">not</span><span class="w"> </span><span class="n">modified</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">transfer</span><span class="p">,</span><span class="w"> </span><span class="n">and</span><span class="w"></span>
<span class="k">in</span><span class="w"> </span><span class="n">particular</span><span class="p">,</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">payloads</span><span class="w"> </span><span class="n">of</span><span class="w"> </span><span class="n">non</span><span class="o">-</span><span class="n">canonical</span><span class="w"> </span><span class="n">NaNs</span><span class="w"> </span><span class="n">are</span><span class="w"> </span><span class="n">preserved</span><span class="p">.</span><span class="w"></span>
</code></pre></div>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>