-- VHDL Entity RISCV_lib.DBPU.interface
--
-- Created:
--          by - flxbrggr.meyer (pc084)
--          at - 11:41:38 06/28/22
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2020.2 Built on 12 Apr 2020 at 11:28:22
--
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.all;
LIBRARY RISCV_lib;
USE RISCV_lib.constants.all;
USE RISCV_lib.data_types.all;
USE RISCV_lib.isa.all;

ENTITY DBPU IS
   PORT( 
      alu_in_1          : IN     word;
      alu_out           : IN     word;
      ex_dbpu_addr_sel  : IN     std_logic;
      ex_dbpu_mode      : IN     std_logic;
      ex_imm            : IN     word;
      ex_next_PC        : IN     word;
      ex_sbta           : IN     word;
      ex_dbta_valid     : OUT    std_logic;
      ex_jmp_target     : OUT    word;
      mux_bpu_ra_select : OUT    std_logic
   );

-- Declarations

END DBPU ;

