==20442== Cachegrind, a cache and branch-prediction profiler
==20442== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20442== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20442== Command: ./srr-large
==20442== 
--20442-- warning: L3 cache found, using its data for the LL simulation.
--20442-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20442-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20442== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20442== (see section Limitations in user manual)
==20442== NOTE: further instances of this message will not be shown
==20442== 
==20442== I   refs:      919,217,731,559
==20442== I1  misses:              4,041
==20442== LLi misses:              1,841
==20442== I1  miss rate:            0.00%
==20442== LLi miss rate:            0.00%
==20442== 
==20442== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20442== D1  misses:     18,192,442,150  ( 17,834,507,191 rd   +     357,934,959 wr)
==20442== LLd misses:            808,415  (        252,806 rd   +         555,609 wr)
==20442== D1  miss rate:             5.1% (            7.4%     +             0.3%  )
==20442== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20442== 
==20442== LL refs:        18,192,446,191  ( 17,834,511,232 rd   +     357,934,959 wr)
==20442== LL misses:             810,256  (        254,647 rd   +         555,609 wr)
==20442== LL miss rate:              0.0% (            0.0%     +             0.0%  )
