$version Generated by VerilatedVcd $end
$date Thu Sep 30 16:46:33 2021
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 + clock $end
  $var wire  8 ; io_A [7:0] $end
  $var wire  8 S io_ALU_Out [7:0] $end
  $var wire  4 K io_ALU_Sel [3:0] $end
  $var wire  8 C io_B [7:0] $end
  $var wire  1 [ io_CarryOut $end
  $var wire  1 3 reset $end
  $scope module Alu $end
   $var wire  8 ; a_A [7:0] $end
   $var wire  8 # a_ALU_Out [7:0] $end
   $var wire  4 K a_ALU_Sel [3:0] $end
   $var wire  8 C a_B [7:0] $end
   $var wire  1 c a_CarryOut $end
   $var wire  1 + clock $end
   $var wire  8 ; io_A [7:0] $end
   $var wire  8 S io_ALU_Out [7:0] $end
   $var wire  4 K io_ALU_Sel [3:0] $end
   $var wire  8 C io_B [7:0] $end
   $var wire  1 [ io_CarryOut $end
   $var wire  1 3 reset $end
   $scope module a $end
    $var wire  8 ; A [7:0] $end
    $var wire  8 # ALU_Out [7:0] $end
    $var wire  8 # ALU_Result [7:0] $end
    $var wire  4 K ALU_Sel [3:0] $end
    $var wire  8 C B [7:0] $end
    $var wire  1 c CarryOut $end
    $var wire  9 k tmp [8:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
0+
13
b00000000 ;
b00000000 C
b0000 K
b00000000 S
0[
0c
b000000000 k
#1
1+
#2
b00001100 #
0+
03
b00000100 ;
b00000011 C
b0010 K
b00001100 S
b000000111 k
#3
1+
#4
0+
#5
1+
#6
0+
#7
1+
#8
0+
#9
1+
#10
0+
#11
1+
#12
0+
#13
1+
#14
0+
#15
1+
#16
0+
#17
1+
#18
0+
#19
1+
#20
0+
#21
1+
#22
0+
#23
1+
#24
0+
#25
1+
#26
0+
#27
1+
#28
0+
#29
1+
#30
0+
#31
1+
#32
0+
#33
1+
#34
0+
#35
1+
#36
0+
#37
1+
#38
0+
#39
1+
#40
0+
#41
1+
#42
b00000000 #
0+
b00000000 ;
b00000000 C
b0000 K
b00000000 S
b000000000 k
#43
1+
