Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 28 14:38:16 2024
| Host         : Alperen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    722         
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2166)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2002)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2166)
---------------------------
 There are 722 register/latch pins with no clock driven by root clock pin: c1/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 722 register/latch pins with no clock driven by root clock pin: c1/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 722 register/latch pins with no clock driven by root clock pin: c1/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2002)
---------------------------------------------------
 There are 2002 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.024        0.000                      0                  192        0.043        0.000                      0                  192        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.024        0.000                      0                  192        0.043        0.000                      0                  192        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 c1/CNT_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.076ns (27.522%)  route 2.834ns (72.478%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    c1/CLK_IBUF_BUFG
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDSE (Prop_fdse_C_Q)         0.456     5.530 f  c1/CNT_reg[24]/Q
                         net (fo=3, routed)           0.721     6.251    c1/CNT_reg_n_1_[24]
    SLICE_X34Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.375 f  c1/FSM_sequential_state[2]_i_8/O
                         net (fo=1, routed)           0.307     6.683    c1/FSM_sequential_state[2]_i_8_n_1
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.807 f  c1/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.667     7.474    c1/FSM_sequential_state[2]_i_7_n_1
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  c1/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.458     8.055    c1/FSM_sequential_state[2]_i_4_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.179 r  c1/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.680     8.859    c1/cnt_zero__26
    SLICE_X34Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.983 r  c1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.983    c1/FSM_sequential_state[0]_i_1_n_1
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    c1/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.077    15.007    c1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 c1/CNT_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 1.102ns (28.001%)  route 2.834ns (71.999%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    c1/CLK_IBUF_BUFG
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  c1/CNT_reg[24]/Q
                         net (fo=3, routed)           0.721     6.251    c1/CNT_reg_n_1_[24]
    SLICE_X34Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.375 r  c1/FSM_sequential_state[2]_i_8/O
                         net (fo=1, routed)           0.307     6.683    c1/FSM_sequential_state[2]_i_8_n_1
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.807 r  c1/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.667     7.474    c1/FSM_sequential_state[2]_i_7_n_1
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  c1/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.458     8.055    c1/FSM_sequential_state[2]_i_4_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.179 f  c1/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.680     8.859    c1/cnt_zero__26
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.150     9.009 r  c1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.009    c1/nextstate[2]
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    c1/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.118    15.048    c1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 c2/CNT_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.076ns (28.143%)  route 2.747ns (71.857%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.547     5.068    c2/CLK_IBUF_BUFG
    SLICE_X45Y24         FDSE                                         r  c2/CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDSE (Prop_fdse_C_Q)         0.456     5.524 f  c2/CNT_reg[24]/Q
                         net (fo=3, routed)           0.750     6.275    c2/CNT_reg_n_1_[24]
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.399 f  c2/FSM_sequential_state[2]_i_8__0/O
                         net (fo=1, routed)           0.330     6.729    c2/FSM_sequential_state[2]_i_8__0_n_1
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.853 f  c2/FSM_sequential_state[2]_i_7__0/O
                         net (fo=1, routed)           0.800     7.652    c2/FSM_sequential_state[2]_i_7__0_n_1
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.776 f  c2/FSM_sequential_state[2]_i_4__0/O
                         net (fo=1, routed)           0.423     8.200    c2/FSM_sequential_state[2]_i_4__0_n_1
    SLICE_X44Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.324 r  c2/FSM_sequential_state[2]_i_2__0/O
                         net (fo=2, routed)           0.444     8.768    c2/cnt_zero__26
    SLICE_X44Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.892 r  c2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.892    c2/FSM_sequential_state[0]_i_1__0_n_1
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.437    14.778    c2/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y20         FDRE (Setup_fdre_C_D)        0.029    15.046    c2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 c2/CNT_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 1.102ns (28.629%)  route 2.747ns (71.371%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.547     5.068    c2/CLK_IBUF_BUFG
    SLICE_X45Y24         FDSE                                         r  c2/CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDSE (Prop_fdse_C_Q)         0.456     5.524 r  c2/CNT_reg[24]/Q
                         net (fo=3, routed)           0.750     6.275    c2/CNT_reg_n_1_[24]
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.399 r  c2/FSM_sequential_state[2]_i_8__0/O
                         net (fo=1, routed)           0.330     6.729    c2/FSM_sequential_state[2]_i_8__0_n_1
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.853 r  c2/FSM_sequential_state[2]_i_7__0/O
                         net (fo=1, routed)           0.800     7.652    c2/FSM_sequential_state[2]_i_7__0_n_1
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.776 r  c2/FSM_sequential_state[2]_i_4__0/O
                         net (fo=1, routed)           0.423     8.200    c2/FSM_sequential_state[2]_i_4__0_n_1
    SLICE_X44Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.324 f  c2/FSM_sequential_state[2]_i_2__0/O
                         net (fo=2, routed)           0.444     8.768    c2/cnt_zero__26
    SLICE_X44Y20         LUT5 (Prop_lut5_I0_O)        0.150     8.918 r  c2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.918    c2/nextstate[2]
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.437    14.778    c2/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y20         FDRE (Setup_fdre_C_D)        0.075    15.092    c2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.802ns (27.044%)  route 2.164ns (72.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    c1/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  c1/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.885     6.449    c1/state[2]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.324     6.773 r  c1/CNT[27]_i_2/O
                         net (fo=28, routed)          1.278     8.051    c1/CNT
    SLICE_X35Y51         FDRE                                         r  c1/CNT_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.435    14.776    c1/CLK_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  c1/CNT_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_CE)      -0.412    14.508    c1/CNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.802ns (27.044%)  route 2.164ns (72.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    c1/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  c1/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.885     6.449    c1/state[2]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.324     6.773 r  c1/CNT[27]_i_2/O
                         net (fo=28, routed)          1.278     8.051    c1/CNT
    SLICE_X35Y51         FDSE                                         r  c1/CNT_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.435    14.776    c1/CLK_IBUF_BUFG
    SLICE_X35Y51         FDSE                                         r  c1/CNT_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDSE (Setup_fdse_C_CE)      -0.412    14.508    c1/CNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.802ns (27.044%)  route 2.164ns (72.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    c1/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  c1/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.885     6.449    c1/state[2]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.324     6.773 r  c1/CNT[27]_i_2/O
                         net (fo=28, routed)          1.278     8.051    c1/CNT
    SLICE_X35Y51         FDRE                                         r  c1/CNT_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.435    14.776    c1/CLK_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  c1/CNT_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_CE)      -0.412    14.508    c1/CNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.802ns (28.393%)  route 2.023ns (71.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    c1/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  c1/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.885     6.449    c1/state[2]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.324     6.773 r  c1/CNT[27]_i_2/O
                         net (fo=28, routed)          1.137     7.910    c1/CNT
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.435    14.776    c1/CLK_IBUF_BUFG
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[21]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDSE (Setup_fdse_C_CE)      -0.412    14.508    c1/CNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  6.598    

Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.802ns (28.393%)  route 2.023ns (71.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    c1/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  c1/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.885     6.449    c1/state[2]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.324     6.773 r  c1/CNT[27]_i_2/O
                         net (fo=28, routed)          1.137     7.910    c1/CNT
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.435    14.776    c1/CLK_IBUF_BUFG
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[22]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDSE (Setup_fdse_C_CE)      -0.412    14.508    c1/CNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  6.598    

Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.802ns (28.393%)  route 2.023ns (71.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    c1/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  c1/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.885     6.449    c1/state[2]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.324     6.773 r  c1/CNT[27]_i_2/O
                         net (fo=28, routed)          1.137     7.910    c1/CNT
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.435    14.776    c1/CLK_IBUF_BUFG
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[23]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDSE (Setup_fdse_C_CE)      -0.412    14.508    c1/CNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  6.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 c1/CNT_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.347ns (83.676%)  route 0.068ns (16.324%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    c1/CLK_IBUF_BUFG
    SLICE_X35Y48         FDSE                                         r  c1/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  c1/CNT_reg[16]/Q
                         net (fo=3, routed)           0.067     1.654    c1/CNT_reg_n_1_[16]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.767 r  c1/CNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.767    c1/CNT0_carry__2_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.806 r  c1/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.807    c1/CNT0_carry__3_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.861 r  c1/CNT0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.861    c1/in4[21]
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    c1/CLK_IBUF_BUFG
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDSE (Hold_fdse_C_D)         0.105     1.818    c1/CNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 c1/CNT_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.358ns (84.098%)  route 0.068ns (15.902%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    c1/CLK_IBUF_BUFG
    SLICE_X35Y48         FDSE                                         r  c1/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  c1/CNT_reg[16]/Q
                         net (fo=3, routed)           0.067     1.654    c1/CNT_reg_n_1_[16]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.767 r  c1/CNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.767    c1/CNT0_carry__2_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.806 r  c1/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.807    c1/CNT0_carry__3_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.872 r  c1/CNT0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.872    c1/in4[23]
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    c1/CLK_IBUF_BUFG
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[23]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDSE (Hold_fdse_C_D)         0.105     1.818    c1/CNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 c1/CNT_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.383ns (84.980%)  route 0.068ns (15.020%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    c1/CLK_IBUF_BUFG
    SLICE_X35Y48         FDSE                                         r  c1/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  c1/CNT_reg[16]/Q
                         net (fo=3, routed)           0.067     1.654    c1/CNT_reg_n_1_[16]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.767 r  c1/CNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.767    c1/CNT0_carry__2_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.806 r  c1/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.807    c1/CNT0_carry__3_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.897 r  c1/CNT0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.897    c1/in4[22]
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    c1/CLK_IBUF_BUFG
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDSE (Hold_fdse_C_D)         0.105     1.818    c1/CNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 c1/CNT_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.383ns (84.980%)  route 0.068ns (15.020%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    c1/CLK_IBUF_BUFG
    SLICE_X35Y48         FDSE                                         r  c1/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  c1/CNT_reg[16]/Q
                         net (fo=3, routed)           0.067     1.654    c1/CNT_reg_n_1_[16]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.767 r  c1/CNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.767    c1/CNT0_carry__2_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.806 r  c1/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.807    c1/CNT0_carry__3_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.897 r  c1/CNT0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.897    c1/in4[24]
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    c1/CLK_IBUF_BUFG
    SLICE_X35Y50         FDSE                                         r  c1/CNT_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDSE (Hold_fdse_C_D)         0.105     1.818    c1/CNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 c1/CNT_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.386ns (85.079%)  route 0.068ns (14.921%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    c1/CLK_IBUF_BUFG
    SLICE_X35Y48         FDSE                                         r  c1/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  c1/CNT_reg[16]/Q
                         net (fo=3, routed)           0.067     1.654    c1/CNT_reg_n_1_[16]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.767 r  c1/CNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.767    c1/CNT0_carry__2_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.806 r  c1/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.807    c1/CNT0_carry__3_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.846 r  c1/CNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.846    c1/CNT0_carry__4_n_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.900 r  c1/CNT0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.900    c1/in4[25]
    SLICE_X35Y51         FDRE                                         r  c1/CNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    c1/CLK_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  c1/CNT_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    c1/CNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 c1/CNT_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.397ns (85.432%)  route 0.068ns (14.568%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    c1/CLK_IBUF_BUFG
    SLICE_X35Y48         FDSE                                         r  c1/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  c1/CNT_reg[16]/Q
                         net (fo=3, routed)           0.067     1.654    c1/CNT_reg_n_1_[16]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.767 r  c1/CNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.767    c1/CNT0_carry__2_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.806 r  c1/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.807    c1/CNT0_carry__3_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.846 r  c1/CNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.846    c1/CNT0_carry__4_n_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.911 r  c1/CNT0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.911    c1/in4[27]
    SLICE_X35Y51         FDRE                                         r  c1/CNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    c1/CLK_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  c1/CNT_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    c1/CNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 c1/CNT_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.422ns (86.176%)  route 0.068ns (13.824%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    c1/CLK_IBUF_BUFG
    SLICE_X35Y48         FDSE                                         r  c1/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  c1/CNT_reg[16]/Q
                         net (fo=3, routed)           0.067     1.654    c1/CNT_reg_n_1_[16]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.767 r  c1/CNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.767    c1/CNT0_carry__2_n_1
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.806 r  c1/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.807    c1/CNT0_carry__3_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.846 r  c1/CNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.846    c1/CNT0_carry__4_n_1
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.936 r  c1/CNT0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.936    c1/in4[26]
    SLICE_X35Y51         FDSE                                         r  c1/CNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    c1/CLK_IBUF_BUFG
    SLICE_X35Y51         FDSE                                         r  c1/CNT_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDSE (Hold_fdse_C_D)         0.105     1.818    c1/CNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 c1/CNT_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    c1/CLK_IBUF_BUFG
    SLICE_X35Y48         FDSE                                         r  c1/CNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  c1/CNT_reg[13]/Q
                         net (fo=3, routed)           0.067     1.654    c1/CNT_reg_n_1_[13]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.778 r  c1/CNT0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.778    c1/in4[14]
    SLICE_X35Y48         FDSE                                         r  c1/CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    c1/CLK_IBUF_BUFG
    SLICE_X35Y48         FDSE                                         r  c1/CNT_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDSE (Hold_fdse_C_D)         0.105     1.551    c1/CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 c2/CNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/CNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.554     1.437    c2/CLK_IBUF_BUFG
    SLICE_X45Y21         FDRE                                         r  c2/CNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  c2/CNT_reg[9]/Q
                         net (fo=3, routed)           0.078     1.656    c2/CNT_reg_n_1_[9]
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.780 r  c2/CNT0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.780    c2/CNT0_carry__1_n_7
    SLICE_X45Y21         FDRE                                         r  c2/CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.822     1.949    c2/CLK_IBUF_BUFG
    SLICE_X45Y21         FDRE                                         r  c2/CNT_reg[10]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X45Y21         FDRE (Hold_fdre_C_D)         0.105     1.542    c2/CNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 c2/CNT_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/CNT_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.554     1.437    c2/CLK_IBUF_BUFG
    SLICE_X45Y22         FDSE                                         r  c2/CNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  c2/CNT_reg[13]/Q
                         net (fo=3, routed)           0.078     1.656    c2/CNT_reg_n_1_[13]
    SLICE_X45Y22         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.780 r  c2/CNT0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.780    c2/CNT0_carry__2_n_7
    SLICE_X45Y22         FDSE                                         r  c2/CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.821     1.948    c2/CLK_IBUF_BUFG
    SLICE_X45Y22         FDSE                                         r  c2/CNT_reg[14]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X45Y22         FDSE (Hold_fdse_C_D)         0.105     1.542    c2/CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   c1/CNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   c1/CNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   c1/CNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   c1/CNT_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   c1/CNT_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   c1/CNT_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   c1/CNT_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   c1/CNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y49   c1/CNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   c1/CNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   c1/CNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   c1/CNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   c1/CNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   c1/CNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   c1/CNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   c1/CNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   c1/CNT_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   c1/CNT_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   c1/CNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   c1/CNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   c1/CNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   c1/CNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   c1/CNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   c1/CNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   c1/CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   c1/CNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   c1/CNT_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   c1/CNT_reg[13]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   c1/CNT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1403 Endpoints
Min Delay          1403 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/dp/pipeDtoE/rsE_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/ALUOutM_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.893ns  (logic 3.043ns (20.432%)  route 11.850ns (79.568%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  processor/dp/pipeDtoE/rsE_reg[4]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  processor/dp/pipeDtoE/rsE_reg[4]/Q
                         net (fo=23, routed)          3.318     3.774    processor/dp/pipeDtoE/rsE[3]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.124     3.898 r  processor/dp/pipeDtoE/i__carry_i_22/O
                         net (fo=1, routed)           0.279     4.177    processor/dp/pMtoW/i__carry_i_10_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124     4.301 r  processor/dp/pMtoW/i__carry_i_17/O
                         net (fo=1, routed)           0.161     4.462    processor/dp/pMtoW/i__carry_i_17_n_1
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.586 r  processor/dp/pMtoW/i__carry_i_10/O
                         net (fo=32, routed)          3.687     8.274    processor/dp/pEtoM/ALUOutM_reg[29]_1
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.398 r  processor/dp/pEtoM/i__carry__0_i_4/O
                         net (fo=6, routed)           2.163    10.561    processor/dp/pipeDtoE/ALUOutM_reg[4]
    SLICE_X33Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.685 r  processor/dp/pipeDtoE/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.685    processor/dp/mh_alu/ALUOutM[4]_i_3[0]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.217 r  processor/dp/mh_alu/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/dp/mh_alu/result0_inferred__0/i__carry__0_n_1
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  processor/dp/mh_alu/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.331    processor/dp/mh_alu/result0_inferred__0/i__carry__1_n_1
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  processor/dp/mh_alu/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.445    processor/dp/mh_alu/result0_inferred__0/i__carry__2_n_1
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.559 r  processor/dp/mh_alu/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.559    processor/dp/mh_alu/result0_inferred__0/i__carry__3_n_1
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.673 r  processor/dp/mh_alu/result0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.673    processor/dp/mh_alu/result0_inferred__0/i__carry__4_n_1
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.986 r  processor/dp/mh_alu/result0_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           1.549    13.535    processor/dp/pipeDtoE/data1[27]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.335    13.870 r  processor/dp/pipeDtoE/ALUOutM[27]_i_2/O
                         net (fo=1, routed)           0.692    14.562    processor/dp/pipeDtoE/ALUOutM[27]_i_2_n_1
    SLICE_X54Y18         LUT6 (Prop_lut6_I0_O)        0.331    14.893 r  processor/dp/pipeDtoE/ALUOutM[27]_i_1/O
                         net (fo=1, routed)           0.000    14.893    processor/dp/pEtoM/ALUOutM_reg[31]_3[27]
    SLICE_X54Y18         FDRE                                         r  processor/dp/pEtoM/ALUOutM_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pipeDtoE/rsE_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/ALUOutM_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.792ns  (logic 2.926ns (19.781%)  route 11.866ns (80.219%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  processor/dp/pipeDtoE/rsE_reg[4]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  processor/dp/pipeDtoE/rsE_reg[4]/Q
                         net (fo=23, routed)          3.318     3.774    processor/dp/pipeDtoE/rsE[3]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.124     3.898 r  processor/dp/pipeDtoE/i__carry_i_22/O
                         net (fo=1, routed)           0.279     4.177    processor/dp/pMtoW/i__carry_i_10_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124     4.301 r  processor/dp/pMtoW/i__carry_i_17/O
                         net (fo=1, routed)           0.161     4.462    processor/dp/pMtoW/i__carry_i_17_n_1
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.586 r  processor/dp/pMtoW/i__carry_i_10/O
                         net (fo=32, routed)          3.687     8.274    processor/dp/pEtoM/ALUOutM_reg[29]_1
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.398 r  processor/dp/pEtoM/i__carry__0_i_4/O
                         net (fo=6, routed)           2.163    10.561    processor/dp/pipeDtoE/ALUOutM_reg[4]
    SLICE_X33Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.685 r  processor/dp/pipeDtoE/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.685    processor/dp/mh_alu/ALUOutM[4]_i_3[0]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.217 r  processor/dp/mh_alu/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/dp/mh_alu/result0_inferred__0/i__carry__0_n_1
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  processor/dp/mh_alu/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.331    processor/dp/mh_alu/result0_inferred__0/i__carry__1_n_1
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  processor/dp/mh_alu/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.445    processor/dp/mh_alu/result0_inferred__0/i__carry__2_n_1
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.559 r  processor/dp/mh_alu/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.559    processor/dp/mh_alu/result0_inferred__0/i__carry__3_n_1
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.872 r  processor/dp/mh_alu/result0_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           1.590    13.462    processor/dp/pipeDtoE/data1[23]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.336    13.798 r  processor/dp/pipeDtoE/ALUOutM[23]_i_2/O
                         net (fo=1, routed)           0.667    14.465    processor/dp/pipeDtoE/ALUOutM[23]_i_2_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.327    14.792 r  processor/dp/pipeDtoE/ALUOutM[23]_i_1/O
                         net (fo=1, routed)           0.000    14.792    processor/dp/pEtoM/ALUOutM_reg[31]_3[23]
    SLICE_X56Y19         FDRE                                         r  processor/dp/pEtoM/ALUOutM_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pipeDtoE/rsE_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/ALUOutM_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.593ns  (logic 2.633ns (18.043%)  route 11.960ns (81.957%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  processor/dp/pipeDtoE/rsE_reg[4]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  processor/dp/pipeDtoE/rsE_reg[4]/Q
                         net (fo=23, routed)          3.318     3.774    processor/dp/pipeDtoE/rsE[3]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.124     3.898 r  processor/dp/pipeDtoE/i__carry_i_22/O
                         net (fo=1, routed)           0.279     4.177    processor/dp/pMtoW/i__carry_i_10_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124     4.301 r  processor/dp/pMtoW/i__carry_i_17/O
                         net (fo=1, routed)           0.161     4.462    processor/dp/pMtoW/i__carry_i_17_n_1
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.586 r  processor/dp/pMtoW/i__carry_i_10/O
                         net (fo=32, routed)          3.687     8.274    processor/dp/pEtoM/ALUOutM_reg[29]_1
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.398 r  processor/dp/pEtoM/i__carry__0_i_4/O
                         net (fo=6, routed)           2.163    10.561    processor/dp/pipeDtoE/ALUOutM_reg[4]
    SLICE_X33Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.685 r  processor/dp/pipeDtoE/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.685    processor/dp/mh_alu/ALUOutM[4]_i_3[0]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.217 r  processor/dp/mh_alu/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/dp/mh_alu/result0_inferred__0/i__carry__0_n_1
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.551 r  processor/dp/mh_alu/result0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           1.543    13.094    processor/dp/pipeDtoE/data1[9]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.336    13.430 r  processor/dp/pipeDtoE/ALUOutM[9]_i_2/O
                         net (fo=1, routed)           0.808    14.238    processor/dp/pipeDtoE/ALUOutM[9]_i_2_n_1
    SLICE_X52Y14         LUT6 (Prop_lut6_I0_O)        0.355    14.593 r  processor/dp/pipeDtoE/ALUOutM[9]_i_1/O
                         net (fo=1, routed)           0.000    14.593    processor/dp/pEtoM/ALUOutM_reg[31]_3[9]
    SLICE_X52Y14         FDRE                                         r  processor/dp/pEtoM/ALUOutM_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pipeDtoE/rsE_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/ALUOutM_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.570ns  (logic 2.465ns (16.918%)  route 12.105ns (83.082%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  processor/dp/pipeDtoE/rsE_reg[4]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  processor/dp/pipeDtoE/rsE_reg[4]/Q
                         net (fo=23, routed)          3.318     3.774    processor/dp/pipeDtoE/rsE[3]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.124     3.898 r  processor/dp/pipeDtoE/i__carry_i_22/O
                         net (fo=1, routed)           0.279     4.177    processor/dp/pMtoW/i__carry_i_10_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124     4.301 r  processor/dp/pMtoW/i__carry_i_17/O
                         net (fo=1, routed)           0.161     4.462    processor/dp/pMtoW/i__carry_i_17_n_1
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.586 r  processor/dp/pMtoW/i__carry_i_10/O
                         net (fo=32, routed)          3.687     8.274    processor/dp/pEtoM/ALUOutM_reg[29]_1
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.398 r  processor/dp/pEtoM/i__carry__0_i_4/O
                         net (fo=6, routed)           2.163    10.561    processor/dp/pipeDtoE/ALUOutM_reg[4]
    SLICE_X33Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.685 r  processor/dp/pipeDtoE/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.685    processor/dp/mh_alu/ALUOutM[4]_i_3[0]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.217 r  processor/dp/mh_alu/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/dp/mh_alu/result0_inferred__0/i__carry__0_n_1
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  processor/dp/mh_alu/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.331    processor/dp/mh_alu/result0_inferred__0/i__carry__1_n_1
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.644 r  processor/dp/mh_alu/result0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           1.543    13.187    processor/dp/pipeDtoE/data1[15]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.306    13.493 r  processor/dp/pipeDtoE/ALUOutM[15]_i_2/O
                         net (fo=1, routed)           0.954    14.446    processor/dp/pipeDtoE/ALUOutM[15]_i_2_n_1
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.570 r  processor/dp/pipeDtoE/ALUOutM[15]_i_1/O
                         net (fo=1, routed)           0.000    14.570    processor/dp/pEtoM/ALUOutM_reg[31]_3[15]
    SLICE_X57Y15         FDRE                                         r  processor/dp/pEtoM/ALUOutM_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pipeDtoE/rsE_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/ALUOutM_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.480ns  (logic 2.595ns (17.921%)  route 11.885ns (82.079%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  processor/dp/pipeDtoE/rsE_reg[4]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  processor/dp/pipeDtoE/rsE_reg[4]/Q
                         net (fo=23, routed)          3.318     3.774    processor/dp/pipeDtoE/rsE[3]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.124     3.898 r  processor/dp/pipeDtoE/i__carry_i_22/O
                         net (fo=1, routed)           0.279     4.177    processor/dp/pMtoW/i__carry_i_10_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124     4.301 r  processor/dp/pMtoW/i__carry_i_17/O
                         net (fo=1, routed)           0.161     4.462    processor/dp/pMtoW/i__carry_i_17_n_1
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.586 r  processor/dp/pMtoW/i__carry_i_10/O
                         net (fo=32, routed)          3.687     8.274    processor/dp/pEtoM/ALUOutM_reg[29]_1
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.398 r  processor/dp/pEtoM/i__carry__0_i_4/O
                         net (fo=6, routed)           2.163    10.561    processor/dp/pipeDtoE/ALUOutM_reg[4]
    SLICE_X33Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.685 r  processor/dp/pipeDtoE/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.685    processor/dp/mh_alu/ALUOutM[4]_i_3[0]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.217 r  processor/dp/mh_alu/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/dp/mh_alu/result0_inferred__0/i__carry__0_n_1
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  processor/dp/mh_alu/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.331    processor/dp/mh_alu/result0_inferred__0/i__carry__1_n_1
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  processor/dp/mh_alu/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.445    processor/dp/mh_alu/result0_inferred__0/i__carry__2_n_1
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.559 r  processor/dp/mh_alu/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.559    processor/dp/mh_alu/result0_inferred__0/i__carry__3_n_1
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.781 r  processor/dp/mh_alu/result0_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           1.431    13.212    processor/dp/pipeDtoE/data1[20]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.299    13.511 r  processor/dp/pipeDtoE/ALUOutM[20]_i_2/O
                         net (fo=1, routed)           0.845    14.356    processor/dp/pipeDtoE/ALUOutM[20]_i_2_n_1
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.480 r  processor/dp/pipeDtoE/ALUOutM[20]_i_1/O
                         net (fo=1, routed)           0.000    14.480    processor/dp/pEtoM/ALUOutM_reg[31]_3[20]
    SLICE_X57Y17         FDRE                                         r  processor/dp/pEtoM/ALUOutM_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pipeDtoE/rsE_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/ALUOutM_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.453ns  (logic 2.811ns (19.449%)  route 11.642ns (80.551%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  processor/dp/pipeDtoE/rsE_reg[4]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  processor/dp/pipeDtoE/rsE_reg[4]/Q
                         net (fo=23, routed)          3.318     3.774    processor/dp/pipeDtoE/rsE[3]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.124     3.898 r  processor/dp/pipeDtoE/i__carry_i_22/O
                         net (fo=1, routed)           0.279     4.177    processor/dp/pMtoW/i__carry_i_10_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124     4.301 r  processor/dp/pMtoW/i__carry_i_17/O
                         net (fo=1, routed)           0.161     4.462    processor/dp/pMtoW/i__carry_i_17_n_1
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.586 r  processor/dp/pMtoW/i__carry_i_10/O
                         net (fo=32, routed)          3.687     8.274    processor/dp/pEtoM/ALUOutM_reg[29]_1
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.398 r  processor/dp/pEtoM/i__carry__0_i_4/O
                         net (fo=6, routed)           2.163    10.561    processor/dp/pipeDtoE/ALUOutM_reg[4]
    SLICE_X33Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.685 r  processor/dp/pipeDtoE/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.685    processor/dp/mh_alu/ALUOutM[4]_i_3[0]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.217 r  processor/dp/mh_alu/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/dp/mh_alu/result0_inferred__0/i__carry__0_n_1
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  processor/dp/mh_alu/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.331    processor/dp/mh_alu/result0_inferred__0/i__carry__1_n_1
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  processor/dp/mh_alu/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.445    processor/dp/mh_alu/result0_inferred__0/i__carry__2_n_1
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.758 r  processor/dp/mh_alu/result0_inferred__0/i__carry__3/O[3]
                         net (fo=1, routed)           1.359    13.117    processor/dp/pipeDtoE/data1[19]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.335    13.452 r  processor/dp/pipeDtoE/ALUOutM[19]_i_2/O
                         net (fo=1, routed)           0.674    14.126    processor/dp/pipeDtoE/ALUOutM[19]_i_2_n_1
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.327    14.453 r  processor/dp/pipeDtoE/ALUOutM[19]_i_1/O
                         net (fo=1, routed)           0.000    14.453    processor/dp/pEtoM/ALUOutM_reg[31]_3[19]
    SLICE_X53Y16         FDRE                                         r  processor/dp/pEtoM/ALUOutM_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pipeDtoE/rsE_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/ALUOutM_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.306ns  (logic 2.623ns (18.335%)  route 11.683ns (81.665%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  processor/dp/pipeDtoE/rsE_reg[4]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  processor/dp/pipeDtoE/rsE_reg[4]/Q
                         net (fo=23, routed)          3.318     3.774    processor/dp/pipeDtoE/rsE[3]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.124     3.898 r  processor/dp/pipeDtoE/i__carry_i_22/O
                         net (fo=1, routed)           0.279     4.177    processor/dp/pMtoW/i__carry_i_10_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124     4.301 r  processor/dp/pMtoW/i__carry_i_17/O
                         net (fo=1, routed)           0.161     4.462    processor/dp/pMtoW/i__carry_i_17_n_1
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.586 r  processor/dp/pMtoW/i__carry_i_10/O
                         net (fo=32, routed)          3.687     8.274    processor/dp/pEtoM/ALUOutM_reg[29]_1
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.398 r  processor/dp/pEtoM/i__carry__0_i_4/O
                         net (fo=6, routed)           2.163    10.561    processor/dp/pipeDtoE/ALUOutM_reg[4]
    SLICE_X33Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.685 r  processor/dp/pipeDtoE/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.685    processor/dp/mh_alu/ALUOutM[4]_i_3[0]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.217 r  processor/dp/mh_alu/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/dp/mh_alu/result0_inferred__0/i__carry__0_n_1
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  processor/dp/mh_alu/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.331    processor/dp/mh_alu/result0_inferred__0/i__carry__1_n_1
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.570 r  processor/dp/mh_alu/result0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           1.435    13.005    processor/dp/pipeDtoE/data1[14]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.331    13.336 r  processor/dp/pipeDtoE/ALUOutM[14]_i_2/O
                         net (fo=1, routed)           0.639    13.975    processor/dp/pipeDtoE/ALUOutM[14]_i_2_n_1
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.331    14.306 r  processor/dp/pipeDtoE/ALUOutM[14]_i_1/O
                         net (fo=1, routed)           0.000    14.306    processor/dp/pEtoM/ALUOutM_reg[31]_3[14]
    SLICE_X57Y15         FDRE                                         r  processor/dp/pEtoM/ALUOutM_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pipeDtoE/rsE_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/ALUOutM_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.170ns  (logic 2.351ns (16.591%)  route 11.819ns (83.409%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  processor/dp/pipeDtoE/rsE_reg[4]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  processor/dp/pipeDtoE/rsE_reg[4]/Q
                         net (fo=23, routed)          3.318     3.774    processor/dp/pipeDtoE/rsE[3]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.124     3.898 r  processor/dp/pipeDtoE/i__carry_i_22/O
                         net (fo=1, routed)           0.279     4.177    processor/dp/pMtoW/i__carry_i_10_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124     4.301 r  processor/dp/pMtoW/i__carry_i_17/O
                         net (fo=1, routed)           0.161     4.462    processor/dp/pMtoW/i__carry_i_17_n_1
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.586 r  processor/dp/pMtoW/i__carry_i_10/O
                         net (fo=32, routed)          3.687     8.274    processor/dp/pEtoM/ALUOutM_reg[29]_1
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.398 r  processor/dp/pEtoM/i__carry__0_i_4/O
                         net (fo=6, routed)           2.163    10.561    processor/dp/pipeDtoE/ALUOutM_reg[4]
    SLICE_X33Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.685 r  processor/dp/pipeDtoE/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.685    processor/dp/mh_alu/ALUOutM[4]_i_3[0]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.217 r  processor/dp/mh_alu/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/dp/mh_alu/result0_inferred__0/i__carry__0_n_1
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.530 r  processor/dp/mh_alu/result0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           1.368    12.898    processor/dp/pipeDtoE/data1[11]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.306    13.204 r  processor/dp/pipeDtoE/ALUOutM[11]_i_2/O
                         net (fo=1, routed)           0.842    14.046    processor/dp/pipeDtoE/ALUOutM[11]_i_2_n_1
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.170 r  processor/dp/pipeDtoE/ALUOutM[11]_i_1/O
                         net (fo=1, routed)           0.000    14.170    processor/dp/pEtoM/ALUOutM_reg[31]_3[11]
    SLICE_X56Y14         FDRE                                         r  processor/dp/pEtoM/ALUOutM_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pipeDtoE/rsE_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/ALUOutM_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.100ns  (logic 2.501ns (17.737%)  route 11.599ns (82.263%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  processor/dp/pipeDtoE/rsE_reg[4]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  processor/dp/pipeDtoE/rsE_reg[4]/Q
                         net (fo=23, routed)          3.318     3.774    processor/dp/pipeDtoE/rsE[3]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.124     3.898 r  processor/dp/pipeDtoE/i__carry_i_22/O
                         net (fo=1, routed)           0.279     4.177    processor/dp/pMtoW/i__carry_i_10_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124     4.301 r  processor/dp/pMtoW/i__carry_i_17/O
                         net (fo=1, routed)           0.161     4.462    processor/dp/pMtoW/i__carry_i_17_n_1
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.586 r  processor/dp/pMtoW/i__carry_i_10/O
                         net (fo=32, routed)          3.687     8.274    processor/dp/pEtoM/ALUOutM_reg[29]_1
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.398 r  processor/dp/pEtoM/i__carry__0_i_4/O
                         net (fo=6, routed)           2.163    10.561    processor/dp/pipeDtoE/ALUOutM_reg[4]
    SLICE_X33Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.685 r  processor/dp/pipeDtoE/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.685    processor/dp/mh_alu/ALUOutM[4]_i_3[0]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.217 r  processor/dp/mh_alu/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/dp/mh_alu/result0_inferred__0/i__carry__0_n_1
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  processor/dp/mh_alu/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.331    processor/dp/mh_alu/result0_inferred__0/i__carry__1_n_1
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  processor/dp/mh_alu/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.445    processor/dp/mh_alu/result0_inferred__0/i__carry__2_n_1
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.684 r  processor/dp/mh_alu/result0_inferred__0/i__carry__3/O[2]
                         net (fo=1, routed)           1.146    12.830    processor/dp/pipeDtoE/data1[18]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.302    13.132 r  processor/dp/pipeDtoE/ALUOutM[18]_i_2/O
                         net (fo=1, routed)           0.845    13.976    processor/dp/pipeDtoE/ALUOutM[18]_i_2_n_1
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.100 r  processor/dp/pipeDtoE/ALUOutM[18]_i_1/O
                         net (fo=1, routed)           0.000    14.100    processor/dp/pEtoM/ALUOutM_reg[31]_3[18]
    SLICE_X53Y16         FDRE                                         r  processor/dp/pEtoM/ALUOutM_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pipeDtoE/rsE_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/ALUOutM_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.090ns  (logic 2.939ns (20.859%)  route 11.151ns (79.141%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  processor/dp/pipeDtoE/rsE_reg[4]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  processor/dp/pipeDtoE/rsE_reg[4]/Q
                         net (fo=23, routed)          3.318     3.774    processor/dp/pipeDtoE/rsE[3]
    SLICE_X48Y11         LUT4 (Prop_lut4_I1_O)        0.124     3.898 r  processor/dp/pipeDtoE/i__carry_i_22/O
                         net (fo=1, routed)           0.279     4.177    processor/dp/pMtoW/i__carry_i_10_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124     4.301 r  processor/dp/pMtoW/i__carry_i_17/O
                         net (fo=1, routed)           0.161     4.462    processor/dp/pMtoW/i__carry_i_17_n_1
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124     4.586 r  processor/dp/pMtoW/i__carry_i_10/O
                         net (fo=32, routed)          3.687     8.274    processor/dp/pEtoM/ALUOutM_reg[29]_1
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.398 r  processor/dp/pEtoM/i__carry__0_i_4/O
                         net (fo=6, routed)           2.163    10.561    processor/dp/pipeDtoE/ALUOutM_reg[4]
    SLICE_X33Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.685 r  processor/dp/pipeDtoE/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.685    processor/dp/mh_alu/ALUOutM[4]_i_3[0]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.217 r  processor/dp/mh_alu/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/dp/mh_alu/result0_inferred__0/i__carry__0_n_1
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  processor/dp/mh_alu/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.331    processor/dp/mh_alu/result0_inferred__0/i__carry__1_n_1
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  processor/dp/mh_alu/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.445    processor/dp/mh_alu/result0_inferred__0/i__carry__2_n_1
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.559 r  processor/dp/mh_alu/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.559    processor/dp/mh_alu/result0_inferred__0/i__carry__3_n_1
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.673 r  processor/dp/mh_alu/result0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.673    processor/dp/mh_alu/result0_inferred__0/i__carry__4_n_1
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.787 r  processor/dp/mh_alu/result0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.787    processor/dp/mh_alu/result0_inferred__0/i__carry__5_n_1
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.121 r  processor/dp/mh_alu/result0_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           1.260    13.381    processor/dp/pipeDtoE/data1[29]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.303    13.684 r  processor/dp/pipeDtoE/ALUOutM[29]_i_2/O
                         net (fo=1, routed)           0.282    13.966    processor/dp/pipeDtoE/ALUOutM[29]_i_2_n_1
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.090 r  processor/dp/pipeDtoE/ALUOutM[29]_i_1/O
                         net (fo=1, routed)           0.000    14.090    processor/dp/pEtoM/ALUOutM_reg[31]_3[29]
    SLICE_X52Y19         FDRE                                         r  processor/dp/pEtoM/ALUOutM_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/dp/pFtoD/instrD_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pipeDtoE/SignImmE_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.338%)  route 0.117ns (47.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE                         0.000     0.000 r  processor/dp/pFtoD/instrD_reg[5]/C
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  processor/dp/pFtoD/instrD_reg[5]/Q
                         net (fo=1, routed)           0.117     0.245    processor/dp/pipeDtoE/Q[5]
    SLICE_X56Y9          FDRE                                         r  processor/dp/pipeDtoE/SignImmE_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pMtoW/WriteRegW_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/rf/rf_reg[2][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE                         0.000     0.000 r  processor/dp/pMtoW/WriteRegW_reg[1]_rep/C
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/dp/pMtoW/WriteRegW_reg[1]_rep/Q
                         net (fo=78, routed)          0.068     0.209    processor/dp/pMtoW/WriteRegW_reg[1]_rep_n_1
    SLICE_X50Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.254 r  processor/dp/pMtoW/rf[2][9]_i_1/O
                         net (fo=1, routed)           0.000     0.254    processor/dp/rf/rf_reg[2][9]_0
    SLICE_X50Y9          FDRE                                         r  processor/dp/rf/rf_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pipeDtoE/rt_valE_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/WriteDataM_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  processor/dp/pipeDtoE/rt_valE_reg[30]/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/dp/pipeDtoE/rt_valE_reg[30]/Q
                         net (fo=2, routed)           0.070     0.211    processor/dp/pEtoM/WriteDataM_reg[31]_2[30]
    SLICE_X58Y21         LUT5 (Prop_lut5_I3_O)        0.045     0.256 r  processor/dp/pEtoM/WriteDataM[30]_i_1/O
                         net (fo=1, routed)           0.000     0.256    processor/dp/pEtoM/WriteDataM[30]_i_1_n_1
    SLICE_X58Y21         FDRE                                         r  processor/dp/pEtoM/WriteDataM_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pipeDtoE/rt_valE_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/WriteDataM_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE                         0.000     0.000 r  processor/dp/pipeDtoE/rt_valE_reg[11]/C
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/dp/pipeDtoE/rt_valE_reg[11]/Q
                         net (fo=2, routed)           0.071     0.212    processor/dp/pEtoM/WriteDataM_reg[31]_2[11]
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.045     0.257 r  processor/dp/pEtoM/WriteDataM[11]_i_1/O
                         net (fo=1, routed)           0.000     0.257    processor/dp/pEtoM/WriteDataM[11]_i_1_n_1
    SLICE_X58Y15         FDRE                                         r  processor/dp/pEtoM/WriteDataM_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pEtoM/ALUOutM_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pMtoW/ALUOutW_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.248%)  route 0.119ns (45.752%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  processor/dp/pEtoM/ALUOutM_reg[18]/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/dp/pEtoM/ALUOutM_reg[18]/Q
                         net (fo=5, routed)           0.119     0.260    processor/dp/pMtoW/ALUOutW_reg[31]_0[18]
    SLICE_X50Y16         FDRE                                         r  processor/dp/pMtoW/ALUOutW_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pipeDtoE/rt_valE_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/WriteDataM_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.871%)  route 0.105ns (36.129%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE                         0.000     0.000 r  processor/dp/pipeDtoE/rt_valE_reg[9]/C
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/dp/pipeDtoE/rt_valE_reg[9]/Q
                         net (fo=2, routed)           0.105     0.246    processor/dp/pEtoM/WriteDataM_reg[31]_2[9]
    SLICE_X53Y14         LUT5 (Prop_lut5_I3_O)        0.045     0.291 r  processor/dp/pEtoM/WriteDataM[9]_i_1/O
                         net (fo=1, routed)           0.000     0.291    processor/dp/pEtoM/WriteDataM[9]_i_1_n_1
    SLICE_X53Y14         FDRE                                         r  processor/dp/pEtoM/WriteDataM_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pEtoM/ALUOutM_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/WriteDataM_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE                         0.000     0.000 r  processor/dp/pEtoM/ALUOutM_reg[29]/C
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  processor/dp/pEtoM/ALUOutM_reg[29]/Q
                         net (fo=5, routed)           0.084     0.248    processor/dp/pEtoM/ALUOutM_reg[31]_2[29]
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.293 r  processor/dp/pEtoM/WriteDataM[29]_i_1/O
                         net (fo=1, routed)           0.000     0.293    processor/dp/pEtoM/WriteDataM[29]_i_1_n_1
    SLICE_X53Y19         FDRE                                         r  processor/dp/pEtoM/WriteDataM_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pEtoM/ALUOutM_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/WriteDataM_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.209ns (71.015%)  route 0.085ns (28.985%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE                         0.000     0.000 r  processor/dp/pEtoM/ALUOutM_reg[26]/C
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  processor/dp/pEtoM/ALUOutM_reg[26]/Q
                         net (fo=5, routed)           0.085     0.249    processor/dp/pEtoM/ALUOutM_reg[31]_2[26]
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.045     0.294 r  processor/dp/pEtoM/WriteDataM[26]_i_1/O
                         net (fo=1, routed)           0.000     0.294    processor/dp/pEtoM/WriteDataM[26]_i_1_n_1
    SLICE_X53Y18         FDRE                                         r  processor/dp/pEtoM/WriteDataM_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pEtoM/ALUOutM_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/WriteDataM_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE                         0.000     0.000 r  processor/dp/pEtoM/ALUOutM_reg[12]/C
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/dp/pEtoM/ALUOutM_reg[12]/Q
                         net (fo=5, routed)           0.110     0.251    processor/dp/pEtoM/ALUOutM_reg[31]_2[12]
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.045     0.296 r  processor/dp/pEtoM/WriteDataM[12]_i_1/O
                         net (fo=1, routed)           0.000     0.296    processor/dp/pEtoM/WriteDataM[12]_i_1_n_1
    SLICE_X52Y15         FDRE                                         r  processor/dp/pEtoM/WriteDataM_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dp/pipeDtoE/rt_valE_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/dp/pEtoM/WriteDataM_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.547%)  route 0.116ns (38.453%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE                         0.000     0.000 r  processor/dp/pipeDtoE/rt_valE_reg[1]/C
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/dp/pipeDtoE/rt_valE_reg[1]/Q
                         net (fo=2, routed)           0.116     0.257    processor/dp/pEtoM/WriteDataM_reg[31]_2[1]
    SLICE_X59Y13         LUT5 (Prop_lut5_I3_O)        0.045     0.302 r  processor/dp/pEtoM/WriteDataM[1]_i_1/O
                         net (fo=1, routed)           0.000     0.302    processor/dp/pEtoM/WriteDataM[1]_i_1_n_1
    SLICE_X59Y13         FDRE                                         r  processor/dp/pEtoM/WriteDataM_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           618 Endpoints
Min Delay           618 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.776ns  (logic 4.445ns (50.646%)  route 4.331ns (49.354%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.158    disp/CLK
    SLICE_X62Y7          FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.179     6.794    processor/dp/pEtoM/p_0_in[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  processor/dp/pEtoM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.086     8.003    processor/dp/pEtoM/seg_OBUF[6]_inst_i_4_n_1
    SLICE_X64Y15         LUT4 (Prop_lut4_I2_O)        0.150     8.153 r  processor/dp/pEtoM/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.066    10.220    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    13.934 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.934    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.711ns  (logic 4.444ns (51.019%)  route 4.267ns (48.981%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.158    disp/CLK
    SLICE_X62Y7          FDRE                                         r  disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  disp/count_reg[17]/Q
                         net (fo=9, routed)           1.200     6.814    processor/dp/pEtoM/p_0_in[1]
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.938 f  processor/dp/pEtoM/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.256     8.194    processor/dp/pEtoM/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.153     8.347 r  processor/dp/pEtoM/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.811    10.158    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    13.870 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.870    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.616ns  (logic 4.490ns (52.108%)  route 4.126ns (47.892%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.158    disp/CLK
    SLICE_X62Y7          FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.179     6.794    processor/dp/pEtoM/p_0_in[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  processor/dp/pEtoM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.083     8.000    processor/dp/pEtoM/seg_OBUF[6]_inst_i_4_n_1
    SLICE_X64Y15         LUT4 (Prop_lut4_I2_O)        0.150     8.150 r  processor/dp/pEtoM/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.864    10.015    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.774 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.774    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.501ns  (logic 4.233ns (49.793%)  route 4.268ns (50.207%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.158    disp/CLK
    SLICE_X62Y7          FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.179     6.794    processor/dp/pEtoM/p_0_in[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.918 f  processor/dp/pEtoM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.086     8.003    processor/dp/pEtoM/seg_OBUF[6]_inst_i_4_n_1
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.124     8.127 r  processor/dp/pEtoM/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.003    10.131    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.660 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.660    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.484ns  (logic 4.224ns (49.789%)  route 4.260ns (50.211%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.158    disp/CLK
    SLICE_X62Y7          FDRE                                         r  disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  disp/count_reg[17]/Q
                         net (fo=9, routed)           1.200     6.814    processor/dp/pEtoM/p_0_in[1]
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.938 f  processor/dp/pEtoM/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.256     8.194    processor/dp/pEtoM/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.124     8.318 r  processor/dp/pEtoM/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.804    10.122    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.642 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.642    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.364ns  (logic 4.239ns (50.682%)  route 4.125ns (49.318%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.158    disp/CLK
    SLICE_X62Y7          FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.179     6.794    processor/dp/pEtoM/p_0_in[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  processor/dp/pEtoM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.083     8.000    processor/dp/pEtoM/seg_OBUF[6]_inst_i_4_n_1
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.124     8.124 r  processor/dp/pEtoM/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.863     9.987    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.523 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.523    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 4.235ns (51.463%)  route 3.995ns (48.537%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.158    disp/CLK
    SLICE_X62Y7          FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.179     6.794    processor/dp/pEtoM/p_0_in[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  processor/dp/pEtoM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.146     8.063    processor/dp/pEtoM/seg_OBUF[6]_inst_i_4_n_1
    SLICE_X64Y14         LUT4 (Prop_lut4_I2_O)        0.124     8.187 r  processor/dp/pEtoM/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.670     9.857    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.388 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.388    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.607ns  (logic 4.340ns (57.054%)  route 3.267ns (42.946%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.158    disp/CLK
    SLICE_X62Y7          FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.459     7.073    disp/p_0_in[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.150     7.223 r  disp/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     9.031    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    12.766 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.766    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.488ns  (logic 4.311ns (57.568%)  route 3.177ns (42.432%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.158    disp/CLK
    SLICE_X62Y7          FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.461     7.075    disp/p_0_in[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.148     7.223 r  disp/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.940    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    12.647 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.647    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 4.079ns (56.547%)  route 3.134ns (43.453%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.158    disp/CLK
    SLICE_X62Y7          FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.461     7.075    disp/p_0_in[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.199 r  disp/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     8.873    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.372 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.372    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dp/rf/rf_reg[18][27]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.186ns (30.796%)  route 0.418ns (69.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.439    c2/CLK_IBUF_BUFG
    SLICE_X44Y19         FDRE                                         r  c2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c2/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.221     1.802    c2/state[1]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.847 r  c2/rf[18][31]_i_1/O
                         net (fo=32, routed)          0.197     2.043    processor/dp/rf/rf_reg[18][31]_0
    SLICE_X47Y20         FDRE                                         r  processor/dp/rf/rf_reg[18][27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dp/rf/rf_reg[18][12]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.186ns (30.692%)  route 0.420ns (69.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.439    c2/CLK_IBUF_BUFG
    SLICE_X44Y19         FDRE                                         r  c2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c2/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.221     1.802    c2/state[1]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.847 r  c2/rf[18][31]_i_1/O
                         net (fo=32, routed)          0.199     2.045    processor/dp/rf/rf_reg[18][31]_0
    SLICE_X44Y17         FDRE                                         r  processor/dp/rf/rf_reg[18][12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dp/rf/rf_reg[18][25]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.186ns (30.692%)  route 0.420ns (69.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.439    c2/CLK_IBUF_BUFG
    SLICE_X44Y19         FDRE                                         r  c2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c2/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.221     1.802    c2/state[1]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.847 r  c2/rf[18][31]_i_1/O
                         net (fo=32, routed)          0.199     2.045    processor/dp/rf/rf_reg[18][31]_0
    SLICE_X44Y17         FDRE                                         r  processor/dp/rf/rf_reg[18][25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dp/rf/rf_reg[7][10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.624ns  (logic 0.187ns (29.946%)  route 0.437ns (70.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.555     1.438    c2/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  c2/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.243     1.822    c2/state[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.046     1.868 r  c2/rf[7][31]_i_1/O
                         net (fo=32, routed)          0.195     2.063    processor/dp/rf/rf_reg[7][31]_0
    SLICE_X45Y12         FDRE                                         r  processor/dp/rf/rf_reg[7][10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dp/rf/rf_reg[7][2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.624ns  (logic 0.187ns (29.946%)  route 0.437ns (70.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.555     1.438    c2/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  c2/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.243     1.822    c2/state[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.046     1.868 r  c2/rf[7][31]_i_1/O
                         net (fo=32, routed)          0.195     2.063    processor/dp/rf/rf_reg[7][31]_0
    SLICE_X45Y12         FDRE                                         r  processor/dp/rf/rf_reg[7][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dp/rf/rf_reg[2][25]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.186ns (29.065%)  route 0.454ns (70.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.555     1.438    c2/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  c2/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.243     1.822    c2/state[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.867 r  c2/rf[2][31]_i_1/O
                         net (fo=32, routed)          0.211     2.078    processor/dp/rf/rf_reg[2][31]_0
    SLICE_X43Y18         FDRE                                         r  processor/dp/rf/rf_reg[2][25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dp/rf/rf_reg[7][27]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.187ns (29.126%)  route 0.455ns (70.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.555     1.438    c2/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  c2/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.243     1.822    c2/state[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.046     1.868 r  c2/rf[7][31]_i_1/O
                         net (fo=32, routed)          0.212     2.080    processor/dp/rf/rf_reg[7][31]_0
    SLICE_X46Y18         FDRE                                         r  processor/dp/rf/rf_reg[7][27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dp/rf/rf_reg[2][27]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.186ns (28.824%)  route 0.459ns (71.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.555     1.438    c2/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  c2/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.243     1.822    c2/state[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.867 r  c2/rf[2][31]_i_1/O
                         net (fo=32, routed)          0.217     2.083    processor/dp/rf/rf_reg[2][31]_0
    SLICE_X44Y18         FDRE                                         r  processor/dp/rf/rf_reg[2][27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dp/rf/rf_reg[7][12]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.646ns  (logic 0.187ns (28.935%)  route 0.459ns (71.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.555     1.438    c2/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  c2/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.243     1.822    c2/state[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.046     1.868 r  c2/rf[7][31]_i_1/O
                         net (fo=32, routed)          0.217     2.084    processor/dp/rf/rf_reg[7][31]_0
    SLICE_X45Y16         FDRE                                         r  processor/dp/rf/rf_reg[7][12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/dp/rf/rf_reg[7][25]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.646ns  (logic 0.187ns (28.935%)  route 0.459ns (71.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.555     1.438    c2/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  c2/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.243     1.822    c2/state[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.046     1.868 r  c2/rf[7][31]_i_1/O
                         net (fo=32, routed)          0.217     2.084    processor/dp/rf/rf_reg[7][31]_0
    SLICE_X45Y16         FDRE                                         r  processor/dp/rf/rf_reg[7][25]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_clk
                            (input port)
  Destination:            c1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.449ns  (logic 1.601ns (35.990%)  route 2.848ns (64.010%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button_clk (IN)
                         net (fo=0)                   0.000     0.000    button_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  button_clk_IBUF_inst/O
                         net (fo=3, routed)           2.848     4.299    c1/button_clk_IBUF
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.150     4.449 r  c1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.449    c1/FSM_sequential_state[1]_i_1_n_1
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444     4.785    c1/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 button_clk
                            (input port)
  Destination:            c1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.449ns  (logic 1.599ns (35.945%)  route 2.850ns (64.055%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  button_clk (IN)
                         net (fo=0)                   0.000     0.000    button_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  button_clk_IBUF_inst/O
                         net (fo=3, routed)           2.850     4.301    c1/button_clk_IBUF
    SLICE_X34Y45         LUT5 (Prop_lut5_I3_O)        0.148     4.449 r  c1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.449    c1/nextstate[2]
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444     4.785    c1/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 button_clk
                            (input port)
  Destination:            c1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.425ns  (logic 1.575ns (35.598%)  route 2.850ns (64.402%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button_clk (IN)
                         net (fo=0)                   0.000     0.000    button_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  button_clk_IBUF_inst/O
                         net (fo=3, routed)           2.850     4.301    c1/button_clk_IBUF
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.124     4.425 r  c1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.425    c1/FSM_sequential_state[0]_i_1_n_1
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444     4.785    c1/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 button_reset
                            (input port)
  Destination:            c2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.818ns  (logic 1.575ns (41.256%)  route 2.243ns (58.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  button_reset (IN)
                         net (fo=0)                   0.000     0.000    button_reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  button_reset_IBUF_inst/O
                         net (fo=3, routed)           2.243     3.694    c2/button_reset_IBUF
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.818 r  c2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.818    c2/FSM_sequential_state[1]_i_1__0_n_1
    SLICE_X44Y19         FDRE                                         r  c2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.437     4.778    c2/CLK_IBUF_BUFG
    SLICE_X44Y19         FDRE                                         r  c2/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 button_reset
                            (input port)
  Destination:            c2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.678ns  (logic 1.575ns (42.826%)  route 2.103ns (57.174%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  button_reset (IN)
                         net (fo=0)                   0.000     0.000    button_reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  button_reset_IBUF_inst/O
                         net (fo=3, routed)           2.103     3.554    c2/button_reset_IBUF
    SLICE_X44Y20         LUT5 (Prop_lut5_I1_O)        0.124     3.678 r  c2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.678    c2/FSM_sequential_state[0]_i_1__0_n_1
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.437     4.778    c2/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 button_reset
                            (input port)
  Destination:            c2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.672ns  (logic 1.569ns (42.733%)  route 2.103ns (57.267%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  button_reset (IN)
                         net (fo=0)                   0.000     0.000    button_reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  button_reset_IBUF_inst/O
                         net (fo=3, routed)           2.103     3.554    c2/button_reset_IBUF
    SLICE_X44Y20         LUT5 (Prop_lut5_I3_O)        0.118     3.672 r  c2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.672    c2/nextstate[2]
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.437     4.778    c2/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_reset
                            (input port)
  Destination:            c2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.264ns (21.536%)  route 0.963ns (78.464%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  button_reset (IN)
                         net (fo=0)                   0.000     0.000    button_reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_reset_IBUF_inst/O
                         net (fo=3, routed)           0.963     1.182    c2/button_reset_IBUF
    SLICE_X44Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.227 r  c2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.227    c2/FSM_sequential_state[0]_i_1__0_n_1
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.823     1.950    c2/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 button_reset
                            (input port)
  Destination:            c2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.267ns (21.727%)  route 0.963ns (78.273%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  button_reset (IN)
                         net (fo=0)                   0.000     0.000    button_reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  button_reset_IBUF_inst/O
                         net (fo=3, routed)           0.963     1.182    c2/button_reset_IBUF
    SLICE_X44Y20         LUT5 (Prop_lut5_I3_O)        0.048     1.230 r  c2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.230    c2/nextstate[2]
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.823     1.950    c2/CLK_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  c2/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 button_reset
                            (input port)
  Destination:            c2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.264ns (20.644%)  route 1.016ns (79.356%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  button_reset (IN)
                         net (fo=0)                   0.000     0.000    button_reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_reset_IBUF_inst/O
                         net (fo=3, routed)           1.016     1.235    c2/button_reset_IBUF
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.280 r  c2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.280    c2/FSM_sequential_state[1]_i_1__0_n_1
    SLICE_X44Y19         FDRE                                         r  c2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.824     1.951    c2/CLK_IBUF_BUFG
    SLICE_X44Y19         FDRE                                         r  c2/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 button_clk
                            (input port)
  Destination:            c1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.549ns  (logic 0.262ns (16.936%)  route 1.287ns (83.064%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button_clk (IN)
                         net (fo=0)                   0.000     0.000    button_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_clk_IBUF_inst/O
                         net (fo=3, routed)           1.287     1.506    c1/button_clk_IBUF
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.043     1.549 r  c1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.549    c1/FSM_sequential_state[1]_i_1_n_1
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    c1/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 button_clk
                            (input port)
  Destination:            c1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.549ns  (logic 0.262ns (16.936%)  route 1.287ns (83.064%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  button_clk (IN)
                         net (fo=0)                   0.000     0.000    button_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  button_clk_IBUF_inst/O
                         net (fo=3, routed)           1.287     1.506    c1/button_clk_IBUF
    SLICE_X34Y45         LUT5 (Prop_lut5_I3_O)        0.043     1.549 r  c1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.549    c1/nextstate[2]
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    c1/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 button_clk
                            (input port)
  Destination:            c1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.264ns (17.043%)  route 1.287ns (82.957%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button_clk (IN)
                         net (fo=0)                   0.000     0.000    button_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_clk_IBUF_inst/O
                         net (fo=3, routed)           1.287     1.506    c1/button_clk_IBUF
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.551 r  c1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.551    c1/FSM_sequential_state[0]_i_1_n_1
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    c1/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  c1/FSM_sequential_state_reg[0]/C





