{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 10:58:14 2017 " "Info: Processing started: Sat Dec 02 10:58:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EXP4 -c EXP4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EXP4 -c EXP4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXP4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXP4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXP4 " "Info: Found entity 1: EXP4" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "EXP4 " "Info: Elaborating entity \"EXP4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "control inst1 " "Warning: Block or symbol \"control\" of instance \"inst1\" overlaps another block or symbol" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1016 3040 3136 1368 "inst1" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Reg.bdf 1 1 " "Warning: Using design file Reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:MAR " "Info: Elaborating entity \"Reg\" for hierarchy \"Reg:MAR\"" {  } { { "EXP4.bdf" "MAR" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 800 2864 3088 896 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "maincontrol.v 1 1 " "Warning: Using design file maincontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 maincontrol " "Info: Found entity 1: maincontrol" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maincontrol maincontrol:inst4 " "Info: Elaborating entity \"maincontrol\" for hierarchy \"maincontrol:inst4\"" {  } { { "EXP4.bdf" "inst4" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1448 3448 3568 1896 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Start.bdf 1 1 " "Warning: Using design file Start.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Start " "Info: Found entity 1: Start" {  } { { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Start Start:inst42 " "Info: Elaborating entity \"Start\" for hierarchy \"Start:inst42\"" {  } { { "EXP4.bdf" "inst42" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2304 2600 2728 2424 "inst42" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Timing.bdf 1 1 " "Warning: Using design file Timing.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Timing " "Info: Found entity 1: Timing" {  } { { "Timing.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Timing.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing Timing:inst2 " "Info: Elaborating entity \"Timing\" for hierarchy \"Timing:inst2\"" {  } { { "EXP4.bdf" "inst2" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1464 2776 2872 1624 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "decoder24.bdf 1 1 " "Warning: Using design file decoder24.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder24 " "Info: Found entity 1: decoder24" {  } { { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder24 Timing:inst2\|decoder24:inst " "Info: Elaborating entity \"decoder24\" for hierarchy \"Timing:inst2\|decoder24:inst\"" {  } { { "Timing.bdf" "inst" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Timing.bdf" { { 184 592 688 312 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mod4add1.bdf 1 1 " "Warning: Using design file mod4add1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mod4add1 " "Info: Found entity 1: mod4add1" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod4add1 mod4add1:inst3 " "Info: Elaborating entity \"mod4add1\" for hierarchy \"mod4add1:inst3\"" {  } { { "EXP4.bdf" "inst3" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1464 2632 2728 1560 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "control.bdf 1 1 " "Warning: Using design file control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst1 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst1\"" {  } { { "EXP4.bdf" "inst1" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1016 3040 3136 1368 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "sel2.bdf 1 1 " "Warning: Using design file sel2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sel2 " "Info: Found entity 1: sel2" {  } { { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel2 sel2:inst23 " "Info: Elaborating entity \"sel2\" for hierarchy \"sel2:inst23\"" {  } { { "EXP4.bdf" "inst23" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 784 904 1224 880 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.bdf 1 1 " "Warning: Using design file ALU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "EXP4.bdf" "inst" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1040 864 1312 1136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "ALU.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/ALU.bdf" { { 248 1048 1080 248 "" "" } { 280 1024 1080 280 "" "" } { 312 1000 1080 312 "" "" } { 576 960 1088 576 "" "" } { 608 952 1088 608 "" "" } { 640 944 1088 640 "" "" } { 504 960 960 576 "" "" } { 488 952 952 608 "" "" } { 472 944 944 640 "" "" } { 488 712 952 488 "" "" } { 472 720 944 472 "" "" } { 504 704 960 504 "" "" } { 200 1048 1048 248 "" "" } { 184 1024 1024 280 "" "" } { 168 1000 1000 312 "" "" } { 248 712 712 488 "" "" } { 264 704 704 504 "" "" } { 280 48 64 376 "num\[0\]" "" } { 232 720 720 472 "" "" } { 264 72 88 376 "num\[1\]" "" } { 248 88 104 376 "num\[2\]" "" } { 232 104 120 376 "num\[3\]" "" } { 216 128 144 376 "num\[4\]" "" } { 200 144 160 376 "num\[5\]" "" } { 184 168 184 376 "num\[6\]" "" } { 280 696 696 520 "" "" } { 520 1080 1080 544 "" "" } { 544 1080 1088 544 "" "" } { 520 696 1080 520 "" "" } { 168 192 208 376 "num\[7\]" "" } { 376 224 224 488 "" "" } { 472 224 288 488 "num\[7..0\]" "" } { 264 32 88 264 "" "" } { 264 88 704 264 "" "" } { 376 64 88 376 "" "" } { 248 32 104 248 "" "" } { 248 104 712 248 "" "" } { 376 88 104 376 "" "" } { 232 32 120 232 "" "" } { 232 120 720 232 "" "" } { 376 104 120 376 "" "" } { 216 32 144 216 "" "" } { 216 144 1080 216 "" "" } { 376 120 144 376 "" "" } { 200 32 160 200 "" "" } { 200 160 1048 200 "" "" } { 376 144 160 376 "" "" } { 184 32 184 184 "" "" } { 184 184 1024 184 "" "" } { 376 160 184 376 "" "" } { 280 32 64 280 "" "" } { 280 64 696 280 "" "" } { 168 32 208 168 "" "" } { 168 208 1000 168 "" "" } { 376 184 208 376 "" "" } { 376 208 224 376 "" "" } { 360 223 272 376 "num\[7..0\]" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "ALU.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/ALU.bdf" { { 232 960 1080 232 "" "" } { 264 976 1080 264 "" "" } { 296 992 1080 296 "" "" } { 232 960 960 280 "" "" } { 264 976 976 296 "" "" } { 328 736 1080 328 "" "" } { 296 992 992 312 "" "" } { 560 928 1088 560 "" "" } { 592 920 1088 592 "" "" } { 624 912 1088 624 "" "" } { 656 904 1088 656 "" "" } { 312 752 992 312 "" "" } { 296 768 976 296 "" "" } { 280 784 960 280 "" "" } { 656 904 904 672 "" "" } { 592 920 920 704 "" "" } { 560 928 928 720 "" "" } { 624 912 912 688 "" "" } { 328 736 736 608 "" "" } { 312 752 752 624 "" "" } { 296 768 768 640 "" "" } { 280 784 784 656 "" "" } { 392 24 40 608 "d\[7\]" "" } { 392 40 56 624 "d\[6\]" "" } { 392 56 72 640 "d\[5\]" "" } { 392 72 88 656 "d\[4\]" "" } { 392 96 112 672 "d\[3\]" "" } { 392 120 136 688 "d\[2\]" "" } { 392 144 160 704 "d\[1\]" "" } { 392 168 184 720 "d\[0\]" "" } { 504 184 200 688 "d\[2\]" "" } { 504 200 216 704 "d\[1\]" "" } { 504 216 232 720 "d\[0\]" "" } { 608 16 40 608 "" "" } { 608 40 736 608 "" "" } { 624 16 56 624 "" "" } { 624 56 752 624 "" "" } { 392 40 56 392 "" "" } { 640 16 72 640 "" "" } { 640 72 768 640 "" "" } { 392 56 72 392 "" "" } { 656 16 88 656 "" "" } { 656 88 784 656 "" "" } { 392 72 88 392 "" "" } { 672 16 112 672 "" "" } { 672 112 904 672 "" "" } { 392 88 112 392 "" "" } { 392 112 136 392 "" "" } { 392 136 160 392 "" "" } { 392 160 184 392 "" "" } { 376 184 272 392 "d\[7..0\]" "" } { 720 16 184 720 "" "" } { 704 16 160 704 "" "" } { 688 16 136 688 "" "" } { 688 136 200 688 "" "" } { 688 200 912 688 "" "" } { 704 160 216 704 "" "" } { 704 216 920 704 "" "" } { 504 200 216 504 "" "" } { 720 184 232 720 "" "" } { 720 232 928 720 "" "" } { 504 216 232 504 "" "" } { 488 232 280 504 "d\[2..0\]" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift0.tdf 1 1 " "Warning: Using design file lpm_clshift0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Info: Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_clshift0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 ALU:inst\|lpm_clshift0:inst28 " "Info: Elaborating entity \"lpm_clshift0\" for hierarchy \"ALU:inst\|lpm_clshift0:inst28\"" {  } { { "ALU.bdf" "inst28" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/ALU.bdf" { { 464 280 456 560 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift0.tdf" "lpm_clshift_component" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_clshift0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift0.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_clshift0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Info: Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 3 " "Info: Parameter \"LPM_WIDTHDIST\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_clshift0.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_clshift0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_gic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_gic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_gic " "Info: Found entity 1: lpm_clshift_gic" {  } { { "db/lpm_clshift_gic.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/lpm_clshift_gic.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_gic ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated " "Info: Elaborating entity \"lpm_clshift_gic\" for hierarchy \"ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "f:/software/altera/81/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_divide1.tdf 1 1 " "Warning: Using design file lpm_divide1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide1 " "Info: Found entity 1: lpm_divide1" {  } { { "lpm_divide1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_divide1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide1 ALU:inst\|lpm_divide1:inst2 " "Info: Elaborating entity \"lpm_divide1\" for hierarchy \"ALU:inst\|lpm_divide1:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/ALU.bdf" { { 352 272 440 448 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component " "Info: Elaborating entity \"lpm_divide\" for hierarchy \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\"" {  } { { "lpm_divide1.tdf" "lpm_divide_component" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_divide1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\"" {  } { { "lpm_divide1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_divide1.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DIVIDE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DIVIDE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=TRUE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_divide1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_divide1.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_krp.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_krp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_krp " "Info: Found entity 1: lpm_divide_krp" {  } { { "db/lpm_divide_krp.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/lpm_divide_krp.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_krp ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated " "Info: Elaborating entity \"lpm_divide_krp\" for hierarchy \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "f:/software/altera/81/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_fkh ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider " "Info: Elaborating entity \"sign_div_unsign_fkh\" for hierarchy \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\"" {  } { { "db/lpm_divide_krp.tdf" "divider" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/lpm_divide_krp.tdf" 32 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Info: Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_00f ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider " "Info: Elaborating entity \"alt_u_div_00f\" for hierarchy \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\"" {  } { { "db/sign_div_unsign_fkh.tdf" "divider" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/sign_div_unsign_fkh.tdf" 32 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_lkc:add_sub_0 " "Info: Elaborating entity \"add_sub_lkc\" for hierarchy \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_00f.tdf" "add_sub_0" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_mkc:add_sub_1 " "Info: Elaborating entity \"add_sub_mkc\" for hierarchy \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_00f.tdf" "add_sub_1" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst\|74181:inst1 " "Info: Elaborating entity \"74181\" for hierarchy \"ALU:inst\|74181:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/ALU.bdf" { { 520 1088 1208 776 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|74181:inst1 " "Info: Elaborated megafunction instantiation \"ALU:inst\|74181:inst1\"" {  } { { "ALU.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/ALU.bdf" { { 520 1088 1208 776 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "selector.bdf 1 1 " "Warning: Using design file selector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Info: Found entity 1: selector" {  } { { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:inst15 " "Info: Elaborating entity \"selector\" for hierarchy \"selector:inst15\"" {  } { { "EXP4.bdf" "inst15" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1248 592 944 1344 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mul.bdf 1 1 " "Warning: Using design file mul.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Info: Found entity 1: mul" {  } { { "mul.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mul.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul mul:inst21 " "Info: Elaborating entity \"mul\" for hierarchy \"mul:inst21\"" {  } { { "EXP4.bdf" "inst21" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 904 1048 1240 1000 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74285 mul:inst21\|74285:inst " "Info: Elaborating entity \"74285\" for hierarchy \"mul:inst21\|74285:inst\"" {  } { { "mul.bdf" "inst" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mul.bdf" { { 208 528 632 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "mul:inst21\|74285:inst " "Info: Elaborated megafunction instantiation \"mul:inst21\|74285:inst\"" {  } { { "mul.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mul.bdf" { { 208 528 632 400 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74284 mul:inst21\|74284:inst1 " "Info: Elaborating entity \"74284\" for hierarchy \"mul:inst21\|74284:inst1\"" {  } { { "mul.bdf" "inst1" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mul.bdf" { { 400 528 632 592 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "mul:inst21\|74284:inst1 " "Info: Elaborated megafunction instantiation \"mul:inst21\|74284:inst1\"" {  } { { "mul.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mul.bdf" { { 400 528 632 592 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "tri8.bdf 1 1 " "Warning: Using design file tri8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tri8 " "Info: Found entity 1: tri8" {  } { { "tri8.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/tri8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri8 tri8:inst40 " "Info: Elaborating entity \"tri8\" for hierarchy \"tri8:inst40\"" {  } { { "EXP4.bdf" "inst40" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 616 3344 3440 808 "inst40" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "39 " "Info: Ignored 39 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "39 " "Info: Ignored 39 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "maincontrol:inst4\|CPMAR~11 " "Warning: Found clock multiplexer maincontrol:inst4\|CPMAR~11" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst8~1 " "Warning: Found clock multiplexer inst8~1" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "maincontrol:inst4\|M~24 " "Warning: Found clock multiplexer maincontrol:inst4\|M~24" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "maincontrol:inst4\|RB~34 " "Warning: Found clock multiplexer maincontrol:inst4\|RB~34" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "maincontrol:inst4\|MA~6 " "Warning: Found clock multiplexer maincontrol:inst4\|MA~6" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "435 " "Info: Implemented 435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "366 " "Info: Implemented 366 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 10:58:21 2017 " "Info: Processing ended: Sat Dec 02 10:58:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 10:58:22 2017 " "Info: Processing started: Sat Dec 02 10:58:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EXP4 -c EXP4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off EXP4 -c EXP4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "EXP4 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"EXP4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "f:/software/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "f:/software/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "f:/software/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "maincontrol:inst4\|CPMAR  " "Info: Automatically promoted node maincontrol:inst4\|CPMAR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { maincontrol:inst4|CPMAR } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "maincontrol:inst4\|CPPC  " "Info: Automatically promoted node maincontrol:inst4\|CPPC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { maincontrol:inst4|CPPC } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "maincontrol:inst4\|CPR0  " "Info: Automatically promoted node maincontrol:inst4\|CPR0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { maincontrol:inst4|CPR0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "maincontrol:inst4\|CPR1  " "Info: Automatically promoted node maincontrol:inst4\|CPR1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { maincontrol:inst4|CPR1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "maincontrol:inst4\|CPIR  " "Info: Automatically promoted node maincontrol:inst4\|CPIR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg:IR\|inst3 " "Info: Destination node Reg:IR\|inst3" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:IR|inst3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg:IR\|inst4 " "Info: Destination node Reg:IR\|inst4" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 480 336 400 560 "inst4" "" } } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:IR|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg:IR\|inst5 " "Info: Destination node Reg:IR\|inst5" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 584 336 400 664 "inst5" "" } } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:IR|inst5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg:IR\|inst8 " "Info: Destination node Reg:IR\|inst8" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:IR|inst8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reg:IR\|inst7 " "Info: Destination node Reg:IR\|inst7" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 688 336 400 768 "inst7" "" } } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:IR|inst7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { maincontrol:inst4|CPIR } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1688 2728 2776 1752 "inst12" "" } } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "29.457 ns register register " "Info: Estimated most critical path is register to register delay of 29.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:R1\|inst2 1 REG LAB_X10_Y10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y10; Fanout = 2; REG Node = 'Reg:R1\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:R1|inst2 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 272 336 400 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.650 ns) 0.880 ns selector:inst16\|inst29 2 COMB LAB_X10_Y10 9 " "Info: 2: + IC(0.230 ns) + CELL(0.650 ns) = 0.880 ns; Loc. = LAB_X10_Y10; Fanout = 9; COMB Node = 'selector:inst16\|inst29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { Reg:R1|inst2 selector:inst16|inst29 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 336 672 736 384 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.539 ns) 2.339 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388 3 COMB LAB_X10_Y14 10 " "Info: 3: + IC(0.920 ns) + CELL(0.539 ns) = 2.339 ns; Loc. = LAB_X10_Y14; Fanout = 10; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.647 ns) 3.146 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389 4 COMB LAB_X10_Y14 4 " "Info: 4: + IC(0.160 ns) + CELL(0.647 ns) = 3.146 ns; Loc. = LAB_X10_Y14; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 3.957 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460 5 COMB LAB_X10_Y14 2 " "Info: 5: + IC(0.605 ns) + CELL(0.206 ns) = 3.957 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 4.768 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 6 COMB LAB_X10_Y14 2 " "Info: 6: + IC(0.187 ns) + CELL(0.624 ns) = 4.768 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 5.579 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 7 COMB LAB_X10_Y14 3 " "Info: 7: + IC(0.187 ns) + CELL(0.624 ns) = 5.579 ns; Loc. = LAB_X10_Y14; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 6.778 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 8 COMB LAB_X10_Y14 2 " "Info: 8: + IC(0.578 ns) + CELL(0.621 ns) = 6.778 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.864 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 9 COMB LAB_X10_Y14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.864 ns; Loc. = LAB_X10_Y14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 7.370 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 10 COMB LAB_X10_Y14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 7.370 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 8.181 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 11 COMB LAB_X10_Y14 3 " "Info: 11: + IC(0.160 ns) + CELL(0.651 ns) = 8.181 ns; Loc. = LAB_X10_Y14; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 8.992 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 12 COMB LAB_X10_Y14 3 " "Info: 12: + IC(0.605 ns) + CELL(0.206 ns) = 8.992 ns; Loc. = LAB_X10_Y14; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.621 ns) 10.923 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 13 COMB LAB_X9_Y11 2 " "Info: 13: + IC(1.310 ns) + CELL(0.621 ns) = 10.923 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.009 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 14 COMB LAB_X9_Y11 1 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 11.009 ns; Loc. = LAB_X9_Y11; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.515 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 15 COMB LAB_X9_Y11 2 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 11.515 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 12.326 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 16 COMB LAB_X9_Y11 4 " "Info: 16: + IC(0.160 ns) + CELL(0.651 ns) = 12.326 ns; Loc. = LAB_X9_Y11; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 13.137 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 17 COMB LAB_X9_Y11 3 " "Info: 17: + IC(0.605 ns) + CELL(0.206 ns) = 13.137 ns; Loc. = LAB_X9_Y11; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 14.336 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 18 COMB LAB_X9_Y11 2 " "Info: 18: + IC(0.578 ns) + CELL(0.621 ns) = 14.336 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.422 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 19 COMB LAB_X9_Y11 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 14.422 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.508 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 20 COMB LAB_X9_Y11 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 14.508 ns; Loc. = LAB_X9_Y11; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.014 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 21 COMB LAB_X9_Y11 6 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 15.014 ns; Loc. = LAB_X9_Y11; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 16.132 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 22 COMB LAB_X8_Y11 3 " "Info: 22: + IC(0.912 ns) + CELL(0.206 ns) = 16.132 ns; Loc. = LAB_X8_Y11; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 17.331 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 23 COMB LAB_X8_Y11 2 " "Info: 23: + IC(0.578 ns) + CELL(0.621 ns) = 17.331 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.417 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 24 COMB LAB_X8_Y11 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 17.417 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.503 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 25 COMB LAB_X8_Y11 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 17.503 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.589 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 26 COMB LAB_X8_Y11 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 17.589 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.675 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 27 COMB LAB_X8_Y11 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 17.675 ns; Loc. = LAB_X8_Y11; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.181 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 28 COMB LAB_X8_Y11 2 " "Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 18.181 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 18.992 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 29 COMB LAB_X8_Y11 6 " "Info: 29: + IC(0.160 ns) + CELL(0.651 ns) = 18.992 ns; Loc. = LAB_X8_Y11; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 19.803 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 30 COMB LAB_X8_Y11 3 " "Info: 30: + IC(0.605 ns) + CELL(0.206 ns) = 19.803 ns; Loc. = LAB_X8_Y11; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.621 ns) 21.719 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 31 COMB LAB_X8_Y12 2 " "Info: 31: + IC(1.295 ns) + CELL(0.621 ns) = 21.719 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.805 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 32 COMB LAB_X8_Y12 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 21.805 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.891 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 33 COMB LAB_X8_Y12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 21.891 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.977 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 34 COMB LAB_X8_Y12 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 21.977 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.063 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 35 COMB LAB_X8_Y12 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 22.063 ns; Loc. = LAB_X8_Y12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 22.569 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 36 COMB LAB_X8_Y12 8 " "Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 22.569 ns; Loc. = LAB_X8_Y12; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 23.380 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 37 COMB LAB_X8_Y12 1 " "Info: 37: + IC(0.441 ns) + CELL(0.370 ns) = 23.380 ns; Loc. = LAB_X8_Y12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 24.886 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 38 COMB LAB_X9_Y12 1 " "Info: 38: + IC(0.885 ns) + CELL(0.621 ns) = 24.886 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.972 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 39 COMB LAB_X9_Y12 1 " "Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 24.972 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.058 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 40 COMB LAB_X9_Y12 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 25.058 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.144 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 41 COMB LAB_X9_Y12 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 25.144 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.230 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 42 COMB LAB_X9_Y12 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 25.230 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.316 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 43 COMB LAB_X9_Y12 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 25.316 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.402 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 44 COMB LAB_X9_Y12 1 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 25.402 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.908 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 45 COMB LAB_X9_Y12 1 " "Info: 45: + IC(0.000 ns) + CELL(0.506 ns) = 25.908 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 26.719 ns sel2:inst23\|inst17~39 46 COMB LAB_X9_Y12 1 " "Info: 46: + IC(0.605 ns) + CELL(0.206 ns) = 26.719 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 27.530 ns sel2:inst23\|inst17~40 47 COMB LAB_X9_Y12 6 " "Info: 47: + IC(0.605 ns) + CELL(0.206 ns) = 27.530 ns; Loc. = LAB_X9_Y12; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.108 ns) 29.457 ns Reg:PC\|inst8 48 REG LAB_X12_Y14 2 " "Info: 48: + IC(1.819 ns) + CELL(0.108 ns) = 29.457 ns; Loc. = LAB_X12_Y14; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.267 ns ( 51.83 % ) " "Info: Total cell delay = 15.267 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.190 ns ( 48.17 % ) " "Info: Total interconnect delay = 14.190 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.457 ns" { Reg:R1|inst2 selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 1213 " "Info: 1 (of 1213) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y10 X10_Y19 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Warning: Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMdata7 0 " "Info: Pin \"RAMdata7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMdata6 0 " "Info: Pin \"RAMdata6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMdata5 0 " "Info: Pin \"RAMdata5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMdata4 0 " "Info: Pin \"RAMdata4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMdata3 0 " "Info: Pin \"RAMdata3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMdata2 0 " "Info: Pin \"RAMdata2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMdata1 0 " "Info: Pin \"RAMdata1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMdata0 0 " "Info: Pin \"RAMdata0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMaddr0 0 " "Info: Pin \"RAMaddr0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMaddr1 0 " "Info: Pin \"RAMaddr1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMaddr2 0 " "Info: Pin \"RAMaddr2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMaddr3 0 " "Info: Pin \"RAMaddr3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMaddr4 0 " "Info: Pin \"RAMaddr4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMaddr5 0 " "Info: Pin \"RAMaddr5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMaddr6 0 " "Info: Pin \"RAMaddr6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMaddr7 0 " "Info: Pin \"RAMaddr7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR0 0 " "Info: Pin \"OR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR1 0 " "Info: Pin \"OR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR2 0 " "Info: Pin \"OR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR3 0 " "Info: Pin \"OR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR4 0 " "Info: Pin \"OR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR5 0 " "Info: Pin \"OR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR6 0 " "Info: Pin \"OR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR7 0 " "Info: Pin \"OR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR20 0 " "Info: Pin \"OR20\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR21 0 " "Info: Pin \"OR21\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR22 0 " "Info: Pin \"OR22\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR23 0 " "Info: Pin \"OR23\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR24 0 " "Info: Pin \"OR24\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR25 0 " "Info: Pin \"OR25\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR26 0 " "Info: Pin \"OR26\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OR27 0 " "Info: Pin \"OR27\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPC0 0 " "Info: Pin \"OPC0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPC1 0 " "Info: Pin \"OPC1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPC2 0 " "Info: Pin \"OPC2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPC3 0 " "Info: Pin \"OPC3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPC4 0 " "Info: Pin \"OPC4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPC5 0 " "Info: Pin \"OPC5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPC6 0 " "Info: Pin \"OPC6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPC7 0 " "Info: Pin \"OPC7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OIR4 0 " "Info: Pin \"OIR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OIR5 0 " "Info: Pin \"OIR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OIR6 0 " "Info: Pin \"OIR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OIR7 0 " "Info: Pin \"OIR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OMAR1 0 " "Info: Pin \"OMAR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OMAR2 0 " "Info: Pin \"OMAR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OMAR3 0 " "Info: Pin \"OMAR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OIR0 0 " "Info: Pin \"OIR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OIR1 0 " "Info: Pin \"OIR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OIR2 0 " "Info: Pin \"OIR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OIR3 0 " "Info: Pin \"OIR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDN 0 " "Info: Pin \"RDN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WRN 0 " "Info: Pin \"WRN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OMAR7 0 " "Info: Pin \"OMAR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OMAR6 0 " "Info: Pin \"OMAR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OMAR4 0 " "Info: Pin \"OMAR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OMAR5 0 " "Info: Pin \"OMAR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OMAR0 0 " "Info: Pin \"OMAR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m 0 " "Info: Pin \"m\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3 0 " "Info: Pin \"s3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2 0 " "Info: Pin \"s2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1 0 " "Info: Pin \"s1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0 0 " "Info: Pin \"s0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cn 0 " "Info: Pin \"cn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "maincontrol:inst4\|RB~224 " "Info: Following pins have the same output enable: maincontrol:inst4\|RB~224" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMdata7 3.3-V LVTTL " "Info: Type bi-directional pin RAMdata7 uses the 3.3-V LVTTL I/O standard" {  } { { "f:/software/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/altera/81/quartus/bin/pin_planner.ppl" { RAMdata7 } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMdata7" } } } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 640 3672 3848 656 "RAMdata7" "" } } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMdata7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMdata6 3.3-V LVTTL " "Info: Type bi-directional pin RAMdata6 uses the 3.3-V LVTTL I/O standard" {  } { { "f:/software/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/altera/81/quartus/bin/pin_planner.ppl" { RAMdata6 } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMdata6" } } } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 656 3672 3848 672 "RAMdata6" "" } } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMdata6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMdata5 3.3-V LVTTL " "Info: Type bi-directional pin RAMdata5 uses the 3.3-V LVTTL I/O standard" {  } { { "f:/software/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/altera/81/quartus/bin/pin_planner.ppl" { RAMdata5 } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMdata5" } } } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 672 3672 3848 688 "RAMdata5" "" } } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMdata5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMdata4 3.3-V LVTTL " "Info: Type bi-directional pin RAMdata4 uses the 3.3-V LVTTL I/O standard" {  } { { "f:/software/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/altera/81/quartus/bin/pin_planner.ppl" { RAMdata4 } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMdata4" } } } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 688 3672 3848 704 "RAMdata4" "" } } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMdata4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMdata3 3.3-V LVTTL " "Info: Type bi-directional pin RAMdata3 uses the 3.3-V LVTTL I/O standard" {  } { { "f:/software/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/altera/81/quartus/bin/pin_planner.ppl" { RAMdata3 } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMdata3" } } } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 704 3672 3848 720 "RAMdata3" "" } } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMdata3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMdata2 3.3-V LVTTL " "Info: Type bi-directional pin RAMdata2 uses the 3.3-V LVTTL I/O standard" {  } { { "f:/software/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/altera/81/quartus/bin/pin_planner.ppl" { RAMdata2 } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMdata2" } } } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 720 3672 3848 736 "RAMdata2" "" } } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMdata2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMdata1 3.3-V LVTTL " "Info: Type bi-directional pin RAMdata1 uses the 3.3-V LVTTL I/O standard" {  } { { "f:/software/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/altera/81/quartus/bin/pin_planner.ppl" { RAMdata1 } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMdata1" } } } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 736 3672 3848 752 "RAMdata1" "" } } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMdata1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMdata0 3.3-V LVTTL " "Info: Type bi-directional pin RAMdata0 uses the 3.3-V LVTTL I/O standard" {  } { { "f:/software/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/software/altera/81/quartus/bin/pin_planner.ppl" { RAMdata0 } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMdata0" } } } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 752 3672 3848 768 "RAMdata0" "" } } } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMdata0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "301 " "Info: Peak virtual memory: 301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 10:58:26 2017 " "Info: Processing ended: Sat Dec 02 10:58:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 10:58:27 2017 " "Info: Processing started: Sat Dec 02 10:58:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EXP4 -c EXP4 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off EXP4 -c EXP4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 10:58:28 2017 " "Info: Processing ended: Sat Dec 02 10:58:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 10:58:29 2017 " "Info: Processing started: Sat Dec 02 10:58:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EXP4 -c EXP4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EXP4 -c EXP4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "132 " "Info: Assuming node \"132\" is an undefined clock" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "132" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CHO " "Info: Assuming node \"CHO\" is an undefined clock" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2136 2320 2488 2152 "CHO" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHO" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "131 " "Info: Assuming node \"131\" is an undefined clock" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2624 2640 2704 "131" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "131" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ON/OFF " "Info: Assuming node \"ON/OFF\" is an undefined clock" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2656 2672 2704 "ON/OFF" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ON/OFF" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "45 " "Warning: Found 45 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPMAR~106 " "Info: Detected gated clock \"maincontrol:inst4\|CPMAR~106\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPMAR~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPMAR~107 " "Info: Detected gated clock \"maincontrol:inst4\|CPMAR~107\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPMAR~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPMAR " "Info: Detected gated clock \"maincontrol:inst4\|CPMAR\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPMAR" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|M~699 " "Info: Detected gated clock \"maincontrol:inst4\|M~699\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|M~699" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|M~700 " "Info: Detected gated clock \"maincontrol:inst4\|M~700\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|M~700" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Start:inst42\|inst~41 " "Info: Detected gated clock \"Start:inst42\|inst~41\" as buffer" {  } { { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Start:inst42\|inst~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Start:inst42\|inst6 " "Info: Detected ripple clock \"Start:inst42\|inst6\" as buffer" {  } { { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 296 520 584 376 "inst6" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Start:inst42\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst16~135 " "Info: Detected gated clock \"control:inst1\|inst16~135\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 632 880 944 712 "inst16" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst16~135" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst16~131 " "Info: Detected gated clock \"control:inst1\|inst16~131\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 632 880 944 712 "inst16" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst16~131" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Start:inst42\|inst~42 " "Info: Detected gated clock \"Start:inst42\|inst~42\" as buffer" {  } { { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Start:inst42\|inst~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPPC~96 " "Info: Detected gated clock \"maincontrol:inst4\|CPPC~96\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPPC~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst16~132 " "Info: Detected gated clock \"control:inst1\|inst16~132\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 632 880 944 712 "inst16" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst16~132" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPR1~240 " "Info: Detected gated clock \"maincontrol:inst4\|CPR1~240\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPR1~240" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst4 " "Info: Detected ripple clock \"Reg:IR\|inst4\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 480 336 400 560 "inst4" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst5 " "Info: Detected ripple clock \"Reg:IR\|inst5\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 584 336 400 664 "inst5" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst7 " "Info: Detected ripple clock \"Reg:IR\|inst7\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 688 336 400 768 "inst7" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst8 " "Info: Detected ripple clock \"Reg:IR\|inst8\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|RB~226 " "Info: Detected gated clock \"maincontrol:inst4\|RB~226\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|RB~226" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPIR " "Info: Detected gated clock \"maincontrol:inst4\|CPIR\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPIR" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst1 " "Info: Detected ripple clock \"Reg:IR\|inst1\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 168 336 400 248 "inst1" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst " "Info: Detected ripple clock \"Reg:IR\|inst\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 64 336 400 144 "inst" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|MA~116 " "Info: Detected gated clock \"maincontrol:inst4\|MA~116\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|MA~116" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst2 " "Info: Detected ripple clock \"Reg:IR\|inst2\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 272 336 400 352 "inst2" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|MA~117 " "Info: Detected gated clock \"maincontrol:inst4\|MA~117\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|MA~117" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPR0 " "Info: Detected gated clock \"maincontrol:inst4\|CPR0\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPR0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPPC " "Info: Detected gated clock \"maincontrol:inst4\|CPPC\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPPC" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst1~26 " "Info: Detected gated clock \"control:inst1\|inst1~26\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 1240 1224 1288 1288 "inst1" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst1~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst16~125 " "Info: Detected gated clock \"control:inst1\|inst16~125\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 632 880 944 712 "inst16" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst16~125" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst1~25 " "Info: Detected gated clock \"control:inst1\|inst1~25\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 1240 1224 1288 1288 "inst1" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst1~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst16~127 " "Info: Detected gated clock \"control:inst1\|inst16~127\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 632 880 944 712 "inst16" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst16~127" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|RB~225 " "Info: Detected gated clock \"maincontrol:inst4\|RB~225\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|RB~225" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|RB~227 " "Info: Detected gated clock \"maincontrol:inst4\|RB~227\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|RB~227" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst16~124 " "Info: Detected gated clock \"control:inst1\|inst16~124\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 632 880 944 712 "inst16" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst16~124" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst3 " "Info: Detected ripple clock \"Reg:IR\|inst3\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|MA~119 " "Info: Detected gated clock \"maincontrol:inst4\|MA~119\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|MA~119" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|MA~118 " "Info: Detected gated clock \"maincontrol:inst4\|MA~118\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|MA~118" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "mod4add1:inst3\|inst2 " "Info: Detected ripple clock \"mod4add1:inst3\|inst2\" as buffer" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "mod4add1:inst3\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "mod4add1:inst3\|inst " "Info: Detected ripple clock \"mod4add1:inst3\|inst\" as buffer" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "mod4add1:inst3\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Timing:inst2\|decoder24:inst\|inst1 " "Info: Detected gated clock \"Timing:inst2\|decoder24:inst\|inst1\" as buffer" {  } { { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timing:inst2\|decoder24:inst\|inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|RB~228 " "Info: Detected gated clock \"maincontrol:inst4\|RB~228\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|RB~228" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst6~11 " "Info: Detected gated clock \"inst6~11\" as buffer" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1360 2832 2896 1408 "inst6" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Timing:inst2\|decoder24:inst\|inst1~34 " "Info: Detected gated clock \"Timing:inst2\|decoder24:inst\|inst1~34\" as buffer" {  } { { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timing:inst2\|decoder24:inst\|inst1~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|MA~120 " "Info: Detected gated clock \"maincontrol:inst4\|MA~120\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|MA~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Timing:inst2\|inst4 " "Info: Detected ripple clock \"Timing:inst2\|inst4\" as buffer" {  } { { "Timing.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Timing.bdf" { { 400 728 792 480 "inst4" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timing:inst2\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "132 register mod4add1:inst3\|inst2 register Reg:PC\|inst8 14.97 MHz 66.798 ns Internal " "Info: Clock \"132\" has Internal fmax of 14.97 MHz between source register \"mod4add1:inst3\|inst2\" and destination register \"Reg:PC\|inst8\" (period= 66.798 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.600 ns + Longest register register " "Info: + Longest register to register delay is 31.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst2 1 REG LCFF_X13_Y10_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.706 ns) + CELL(0.589 ns) 3.295 ns Timing:inst2\|decoder24:inst\|inst1~34 2 COMB LCCOMB_X12_Y14_N12 6 " "Info: 2: + IC(2.706 ns) + CELL(0.589 ns) = 3.295 ns; Loc. = LCCOMB_X12_Y14_N12; Fanout = 6; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1~34 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.206 ns) 4.552 ns maincontrol:inst4\|PB~194 3 COMB LCCOMB_X12_Y14_N20 8 " "Info: 3: + IC(1.051 ns) + CELL(0.206 ns) = 4.552 ns; Loc. = LCCOMB_X12_Y14_N20; Fanout = 8; COMB Node = 'maincontrol:inst4\|PB~194'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|PB~194 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.651 ns) 6.776 ns selector:inst16\|inst29 4 COMB LCCOMB_X10_Y10_N24 9 " "Info: 4: + IC(1.573 ns) + CELL(0.651 ns) = 6.776 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 9; COMB Node = 'selector:inst16\|inst29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.224 ns" { maincontrol:inst4|PB~194 selector:inst16|inst29 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 336 672 736 384 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.202 ns) 8.083 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388 5 COMB LCCOMB_X10_Y14_N28 10 " "Info: 5: + IC(1.105 ns) + CELL(0.202 ns) = 8.083 ns; Loc. = LCCOMB_X10_Y14_N28; Fanout = 10; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 8.674 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389 6 COMB LCCOMB_X10_Y14_N22 4 " "Info: 6: + IC(0.385 ns) + CELL(0.206 ns) = 8.674 ns; Loc. = LCCOMB_X10_Y14_N22; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 9.272 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460 7 COMB LCCOMB_X10_Y14_N24 2 " "Info: 7: + IC(0.392 ns) + CELL(0.206 ns) = 9.272 ns; Loc. = LCCOMB_X10_Y14_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.370 ns) 10.022 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 8 COMB LCCOMB_X10_Y14_N12 2 " "Info: 8: + IC(0.380 ns) + CELL(0.370 ns) = 10.022 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 10.595 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 9 COMB LCCOMB_X10_Y14_N30 3 " "Info: 9: + IC(0.367 ns) + CELL(0.206 ns) = 10.595 ns; Loc. = LCCOMB_X10_Y14_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.596 ns) 11.576 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 10 COMB LCCOMB_X10_Y14_N4 2 " "Info: 10: + IC(0.385 ns) + CELL(0.596 ns) = 11.576 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.662 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 11 COMB LCCOMB_X10_Y14_N6 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 11.662 ns; Loc. = LCCOMB_X10_Y14_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.168 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 12 COMB LCCOMB_X10_Y14_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 12.168 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.319 ns) 12.865 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 13 COMB LCCOMB_X10_Y14_N0 3 " "Info: 13: + IC(0.378 ns) + CELL(0.319 ns) = 12.865 ns; Loc. = LCCOMB_X10_Y14_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 13.451 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 14 COMB LCCOMB_X10_Y14_N20 3 " "Info: 14: + IC(0.380 ns) + CELL(0.206 ns) = 13.451 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.596 ns) 15.161 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 15 COMB LCCOMB_X9_Y11_N10 2 " "Info: 15: + IC(1.114 ns) + CELL(0.596 ns) = 15.161 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.247 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 16 COMB LCCOMB_X9_Y11_N12 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 15.247 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.753 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 17 COMB LCCOMB_X9_Y11_N14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 15.753 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 16.455 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 18 COMB LCCOMB_X9_Y11_N0 4 " "Info: 18: + IC(0.383 ns) + CELL(0.319 ns) = 16.455 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 17.046 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 19 COMB LCCOMB_X9_Y11_N16 3 " "Info: 19: + IC(0.385 ns) + CELL(0.206 ns) = 17.046 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.621 ns) 18.059 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 20 COMB LCCOMB_X9_Y11_N22 2 " "Info: 20: + IC(0.392 ns) + CELL(0.621 ns) = 18.059 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.145 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 21 COMB LCCOMB_X9_Y11_N24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 18.145 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.231 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 22 COMB LCCOMB_X9_Y11_N26 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 18.231 ns; Loc. = LCCOMB_X9_Y11_N26; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.737 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 23 COMB LCCOMB_X9_Y11_N28 6 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 18.737 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.206 ns) 19.669 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 24 COMB LCCOMB_X8_Y11_N0 3 " "Info: 24: + IC(0.726 ns) + CELL(0.206 ns) = 19.669 ns; Loc. = LCCOMB_X8_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.596 ns) 20.638 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 25 COMB LCCOMB_X8_Y11_N16 2 " "Info: 25: + IC(0.373 ns) + CELL(0.596 ns) = 20.638 ns; Loc. = LCCOMB_X8_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.724 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 26 COMB LCCOMB_X8_Y11_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 20.724 ns; Loc. = LCCOMB_X8_Y11_N18; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.810 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 27 COMB LCCOMB_X8_Y11_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 20.810 ns; Loc. = LCCOMB_X8_Y11_N20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.896 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 28 COMB LCCOMB_X8_Y11_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 20.896 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.982 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 29 COMB LCCOMB_X8_Y11_N24 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 20.982 ns; Loc. = LCCOMB_X8_Y11_N24; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.488 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 30 COMB LCCOMB_X8_Y11_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 21.488 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 22.062 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 31 COMB LCCOMB_X8_Y11_N10 6 " "Info: 31: + IC(0.368 ns) + CELL(0.206 ns) = 22.062 ns; Loc. = LCCOMB_X8_Y11_N10; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 22.657 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 32 COMB LCCOMB_X8_Y11_N6 3 " "Info: 32: + IC(0.389 ns) + CELL(0.206 ns) = 22.657 ns; Loc. = LCCOMB_X8_Y11_N6; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.596 ns) 24.334 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 33 COMB LCCOMB_X8_Y12_N8 2 " "Info: 33: + IC(1.081 ns) + CELL(0.596 ns) = 24.334 ns; Loc. = LCCOMB_X8_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.420 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 34 COMB LCCOMB_X8_Y12_N10 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 24.420 ns; Loc. = LCCOMB_X8_Y12_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.506 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 35 COMB LCCOMB_X8_Y12_N12 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 24.506 ns; Loc. = LCCOMB_X8_Y12_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 24.696 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 36 COMB LCCOMB_X8_Y12_N14 2 " "Info: 36: + IC(0.000 ns) + CELL(0.190 ns) = 24.696 ns; Loc. = LCCOMB_X8_Y12_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.782 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 37 COMB LCCOMB_X8_Y12_N16 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 24.782 ns; Loc. = LCCOMB_X8_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.288 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 38 COMB LCCOMB_X8_Y12_N18 8 " "Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 25.288 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.206 ns) 25.895 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 39 COMB LCCOMB_X8_Y12_N28 1 " "Info: 39: + IC(0.401 ns) + CELL(0.206 ns) = 25.895 ns; Loc. = LCCOMB_X8_Y12_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.596 ns) 27.162 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 40 COMB LCCOMB_X9_Y12_N6 1 " "Info: 40: + IC(0.671 ns) + CELL(0.596 ns) = 27.162 ns; Loc. = LCCOMB_X9_Y12_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.248 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 41 COMB LCCOMB_X9_Y12_N8 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 27.248 ns; Loc. = LCCOMB_X9_Y12_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.334 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 42 COMB LCCOMB_X9_Y12_N10 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 27.334 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.420 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 43 COMB LCCOMB_X9_Y12_N12 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 27.420 ns; Loc. = LCCOMB_X9_Y12_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 27.610 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 44 COMB LCCOMB_X9_Y12_N14 1 " "Info: 44: + IC(0.000 ns) + CELL(0.190 ns) = 27.610 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.696 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 45 COMB LCCOMB_X9_Y12_N16 1 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 27.696 ns; Loc. = LCCOMB_X9_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.782 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 46 COMB LCCOMB_X9_Y12_N18 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 27.782 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 28.288 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 47 COMB LCCOMB_X9_Y12_N20 1 " "Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 28.288 ns; Loc. = LCCOMB_X9_Y12_N20; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 29.029 ns sel2:inst23\|inst17~39 48 COMB LCCOMB_X9_Y12_N30 1 " "Info: 48: + IC(0.371 ns) + CELL(0.370 ns) = 29.029 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 29.596 ns sel2:inst23\|inst17~40 49 COMB LCCOMB_X9_Y12_N0 6 " "Info: 49: + IC(0.361 ns) + CELL(0.206 ns) = 29.596 ns; Loc. = LCCOMB_X9_Y12_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.460 ns) 31.600 ns Reg:PC\|inst8 50 REG LCFF_X12_Y14_N13 2 " "Info: 50: + IC(1.544 ns) + CELL(0.460 ns) = 31.600 ns; Loc. = LCFF_X12_Y14_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.939 ns ( 44.11 % ) " "Info: Total cell delay = 13.939 ns ( 44.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.661 ns ( 55.89 % ) " "Info: Total interconnect delay = 17.661 ns ( 55.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "31.600 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|PB~194 selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "31.600 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|PB~194 {} selector:inst16|inst29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 2.706ns 1.051ns 1.573ns 1.105ns 0.385ns 0.392ns 0.380ns 0.367ns 0.385ns 0.000ns 0.000ns 0.378ns 0.380ns 1.114ns 0.000ns 0.000ns 0.383ns 0.385ns 0.392ns 0.000ns 0.000ns 0.000ns 0.726ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.368ns 0.389ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.401ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.371ns 0.361ns 1.544ns } { 0.000ns 0.589ns 0.206ns 0.651ns 0.202ns 0.206ns 0.206ns 0.370ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.535 ns - Smallest " "Info: - Smallest clock skew is -1.535 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "132 destination 7.349 ns + Shortest register " "Info: + Shortest clock path from clock \"132\" to destination register is 7.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 132 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 132 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(0.206 ns) 2.998 ns inst8 2 COMB LCCOMB_X14_Y13_N18 6 " "Info: 2: + IC(1.642 ns) + CELL(0.206 ns) = 2.998 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { 132 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.202 ns) 3.575 ns maincontrol:inst4\|CPPC 3 COMB LCCOMB_X14_Y13_N24 1 " "Info: 3: + IC(0.375 ns) + CELL(0.202 ns) = 3.575 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPPC'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { inst8 maincontrol:inst4|CPPC } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(0.000 ns) 5.758 ns maincontrol:inst4\|CPPC~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(2.183 ns) + CELL(0.000 ns) = 5.758 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPPC~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 7.349 ns Reg:PC\|inst8 5 REG LCFF_X12_Y14_N13 2 " "Info: 5: + IC(0.925 ns) + CELL(0.666 ns) = 7.349 ns; Loc. = LCFF_X12_Y14_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 30.26 % ) " "Info: Total cell delay = 2.224 ns ( 30.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.125 ns ( 69.74 % ) " "Info: Total interconnect delay = 5.125 ns ( 69.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { 132 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.349 ns" { 132 {} 132~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.642ns 0.375ns 2.183ns 0.925ns } { 0.000ns 1.150ns 0.206ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "132 source 8.884 ns - Longest register " "Info: - Longest clock path from clock \"132\" to source register is 8.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 132 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 132 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.970 ns) 3.717 ns Start:inst42\|inst6 2 REG LCFF_X14_Y13_N3 1 " "Info: 2: + IC(1.597 ns) + CELL(0.970 ns) = 3.717 ns; Loc. = LCFF_X14_Y13_N3; Fanout = 1; REG Node = 'Start:inst42\|inst6'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { 132 Start:inst42|inst6 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 296 520 584 376 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.580 ns) 4.736 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y13_N0 1 " "Info: 3: + IC(0.439 ns) + CELL(0.580 ns) = 4.736 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { Start:inst42|inst6 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 5.730 ns inst8 4 COMB LCCOMB_X14_Y13_N18 6 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 5.730 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.970 ns) 7.804 ns mod4add1:inst3\|inst 5 REG LCFF_X13_Y10_N3 14 " "Info: 5: + IC(1.104 ns) + CELL(0.970 ns) = 7.804 ns; Loc. = LCFF_X13_Y10_N3; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.666 ns) 8.884 ns mod4add1:inst3\|inst2 6 REG LCFF_X13_Y10_N9 13 " "Info: 6: + IC(0.414 ns) + CELL(0.666 ns) = 8.884 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.960 ns ( 55.83 % ) " "Info: Total cell delay = 4.960 ns ( 55.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.924 ns ( 44.17 % ) " "Info: Total interconnect delay = 3.924 ns ( 44.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.884 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.884 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 1.597ns 0.439ns 0.370ns 1.104ns 0.414ns } { 0.000ns 1.150ns 0.970ns 0.580ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { 132 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.349 ns" { 132 {} 132~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.642ns 0.375ns 2.183ns 0.925ns } { 0.000ns 1.150ns 0.206ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.884 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.884 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 1.597ns 0.439ns 0.370ns 1.104ns 0.414ns } { 0.000ns 1.150ns 0.970ns 0.580ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "31.600 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|PB~194 selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "31.600 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|PB~194 {} selector:inst16|inst29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 2.706ns 1.051ns 1.573ns 1.105ns 0.385ns 0.392ns 0.380ns 0.367ns 0.385ns 0.000ns 0.000ns 0.378ns 0.380ns 1.114ns 0.000ns 0.000ns 0.383ns 0.385ns 0.392ns 0.000ns 0.000ns 0.000ns 0.726ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.368ns 0.389ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.401ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.371ns 0.361ns 1.544ns } { 0.000ns 0.589ns 0.206ns 0.651ns 0.202ns 0.206ns 0.206ns 0.370ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.460ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { 132 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.349 ns" { 132 {} 132~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.642ns 0.375ns 2.183ns 0.925ns } { 0.000ns 1.150ns 0.206ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.884 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.884 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 1.597ns 0.439ns 0.370ns 1.104ns 0.414ns } { 0.000ns 1.150ns 0.970ns 0.580ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CHO register mod4add1:inst3\|inst2 register Reg:PC\|inst8 16.3 MHz 61.334 ns Internal " "Info: Clock \"CHO\" has Internal fmax of 16.3 MHz between source register \"mod4add1:inst3\|inst2\" and destination register \"Reg:PC\|inst8\" (period= 61.334 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.600 ns + Longest register register " "Info: + Longest register to register delay is 31.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst2 1 REG LCFF_X13_Y10_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.706 ns) + CELL(0.589 ns) 3.295 ns Timing:inst2\|decoder24:inst\|inst1~34 2 COMB LCCOMB_X12_Y14_N12 6 " "Info: 2: + IC(2.706 ns) + CELL(0.589 ns) = 3.295 ns; Loc. = LCCOMB_X12_Y14_N12; Fanout = 6; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1~34 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.206 ns) 4.552 ns maincontrol:inst4\|PB~194 3 COMB LCCOMB_X12_Y14_N20 8 " "Info: 3: + IC(1.051 ns) + CELL(0.206 ns) = 4.552 ns; Loc. = LCCOMB_X12_Y14_N20; Fanout = 8; COMB Node = 'maincontrol:inst4\|PB~194'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|PB~194 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.651 ns) 6.776 ns selector:inst16\|inst29 4 COMB LCCOMB_X10_Y10_N24 9 " "Info: 4: + IC(1.573 ns) + CELL(0.651 ns) = 6.776 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 9; COMB Node = 'selector:inst16\|inst29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.224 ns" { maincontrol:inst4|PB~194 selector:inst16|inst29 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 336 672 736 384 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.202 ns) 8.083 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388 5 COMB LCCOMB_X10_Y14_N28 10 " "Info: 5: + IC(1.105 ns) + CELL(0.202 ns) = 8.083 ns; Loc. = LCCOMB_X10_Y14_N28; Fanout = 10; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 8.674 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389 6 COMB LCCOMB_X10_Y14_N22 4 " "Info: 6: + IC(0.385 ns) + CELL(0.206 ns) = 8.674 ns; Loc. = LCCOMB_X10_Y14_N22; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 9.272 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460 7 COMB LCCOMB_X10_Y14_N24 2 " "Info: 7: + IC(0.392 ns) + CELL(0.206 ns) = 9.272 ns; Loc. = LCCOMB_X10_Y14_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.370 ns) 10.022 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 8 COMB LCCOMB_X10_Y14_N12 2 " "Info: 8: + IC(0.380 ns) + CELL(0.370 ns) = 10.022 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 10.595 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 9 COMB LCCOMB_X10_Y14_N30 3 " "Info: 9: + IC(0.367 ns) + CELL(0.206 ns) = 10.595 ns; Loc. = LCCOMB_X10_Y14_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.596 ns) 11.576 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 10 COMB LCCOMB_X10_Y14_N4 2 " "Info: 10: + IC(0.385 ns) + CELL(0.596 ns) = 11.576 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.662 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 11 COMB LCCOMB_X10_Y14_N6 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 11.662 ns; Loc. = LCCOMB_X10_Y14_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.168 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 12 COMB LCCOMB_X10_Y14_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 12.168 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.319 ns) 12.865 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 13 COMB LCCOMB_X10_Y14_N0 3 " "Info: 13: + IC(0.378 ns) + CELL(0.319 ns) = 12.865 ns; Loc. = LCCOMB_X10_Y14_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 13.451 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 14 COMB LCCOMB_X10_Y14_N20 3 " "Info: 14: + IC(0.380 ns) + CELL(0.206 ns) = 13.451 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.596 ns) 15.161 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 15 COMB LCCOMB_X9_Y11_N10 2 " "Info: 15: + IC(1.114 ns) + CELL(0.596 ns) = 15.161 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.247 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 16 COMB LCCOMB_X9_Y11_N12 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 15.247 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.753 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 17 COMB LCCOMB_X9_Y11_N14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 15.753 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 16.455 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 18 COMB LCCOMB_X9_Y11_N0 4 " "Info: 18: + IC(0.383 ns) + CELL(0.319 ns) = 16.455 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 17.046 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 19 COMB LCCOMB_X9_Y11_N16 3 " "Info: 19: + IC(0.385 ns) + CELL(0.206 ns) = 17.046 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.621 ns) 18.059 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 20 COMB LCCOMB_X9_Y11_N22 2 " "Info: 20: + IC(0.392 ns) + CELL(0.621 ns) = 18.059 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.145 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 21 COMB LCCOMB_X9_Y11_N24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 18.145 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.231 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 22 COMB LCCOMB_X9_Y11_N26 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 18.231 ns; Loc. = LCCOMB_X9_Y11_N26; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.737 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 23 COMB LCCOMB_X9_Y11_N28 6 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 18.737 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.206 ns) 19.669 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 24 COMB LCCOMB_X8_Y11_N0 3 " "Info: 24: + IC(0.726 ns) + CELL(0.206 ns) = 19.669 ns; Loc. = LCCOMB_X8_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.596 ns) 20.638 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 25 COMB LCCOMB_X8_Y11_N16 2 " "Info: 25: + IC(0.373 ns) + CELL(0.596 ns) = 20.638 ns; Loc. = LCCOMB_X8_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.724 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 26 COMB LCCOMB_X8_Y11_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 20.724 ns; Loc. = LCCOMB_X8_Y11_N18; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.810 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 27 COMB LCCOMB_X8_Y11_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 20.810 ns; Loc. = LCCOMB_X8_Y11_N20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.896 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 28 COMB LCCOMB_X8_Y11_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 20.896 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.982 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 29 COMB LCCOMB_X8_Y11_N24 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 20.982 ns; Loc. = LCCOMB_X8_Y11_N24; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.488 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 30 COMB LCCOMB_X8_Y11_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 21.488 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 22.062 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 31 COMB LCCOMB_X8_Y11_N10 6 " "Info: 31: + IC(0.368 ns) + CELL(0.206 ns) = 22.062 ns; Loc. = LCCOMB_X8_Y11_N10; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 22.657 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 32 COMB LCCOMB_X8_Y11_N6 3 " "Info: 32: + IC(0.389 ns) + CELL(0.206 ns) = 22.657 ns; Loc. = LCCOMB_X8_Y11_N6; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.596 ns) 24.334 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 33 COMB LCCOMB_X8_Y12_N8 2 " "Info: 33: + IC(1.081 ns) + CELL(0.596 ns) = 24.334 ns; Loc. = LCCOMB_X8_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.420 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 34 COMB LCCOMB_X8_Y12_N10 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 24.420 ns; Loc. = LCCOMB_X8_Y12_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.506 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 35 COMB LCCOMB_X8_Y12_N12 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 24.506 ns; Loc. = LCCOMB_X8_Y12_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 24.696 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 36 COMB LCCOMB_X8_Y12_N14 2 " "Info: 36: + IC(0.000 ns) + CELL(0.190 ns) = 24.696 ns; Loc. = LCCOMB_X8_Y12_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.782 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 37 COMB LCCOMB_X8_Y12_N16 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 24.782 ns; Loc. = LCCOMB_X8_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.288 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 38 COMB LCCOMB_X8_Y12_N18 8 " "Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 25.288 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.206 ns) 25.895 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 39 COMB LCCOMB_X8_Y12_N28 1 " "Info: 39: + IC(0.401 ns) + CELL(0.206 ns) = 25.895 ns; Loc. = LCCOMB_X8_Y12_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.596 ns) 27.162 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 40 COMB LCCOMB_X9_Y12_N6 1 " "Info: 40: + IC(0.671 ns) + CELL(0.596 ns) = 27.162 ns; Loc. = LCCOMB_X9_Y12_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.248 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 41 COMB LCCOMB_X9_Y12_N8 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 27.248 ns; Loc. = LCCOMB_X9_Y12_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.334 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 42 COMB LCCOMB_X9_Y12_N10 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 27.334 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.420 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 43 COMB LCCOMB_X9_Y12_N12 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 27.420 ns; Loc. = LCCOMB_X9_Y12_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 27.610 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 44 COMB LCCOMB_X9_Y12_N14 1 " "Info: 44: + IC(0.000 ns) + CELL(0.190 ns) = 27.610 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.696 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 45 COMB LCCOMB_X9_Y12_N16 1 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 27.696 ns; Loc. = LCCOMB_X9_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.782 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 46 COMB LCCOMB_X9_Y12_N18 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 27.782 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 28.288 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 47 COMB LCCOMB_X9_Y12_N20 1 " "Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 28.288 ns; Loc. = LCCOMB_X9_Y12_N20; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 29.029 ns sel2:inst23\|inst17~39 48 COMB LCCOMB_X9_Y12_N30 1 " "Info: 48: + IC(0.371 ns) + CELL(0.370 ns) = 29.029 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 29.596 ns sel2:inst23\|inst17~40 49 COMB LCCOMB_X9_Y12_N0 6 " "Info: 49: + IC(0.361 ns) + CELL(0.206 ns) = 29.596 ns; Loc. = LCCOMB_X9_Y12_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.460 ns) 31.600 ns Reg:PC\|inst8 50 REG LCFF_X12_Y14_N13 2 " "Info: 50: + IC(1.544 ns) + CELL(0.460 ns) = 31.600 ns; Loc. = LCFF_X12_Y14_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.939 ns ( 44.11 % ) " "Info: Total cell delay = 13.939 ns ( 44.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.661 ns ( 55.89 % ) " "Info: Total interconnect delay = 17.661 ns ( 55.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "31.600 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|PB~194 selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "31.600 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|PB~194 {} selector:inst16|inst29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 2.706ns 1.051ns 1.573ns 1.105ns 0.385ns 0.392ns 0.380ns 0.367ns 0.385ns 0.000ns 0.000ns 0.378ns 0.380ns 1.114ns 0.000ns 0.000ns 0.383ns 0.385ns 0.392ns 0.000ns 0.000ns 0.000ns 0.726ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.368ns 0.389ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.401ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.371ns 0.361ns 1.544ns } { 0.000ns 0.589ns 0.206ns 0.651ns 0.202ns 0.206ns 0.206ns 0.370ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.197 ns - Smallest " "Info: - Smallest clock skew is 1.197 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CHO destination 8.588 ns + Shortest register " "Info: + Shortest clock path from clock \"CHO\" to destination register is 8.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns CHO 1 CLK PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'CHO'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHO } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2136 2320 2488 2152 "CHO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.852 ns) + CELL(0.370 ns) 4.237 ns inst8 2 COMB LCCOMB_X14_Y13_N18 6 " "Info: 2: + IC(2.852 ns) + CELL(0.370 ns) = 4.237 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { CHO inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.202 ns) 4.814 ns maincontrol:inst4\|CPPC 3 COMB LCCOMB_X14_Y13_N24 1 " "Info: 3: + IC(0.375 ns) + CELL(0.202 ns) = 4.814 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPPC'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { inst8 maincontrol:inst4|CPPC } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(0.000 ns) 6.997 ns maincontrol:inst4\|CPPC~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(2.183 ns) + CELL(0.000 ns) = 6.997 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPPC~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 8.588 ns Reg:PC\|inst8 5 REG LCFF_X12_Y14_N13 2 " "Info: 5: + IC(0.925 ns) + CELL(0.666 ns) = 8.588 ns; Loc. = LCFF_X12_Y14_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.253 ns ( 26.23 % ) " "Info: Total cell delay = 2.253 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.335 ns ( 73.77 % ) " "Info: Total interconnect delay = 6.335 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.588 ns" { CHO inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.588 ns" { CHO {} CHO~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 2.852ns 0.375ns 2.183ns 0.925ns } { 0.000ns 1.015ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CHO source 7.391 ns - Longest register " "Info: - Longest clock path from clock \"CHO\" to source register is 7.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns CHO 1 CLK PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'CHO'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHO } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2136 2320 2488 2152 "CHO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.852 ns) + CELL(0.370 ns) 4.237 ns inst8 2 COMB LCCOMB_X14_Y13_N18 6 " "Info: 2: + IC(2.852 ns) + CELL(0.370 ns) = 4.237 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { CHO inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.970 ns) 6.311 ns mod4add1:inst3\|inst 3 REG LCFF_X13_Y10_N3 14 " "Info: 3: + IC(1.104 ns) + CELL(0.970 ns) = 6.311 ns; Loc. = LCFF_X13_Y10_N3; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.666 ns) 7.391 ns mod4add1:inst3\|inst2 4 REG LCFF_X13_Y10_N9 13 " "Info: 4: + IC(0.414 ns) + CELL(0.666 ns) = 7.391 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.021 ns ( 40.87 % ) " "Info: Total cell delay = 3.021 ns ( 40.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.370 ns ( 59.13 % ) " "Info: Total interconnect delay = 4.370 ns ( 59.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.391 ns" { CHO inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.391 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 2.852ns 1.104ns 0.414ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.588 ns" { CHO inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.588 ns" { CHO {} CHO~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 2.852ns 0.375ns 2.183ns 0.925ns } { 0.000ns 1.015ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.391 ns" { CHO inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.391 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 2.852ns 1.104ns 0.414ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "31.600 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|PB~194 selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "31.600 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|PB~194 {} selector:inst16|inst29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 2.706ns 1.051ns 1.573ns 1.105ns 0.385ns 0.392ns 0.380ns 0.367ns 0.385ns 0.000ns 0.000ns 0.378ns 0.380ns 1.114ns 0.000ns 0.000ns 0.383ns 0.385ns 0.392ns 0.000ns 0.000ns 0.000ns 0.726ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.368ns 0.389ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.401ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.371ns 0.361ns 1.544ns } { 0.000ns 0.589ns 0.206ns 0.651ns 0.202ns 0.206ns 0.206ns 0.370ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.460ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.588 ns" { CHO inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.588 ns" { CHO {} CHO~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 2.852ns 0.375ns 2.183ns 0.925ns } { 0.000ns 1.015ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.391 ns" { CHO inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.391 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 2.852ns 1.104ns 0.414ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "131 register mod4add1:inst3\|inst2 register Reg:PC\|inst8 16.3 MHz 61.334 ns Internal " "Info: Clock \"131\" has Internal fmax of 16.3 MHz between source register \"mod4add1:inst3\|inst2\" and destination register \"Reg:PC\|inst8\" (period= 61.334 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.600 ns + Longest register register " "Info: + Longest register to register delay is 31.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst2 1 REG LCFF_X13_Y10_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.706 ns) + CELL(0.589 ns) 3.295 ns Timing:inst2\|decoder24:inst\|inst1~34 2 COMB LCCOMB_X12_Y14_N12 6 " "Info: 2: + IC(2.706 ns) + CELL(0.589 ns) = 3.295 ns; Loc. = LCCOMB_X12_Y14_N12; Fanout = 6; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1~34 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.206 ns) 4.552 ns maincontrol:inst4\|PB~194 3 COMB LCCOMB_X12_Y14_N20 8 " "Info: 3: + IC(1.051 ns) + CELL(0.206 ns) = 4.552 ns; Loc. = LCCOMB_X12_Y14_N20; Fanout = 8; COMB Node = 'maincontrol:inst4\|PB~194'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|PB~194 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.651 ns) 6.776 ns selector:inst16\|inst29 4 COMB LCCOMB_X10_Y10_N24 9 " "Info: 4: + IC(1.573 ns) + CELL(0.651 ns) = 6.776 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 9; COMB Node = 'selector:inst16\|inst29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.224 ns" { maincontrol:inst4|PB~194 selector:inst16|inst29 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 336 672 736 384 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.202 ns) 8.083 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388 5 COMB LCCOMB_X10_Y14_N28 10 " "Info: 5: + IC(1.105 ns) + CELL(0.202 ns) = 8.083 ns; Loc. = LCCOMB_X10_Y14_N28; Fanout = 10; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 8.674 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389 6 COMB LCCOMB_X10_Y14_N22 4 " "Info: 6: + IC(0.385 ns) + CELL(0.206 ns) = 8.674 ns; Loc. = LCCOMB_X10_Y14_N22; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 9.272 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460 7 COMB LCCOMB_X10_Y14_N24 2 " "Info: 7: + IC(0.392 ns) + CELL(0.206 ns) = 9.272 ns; Loc. = LCCOMB_X10_Y14_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.370 ns) 10.022 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 8 COMB LCCOMB_X10_Y14_N12 2 " "Info: 8: + IC(0.380 ns) + CELL(0.370 ns) = 10.022 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 10.595 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 9 COMB LCCOMB_X10_Y14_N30 3 " "Info: 9: + IC(0.367 ns) + CELL(0.206 ns) = 10.595 ns; Loc. = LCCOMB_X10_Y14_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.596 ns) 11.576 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 10 COMB LCCOMB_X10_Y14_N4 2 " "Info: 10: + IC(0.385 ns) + CELL(0.596 ns) = 11.576 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.662 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 11 COMB LCCOMB_X10_Y14_N6 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 11.662 ns; Loc. = LCCOMB_X10_Y14_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.168 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 12 COMB LCCOMB_X10_Y14_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 12.168 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.319 ns) 12.865 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 13 COMB LCCOMB_X10_Y14_N0 3 " "Info: 13: + IC(0.378 ns) + CELL(0.319 ns) = 12.865 ns; Loc. = LCCOMB_X10_Y14_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 13.451 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 14 COMB LCCOMB_X10_Y14_N20 3 " "Info: 14: + IC(0.380 ns) + CELL(0.206 ns) = 13.451 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.596 ns) 15.161 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 15 COMB LCCOMB_X9_Y11_N10 2 " "Info: 15: + IC(1.114 ns) + CELL(0.596 ns) = 15.161 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.247 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 16 COMB LCCOMB_X9_Y11_N12 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 15.247 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.753 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 17 COMB LCCOMB_X9_Y11_N14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 15.753 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 16.455 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 18 COMB LCCOMB_X9_Y11_N0 4 " "Info: 18: + IC(0.383 ns) + CELL(0.319 ns) = 16.455 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 17.046 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 19 COMB LCCOMB_X9_Y11_N16 3 " "Info: 19: + IC(0.385 ns) + CELL(0.206 ns) = 17.046 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.621 ns) 18.059 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 20 COMB LCCOMB_X9_Y11_N22 2 " "Info: 20: + IC(0.392 ns) + CELL(0.621 ns) = 18.059 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.145 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 21 COMB LCCOMB_X9_Y11_N24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 18.145 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.231 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 22 COMB LCCOMB_X9_Y11_N26 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 18.231 ns; Loc. = LCCOMB_X9_Y11_N26; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.737 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 23 COMB LCCOMB_X9_Y11_N28 6 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 18.737 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.206 ns) 19.669 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 24 COMB LCCOMB_X8_Y11_N0 3 " "Info: 24: + IC(0.726 ns) + CELL(0.206 ns) = 19.669 ns; Loc. = LCCOMB_X8_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.596 ns) 20.638 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 25 COMB LCCOMB_X8_Y11_N16 2 " "Info: 25: + IC(0.373 ns) + CELL(0.596 ns) = 20.638 ns; Loc. = LCCOMB_X8_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.724 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 26 COMB LCCOMB_X8_Y11_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 20.724 ns; Loc. = LCCOMB_X8_Y11_N18; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.810 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 27 COMB LCCOMB_X8_Y11_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 20.810 ns; Loc. = LCCOMB_X8_Y11_N20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.896 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 28 COMB LCCOMB_X8_Y11_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 20.896 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.982 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 29 COMB LCCOMB_X8_Y11_N24 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 20.982 ns; Loc. = LCCOMB_X8_Y11_N24; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.488 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 30 COMB LCCOMB_X8_Y11_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 21.488 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 22.062 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 31 COMB LCCOMB_X8_Y11_N10 6 " "Info: 31: + IC(0.368 ns) + CELL(0.206 ns) = 22.062 ns; Loc. = LCCOMB_X8_Y11_N10; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 22.657 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 32 COMB LCCOMB_X8_Y11_N6 3 " "Info: 32: + IC(0.389 ns) + CELL(0.206 ns) = 22.657 ns; Loc. = LCCOMB_X8_Y11_N6; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.596 ns) 24.334 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 33 COMB LCCOMB_X8_Y12_N8 2 " "Info: 33: + IC(1.081 ns) + CELL(0.596 ns) = 24.334 ns; Loc. = LCCOMB_X8_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.420 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 34 COMB LCCOMB_X8_Y12_N10 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 24.420 ns; Loc. = LCCOMB_X8_Y12_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.506 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 35 COMB LCCOMB_X8_Y12_N12 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 24.506 ns; Loc. = LCCOMB_X8_Y12_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 24.696 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 36 COMB LCCOMB_X8_Y12_N14 2 " "Info: 36: + IC(0.000 ns) + CELL(0.190 ns) = 24.696 ns; Loc. = LCCOMB_X8_Y12_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.782 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 37 COMB LCCOMB_X8_Y12_N16 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 24.782 ns; Loc. = LCCOMB_X8_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.288 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 38 COMB LCCOMB_X8_Y12_N18 8 " "Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 25.288 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.206 ns) 25.895 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 39 COMB LCCOMB_X8_Y12_N28 1 " "Info: 39: + IC(0.401 ns) + CELL(0.206 ns) = 25.895 ns; Loc. = LCCOMB_X8_Y12_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.596 ns) 27.162 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 40 COMB LCCOMB_X9_Y12_N6 1 " "Info: 40: + IC(0.671 ns) + CELL(0.596 ns) = 27.162 ns; Loc. = LCCOMB_X9_Y12_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.248 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 41 COMB LCCOMB_X9_Y12_N8 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 27.248 ns; Loc. = LCCOMB_X9_Y12_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.334 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 42 COMB LCCOMB_X9_Y12_N10 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 27.334 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.420 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 43 COMB LCCOMB_X9_Y12_N12 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 27.420 ns; Loc. = LCCOMB_X9_Y12_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 27.610 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 44 COMB LCCOMB_X9_Y12_N14 1 " "Info: 44: + IC(0.000 ns) + CELL(0.190 ns) = 27.610 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.696 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 45 COMB LCCOMB_X9_Y12_N16 1 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 27.696 ns; Loc. = LCCOMB_X9_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.782 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 46 COMB LCCOMB_X9_Y12_N18 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 27.782 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 28.288 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 47 COMB LCCOMB_X9_Y12_N20 1 " "Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 28.288 ns; Loc. = LCCOMB_X9_Y12_N20; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 29.029 ns sel2:inst23\|inst17~39 48 COMB LCCOMB_X9_Y12_N30 1 " "Info: 48: + IC(0.371 ns) + CELL(0.370 ns) = 29.029 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 29.596 ns sel2:inst23\|inst17~40 49 COMB LCCOMB_X9_Y12_N0 6 " "Info: 49: + IC(0.361 ns) + CELL(0.206 ns) = 29.596 ns; Loc. = LCCOMB_X9_Y12_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.460 ns) 31.600 ns Reg:PC\|inst8 50 REG LCFF_X12_Y14_N13 2 " "Info: 50: + IC(1.544 ns) + CELL(0.460 ns) = 31.600 ns; Loc. = LCFF_X12_Y14_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.939 ns ( 44.11 % ) " "Info: Total cell delay = 13.939 ns ( 44.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.661 ns ( 55.89 % ) " "Info: Total interconnect delay = 17.661 ns ( 55.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "31.600 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|PB~194 selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "31.600 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|PB~194 {} selector:inst16|inst29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 2.706ns 1.051ns 1.573ns 1.105ns 0.385ns 0.392ns 0.380ns 0.367ns 0.385ns 0.000ns 0.000ns 0.378ns 0.380ns 1.114ns 0.000ns 0.000ns 0.383ns 0.385ns 0.392ns 0.000ns 0.000ns 0.000ns 0.726ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.368ns 0.389ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.401ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.371ns 0.361ns 1.544ns } { 0.000ns 0.589ns 0.206ns 0.651ns 0.202ns 0.206ns 0.206ns 0.370ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.197 ns - Smallest " "Info: - Smallest clock skew is 1.197 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "131 destination 9.204 ns + Shortest register " "Info: + Shortest clock path from clock \"131\" to destination register is 9.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 131 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = '131'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 131 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2624 2640 2704 "131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.206 ns) 3.292 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y13_N28 1 " "Info: 2: + IC(1.936 ns) + CELL(0.206 ns) = 3.292 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { 131 Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 3.859 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y13_N0 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 3.859 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 4.853 ns inst8 4 COMB LCCOMB_X14_Y13_N18 6 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 4.853 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.202 ns) 5.430 ns maincontrol:inst4\|CPPC 5 COMB LCCOMB_X14_Y13_N24 1 " "Info: 5: + IC(0.375 ns) + CELL(0.202 ns) = 5.430 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPPC'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { inst8 maincontrol:inst4|CPPC } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(0.000 ns) 7.613 ns maincontrol:inst4\|CPPC~clkctrl 6 COMB CLKCTRL_G4 8 " "Info: 6: + IC(2.183 ns) + CELL(0.000 ns) = 7.613 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPPC~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 9.204 ns Reg:PC\|inst8 7 REG LCFF_X12_Y14_N13 2 " "Info: 7: + IC(0.925 ns) + CELL(0.666 ns) = 9.204 ns; Loc. = LCFF_X12_Y14_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.054 ns ( 33.18 % ) " "Info: Total cell delay = 3.054 ns ( 33.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.150 ns ( 66.82 % ) " "Info: Total interconnect delay = 6.150 ns ( 66.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.204 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "9.204 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.936ns 0.361ns 0.370ns 0.375ns 2.183ns 0.925ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.624ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "131 source 8.007 ns - Longest register " "Info: - Longest clock path from clock \"131\" to source register is 8.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 131 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = '131'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 131 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2624 2640 2704 "131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.206 ns) 3.292 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y13_N28 1 " "Info: 2: + IC(1.936 ns) + CELL(0.206 ns) = 3.292 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { 131 Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 3.859 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y13_N0 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 3.859 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 4.853 ns inst8 4 COMB LCCOMB_X14_Y13_N18 6 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 4.853 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.970 ns) 6.927 ns mod4add1:inst3\|inst 5 REG LCFF_X13_Y10_N3 14 " "Info: 5: + IC(1.104 ns) + CELL(0.970 ns) = 6.927 ns; Loc. = LCFF_X13_Y10_N3; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.666 ns) 8.007 ns mod4add1:inst3\|inst2 6 REG LCFF_X13_Y10_N9 13 " "Info: 6: + IC(0.414 ns) + CELL(0.666 ns) = 8.007 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.822 ns ( 47.73 % ) " "Info: Total cell delay = 3.822 ns ( 47.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.185 ns ( 52.27 % ) " "Info: Total interconnect delay = 4.185 ns ( 52.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.007 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.007 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 1.936ns 0.361ns 0.370ns 1.104ns 0.414ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.204 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "9.204 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.936ns 0.361ns 0.370ns 0.375ns 2.183ns 0.925ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.624ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.007 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.007 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 1.936ns 0.361ns 0.370ns 1.104ns 0.414ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "31.600 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|PB~194 selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "31.600 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|PB~194 {} selector:inst16|inst29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 2.706ns 1.051ns 1.573ns 1.105ns 0.385ns 0.392ns 0.380ns 0.367ns 0.385ns 0.000ns 0.000ns 0.378ns 0.380ns 1.114ns 0.000ns 0.000ns 0.383ns 0.385ns 0.392ns 0.000ns 0.000ns 0.000ns 0.726ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.368ns 0.389ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.401ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.371ns 0.361ns 1.544ns } { 0.000ns 0.589ns 0.206ns 0.651ns 0.202ns 0.206ns 0.206ns 0.370ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.460ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.204 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "9.204 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.936ns 0.361ns 0.370ns 0.375ns 2.183ns 0.925ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.624ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.007 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.007 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 1.936ns 0.361ns 0.370ns 1.104ns 0.414ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ON/OFF register mod4add1:inst3\|inst2 register Reg:PC\|inst8 16.3 MHz 61.334 ns Internal " "Info: Clock \"ON/OFF\" has Internal fmax of 16.3 MHz between source register \"mod4add1:inst3\|inst2\" and destination register \"Reg:PC\|inst8\" (period= 61.334 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.600 ns + Longest register register " "Info: + Longest register to register delay is 31.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst2 1 REG LCFF_X13_Y10_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.706 ns) + CELL(0.589 ns) 3.295 ns Timing:inst2\|decoder24:inst\|inst1~34 2 COMB LCCOMB_X12_Y14_N12 6 " "Info: 2: + IC(2.706 ns) + CELL(0.589 ns) = 3.295 ns; Loc. = LCCOMB_X12_Y14_N12; Fanout = 6; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1~34 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.206 ns) 4.552 ns maincontrol:inst4\|PB~194 3 COMB LCCOMB_X12_Y14_N20 8 " "Info: 3: + IC(1.051 ns) + CELL(0.206 ns) = 4.552 ns; Loc. = LCCOMB_X12_Y14_N20; Fanout = 8; COMB Node = 'maincontrol:inst4\|PB~194'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|PB~194 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.651 ns) 6.776 ns selector:inst16\|inst29 4 COMB LCCOMB_X10_Y10_N24 9 " "Info: 4: + IC(1.573 ns) + CELL(0.651 ns) = 6.776 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 9; COMB Node = 'selector:inst16\|inst29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.224 ns" { maincontrol:inst4|PB~194 selector:inst16|inst29 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 336 672 736 384 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.202 ns) 8.083 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388 5 COMB LCCOMB_X10_Y14_N28 10 " "Info: 5: + IC(1.105 ns) + CELL(0.202 ns) = 8.083 ns; Loc. = LCCOMB_X10_Y14_N28; Fanout = 10; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 8.674 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389 6 COMB LCCOMB_X10_Y14_N22 4 " "Info: 6: + IC(0.385 ns) + CELL(0.206 ns) = 8.674 ns; Loc. = LCCOMB_X10_Y14_N22; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 9.272 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460 7 COMB LCCOMB_X10_Y14_N24 2 " "Info: 7: + IC(0.392 ns) + CELL(0.206 ns) = 9.272 ns; Loc. = LCCOMB_X10_Y14_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.370 ns) 10.022 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 8 COMB LCCOMB_X10_Y14_N12 2 " "Info: 8: + IC(0.380 ns) + CELL(0.370 ns) = 10.022 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 10.595 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 9 COMB LCCOMB_X10_Y14_N30 3 " "Info: 9: + IC(0.367 ns) + CELL(0.206 ns) = 10.595 ns; Loc. = LCCOMB_X10_Y14_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.596 ns) 11.576 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 10 COMB LCCOMB_X10_Y14_N4 2 " "Info: 10: + IC(0.385 ns) + CELL(0.596 ns) = 11.576 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.662 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 11 COMB LCCOMB_X10_Y14_N6 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 11.662 ns; Loc. = LCCOMB_X10_Y14_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.168 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 12 COMB LCCOMB_X10_Y14_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 12.168 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.319 ns) 12.865 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 13 COMB LCCOMB_X10_Y14_N0 3 " "Info: 13: + IC(0.378 ns) + CELL(0.319 ns) = 12.865 ns; Loc. = LCCOMB_X10_Y14_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 13.451 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 14 COMB LCCOMB_X10_Y14_N20 3 " "Info: 14: + IC(0.380 ns) + CELL(0.206 ns) = 13.451 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.596 ns) 15.161 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 15 COMB LCCOMB_X9_Y11_N10 2 " "Info: 15: + IC(1.114 ns) + CELL(0.596 ns) = 15.161 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.247 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 16 COMB LCCOMB_X9_Y11_N12 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 15.247 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.753 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 17 COMB LCCOMB_X9_Y11_N14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 15.753 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 16.455 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 18 COMB LCCOMB_X9_Y11_N0 4 " "Info: 18: + IC(0.383 ns) + CELL(0.319 ns) = 16.455 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 17.046 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 19 COMB LCCOMB_X9_Y11_N16 3 " "Info: 19: + IC(0.385 ns) + CELL(0.206 ns) = 17.046 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.621 ns) 18.059 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 20 COMB LCCOMB_X9_Y11_N22 2 " "Info: 20: + IC(0.392 ns) + CELL(0.621 ns) = 18.059 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.145 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 21 COMB LCCOMB_X9_Y11_N24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 18.145 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.231 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 22 COMB LCCOMB_X9_Y11_N26 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 18.231 ns; Loc. = LCCOMB_X9_Y11_N26; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.737 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 23 COMB LCCOMB_X9_Y11_N28 6 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 18.737 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.206 ns) 19.669 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 24 COMB LCCOMB_X8_Y11_N0 3 " "Info: 24: + IC(0.726 ns) + CELL(0.206 ns) = 19.669 ns; Loc. = LCCOMB_X8_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.596 ns) 20.638 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 25 COMB LCCOMB_X8_Y11_N16 2 " "Info: 25: + IC(0.373 ns) + CELL(0.596 ns) = 20.638 ns; Loc. = LCCOMB_X8_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.724 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 26 COMB LCCOMB_X8_Y11_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 20.724 ns; Loc. = LCCOMB_X8_Y11_N18; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.810 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 27 COMB LCCOMB_X8_Y11_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 20.810 ns; Loc. = LCCOMB_X8_Y11_N20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.896 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 28 COMB LCCOMB_X8_Y11_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 20.896 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.982 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 29 COMB LCCOMB_X8_Y11_N24 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 20.982 ns; Loc. = LCCOMB_X8_Y11_N24; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.488 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 30 COMB LCCOMB_X8_Y11_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 21.488 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 22.062 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 31 COMB LCCOMB_X8_Y11_N10 6 " "Info: 31: + IC(0.368 ns) + CELL(0.206 ns) = 22.062 ns; Loc. = LCCOMB_X8_Y11_N10; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 22.657 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 32 COMB LCCOMB_X8_Y11_N6 3 " "Info: 32: + IC(0.389 ns) + CELL(0.206 ns) = 22.657 ns; Loc. = LCCOMB_X8_Y11_N6; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.596 ns) 24.334 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 33 COMB LCCOMB_X8_Y12_N8 2 " "Info: 33: + IC(1.081 ns) + CELL(0.596 ns) = 24.334 ns; Loc. = LCCOMB_X8_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.420 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 34 COMB LCCOMB_X8_Y12_N10 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 24.420 ns; Loc. = LCCOMB_X8_Y12_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.506 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 35 COMB LCCOMB_X8_Y12_N12 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 24.506 ns; Loc. = LCCOMB_X8_Y12_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 24.696 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 36 COMB LCCOMB_X8_Y12_N14 2 " "Info: 36: + IC(0.000 ns) + CELL(0.190 ns) = 24.696 ns; Loc. = LCCOMB_X8_Y12_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.782 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 37 COMB LCCOMB_X8_Y12_N16 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 24.782 ns; Loc. = LCCOMB_X8_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.288 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 38 COMB LCCOMB_X8_Y12_N18 8 " "Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 25.288 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.206 ns) 25.895 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 39 COMB LCCOMB_X8_Y12_N28 1 " "Info: 39: + IC(0.401 ns) + CELL(0.206 ns) = 25.895 ns; Loc. = LCCOMB_X8_Y12_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.596 ns) 27.162 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 40 COMB LCCOMB_X9_Y12_N6 1 " "Info: 40: + IC(0.671 ns) + CELL(0.596 ns) = 27.162 ns; Loc. = LCCOMB_X9_Y12_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.248 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 41 COMB LCCOMB_X9_Y12_N8 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 27.248 ns; Loc. = LCCOMB_X9_Y12_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.334 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 42 COMB LCCOMB_X9_Y12_N10 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 27.334 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.420 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 43 COMB LCCOMB_X9_Y12_N12 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 27.420 ns; Loc. = LCCOMB_X9_Y12_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 27.610 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 44 COMB LCCOMB_X9_Y12_N14 1 " "Info: 44: + IC(0.000 ns) + CELL(0.190 ns) = 27.610 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.696 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 45 COMB LCCOMB_X9_Y12_N16 1 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 27.696 ns; Loc. = LCCOMB_X9_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.782 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 46 COMB LCCOMB_X9_Y12_N18 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 27.782 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 28.288 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 47 COMB LCCOMB_X9_Y12_N20 1 " "Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 28.288 ns; Loc. = LCCOMB_X9_Y12_N20; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 29.029 ns sel2:inst23\|inst17~39 48 COMB LCCOMB_X9_Y12_N30 1 " "Info: 48: + IC(0.371 ns) + CELL(0.370 ns) = 29.029 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 29.596 ns sel2:inst23\|inst17~40 49 COMB LCCOMB_X9_Y12_N0 6 " "Info: 49: + IC(0.361 ns) + CELL(0.206 ns) = 29.596 ns; Loc. = LCCOMB_X9_Y12_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.460 ns) 31.600 ns Reg:PC\|inst8 50 REG LCFF_X12_Y14_N13 2 " "Info: 50: + IC(1.544 ns) + CELL(0.460 ns) = 31.600 ns; Loc. = LCFF_X12_Y14_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.939 ns ( 44.11 % ) " "Info: Total cell delay = 13.939 ns ( 44.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.661 ns ( 55.89 % ) " "Info: Total interconnect delay = 17.661 ns ( 55.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "31.600 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|PB~194 selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "31.600 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|PB~194 {} selector:inst16|inst29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 2.706ns 1.051ns 1.573ns 1.105ns 0.385ns 0.392ns 0.380ns 0.367ns 0.385ns 0.000ns 0.000ns 0.378ns 0.380ns 1.114ns 0.000ns 0.000ns 0.383ns 0.385ns 0.392ns 0.000ns 0.000ns 0.000ns 0.726ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.368ns 0.389ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.401ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.371ns 0.361ns 1.544ns } { 0.000ns 0.589ns 0.206ns 0.651ns 0.202ns 0.206ns 0.206ns 0.370ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.197 ns - Smallest " "Info: - Smallest clock skew is 1.197 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ON/OFF destination 9.843 ns + Shortest register " "Info: + Shortest clock path from clock \"ON/OFF\" to destination register is 9.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ON/OFF 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON/OFF'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ON/OFF } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2656 2672 2704 "ON/OFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.368 ns) + CELL(0.589 ns) 3.931 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y13_N28 1 " "Info: 2: + IC(2.368 ns) + CELL(0.589 ns) = 3.931 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { ON/OFF Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.498 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y13_N0 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 4.498 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 5.492 ns inst8 4 COMB LCCOMB_X14_Y13_N18 6 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 5.492 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.202 ns) 6.069 ns maincontrol:inst4\|CPPC 5 COMB LCCOMB_X14_Y13_N24 1 " "Info: 5: + IC(0.375 ns) + CELL(0.202 ns) = 6.069 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPPC'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { inst8 maincontrol:inst4|CPPC } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(0.000 ns) 8.252 ns maincontrol:inst4\|CPPC~clkctrl 6 COMB CLKCTRL_G4 8 " "Info: 6: + IC(2.183 ns) + CELL(0.000 ns) = 8.252 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPPC~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 9.843 ns Reg:PC\|inst8 7 REG LCFF_X12_Y14_N13 2 " "Info: 7: + IC(0.925 ns) + CELL(0.666 ns) = 9.843 ns; Loc. = LCFF_X12_Y14_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.261 ns ( 33.13 % ) " "Info: Total cell delay = 3.261 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.582 ns ( 66.87 % ) " "Info: Total interconnect delay = 6.582 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 2.368ns 0.361ns 0.370ns 0.375ns 2.183ns 0.925ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.624ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ON/OFF source 8.646 ns - Longest register " "Info: - Longest clock path from clock \"ON/OFF\" to source register is 8.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ON/OFF 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON/OFF'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ON/OFF } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2656 2672 2704 "ON/OFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.368 ns) + CELL(0.589 ns) 3.931 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y13_N28 1 " "Info: 2: + IC(2.368 ns) + CELL(0.589 ns) = 3.931 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { ON/OFF Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.498 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y13_N0 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 4.498 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 5.492 ns inst8 4 COMB LCCOMB_X14_Y13_N18 6 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 5.492 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.970 ns) 7.566 ns mod4add1:inst3\|inst 5 REG LCFF_X13_Y10_N3 14 " "Info: 5: + IC(1.104 ns) + CELL(0.970 ns) = 7.566 ns; Loc. = LCFF_X13_Y10_N3; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.666 ns) 8.646 ns mod4add1:inst3\|inst2 6 REG LCFF_X13_Y10_N9 13 " "Info: 6: + IC(0.414 ns) + CELL(0.666 ns) = 8.646 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.029 ns ( 46.60 % ) " "Info: Total cell delay = 4.029 ns ( 46.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.617 ns ( 53.40 % ) " "Info: Total interconnect delay = 4.617 ns ( 53.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.646 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.646 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 2.368ns 0.361ns 0.370ns 1.104ns 0.414ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 2.368ns 0.361ns 0.370ns 0.375ns 2.183ns 0.925ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.624ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.646 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.646 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 2.368ns 0.361ns 0.370ns 1.104ns 0.414ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "31.600 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|PB~194 selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "31.600 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|PB~194 {} selector:inst16|inst29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 2.706ns 1.051ns 1.573ns 1.105ns 0.385ns 0.392ns 0.380ns 0.367ns 0.385ns 0.000ns 0.000ns 0.378ns 0.380ns 1.114ns 0.000ns 0.000ns 0.383ns 0.385ns 0.392ns 0.000ns 0.000ns 0.000ns 0.726ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.368ns 0.389ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.401ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.371ns 0.361ns 1.544ns } { 0.000ns 0.589ns 0.206ns 0.651ns 0.202ns 0.206ns 0.206ns 0.370ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.460ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 2.368ns 0.361ns 0.370ns 0.375ns 2.183ns 0.925ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.624ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.646 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.646 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 2.368ns 0.361ns 0.370ns 1.104ns 0.414ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "132 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"132\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mod4add1:inst3\|inst Reg:MAR\|inst8 132 14.963 ns " "Info: Found hold time violation between source  pin or register \"mod4add1:inst3\|inst\" and destination pin or register \"Reg:MAR\|inst8\" for clock \"132\" (Hold time is 14.963 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "19.517 ns + Largest " "Info: + Largest clock skew is 19.517 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "132 destination 24.285 ns + Longest register " "Info: + Longest clock path from clock \"132\" to destination register is 24.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 132 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 132 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.970 ns) 3.717 ns Start:inst42\|inst6 2 REG LCFF_X14_Y13_N3 1 " "Info: 2: + IC(1.597 ns) + CELL(0.970 ns) = 3.717 ns; Loc. = LCFF_X14_Y13_N3; Fanout = 1; REG Node = 'Start:inst42\|inst6'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { 132 Start:inst42|inst6 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 296 520 584 376 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.580 ns) 4.736 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y13_N0 1 " "Info: 3: + IC(0.439 ns) + CELL(0.580 ns) = 4.736 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { Start:inst42|inst6 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 5.730 ns inst8 4 COMB LCCOMB_X14_Y13_N18 6 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 5.730 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.202 ns) 7.079 ns maincontrol:inst4\|CPIR 5 COMB LCCOMB_X13_Y10_N4 6 " "Info: 5: + IC(1.147 ns) + CELL(0.202 ns) = 7.079 ns; Loc. = LCCOMB_X13_Y10_N4; Fanout = 6; COMB Node = 'maincontrol:inst4\|CPIR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { inst8 maincontrol:inst4|CPIR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.000 ns) 8.842 ns maincontrol:inst4\|CPIR~clkctrl 6 COMB CLKCTRL_G6 3 " "Info: 6: + IC(1.763 ns) + CELL(0.000 ns) = 8.842 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'maincontrol:inst4\|CPIR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.970 ns) 10.687 ns Reg:IR\|inst 7 REG LCFF_X15_Y10_N19 26 " "Info: 7: + IC(0.875 ns) + CELL(0.970 ns) = 10.687 ns; Loc. = LCFF_X15_Y10_N19; Fanout = 26; REG Node = 'Reg:IR\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { maincontrol:inst4|CPIR~clkctrl Reg:IR|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.624 ns) 13.284 ns maincontrol:inst4\|M~699 8 COMB LCCOMB_X22_Y11_N6 1 " "Info: 8: + IC(1.973 ns) + CELL(0.624 ns) = 13.284 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4\|M~699'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { Reg:IR|inst maincontrol:inst4|M~699 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(0.206 ns) 15.645 ns maincontrol:inst4\|M~700 9 COMB LCCOMB_X12_Y14_N14 3 " "Info: 9: + IC(2.155 ns) + CELL(0.206 ns) = 15.645 ns; Loc. = LCCOMB_X12_Y14_N14; Fanout = 3; COMB Node = 'maincontrol:inst4\|M~700'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { maincontrol:inst4|M~699 maincontrol:inst4|M~700 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.624 ns) 17.300 ns maincontrol:inst4\|CPMAR~106 10 COMB LCCOMB_X12_Y14_N2 1 " "Info: 10: + IC(1.031 ns) + CELL(0.624 ns) = 17.300 ns; Loc. = LCCOMB_X12_Y14_N2; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~106'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.651 ns) 19.395 ns maincontrol:inst4\|CPMAR~107 11 COMB LCCOMB_X14_Y13_N14 1 " "Info: 11: + IC(1.444 ns) + CELL(0.651 ns) = 19.395 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~107'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 20.135 ns maincontrol:inst4\|CPMAR 12 COMB LCCOMB_X14_Y13_N8 1 " "Info: 12: + IC(0.370 ns) + CELL(0.370 ns) = 20.135 ns; Loc. = LCCOMB_X14_Y13_N8; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.588 ns) + CELL(0.000 ns) 22.723 ns maincontrol:inst4\|CPMAR~clkctrl 13 COMB CLKCTRL_G3 8 " "Info: 13: + IC(2.588 ns) + CELL(0.000 ns) = 22.723 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPMAR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 24.285 ns Reg:MAR\|inst8 14 REG LCFF_X9_Y12_N1 2 " "Info: 14: + IC(0.896 ns) + CELL(0.666 ns) = 24.285 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 2; REG Node = 'Reg:MAR\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.637 ns ( 31.45 % ) " "Info: Total cell delay = 7.637 ns ( 31.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.648 ns ( 68.55 % ) " "Info: Total interconnect delay = 16.648 ns ( 68.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.285 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst maincontrol:inst4|M~699 maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "24.285 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst {} maincontrol:inst4|M~699 {} maincontrol:inst4|M~700 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst8 {} } { 0.000ns 0.000ns 1.597ns 0.439ns 0.370ns 1.147ns 1.763ns 0.875ns 1.973ns 2.155ns 1.031ns 1.444ns 0.370ns 2.588ns 0.896ns } { 0.000ns 1.150ns 0.970ns 0.580ns 0.624ns 0.202ns 0.000ns 0.970ns 0.624ns 0.206ns 0.624ns 0.651ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "132 source 4.768 ns - Shortest register " "Info: - Shortest clock path from clock \"132\" to source register is 4.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 132 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 132 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(0.206 ns) 2.998 ns inst8 2 COMB LCCOMB_X14_Y13_N18 6 " "Info: 2: + IC(1.642 ns) + CELL(0.206 ns) = 2.998 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { 132 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.666 ns) 4.768 ns mod4add1:inst3\|inst 3 REG LCFF_X13_Y10_N3 14 " "Info: 3: + IC(1.104 ns) + CELL(0.666 ns) = 4.768 ns; Loc. = LCFF_X13_Y10_N3; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 42.41 % ) " "Info: Total cell delay = 2.022 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.746 ns ( 57.59 % ) " "Info: Total interconnect delay = 2.746 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { 132 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.768 ns" { 132 {} 132~combout {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 1.642ns 1.104ns } { 0.000ns 1.150ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.285 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst maincontrol:inst4|M~699 maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "24.285 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst {} maincontrol:inst4|M~699 {} maincontrol:inst4|M~700 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst8 {} } { 0.000ns 0.000ns 1.597ns 0.439ns 0.370ns 1.147ns 1.763ns 0.875ns 1.973ns 2.155ns 1.031ns 1.444ns 0.370ns 2.588ns 0.896ns } { 0.000ns 1.150ns 0.970ns 0.580ns 0.624ns 0.202ns 0.000ns 0.970ns 0.624ns 0.206ns 0.624ns 0.651ns 0.370ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { 132 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.768 ns" { 132 {} 132~combout {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 1.642ns 1.104ns } { 0.000ns 1.150ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.556 ns - Shortest register register " "Info: - Shortest register to register delay is 4.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst 1 REG LCFF_X13_Y10_N3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N3; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.206 ns) 0.658 ns Timing:inst2\|decoder24:inst\|inst1 2 COMB LCCOMB_X13_Y10_N10 17 " "Info: 2: + IC(0.452 ns) + CELL(0.206 ns) = 0.658 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 17; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.370 ns) 2.197 ns sel2:inst23\|inst24~97 3 COMB LCCOMB_X14_Y13_N20 11 " "Info: 3: + IC(1.169 ns) + CELL(0.370 ns) = 2.197 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 11; COMB Node = 'sel2:inst23\|inst24~97'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 608 1120 1184 656 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.206 ns) 3.881 ns sel2:inst23\|inst17~39 4 COMB LCCOMB_X9_Y12_N30 1 " "Info: 4: + IC(1.478 ns) + CELL(0.206 ns) = 3.881 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { sel2:inst23|inst24~97 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.448 ns sel2:inst23\|inst17~40 5 COMB LCCOMB_X9_Y12_N0 6 " "Info: 5: + IC(0.361 ns) + CELL(0.206 ns) = 4.448 ns; Loc. = LCCOMB_X9_Y12_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.556 ns Reg:MAR\|inst8 6 REG LCFF_X9_Y12_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.556 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 2; REG Node = 'Reg:MAR\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sel2:inst23|inst17~40 Reg:MAR|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 24.06 % ) " "Info: Total cell delay = 1.096 ns ( 24.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.460 ns ( 75.94 % ) " "Info: Total interconnect delay = 3.460 ns ( 75.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.556 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:MAR|inst8 {} } { 0.000ns 0.452ns 1.169ns 1.478ns 0.361ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.285 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst maincontrol:inst4|M~699 maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "24.285 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst {} maincontrol:inst4|M~699 {} maincontrol:inst4|M~700 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst8 {} } { 0.000ns 0.000ns 1.597ns 0.439ns 0.370ns 1.147ns 1.763ns 0.875ns 1.973ns 2.155ns 1.031ns 1.444ns 0.370ns 2.588ns 0.896ns } { 0.000ns 1.150ns 0.970ns 0.580ns 0.624ns 0.202ns 0.000ns 0.970ns 0.624ns 0.206ns 0.624ns 0.651ns 0.370ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { 132 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.768 ns" { 132 {} 132~combout {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 1.642ns 1.104ns } { 0.000ns 1.150ns 0.206ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.556 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:MAR|inst8 {} } { 0.000ns 0.452ns 1.169ns 1.478ns 0.361ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CHO 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CHO\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mod4add1:inst3\|inst Reg:MAR\|inst8 CHO 12.231 ns " "Info: Found hold time violation between source  pin or register \"mod4add1:inst3\|inst\" and destination pin or register \"Reg:MAR\|inst8\" for clock \"CHO\" (Hold time is 12.231 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "16.785 ns + Largest " "Info: + Largest clock skew is 16.785 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CHO destination 22.792 ns + Longest register " "Info: + Longest clock path from clock \"CHO\" to destination register is 22.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns CHO 1 CLK PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'CHO'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHO } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2136 2320 2488 2152 "CHO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.852 ns) + CELL(0.370 ns) 4.237 ns inst8 2 COMB LCCOMB_X14_Y13_N18 6 " "Info: 2: + IC(2.852 ns) + CELL(0.370 ns) = 4.237 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { CHO inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.202 ns) 5.586 ns maincontrol:inst4\|CPIR 3 COMB LCCOMB_X13_Y10_N4 6 " "Info: 3: + IC(1.147 ns) + CELL(0.202 ns) = 5.586 ns; Loc. = LCCOMB_X13_Y10_N4; Fanout = 6; COMB Node = 'maincontrol:inst4\|CPIR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { inst8 maincontrol:inst4|CPIR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.000 ns) 7.349 ns maincontrol:inst4\|CPIR~clkctrl 4 COMB CLKCTRL_G6 3 " "Info: 4: + IC(1.763 ns) + CELL(0.000 ns) = 7.349 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'maincontrol:inst4\|CPIR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.970 ns) 9.194 ns Reg:IR\|inst 5 REG LCFF_X15_Y10_N19 26 " "Info: 5: + IC(0.875 ns) + CELL(0.970 ns) = 9.194 ns; Loc. = LCFF_X15_Y10_N19; Fanout = 26; REG Node = 'Reg:IR\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { maincontrol:inst4|CPIR~clkctrl Reg:IR|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.624 ns) 11.791 ns maincontrol:inst4\|M~699 6 COMB LCCOMB_X22_Y11_N6 1 " "Info: 6: + IC(1.973 ns) + CELL(0.624 ns) = 11.791 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4\|M~699'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { Reg:IR|inst maincontrol:inst4|M~699 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(0.206 ns) 14.152 ns maincontrol:inst4\|M~700 7 COMB LCCOMB_X12_Y14_N14 3 " "Info: 7: + IC(2.155 ns) + CELL(0.206 ns) = 14.152 ns; Loc. = LCCOMB_X12_Y14_N14; Fanout = 3; COMB Node = 'maincontrol:inst4\|M~700'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { maincontrol:inst4|M~699 maincontrol:inst4|M~700 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.624 ns) 15.807 ns maincontrol:inst4\|CPMAR~106 8 COMB LCCOMB_X12_Y14_N2 1 " "Info: 8: + IC(1.031 ns) + CELL(0.624 ns) = 15.807 ns; Loc. = LCCOMB_X12_Y14_N2; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~106'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.651 ns) 17.902 ns maincontrol:inst4\|CPMAR~107 9 COMB LCCOMB_X14_Y13_N14 1 " "Info: 9: + IC(1.444 ns) + CELL(0.651 ns) = 17.902 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~107'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 18.642 ns maincontrol:inst4\|CPMAR 10 COMB LCCOMB_X14_Y13_N8 1 " "Info: 10: + IC(0.370 ns) + CELL(0.370 ns) = 18.642 ns; Loc. = LCCOMB_X14_Y13_N8; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.588 ns) + CELL(0.000 ns) 21.230 ns maincontrol:inst4\|CPMAR~clkctrl 11 COMB CLKCTRL_G3 8 " "Info: 11: + IC(2.588 ns) + CELL(0.000 ns) = 21.230 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPMAR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 22.792 ns Reg:MAR\|inst8 12 REG LCFF_X9_Y12_N1 2 " "Info: 12: + IC(0.896 ns) + CELL(0.666 ns) = 22.792 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 2; REG Node = 'Reg:MAR\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.698 ns ( 25.00 % ) " "Info: Total cell delay = 5.698 ns ( 25.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.094 ns ( 75.00 % ) " "Info: Total interconnect delay = 17.094 ns ( 75.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.792 ns" { CHO inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst maincontrol:inst4|M~699 maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "22.792 ns" { CHO {} CHO~combout {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst {} maincontrol:inst4|M~699 {} maincontrol:inst4|M~700 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst8 {} } { 0.000ns 0.000ns 2.852ns 1.147ns 1.763ns 0.875ns 1.973ns 2.155ns 1.031ns 1.444ns 0.370ns 2.588ns 0.896ns } { 0.000ns 1.015ns 0.370ns 0.202ns 0.000ns 0.970ns 0.624ns 0.206ns 0.624ns 0.651ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CHO source 6.007 ns - Shortest register " "Info: - Shortest clock path from clock \"CHO\" to source register is 6.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns CHO 1 CLK PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'CHO'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHO } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2136 2320 2488 2152 "CHO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.852 ns) + CELL(0.370 ns) 4.237 ns inst8 2 COMB LCCOMB_X14_Y13_N18 6 " "Info: 2: + IC(2.852 ns) + CELL(0.370 ns) = 4.237 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { CHO inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.666 ns) 6.007 ns mod4add1:inst3\|inst 3 REG LCFF_X13_Y10_N3 14 " "Info: 3: + IC(1.104 ns) + CELL(0.666 ns) = 6.007 ns; Loc. = LCFF_X13_Y10_N3; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 34.14 % ) " "Info: Total cell delay = 2.051 ns ( 34.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.956 ns ( 65.86 % ) " "Info: Total interconnect delay = 3.956 ns ( 65.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.007 ns" { CHO inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.007 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 2.852ns 1.104ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.792 ns" { CHO inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst maincontrol:inst4|M~699 maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "22.792 ns" { CHO {} CHO~combout {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst {} maincontrol:inst4|M~699 {} maincontrol:inst4|M~700 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst8 {} } { 0.000ns 0.000ns 2.852ns 1.147ns 1.763ns 0.875ns 1.973ns 2.155ns 1.031ns 1.444ns 0.370ns 2.588ns 0.896ns } { 0.000ns 1.015ns 0.370ns 0.202ns 0.000ns 0.970ns 0.624ns 0.206ns 0.624ns 0.651ns 0.370ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.007 ns" { CHO inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.007 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 2.852ns 1.104ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.556 ns - Shortest register register " "Info: - Shortest register to register delay is 4.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst 1 REG LCFF_X13_Y10_N3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N3; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.206 ns) 0.658 ns Timing:inst2\|decoder24:inst\|inst1 2 COMB LCCOMB_X13_Y10_N10 17 " "Info: 2: + IC(0.452 ns) + CELL(0.206 ns) = 0.658 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 17; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.370 ns) 2.197 ns sel2:inst23\|inst24~97 3 COMB LCCOMB_X14_Y13_N20 11 " "Info: 3: + IC(1.169 ns) + CELL(0.370 ns) = 2.197 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 11; COMB Node = 'sel2:inst23\|inst24~97'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 608 1120 1184 656 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.206 ns) 3.881 ns sel2:inst23\|inst17~39 4 COMB LCCOMB_X9_Y12_N30 1 " "Info: 4: + IC(1.478 ns) + CELL(0.206 ns) = 3.881 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { sel2:inst23|inst24~97 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.448 ns sel2:inst23\|inst17~40 5 COMB LCCOMB_X9_Y12_N0 6 " "Info: 5: + IC(0.361 ns) + CELL(0.206 ns) = 4.448 ns; Loc. = LCCOMB_X9_Y12_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.556 ns Reg:MAR\|inst8 6 REG LCFF_X9_Y12_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.556 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 2; REG Node = 'Reg:MAR\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sel2:inst23|inst17~40 Reg:MAR|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 24.06 % ) " "Info: Total cell delay = 1.096 ns ( 24.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.460 ns ( 75.94 % ) " "Info: Total interconnect delay = 3.460 ns ( 75.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.556 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:MAR|inst8 {} } { 0.000ns 0.452ns 1.169ns 1.478ns 0.361ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.792 ns" { CHO inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst maincontrol:inst4|M~699 maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "22.792 ns" { CHO {} CHO~combout {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst {} maincontrol:inst4|M~699 {} maincontrol:inst4|M~700 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst8 {} } { 0.000ns 0.000ns 2.852ns 1.147ns 1.763ns 0.875ns 1.973ns 2.155ns 1.031ns 1.444ns 0.370ns 2.588ns 0.896ns } { 0.000ns 1.015ns 0.370ns 0.202ns 0.000ns 0.970ns 0.624ns 0.206ns 0.624ns 0.651ns 0.370ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.007 ns" { CHO inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.007 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 2.852ns 1.104ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.556 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:MAR|inst8 {} } { 0.000ns 0.452ns 1.169ns 1.478ns 0.361ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "131 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"131\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mod4add1:inst3\|inst Reg:MAR\|inst8 131 12.231 ns " "Info: Found hold time violation between source  pin or register \"mod4add1:inst3\|inst\" and destination pin or register \"Reg:MAR\|inst8\" for clock \"131\" (Hold time is 12.231 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "16.785 ns + Largest " "Info: + Largest clock skew is 16.785 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "131 destination 23.408 ns + Longest register " "Info: + Longest clock path from clock \"131\" to destination register is 23.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 131 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = '131'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 131 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2624 2640 2704 "131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.206 ns) 3.292 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y13_N28 1 " "Info: 2: + IC(1.936 ns) + CELL(0.206 ns) = 3.292 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { 131 Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 3.859 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y13_N0 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 3.859 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 4.853 ns inst8 4 COMB LCCOMB_X14_Y13_N18 6 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 4.853 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.202 ns) 6.202 ns maincontrol:inst4\|CPIR 5 COMB LCCOMB_X13_Y10_N4 6 " "Info: 5: + IC(1.147 ns) + CELL(0.202 ns) = 6.202 ns; Loc. = LCCOMB_X13_Y10_N4; Fanout = 6; COMB Node = 'maincontrol:inst4\|CPIR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { inst8 maincontrol:inst4|CPIR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.000 ns) 7.965 ns maincontrol:inst4\|CPIR~clkctrl 6 COMB CLKCTRL_G6 3 " "Info: 6: + IC(1.763 ns) + CELL(0.000 ns) = 7.965 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'maincontrol:inst4\|CPIR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.970 ns) 9.810 ns Reg:IR\|inst 7 REG LCFF_X15_Y10_N19 26 " "Info: 7: + IC(0.875 ns) + CELL(0.970 ns) = 9.810 ns; Loc. = LCFF_X15_Y10_N19; Fanout = 26; REG Node = 'Reg:IR\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { maincontrol:inst4|CPIR~clkctrl Reg:IR|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.624 ns) 12.407 ns maincontrol:inst4\|M~699 8 COMB LCCOMB_X22_Y11_N6 1 " "Info: 8: + IC(1.973 ns) + CELL(0.624 ns) = 12.407 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4\|M~699'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { Reg:IR|inst maincontrol:inst4|M~699 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(0.206 ns) 14.768 ns maincontrol:inst4\|M~700 9 COMB LCCOMB_X12_Y14_N14 3 " "Info: 9: + IC(2.155 ns) + CELL(0.206 ns) = 14.768 ns; Loc. = LCCOMB_X12_Y14_N14; Fanout = 3; COMB Node = 'maincontrol:inst4\|M~700'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { maincontrol:inst4|M~699 maincontrol:inst4|M~700 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.624 ns) 16.423 ns maincontrol:inst4\|CPMAR~106 10 COMB LCCOMB_X12_Y14_N2 1 " "Info: 10: + IC(1.031 ns) + CELL(0.624 ns) = 16.423 ns; Loc. = LCCOMB_X12_Y14_N2; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~106'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.651 ns) 18.518 ns maincontrol:inst4\|CPMAR~107 11 COMB LCCOMB_X14_Y13_N14 1 " "Info: 11: + IC(1.444 ns) + CELL(0.651 ns) = 18.518 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~107'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 19.258 ns maincontrol:inst4\|CPMAR 12 COMB LCCOMB_X14_Y13_N8 1 " "Info: 12: + IC(0.370 ns) + CELL(0.370 ns) = 19.258 ns; Loc. = LCCOMB_X14_Y13_N8; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.588 ns) + CELL(0.000 ns) 21.846 ns maincontrol:inst4\|CPMAR~clkctrl 13 COMB CLKCTRL_G3 8 " "Info: 13: + IC(2.588 ns) + CELL(0.000 ns) = 21.846 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPMAR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 23.408 ns Reg:MAR\|inst8 14 REG LCFF_X9_Y12_N1 2 " "Info: 14: + IC(0.896 ns) + CELL(0.666 ns) = 23.408 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 2; REG Node = 'Reg:MAR\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.499 ns ( 27.76 % ) " "Info: Total cell delay = 6.499 ns ( 27.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.909 ns ( 72.24 % ) " "Info: Total interconnect delay = 16.909 ns ( 72.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "23.408 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst maincontrol:inst4|M~699 maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "23.408 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst {} maincontrol:inst4|M~699 {} maincontrol:inst4|M~700 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst8 {} } { 0.000ns 0.000ns 1.936ns 0.361ns 0.370ns 1.147ns 1.763ns 0.875ns 1.973ns 2.155ns 1.031ns 1.444ns 0.370ns 2.588ns 0.896ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.624ns 0.202ns 0.000ns 0.970ns 0.624ns 0.206ns 0.624ns 0.651ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "131 source 6.623 ns - Shortest register " "Info: - Shortest clock path from clock \"131\" to source register is 6.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 131 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = '131'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 131 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2624 2640 2704 "131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.206 ns) 3.292 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y13_N28 1 " "Info: 2: + IC(1.936 ns) + CELL(0.206 ns) = 3.292 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { 131 Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 3.859 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y13_N0 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 3.859 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 4.853 ns inst8 4 COMB LCCOMB_X14_Y13_N18 6 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 4.853 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.666 ns) 6.623 ns mod4add1:inst3\|inst 5 REG LCFF_X13_Y10_N3 14 " "Info: 5: + IC(1.104 ns) + CELL(0.666 ns) = 6.623 ns; Loc. = LCFF_X13_Y10_N3; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.852 ns ( 43.06 % ) " "Info: Total cell delay = 2.852 ns ( 43.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.771 ns ( 56.94 % ) " "Info: Total interconnect delay = 3.771 ns ( 56.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 1.936ns 0.361ns 0.370ns 1.104ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "23.408 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst maincontrol:inst4|M~699 maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "23.408 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst {} maincontrol:inst4|M~699 {} maincontrol:inst4|M~700 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst8 {} } { 0.000ns 0.000ns 1.936ns 0.361ns 0.370ns 1.147ns 1.763ns 0.875ns 1.973ns 2.155ns 1.031ns 1.444ns 0.370ns 2.588ns 0.896ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.624ns 0.202ns 0.000ns 0.970ns 0.624ns 0.206ns 0.624ns 0.651ns 0.370ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 1.936ns 0.361ns 0.370ns 1.104ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.556 ns - Shortest register register " "Info: - Shortest register to register delay is 4.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst 1 REG LCFF_X13_Y10_N3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N3; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.206 ns) 0.658 ns Timing:inst2\|decoder24:inst\|inst1 2 COMB LCCOMB_X13_Y10_N10 17 " "Info: 2: + IC(0.452 ns) + CELL(0.206 ns) = 0.658 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 17; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.370 ns) 2.197 ns sel2:inst23\|inst24~97 3 COMB LCCOMB_X14_Y13_N20 11 " "Info: 3: + IC(1.169 ns) + CELL(0.370 ns) = 2.197 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 11; COMB Node = 'sel2:inst23\|inst24~97'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 608 1120 1184 656 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.206 ns) 3.881 ns sel2:inst23\|inst17~39 4 COMB LCCOMB_X9_Y12_N30 1 " "Info: 4: + IC(1.478 ns) + CELL(0.206 ns) = 3.881 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { sel2:inst23|inst24~97 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.448 ns sel2:inst23\|inst17~40 5 COMB LCCOMB_X9_Y12_N0 6 " "Info: 5: + IC(0.361 ns) + CELL(0.206 ns) = 4.448 ns; Loc. = LCCOMB_X9_Y12_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.556 ns Reg:MAR\|inst8 6 REG LCFF_X9_Y12_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.556 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 2; REG Node = 'Reg:MAR\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sel2:inst23|inst17~40 Reg:MAR|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 24.06 % ) " "Info: Total cell delay = 1.096 ns ( 24.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.460 ns ( 75.94 % ) " "Info: Total interconnect delay = 3.460 ns ( 75.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.556 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:MAR|inst8 {} } { 0.000ns 0.452ns 1.169ns 1.478ns 0.361ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "23.408 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst maincontrol:inst4|M~699 maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "23.408 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst {} maincontrol:inst4|M~699 {} maincontrol:inst4|M~700 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst8 {} } { 0.000ns 0.000ns 1.936ns 0.361ns 0.370ns 1.147ns 1.763ns 0.875ns 1.973ns 2.155ns 1.031ns 1.444ns 0.370ns 2.588ns 0.896ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.624ns 0.202ns 0.000ns 0.970ns 0.624ns 0.206ns 0.624ns 0.651ns 0.370ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 1.936ns 0.361ns 0.370ns 1.104ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.624ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.556 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:MAR|inst8 {} } { 0.000ns 0.452ns 1.169ns 1.478ns 0.361ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "ON/OFF 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"ON/OFF\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mod4add1:inst3\|inst Reg:MAR\|inst8 ON/OFF 12.231 ns " "Info: Found hold time violation between source  pin or register \"mod4add1:inst3\|inst\" and destination pin or register \"Reg:MAR\|inst8\" for clock \"ON/OFF\" (Hold time is 12.231 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "16.785 ns + Largest " "Info: + Largest clock skew is 16.785 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ON/OFF destination 24.047 ns + Longest register " "Info: + Longest clock path from clock \"ON/OFF\" to destination register is 24.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ON/OFF 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON/OFF'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ON/OFF } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2656 2672 2704 "ON/OFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.368 ns) + CELL(0.589 ns) 3.931 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y13_N28 1 " "Info: 2: + IC(2.368 ns) + CELL(0.589 ns) = 3.931 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { ON/OFF Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.498 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y13_N0 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 4.498 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 5.492 ns inst8 4 COMB LCCOMB_X14_Y13_N18 6 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 5.492 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.202 ns) 6.841 ns maincontrol:inst4\|CPIR 5 COMB LCCOMB_X13_Y10_N4 6 " "Info: 5: + IC(1.147 ns) + CELL(0.202 ns) = 6.841 ns; Loc. = LCCOMB_X13_Y10_N4; Fanout = 6; COMB Node = 'maincontrol:inst4\|CPIR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { inst8 maincontrol:inst4|CPIR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.000 ns) 8.604 ns maincontrol:inst4\|CPIR~clkctrl 6 COMB CLKCTRL_G6 3 " "Info: 6: + IC(1.763 ns) + CELL(0.000 ns) = 8.604 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'maincontrol:inst4\|CPIR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.970 ns) 10.449 ns Reg:IR\|inst 7 REG LCFF_X15_Y10_N19 26 " "Info: 7: + IC(0.875 ns) + CELL(0.970 ns) = 10.449 ns; Loc. = LCFF_X15_Y10_N19; Fanout = 26; REG Node = 'Reg:IR\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { maincontrol:inst4|CPIR~clkctrl Reg:IR|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.624 ns) 13.046 ns maincontrol:inst4\|M~699 8 COMB LCCOMB_X22_Y11_N6 1 " "Info: 8: + IC(1.973 ns) + CELL(0.624 ns) = 13.046 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4\|M~699'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { Reg:IR|inst maincontrol:inst4|M~699 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(0.206 ns) 15.407 ns maincontrol:inst4\|M~700 9 COMB LCCOMB_X12_Y14_N14 3 " "Info: 9: + IC(2.155 ns) + CELL(0.206 ns) = 15.407 ns; Loc. = LCCOMB_X12_Y14_N14; Fanout = 3; COMB Node = 'maincontrol:inst4\|M~700'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { maincontrol:inst4|M~699 maincontrol:inst4|M~700 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.624 ns) 17.062 ns maincontrol:inst4\|CPMAR~106 10 COMB LCCOMB_X12_Y14_N2 1 " "Info: 10: + IC(1.031 ns) + CELL(0.624 ns) = 17.062 ns; Loc. = LCCOMB_X12_Y14_N2; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~106'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.651 ns) 19.157 ns maincontrol:inst4\|CPMAR~107 11 COMB LCCOMB_X14_Y13_N14 1 " "Info: 11: + IC(1.444 ns) + CELL(0.651 ns) = 19.157 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~107'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 19.897 ns maincontrol:inst4\|CPMAR 12 COMB LCCOMB_X14_Y13_N8 1 " "Info: 12: + IC(0.370 ns) + CELL(0.370 ns) = 19.897 ns; Loc. = LCCOMB_X14_Y13_N8; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.588 ns) + CELL(0.000 ns) 22.485 ns maincontrol:inst4\|CPMAR~clkctrl 13 COMB CLKCTRL_G3 8 " "Info: 13: + IC(2.588 ns) + CELL(0.000 ns) = 22.485 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPMAR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 24.047 ns Reg:MAR\|inst8 14 REG LCFF_X9_Y12_N1 2 " "Info: 14: + IC(0.896 ns) + CELL(0.666 ns) = 24.047 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 2; REG Node = 'Reg:MAR\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.706 ns ( 27.89 % ) " "Info: Total cell delay = 6.706 ns ( 27.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.341 ns ( 72.11 % ) " "Info: Total interconnect delay = 17.341 ns ( 72.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.047 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst maincontrol:inst4|M~699 maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "24.047 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst {} maincontrol:inst4|M~699 {} maincontrol:inst4|M~700 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst8 {} } { 0.000ns 0.000ns 2.368ns 0.361ns 0.370ns 1.147ns 1.763ns 0.875ns 1.973ns 2.155ns 1.031ns 1.444ns 0.370ns 2.588ns 0.896ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.624ns 0.202ns 0.000ns 0.970ns 0.624ns 0.206ns 0.624ns 0.651ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ON/OFF source 7.262 ns - Shortest register " "Info: - Shortest clock path from clock \"ON/OFF\" to source register is 7.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ON/OFF 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON/OFF'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ON/OFF } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2656 2672 2704 "ON/OFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.368 ns) + CELL(0.589 ns) 3.931 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y13_N28 1 " "Info: 2: + IC(2.368 ns) + CELL(0.589 ns) = 3.931 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { ON/OFF Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.498 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y13_N0 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 4.498 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 5.492 ns inst8 4 COMB LCCOMB_X14_Y13_N18 6 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 5.492 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.666 ns) 7.262 ns mod4add1:inst3\|inst 5 REG LCFF_X13_Y10_N3 14 " "Info: 5: + IC(1.104 ns) + CELL(0.666 ns) = 7.262 ns; Loc. = LCFF_X13_Y10_N3; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.059 ns ( 42.12 % ) " "Info: Total cell delay = 3.059 ns ( 42.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.203 ns ( 57.88 % ) " "Info: Total interconnect delay = 4.203 ns ( 57.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.262 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.262 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 2.368ns 0.361ns 0.370ns 1.104ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.047 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst maincontrol:inst4|M~699 maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "24.047 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst {} maincontrol:inst4|M~699 {} maincontrol:inst4|M~700 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst8 {} } { 0.000ns 0.000ns 2.368ns 0.361ns 0.370ns 1.147ns 1.763ns 0.875ns 1.973ns 2.155ns 1.031ns 1.444ns 0.370ns 2.588ns 0.896ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.624ns 0.202ns 0.000ns 0.970ns 0.624ns 0.206ns 0.624ns 0.651ns 0.370ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.262 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.262 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 2.368ns 0.361ns 0.370ns 1.104ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.556 ns - Shortest register register " "Info: - Shortest register to register delay is 4.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst 1 REG LCFF_X13_Y10_N3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N3; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.206 ns) 0.658 ns Timing:inst2\|decoder24:inst\|inst1 2 COMB LCCOMB_X13_Y10_N10 17 " "Info: 2: + IC(0.452 ns) + CELL(0.206 ns) = 0.658 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 17; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.370 ns) 2.197 ns sel2:inst23\|inst24~97 3 COMB LCCOMB_X14_Y13_N20 11 " "Info: 3: + IC(1.169 ns) + CELL(0.370 ns) = 2.197 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 11; COMB Node = 'sel2:inst23\|inst24~97'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 608 1120 1184 656 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.206 ns) 3.881 ns sel2:inst23\|inst17~39 4 COMB LCCOMB_X9_Y12_N30 1 " "Info: 4: + IC(1.478 ns) + CELL(0.206 ns) = 3.881 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { sel2:inst23|inst24~97 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.448 ns sel2:inst23\|inst17~40 5 COMB LCCOMB_X9_Y12_N0 6 " "Info: 5: + IC(0.361 ns) + CELL(0.206 ns) = 4.448 ns; Loc. = LCCOMB_X9_Y12_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.556 ns Reg:MAR\|inst8 6 REG LCFF_X9_Y12_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.556 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 2; REG Node = 'Reg:MAR\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sel2:inst23|inst17~40 Reg:MAR|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 24.06 % ) " "Info: Total cell delay = 1.096 ns ( 24.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.460 ns ( 75.94 % ) " "Info: Total interconnect delay = 3.460 ns ( 75.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.556 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:MAR|inst8 {} } { 0.000ns 0.452ns 1.169ns 1.478ns 0.361ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.047 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst maincontrol:inst4|M~699 maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "24.047 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst {} maincontrol:inst4|M~699 {} maincontrol:inst4|M~700 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst8 {} } { 0.000ns 0.000ns 2.368ns 0.361ns 0.370ns 1.147ns 1.763ns 0.875ns 1.973ns 2.155ns 1.031ns 1.444ns 0.370ns 2.588ns 0.896ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.624ns 0.202ns 0.000ns 0.970ns 0.624ns 0.206ns 0.624ns 0.651ns 0.370ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.262 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.262 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 2.368ns 0.361ns 0.370ns 1.104ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.624ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:MAR|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.556 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:MAR|inst8 {} } { 0.000ns 0.452ns 1.169ns 1.478ns 0.361ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Reg:PC\|inst8 RAMdata6 132 26.316 ns register " "Info: tsu for register \"Reg:PC\|inst8\" (data pin = \"RAMdata6\", clock pin = \"132\") is 26.316 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.705 ns + Longest pin register " "Info: + Longest pin to register delay is 33.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMdata6 1 PIN PIN_200 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_200; Fanout = 1; PIN Node = 'RAMdata6'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMdata6 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 656 3672 3848 672 "RAMdata6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns RAMdata6~0 2 COMB IOC_X3_Y19_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N1; Fanout = 1; COMB Node = 'RAMdata6~0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { RAMdata6 RAMdata6~0 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 656 3672 3848 672 "RAMdata6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.029 ns) + CELL(0.651 ns) 8.674 ns selector:inst15\|inst28 3 COMB LCCOMB_X8_Y10_N20 7 " "Info: 3: + IC(7.029 ns) + CELL(0.651 ns) = 8.674 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 7; COMB Node = 'selector:inst15\|inst28'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.680 ns" { RAMdata6~0 selector:inst15|inst28 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 240 672 736 288 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.319 ns) 10.522 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_mkc:add_sub_1\|_~1 4 COMB LCCOMB_X12_Y14_N0 2 " "Info: 4: + IC(1.529 ns) + CELL(0.319 ns) = 10.522 ns; Loc. = LCCOMB_X12_Y14_N0; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_mkc:add_sub_1\|_~1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { selector:inst15|inst28 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 12.127 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 5 COMB LCCOMB_X10_Y14_N12 2 " "Info: 5: + IC(1.399 ns) + CELL(0.206 ns) = 12.127 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 12.700 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 6 COMB LCCOMB_X10_Y14_N30 3 " "Info: 6: + IC(0.367 ns) + CELL(0.206 ns) = 12.700 ns; Loc. = LCCOMB_X10_Y14_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.596 ns) 13.681 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 7 COMB LCCOMB_X10_Y14_N4 2 " "Info: 7: + IC(0.385 ns) + CELL(0.596 ns) = 13.681 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.767 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 8 COMB LCCOMB_X10_Y14_N6 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 13.767 ns; Loc. = LCCOMB_X10_Y14_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 14.273 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 9 COMB LCCOMB_X10_Y14_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 14.273 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.319 ns) 14.970 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 10 COMB LCCOMB_X10_Y14_N0 3 " "Info: 10: + IC(0.378 ns) + CELL(0.319 ns) = 14.970 ns; Loc. = LCCOMB_X10_Y14_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 15.556 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 11 COMB LCCOMB_X10_Y14_N20 3 " "Info: 11: + IC(0.380 ns) + CELL(0.206 ns) = 15.556 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.596 ns) 17.266 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 12 COMB LCCOMB_X9_Y11_N10 2 " "Info: 12: + IC(1.114 ns) + CELL(0.596 ns) = 17.266 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.352 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 13 COMB LCCOMB_X9_Y11_N12 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 17.352 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 17.858 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 14 COMB LCCOMB_X9_Y11_N14 2 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 17.858 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 18.560 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 15 COMB LCCOMB_X9_Y11_N0 4 " "Info: 15: + IC(0.383 ns) + CELL(0.319 ns) = 18.560 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 19.151 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 16 COMB LCCOMB_X9_Y11_N16 3 " "Info: 16: + IC(0.385 ns) + CELL(0.206 ns) = 19.151 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.621 ns) 20.164 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 17 COMB LCCOMB_X9_Y11_N22 2 " "Info: 17: + IC(0.392 ns) + CELL(0.621 ns) = 20.164 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.250 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 18 COMB LCCOMB_X9_Y11_N24 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 20.250 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.336 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 19 COMB LCCOMB_X9_Y11_N26 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 20.336 ns; Loc. = LCCOMB_X9_Y11_N26; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 20.842 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 20 COMB LCCOMB_X9_Y11_N28 6 " "Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 20.842 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.206 ns) 21.774 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 21 COMB LCCOMB_X8_Y11_N0 3 " "Info: 21: + IC(0.726 ns) + CELL(0.206 ns) = 21.774 ns; Loc. = LCCOMB_X8_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.596 ns) 22.743 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 22 COMB LCCOMB_X8_Y11_N16 2 " "Info: 22: + IC(0.373 ns) + CELL(0.596 ns) = 22.743 ns; Loc. = LCCOMB_X8_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.829 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 23 COMB LCCOMB_X8_Y11_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 22.829 ns; Loc. = LCCOMB_X8_Y11_N18; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.915 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 24 COMB LCCOMB_X8_Y11_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 22.915 ns; Loc. = LCCOMB_X8_Y11_N20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.001 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 25 COMB LCCOMB_X8_Y11_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 23.001 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.087 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 26 COMB LCCOMB_X8_Y11_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 23.087 ns; Loc. = LCCOMB_X8_Y11_N24; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.593 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 27 COMB LCCOMB_X8_Y11_N26 2 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 23.593 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 24.167 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 28 COMB LCCOMB_X8_Y11_N10 6 " "Info: 28: + IC(0.368 ns) + CELL(0.206 ns) = 24.167 ns; Loc. = LCCOMB_X8_Y11_N10; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 24.762 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 29 COMB LCCOMB_X8_Y11_N6 3 " "Info: 29: + IC(0.389 ns) + CELL(0.206 ns) = 24.762 ns; Loc. = LCCOMB_X8_Y11_N6; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.596 ns) 26.439 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 30 COMB LCCOMB_X8_Y12_N8 2 " "Info: 30: + IC(1.081 ns) + CELL(0.596 ns) = 26.439 ns; Loc. = LCCOMB_X8_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.525 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 31 COMB LCCOMB_X8_Y12_N10 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 26.525 ns; Loc. = LCCOMB_X8_Y12_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.611 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 32 COMB LCCOMB_X8_Y12_N12 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 26.611 ns; Loc. = LCCOMB_X8_Y12_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 26.801 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 33 COMB LCCOMB_X8_Y12_N14 2 " "Info: 33: + IC(0.000 ns) + CELL(0.190 ns) = 26.801 ns; Loc. = LCCOMB_X8_Y12_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.887 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 34 COMB LCCOMB_X8_Y12_N16 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 26.887 ns; Loc. = LCCOMB_X8_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 27.393 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 35 COMB LCCOMB_X8_Y12_N18 8 " "Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 27.393 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.206 ns) 28.000 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 36 COMB LCCOMB_X8_Y12_N28 1 " "Info: 36: + IC(0.401 ns) + CELL(0.206 ns) = 28.000 ns; Loc. = LCCOMB_X8_Y12_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.596 ns) 29.267 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 37 COMB LCCOMB_X9_Y12_N6 1 " "Info: 37: + IC(0.671 ns) + CELL(0.596 ns) = 29.267 ns; Loc. = LCCOMB_X9_Y12_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.353 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 38 COMB LCCOMB_X9_Y12_N8 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 29.353 ns; Loc. = LCCOMB_X9_Y12_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.439 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 39 COMB LCCOMB_X9_Y12_N10 1 " "Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 29.439 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.525 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 40 COMB LCCOMB_X9_Y12_N12 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 29.525 ns; Loc. = LCCOMB_X9_Y12_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 29.715 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 41 COMB LCCOMB_X9_Y12_N14 1 " "Info: 41: + IC(0.000 ns) + CELL(0.190 ns) = 29.715 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.801 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 42 COMB LCCOMB_X9_Y12_N16 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 29.801 ns; Loc. = LCCOMB_X9_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.887 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 43 COMB LCCOMB_X9_Y12_N18 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 29.887 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 30.393 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 44 COMB LCCOMB_X9_Y12_N20 1 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 30.393 ns; Loc. = LCCOMB_X9_Y12_N20; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 31.134 ns sel2:inst23\|inst17~39 45 COMB LCCOMB_X9_Y12_N30 1 " "Info: 45: + IC(0.371 ns) + CELL(0.370 ns) = 31.134 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 31.701 ns sel2:inst23\|inst17~40 46 COMB LCCOMB_X9_Y12_N0 6 " "Info: 46: + IC(0.361 ns) + CELL(0.206 ns) = 31.701 ns; Loc. = LCCOMB_X9_Y12_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.460 ns) 33.705 ns Reg:PC\|inst8 47 REG LCFF_X12_Y14_N13 2 " "Info: 47: + IC(1.544 ns) + CELL(0.460 ns) = 33.705 ns; Loc. = LCFF_X12_Y14_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.679 ns ( 40.58 % ) " "Info: Total cell delay = 13.679 ns ( 40.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.026 ns ( 59.42 % ) " "Info: Total interconnect delay = 20.026 ns ( 59.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "33.705 ns" { RAMdata6 RAMdata6~0 selector:inst15|inst28 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "33.705 ns" { RAMdata6 {} RAMdata6~0 {} selector:inst15|inst28 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 7.029ns 1.529ns 1.399ns 0.367ns 0.385ns 0.000ns 0.000ns 0.378ns 0.380ns 1.114ns 0.000ns 0.000ns 0.383ns 0.385ns 0.392ns 0.000ns 0.000ns 0.000ns 0.726ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.368ns 0.389ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.401ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.371ns 0.361ns 1.544ns } { 0.000ns 0.994ns 0.651ns 0.319ns 0.206ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "132 destination 7.349 ns - Shortest register " "Info: - Shortest clock path from clock \"132\" to destination register is 7.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 132 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 132 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(0.206 ns) 2.998 ns inst8 2 COMB LCCOMB_X14_Y13_N18 6 " "Info: 2: + IC(1.642 ns) + CELL(0.206 ns) = 2.998 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { 132 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.202 ns) 3.575 ns maincontrol:inst4\|CPPC 3 COMB LCCOMB_X14_Y13_N24 1 " "Info: 3: + IC(0.375 ns) + CELL(0.202 ns) = 3.575 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPPC'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { inst8 maincontrol:inst4|CPPC } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(0.000 ns) 5.758 ns maincontrol:inst4\|CPPC~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(2.183 ns) + CELL(0.000 ns) = 5.758 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPPC~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 7.349 ns Reg:PC\|inst8 5 REG LCFF_X12_Y14_N13 2 " "Info: 5: + IC(0.925 ns) + CELL(0.666 ns) = 7.349 ns; Loc. = LCFF_X12_Y14_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 30.26 % ) " "Info: Total cell delay = 2.224 ns ( 30.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.125 ns ( 69.74 % ) " "Info: Total interconnect delay = 5.125 ns ( 69.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { 132 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.349 ns" { 132 {} 132~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.642ns 0.375ns 2.183ns 0.925ns } { 0.000ns 1.150ns 0.206ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "33.705 ns" { RAMdata6 RAMdata6~0 selector:inst15|inst28 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "33.705 ns" { RAMdata6 {} RAMdata6~0 {} selector:inst15|inst28 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 7.029ns 1.529ns 1.399ns 0.367ns 0.385ns 0.000ns 0.000ns 0.378ns 0.380ns 1.114ns 0.000ns 0.000ns 0.383ns 0.385ns 0.392ns 0.000ns 0.000ns 0.000ns 0.726ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.368ns 0.389ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.401ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.371ns 0.361ns 1.544ns } { 0.000ns 0.994ns 0.651ns 0.319ns 0.206ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.460ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { 132 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.349 ns" { 132 {} 132~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.642ns 0.375ns 2.183ns 0.925ns } { 0.000ns 1.150ns 0.206ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "132 RAMdata0 Reg:PC\|inst2 52.968 ns register " "Info: tco from clock \"132\" to destination pin \"RAMdata0\" through register \"Reg:PC\|inst2\" is 52.968 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "132 source 22.919 ns + Longest register " "Info: + Longest clock path from clock \"132\" to source register is 22.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 132 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 132 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.970 ns) 3.717 ns Start:inst42\|inst6 2 REG LCFF_X14_Y13_N3 1 " "Info: 2: + IC(1.597 ns) + CELL(0.970 ns) = 3.717 ns; Loc. = LCFF_X14_Y13_N3; Fanout = 1; REG Node = 'Start:inst42\|inst6'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { 132 Start:inst42|inst6 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 296 520 584 376 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.580 ns) 4.736 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y13_N0 1 " "Info: 3: + IC(0.439 ns) + CELL(0.580 ns) = 4.736 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { Start:inst42|inst6 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 5.730 ns inst8 4 COMB LCCOMB_X14_Y13_N18 6 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 5.730 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.202 ns) 7.079 ns maincontrol:inst4\|CPIR 5 COMB LCCOMB_X13_Y10_N4 6 " "Info: 5: + IC(1.147 ns) + CELL(0.202 ns) = 7.079 ns; Loc. = LCCOMB_X13_Y10_N4; Fanout = 6; COMB Node = 'maincontrol:inst4\|CPIR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { inst8 maincontrol:inst4|CPIR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.000 ns) 8.842 ns maincontrol:inst4\|CPIR~clkctrl 6 COMB CLKCTRL_G6 3 " "Info: 6: + IC(1.763 ns) + CELL(0.000 ns) = 8.842 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'maincontrol:inst4\|CPIR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.970 ns) 10.699 ns Reg:IR\|inst1 7 REG LCFF_X22_Y11_N11 23 " "Info: 7: + IC(0.887 ns) + CELL(0.970 ns) = 10.699 ns; Loc. = LCFF_X22_Y11_N11; Fanout = 23; REG Node = 'Reg:IR\|inst1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { maincontrol:inst4|CPIR~clkctrl Reg:IR|inst1 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 168 336 400 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.370 ns) 12.198 ns maincontrol:inst4\|MA~117 8 COMB LCCOMB_X22_Y11_N28 2 " "Info: 8: + IC(1.129 ns) + CELL(0.370 ns) = 12.198 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 2; COMB Node = 'maincontrol:inst4\|MA~117'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { Reg:IR|inst1 maincontrol:inst4|MA~117 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.577 ns) 13.150 ns maincontrol:inst4\|MA~118 9 COMB LCCOMB_X22_Y11_N16 1 " "Info: 9: + IC(0.375 ns) + CELL(0.577 ns) = 13.150 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 1; COMB Node = 'maincontrol:inst4\|MA~118'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { maincontrol:inst4|MA~117 maincontrol:inst4|MA~118 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.184 ns) + CELL(0.651 ns) 15.985 ns maincontrol:inst4\|MA~120 10 COMB LCCOMB_X12_Y14_N8 3 " "Info: 10: + IC(2.184 ns) + CELL(0.651 ns) = 15.985 ns; Loc. = LCCOMB_X12_Y14_N8; Fanout = 3; COMB Node = 'maincontrol:inst4\|MA~120'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { maincontrol:inst4|MA~118 maincontrol:inst4|MA~120 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.646 ns) 17.324 ns maincontrol:inst4\|CPPC~96 11 COMB LCCOMB_X12_Y14_N4 1 " "Info: 11: + IC(0.693 ns) + CELL(0.646 ns) = 17.324 ns; Loc. = LCCOMB_X12_Y14_N4; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPPC~96'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { maincontrol:inst4|MA~120 maincontrol:inst4|CPPC~96 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.370 ns) 19.157 ns maincontrol:inst4\|CPPC 12 COMB LCCOMB_X14_Y13_N24 1 " "Info: 12: + IC(1.463 ns) + CELL(0.370 ns) = 19.157 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPPC'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { maincontrol:inst4|CPPC~96 maincontrol:inst4|CPPC } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(0.000 ns) 21.340 ns maincontrol:inst4\|CPPC~clkctrl 13 COMB CLKCTRL_G4 8 " "Info: 13: + IC(2.183 ns) + CELL(0.000 ns) = 21.340 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPPC~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 22.919 ns Reg:PC\|inst2 14 REG LCFF_X6_Y14_N19 2 " "Info: 14: + IC(0.913 ns) + CELL(0.666 ns) = 22.919 ns; Loc. = LCFF_X6_Y14_N19; Fanout = 2; REG Node = 'Reg:PC\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { maincontrol:inst4|CPPC~clkctrl Reg:PC|inst2 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 272 336 400 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.776 ns ( 33.93 % ) " "Info: Total cell delay = 7.776 ns ( 33.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.143 ns ( 66.07 % ) " "Info: Total interconnect delay = 15.143 ns ( 66.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.919 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst1 maincontrol:inst4|MA~117 maincontrol:inst4|MA~118 maincontrol:inst4|MA~120 maincontrol:inst4|CPPC~96 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "22.919 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst1 {} maincontrol:inst4|MA~117 {} maincontrol:inst4|MA~118 {} maincontrol:inst4|MA~120 {} maincontrol:inst4|CPPC~96 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst2 {} } { 0.000ns 0.000ns 1.597ns 0.439ns 0.370ns 1.147ns 1.763ns 0.887ns 1.129ns 0.375ns 2.184ns 0.693ns 1.463ns 2.183ns 0.913ns } { 0.000ns 1.150ns 0.970ns 0.580ns 0.624ns 0.202ns 0.000ns 0.970ns 0.370ns 0.577ns 0.651ns 0.646ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 272 336 400 352 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.745 ns + Longest register pin " "Info: + Longest register to pin delay is 29.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:PC\|inst2 1 REG LCFF_X6_Y14_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y14_N19; Fanout = 2; REG Node = 'Reg:PC\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:PC|inst2 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 272 336 400 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.370 ns) 1.909 ns selector:inst16\|inst29 2 COMB LCCOMB_X10_Y10_N24 9 " "Info: 2: + IC(1.539 ns) + CELL(0.370 ns) = 1.909 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 9; COMB Node = 'selector:inst16\|inst29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.909 ns" { Reg:PC|inst2 selector:inst16|inst29 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 336 672 736 384 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.202 ns) 3.216 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388 3 COMB LCCOMB_X10_Y14_N28 10 " "Info: 3: + IC(1.105 ns) + CELL(0.202 ns) = 3.216 ns; Loc. = LCCOMB_X10_Y14_N28; Fanout = 10; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.807 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389 4 COMB LCCOMB_X10_Y14_N22 4 " "Info: 4: + IC(0.385 ns) + CELL(0.206 ns) = 3.807 ns; Loc. = LCCOMB_X10_Y14_N22; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 4.405 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460 5 COMB LCCOMB_X10_Y14_N24 2 " "Info: 5: + IC(0.392 ns) + CELL(0.206 ns) = 4.405 ns; Loc. = LCCOMB_X10_Y14_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.370 ns) 5.155 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 6 COMB LCCOMB_X10_Y14_N12 2 " "Info: 6: + IC(0.380 ns) + CELL(0.370 ns) = 5.155 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 5.728 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 7 COMB LCCOMB_X10_Y14_N30 3 " "Info: 7: + IC(0.367 ns) + CELL(0.206 ns) = 5.728 ns; Loc. = LCCOMB_X10_Y14_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.596 ns) 6.709 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 8 COMB LCCOMB_X10_Y14_N4 2 " "Info: 8: + IC(0.385 ns) + CELL(0.596 ns) = 6.709 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.795 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 9 COMB LCCOMB_X10_Y14_N6 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.795 ns; Loc. = LCCOMB_X10_Y14_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 7.301 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 10 COMB LCCOMB_X10_Y14_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 7.301 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.319 ns) 7.998 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 11 COMB LCCOMB_X10_Y14_N0 3 " "Info: 11: + IC(0.378 ns) + CELL(0.319 ns) = 7.998 ns; Loc. = LCCOMB_X10_Y14_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 8.584 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 12 COMB LCCOMB_X10_Y14_N20 3 " "Info: 12: + IC(0.380 ns) + CELL(0.206 ns) = 8.584 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.596 ns) 10.294 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 13 COMB LCCOMB_X9_Y11_N10 2 " "Info: 13: + IC(1.114 ns) + CELL(0.596 ns) = 10.294 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.380 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 14 COMB LCCOMB_X9_Y11_N12 1 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 10.380 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.886 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 15 COMB LCCOMB_X9_Y11_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 10.886 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 11.588 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 16 COMB LCCOMB_X9_Y11_N0 4 " "Info: 16: + IC(0.383 ns) + CELL(0.319 ns) = 11.588 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 12.179 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 17 COMB LCCOMB_X9_Y11_N16 3 " "Info: 17: + IC(0.385 ns) + CELL(0.206 ns) = 12.179 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.621 ns) 13.192 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 18 COMB LCCOMB_X9_Y11_N22 2 " "Info: 18: + IC(0.392 ns) + CELL(0.621 ns) = 13.192 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.278 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 19 COMB LCCOMB_X9_Y11_N24 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 13.278 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.364 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 20 COMB LCCOMB_X9_Y11_N26 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 13.364 ns; Loc. = LCCOMB_X9_Y11_N26; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.870 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 21 COMB LCCOMB_X9_Y11_N28 6 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 13.870 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.206 ns) 14.802 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 22 COMB LCCOMB_X8_Y11_N0 3 " "Info: 22: + IC(0.726 ns) + CELL(0.206 ns) = 14.802 ns; Loc. = LCCOMB_X8_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.596 ns) 15.771 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 23 COMB LCCOMB_X8_Y11_N16 2 " "Info: 23: + IC(0.373 ns) + CELL(0.596 ns) = 15.771 ns; Loc. = LCCOMB_X8_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.857 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 24 COMB LCCOMB_X8_Y11_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 15.857 ns; Loc. = LCCOMB_X8_Y11_N18; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.943 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 25 COMB LCCOMB_X8_Y11_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 15.943 ns; Loc. = LCCOMB_X8_Y11_N20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.029 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 26 COMB LCCOMB_X8_Y11_N22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 16.029 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.115 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 27 COMB LCCOMB_X8_Y11_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 16.115 ns; Loc. = LCCOMB_X8_Y11_N24; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 16.621 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 28 COMB LCCOMB_X8_Y11_N26 2 " "Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 16.621 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 17.195 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 29 COMB LCCOMB_X8_Y11_N10 6 " "Info: 29: + IC(0.368 ns) + CELL(0.206 ns) = 17.195 ns; Loc. = LCCOMB_X8_Y11_N10; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 17.790 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 30 COMB LCCOMB_X8_Y11_N6 3 " "Info: 30: + IC(0.389 ns) + CELL(0.206 ns) = 17.790 ns; Loc. = LCCOMB_X8_Y11_N6; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.596 ns) 19.467 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 31 COMB LCCOMB_X8_Y12_N8 2 " "Info: 31: + IC(1.081 ns) + CELL(0.596 ns) = 19.467 ns; Loc. = LCCOMB_X8_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.553 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 32 COMB LCCOMB_X8_Y12_N10 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 19.553 ns; Loc. = LCCOMB_X8_Y12_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.639 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 33 COMB LCCOMB_X8_Y12_N12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 19.639 ns; Loc. = LCCOMB_X8_Y12_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 19.829 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 34 COMB LCCOMB_X8_Y12_N14 2 " "Info: 34: + IC(0.000 ns) + CELL(0.190 ns) = 19.829 ns; Loc. = LCCOMB_X8_Y12_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.915 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 35 COMB LCCOMB_X8_Y12_N16 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 19.915 ns; Loc. = LCCOMB_X8_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 20.421 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 36 COMB LCCOMB_X8_Y12_N18 8 " "Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 20.421 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.206 ns) 21.028 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 37 COMB LCCOMB_X8_Y12_N28 1 " "Info: 37: + IC(0.401 ns) + CELL(0.206 ns) = 21.028 ns; Loc. = LCCOMB_X8_Y12_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.596 ns) 22.295 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 38 COMB LCCOMB_X9_Y12_N6 1 " "Info: 38: + IC(0.671 ns) + CELL(0.596 ns) = 22.295 ns; Loc. = LCCOMB_X9_Y12_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.381 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 39 COMB LCCOMB_X9_Y12_N8 1 " "Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 22.381 ns; Loc. = LCCOMB_X9_Y12_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.467 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 40 COMB LCCOMB_X9_Y12_N10 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 22.467 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.553 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 41 COMB LCCOMB_X9_Y12_N12 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 22.553 ns; Loc. = LCCOMB_X9_Y12_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 22.743 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 42 COMB LCCOMB_X9_Y12_N14 1 " "Info: 42: + IC(0.000 ns) + CELL(0.190 ns) = 22.743 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.829 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 43 COMB LCCOMB_X9_Y12_N16 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 22.829 ns; Loc. = LCCOMB_X9_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.915 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 44 COMB LCCOMB_X9_Y12_N18 1 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 22.915 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.421 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 45 COMB LCCOMB_X9_Y12_N20 1 " "Info: 45: + IC(0.000 ns) + CELL(0.506 ns) = 23.421 ns; Loc. = LCCOMB_X9_Y12_N20; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 24.162 ns sel2:inst23\|inst17~39 46 COMB LCCOMB_X9_Y12_N30 1 " "Info: 46: + IC(0.371 ns) + CELL(0.370 ns) = 24.162 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 24.729 ns sel2:inst23\|inst17~40 47 COMB LCCOMB_X9_Y12_N0 6 " "Info: 47: + IC(0.361 ns) + CELL(0.206 ns) = 24.729 ns; Loc. = LCCOMB_X9_Y12_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.740 ns) + CELL(3.276 ns) 29.745 ns RAMdata0 48 PIN PIN_192 0 " "Info: 48: + IC(1.740 ns) + CELL(3.276 ns) = 29.745 ns; Loc. = PIN_192; Fanout = 0; PIN Node = 'RAMdata0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.016 ns" { sel2:inst23|inst17~40 RAMdata0 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 752 3672 3848 768 "RAMdata0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.679 ns ( 52.71 % ) " "Info: Total cell delay = 15.679 ns ( 52.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.066 ns ( 47.29 % ) " "Info: Total interconnect delay = 14.066 ns ( 47.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.745 ns" { Reg:PC|inst2 selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 RAMdata0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "29.745 ns" { Reg:PC|inst2 {} selector:inst16|inst29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} RAMdata0 {} } { 0.000ns 1.539ns 1.105ns 0.385ns 0.392ns 0.380ns 0.367ns 0.385ns 0.000ns 0.000ns 0.378ns 0.380ns 1.114ns 0.000ns 0.000ns 0.383ns 0.385ns 0.392ns 0.000ns 0.000ns 0.000ns 0.726ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.368ns 0.389ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.401ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.371ns 0.361ns 1.740ns } { 0.000ns 0.370ns 0.202ns 0.206ns 0.206ns 0.370ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.919 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst1 maincontrol:inst4|MA~117 maincontrol:inst4|MA~118 maincontrol:inst4|MA~120 maincontrol:inst4|CPPC~96 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "22.919 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst1 {} maincontrol:inst4|MA~117 {} maincontrol:inst4|MA~118 {} maincontrol:inst4|MA~120 {} maincontrol:inst4|CPPC~96 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst2 {} } { 0.000ns 0.000ns 1.597ns 0.439ns 0.370ns 1.147ns 1.763ns 0.887ns 1.129ns 0.375ns 2.184ns 0.693ns 1.463ns 2.183ns 0.913ns } { 0.000ns 1.150ns 0.970ns 0.580ns 0.624ns 0.202ns 0.000ns 0.970ns 0.370ns 0.577ns 0.651ns 0.646ns 0.370ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.745 ns" { Reg:PC|inst2 selector:inst16|inst29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 RAMdata0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "29.745 ns" { Reg:PC|inst2 {} selector:inst16|inst29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} RAMdata0 {} } { 0.000ns 1.539ns 1.105ns 0.385ns 0.392ns 0.380ns 0.367ns 0.385ns 0.000ns 0.000ns 0.378ns 0.380ns 1.114ns 0.000ns 0.000ns 0.383ns 0.385ns 0.392ns 0.000ns 0.000ns 0.000ns 0.726ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.368ns 0.389ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.401ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.371ns 0.361ns 1.740ns } { 0.000ns 0.370ns 0.202ns 0.206ns 0.206ns 0.370ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "RAMdata6 RAMdata0 36.717 ns Longest " "Info: Longest tpd from source pin \"RAMdata6\" to destination pin \"RAMdata0\" is 36.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMdata6 1 PIN PIN_200 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_200; Fanout = 1; PIN Node = 'RAMdata6'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMdata6 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 656 3672 3848 672 "RAMdata6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns RAMdata6~0 2 COMB IOC_X3_Y19_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N1; Fanout = 1; COMB Node = 'RAMdata6~0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { RAMdata6 RAMdata6~0 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 656 3672 3848 672 "RAMdata6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.029 ns) + CELL(0.651 ns) 8.674 ns selector:inst15\|inst28 3 COMB LCCOMB_X8_Y10_N20 7 " "Info: 3: + IC(7.029 ns) + CELL(0.651 ns) = 8.674 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 7; COMB Node = 'selector:inst15\|inst28'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.680 ns" { RAMdata6~0 selector:inst15|inst28 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 240 672 736 288 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.319 ns) 10.522 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_mkc:add_sub_1\|_~1 4 COMB LCCOMB_X12_Y14_N0 2 " "Info: 4: + IC(1.529 ns) + CELL(0.319 ns) = 10.522 ns; Loc. = LCCOMB_X12_Y14_N0; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_mkc:add_sub_1\|_~1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { selector:inst15|inst28 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 12.127 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 5 COMB LCCOMB_X10_Y14_N12 2 " "Info: 5: + IC(1.399 ns) + CELL(0.206 ns) = 12.127 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 12.700 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 6 COMB LCCOMB_X10_Y14_N30 3 " "Info: 6: + IC(0.367 ns) + CELL(0.206 ns) = 12.700 ns; Loc. = LCCOMB_X10_Y14_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.596 ns) 13.681 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 7 COMB LCCOMB_X10_Y14_N4 2 " "Info: 7: + IC(0.385 ns) + CELL(0.596 ns) = 13.681 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.767 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 8 COMB LCCOMB_X10_Y14_N6 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 13.767 ns; Loc. = LCCOMB_X10_Y14_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 14.273 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 9 COMB LCCOMB_X10_Y14_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 14.273 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.319 ns) 14.970 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 10 COMB LCCOMB_X10_Y14_N0 3 " "Info: 10: + IC(0.378 ns) + CELL(0.319 ns) = 14.970 ns; Loc. = LCCOMB_X10_Y14_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 15.556 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 11 COMB LCCOMB_X10_Y14_N20 3 " "Info: 11: + IC(0.380 ns) + CELL(0.206 ns) = 15.556 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.596 ns) 17.266 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 12 COMB LCCOMB_X9_Y11_N10 2 " "Info: 12: + IC(1.114 ns) + CELL(0.596 ns) = 17.266 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.352 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 13 COMB LCCOMB_X9_Y11_N12 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 17.352 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 17.858 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 14 COMB LCCOMB_X9_Y11_N14 2 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 17.858 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 18.560 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 15 COMB LCCOMB_X9_Y11_N0 4 " "Info: 15: + IC(0.383 ns) + CELL(0.319 ns) = 18.560 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 19.151 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 16 COMB LCCOMB_X9_Y11_N16 3 " "Info: 16: + IC(0.385 ns) + CELL(0.206 ns) = 19.151 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.621 ns) 20.164 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 17 COMB LCCOMB_X9_Y11_N22 2 " "Info: 17: + IC(0.392 ns) + CELL(0.621 ns) = 20.164 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.250 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 18 COMB LCCOMB_X9_Y11_N24 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 20.250 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.336 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 19 COMB LCCOMB_X9_Y11_N26 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 20.336 ns; Loc. = LCCOMB_X9_Y11_N26; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 20.842 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 20 COMB LCCOMB_X9_Y11_N28 6 " "Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 20.842 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.206 ns) 21.774 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 21 COMB LCCOMB_X8_Y11_N0 3 " "Info: 21: + IC(0.726 ns) + CELL(0.206 ns) = 21.774 ns; Loc. = LCCOMB_X8_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.596 ns) 22.743 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 22 COMB LCCOMB_X8_Y11_N16 2 " "Info: 22: + IC(0.373 ns) + CELL(0.596 ns) = 22.743 ns; Loc. = LCCOMB_X8_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.829 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 23 COMB LCCOMB_X8_Y11_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 22.829 ns; Loc. = LCCOMB_X8_Y11_N18; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.915 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 24 COMB LCCOMB_X8_Y11_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 22.915 ns; Loc. = LCCOMB_X8_Y11_N20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.001 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 25 COMB LCCOMB_X8_Y11_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 23.001 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.087 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 26 COMB LCCOMB_X8_Y11_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 23.087 ns; Loc. = LCCOMB_X8_Y11_N24; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.593 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 27 COMB LCCOMB_X8_Y11_N26 2 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 23.593 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 24.167 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 28 COMB LCCOMB_X8_Y11_N10 6 " "Info: 28: + IC(0.368 ns) + CELL(0.206 ns) = 24.167 ns; Loc. = LCCOMB_X8_Y11_N10; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 24.762 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 29 COMB LCCOMB_X8_Y11_N6 3 " "Info: 29: + IC(0.389 ns) + CELL(0.206 ns) = 24.762 ns; Loc. = LCCOMB_X8_Y11_N6; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.596 ns) 26.439 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 30 COMB LCCOMB_X8_Y12_N8 2 " "Info: 30: + IC(1.081 ns) + CELL(0.596 ns) = 26.439 ns; Loc. = LCCOMB_X8_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.525 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 31 COMB LCCOMB_X8_Y12_N10 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 26.525 ns; Loc. = LCCOMB_X8_Y12_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.611 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 32 COMB LCCOMB_X8_Y12_N12 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 26.611 ns; Loc. = LCCOMB_X8_Y12_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 26.801 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 33 COMB LCCOMB_X8_Y12_N14 2 " "Info: 33: + IC(0.000 ns) + CELL(0.190 ns) = 26.801 ns; Loc. = LCCOMB_X8_Y12_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.887 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 34 COMB LCCOMB_X8_Y12_N16 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 26.887 ns; Loc. = LCCOMB_X8_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 27.393 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 35 COMB LCCOMB_X8_Y12_N18 8 " "Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 27.393 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.206 ns) 28.000 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 36 COMB LCCOMB_X8_Y12_N28 1 " "Info: 36: + IC(0.401 ns) + CELL(0.206 ns) = 28.000 ns; Loc. = LCCOMB_X8_Y12_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.596 ns) 29.267 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 37 COMB LCCOMB_X9_Y12_N6 1 " "Info: 37: + IC(0.671 ns) + CELL(0.596 ns) = 29.267 ns; Loc. = LCCOMB_X9_Y12_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.353 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 38 COMB LCCOMB_X9_Y12_N8 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 29.353 ns; Loc. = LCCOMB_X9_Y12_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.439 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 39 COMB LCCOMB_X9_Y12_N10 1 " "Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 29.439 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.525 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 40 COMB LCCOMB_X9_Y12_N12 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 29.525 ns; Loc. = LCCOMB_X9_Y12_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 29.715 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 41 COMB LCCOMB_X9_Y12_N14 1 " "Info: 41: + IC(0.000 ns) + CELL(0.190 ns) = 29.715 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.801 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 42 COMB LCCOMB_X9_Y12_N16 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 29.801 ns; Loc. = LCCOMB_X9_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.887 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 43 COMB LCCOMB_X9_Y12_N18 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 29.887 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 30.393 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 44 COMB LCCOMB_X9_Y12_N20 1 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 30.393 ns; Loc. = LCCOMB_X9_Y12_N20; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 31.134 ns sel2:inst23\|inst17~39 45 COMB LCCOMB_X9_Y12_N30 1 " "Info: 45: + IC(0.371 ns) + CELL(0.370 ns) = 31.134 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 31.701 ns sel2:inst23\|inst17~40 46 COMB LCCOMB_X9_Y12_N0 6 " "Info: 46: + IC(0.361 ns) + CELL(0.206 ns) = 31.701 ns; Loc. = LCCOMB_X9_Y12_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.740 ns) + CELL(3.276 ns) 36.717 ns RAMdata0 47 PIN PIN_192 0 " "Info: 47: + IC(1.740 ns) + CELL(3.276 ns) = 36.717 ns; Loc. = PIN_192; Fanout = 0; PIN Node = 'RAMdata0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.016 ns" { sel2:inst23|inst17~40 RAMdata0 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 752 3672 3848 768 "RAMdata0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.495 ns ( 44.92 % ) " "Info: Total cell delay = 16.495 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.222 ns ( 55.08 % ) " "Info: Total interconnect delay = 20.222 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "36.717 ns" { RAMdata6 RAMdata6~0 selector:inst15|inst28 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 RAMdata0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "36.717 ns" { RAMdata6 {} RAMdata6~0 {} selector:inst15|inst28 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} RAMdata0 {} } { 0.000ns 0.000ns 7.029ns 1.529ns 1.399ns 0.367ns 0.385ns 0.000ns 0.000ns 0.378ns 0.380ns 1.114ns 0.000ns 0.000ns 0.383ns 0.385ns 0.392ns 0.000ns 0.000ns 0.000ns 0.726ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.368ns 0.389ns 1.081ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.401ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.371ns 0.361ns 1.740ns } { 0.000ns 0.994ns 0.651ns 0.319ns 0.206ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Reg:MAR\|inst2 RAMdata3 132 12.937 ns register " "Info: th for register \"Reg:MAR\|inst2\" (data pin = \"RAMdata3\", clock pin = \"132\") is 12.937 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "132 destination 24.257 ns + Longest register " "Info: + Longest clock path from clock \"132\" to destination register is 24.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 132 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 132 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.970 ns) 3.717 ns Start:inst42\|inst6 2 REG LCFF_X14_Y13_N3 1 " "Info: 2: + IC(1.597 ns) + CELL(0.970 ns) = 3.717 ns; Loc. = LCFF_X14_Y13_N3; Fanout = 1; REG Node = 'Start:inst42\|inst6'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { 132 Start:inst42|inst6 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 296 520 584 376 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.580 ns) 4.736 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y13_N0 1 " "Info: 3: + IC(0.439 ns) + CELL(0.580 ns) = 4.736 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { Start:inst42|inst6 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 5.730 ns inst8 4 COMB LCCOMB_X14_Y13_N18 6 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 5.730 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.202 ns) 7.079 ns maincontrol:inst4\|CPIR 5 COMB LCCOMB_X13_Y10_N4 6 " "Info: 5: + IC(1.147 ns) + CELL(0.202 ns) = 7.079 ns; Loc. = LCCOMB_X13_Y10_N4; Fanout = 6; COMB Node = 'maincontrol:inst4\|CPIR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { inst8 maincontrol:inst4|CPIR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.000 ns) 8.842 ns maincontrol:inst4\|CPIR~clkctrl 6 COMB CLKCTRL_G6 3 " "Info: 6: + IC(1.763 ns) + CELL(0.000 ns) = 8.842 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'maincontrol:inst4\|CPIR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.970 ns) 10.687 ns Reg:IR\|inst 7 REG LCFF_X15_Y10_N19 26 " "Info: 7: + IC(0.875 ns) + CELL(0.970 ns) = 10.687 ns; Loc. = LCFF_X15_Y10_N19; Fanout = 26; REG Node = 'Reg:IR\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { maincontrol:inst4|CPIR~clkctrl Reg:IR|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.624 ns) 13.284 ns maincontrol:inst4\|M~699 8 COMB LCCOMB_X22_Y11_N6 1 " "Info: 8: + IC(1.973 ns) + CELL(0.624 ns) = 13.284 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4\|M~699'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { Reg:IR|inst maincontrol:inst4|M~699 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(0.206 ns) 15.645 ns maincontrol:inst4\|M~700 9 COMB LCCOMB_X12_Y14_N14 3 " "Info: 9: + IC(2.155 ns) + CELL(0.206 ns) = 15.645 ns; Loc. = LCCOMB_X12_Y14_N14; Fanout = 3; COMB Node = 'maincontrol:inst4\|M~700'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { maincontrol:inst4|M~699 maincontrol:inst4|M~700 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.624 ns) 17.300 ns maincontrol:inst4\|CPMAR~106 10 COMB LCCOMB_X12_Y14_N2 1 " "Info: 10: + IC(1.031 ns) + CELL(0.624 ns) = 17.300 ns; Loc. = LCCOMB_X12_Y14_N2; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~106'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.651 ns) 19.395 ns maincontrol:inst4\|CPMAR~107 11 COMB LCCOMB_X14_Y13_N14 1 " "Info: 11: + IC(1.444 ns) + CELL(0.651 ns) = 19.395 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~107'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 20.135 ns maincontrol:inst4\|CPMAR 12 COMB LCCOMB_X14_Y13_N8 1 " "Info: 12: + IC(0.370 ns) + CELL(0.370 ns) = 20.135 ns; Loc. = LCCOMB_X14_Y13_N8; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.588 ns) + CELL(0.000 ns) 22.723 ns maincontrol:inst4\|CPMAR~clkctrl 13 COMB CLKCTRL_G3 8 " "Info: 13: + IC(2.588 ns) + CELL(0.000 ns) = 22.723 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPMAR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 24.257 ns Reg:MAR\|inst2 14 REG LCFF_X9_Y10_N1 2 " "Info: 14: + IC(0.868 ns) + CELL(0.666 ns) = 24.257 ns; Loc. = LCFF_X9_Y10_N1; Fanout = 2; REG Node = 'Reg:MAR\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst2 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 272 336 400 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.637 ns ( 31.48 % ) " "Info: Total cell delay = 7.637 ns ( 31.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.620 ns ( 68.52 % ) " "Info: Total interconnect delay = 16.620 ns ( 68.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.257 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst maincontrol:inst4|M~699 maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "24.257 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst {} maincontrol:inst4|M~699 {} maincontrol:inst4|M~700 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst2 {} } { 0.000ns 0.000ns 1.597ns 0.439ns 0.370ns 1.147ns 1.763ns 0.875ns 1.973ns 2.155ns 1.031ns 1.444ns 0.370ns 2.588ns 0.868ns } { 0.000ns 1.150ns 0.970ns 0.580ns 0.624ns 0.202ns 0.000ns 0.970ns 0.624ns 0.206ns 0.624ns 0.651ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 272 336 400 352 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.626 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMdata3 1 PIN PIN_197 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_197; Fanout = 1; PIN Node = 'RAMdata3'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMdata3 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 704 3672 3848 720 "RAMdata3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns RAMdata3~0 2 COMB IOC_X5_Y19_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOC_X5_Y19_N0; Fanout = 1; COMB Node = 'RAMdata3~0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { RAMdata3 RAMdata3~0 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 704 3672 3848 720 "RAMdata3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.618 ns) + CELL(0.624 ns) 8.216 ns selector:inst15\|inst31 3 COMB LCCOMB_X8_Y10_N6 14 " "Info: 3: + IC(6.618 ns) + CELL(0.624 ns) = 8.216 ns; Loc. = LCCOMB_X8_Y10_N6; Fanout = 14; COMB Node = 'selector:inst15\|inst31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.242 ns" { RAMdata3~0 selector:inst15|inst31 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 528 672 736 576 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.624 ns) 9.537 ns mul:inst21\|74284:inst1\|109~51 4 COMB LCCOMB_X9_Y10_N28 1 " "Info: 4: + IC(0.697 ns) + CELL(0.624 ns) = 9.537 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 1; COMB Node = 'mul:inst21\|74284:inst1\|109~51'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { selector:inst15|inst31 mul:inst21|74284:inst1|109~51 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "f:/software/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 10.527 ns mul:inst21\|74284:inst1\|109 5 COMB LCCOMB_X9_Y10_N30 1 " "Info: 5: + IC(0.366 ns) + CELL(0.624 ns) = 10.527 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 1; COMB Node = 'mul:inst21\|74284:inst1\|109'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { mul:inst21|74284:inst1|109~51 mul:inst21|74284:inst1|109 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "f:/software/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 11.518 ns sel2:inst23\|inst22~10 6 COMB LCCOMB_X9_Y10_N0 6 " "Info: 6: + IC(0.367 ns) + CELL(0.624 ns) = 11.518 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst22~10'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { mul:inst21|74284:inst1|109 sel2:inst23|inst22~10 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 512 1120 1184 560 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.626 ns Reg:MAR\|inst2 7 REG LCFF_X9_Y10_N1 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 11.626 ns; Loc. = LCFF_X9_Y10_N1; Fanout = 2; REG Node = 'Reg:MAR\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sel2:inst23|inst22~10 Reg:MAR|inst2 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 272 336 400 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.578 ns ( 30.78 % ) " "Info: Total cell delay = 3.578 ns ( 30.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.048 ns ( 69.22 % ) " "Info: Total interconnect delay = 8.048 ns ( 69.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.626 ns" { RAMdata3 RAMdata3~0 selector:inst15|inst31 mul:inst21|74284:inst1|109~51 mul:inst21|74284:inst1|109 sel2:inst23|inst22~10 Reg:MAR|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "11.626 ns" { RAMdata3 {} RAMdata3~0 {} selector:inst15|inst31 {} mul:inst21|74284:inst1|109~51 {} mul:inst21|74284:inst1|109 {} sel2:inst23|inst22~10 {} Reg:MAR|inst2 {} } { 0.000ns 0.000ns 6.618ns 0.697ns 0.366ns 0.367ns 0.000ns } { 0.000ns 0.974ns 0.624ns 0.624ns 0.624ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.257 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 maincontrol:inst4|CPIR maincontrol:inst4|CPIR~clkctrl Reg:IR|inst maincontrol:inst4|M~699 maincontrol:inst4|M~700 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "24.257 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPIR {} maincontrol:inst4|CPIR~clkctrl {} Reg:IR|inst {} maincontrol:inst4|M~699 {} maincontrol:inst4|M~700 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst2 {} } { 0.000ns 0.000ns 1.597ns 0.439ns 0.370ns 1.147ns 1.763ns 0.875ns 1.973ns 2.155ns 1.031ns 1.444ns 0.370ns 2.588ns 0.868ns } { 0.000ns 1.150ns 0.970ns 0.580ns 0.624ns 0.202ns 0.000ns 0.970ns 0.624ns 0.206ns 0.624ns 0.651ns 0.370ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.626 ns" { RAMdata3 RAMdata3~0 selector:inst15|inst31 mul:inst21|74284:inst1|109~51 mul:inst21|74284:inst1|109 sel2:inst23|inst22~10 Reg:MAR|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "11.626 ns" { RAMdata3 {} RAMdata3~0 {} selector:inst15|inst31 {} mul:inst21|74284:inst1|109~51 {} mul:inst21|74284:inst1|109 {} sel2:inst23|inst22~10 {} Reg:MAR|inst2 {} } { 0.000ns 0.000ns 6.618ns 0.697ns 0.366ns 0.367ns 0.000ns } { 0.000ns 0.974ns 0.624ns 0.624ns 0.624ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 10:58:31 2017 " "Info: Processing ended: Sat Dec 02 10:58:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Info: Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
