//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.8.09
//Created Time: Sun May 14 16:07:11 2023

`timescale 100 ps/100 ps
module Gowin_EMPU_M1_Top(
	UART0RXD,
	APB1PRDATA,
	APB1PREADY,
	APB1PSLVERR,
	EXTFLASH0HRDATA,
	EXTFLASH0HREADYOUT,
	EXTFLASH0HRESP,
	MISO,
	HCLK,
	hwRstn,
	LOCKUP,
	UART0TXD,
	APB1PADDR,
	APB1PENABLE,
	APB1PWRITE,
	APB1PSTRB,
	APB1PPROT,
	APB1PWDATA,
	APB1PSEL,
	APB1PCLK,
	APB1PRESET,
	EXTFLASH0HTRANS,
	EXTFLASH0HBURST,
	EXTFLASH0HPROT,
	EXTFLASH0HSIZE,
	EXTFLASH0HWRITE,
	EXTFLASH0HREADYMUX,
	EXTFLASH0HMASTER,
	EXTFLASH0HMASTLOCK,
	EXTFLASH0HADDR,
	EXTFLASH0HWDATA,
	EXTFLASH0HSEL,
	EXTFLASH0HCLK,
	EXTFLASH0HRESET,
	MOSI,
	SCLK,
	NSS
);
input UART0RXD;
input [31:0] APB1PRDATA;
input APB1PREADY;
input APB1PSLVERR;
input [31:0] EXTFLASH0HRDATA;
input EXTFLASH0HREADYOUT;
input [1:0] EXTFLASH0HRESP;
input MISO;
input HCLK;
input hwRstn;
output LOCKUP;
output UART0TXD;
output [31:0] APB1PADDR;
output APB1PENABLE;
output APB1PWRITE;
output [3:0] APB1PSTRB;
output [2:0] APB1PPROT;
output [31:0] APB1PWDATA;
output APB1PSEL;
output APB1PCLK;
output APB1PRESET;
output [1:0] EXTFLASH0HTRANS;
output [2:0] EXTFLASH0HBURST;
output [3:0] EXTFLASH0HPROT;
output [2:0] EXTFLASH0HSIZE;
output EXTFLASH0HWRITE;
output EXTFLASH0HREADYMUX;
output [3:0] EXTFLASH0HMASTER;
output EXTFLASH0HMASTLOCK;
output [31:0] EXTFLASH0HADDR;
output [31:0] EXTFLASH0HWDATA;
output EXTFLASH0HSEL;
output EXTFLASH0HCLK;
output EXTFLASH0HRESET;
output MOSI;
output SCLK;
output NSS;
wire [31:0] APB1PADDR;
wire [23:2] APB1PADDR_d;
wire APB1PCLK;
wire APB1PENABLE;
wire APB1PENABLE_d;
wire [2:0] APB1PPROT;
wire [2:0] APB1PPROT_d;
wire [31:0] APB1PRDATA;
wire [31:0] APB1PRDATA_d;
wire APB1PREADY;
wire APB1PREADY_d;
wire APB1PRESET;
wire APB1PSEL;
wire APB1PSEL_d;
wire APB1PSLVERR;
wire APB1PSLVERR_d;
wire [3:0] APB1PSTRB;
wire [3:0] APB1PSTRB_d;
wire [31:0] APB1PWDATA;
wire APB1PWRITE;
wire APB1PWRITE_d;
wire [3:0] DataOutPort;
wire DataValid;
wire [31:0] EXTFLASH0HADDR;
wire [31:0] EXTFLASH0HADDR_d;
wire [2:0] EXTFLASH0HBURST;
wire EXTFLASH0HCLK;
wire EXTFLASH0HCLK_d;
wire [3:0] EXTFLASH0HMASTER;
wire EXTFLASH0HMASTLOCK;
wire [3:0] EXTFLASH0HPROT;
wire [1:0] EXTFLASH0HPROT_d;
wire [31:0] EXTFLASH0HRDATA;
wire [31:0] EXTFLASH0HRDATA_d;
wire EXTFLASH0HREADYMUX;
wire EXTFLASH0HREADYMUX_d;
wire EXTFLASH0HREADYOUT;
wire EXTFLASH0HREADYOUT_d;
wire EXTFLASH0HRESET;
wire EXTFLASH0HRESET_d;
wire [1:0] EXTFLASH0HRESP;
wire [0:0] EXTFLASH0HRESP_d;
wire EXTFLASH0HSEL;
wire EXTFLASH0HSEL_d;
wire [2:0] EXTFLASH0HSIZE;
wire [1:0] EXTFLASH0HSIZE_d;
wire [1:0] EXTFLASH0HTRANS;
wire [1:1] EXTFLASH0HTRANS_d;
wire [31:0] EXTFLASH0HWDATA;
wire EXTFLASH0HWRITE;
wire EXTFLASH0HWRITE_d;
wire GND;
wire [31:0] HADDR_Z;
wire HCLK;
wire HREADY;
wire [1:0] HSIZE;
wire [1:1] HTRANS;
wire HWDATAM_0_8;
wire HWDATAM_10_8;
wire HWDATAM_11_8;
wire HWDATAM_12_8;
wire HWDATAM_13_8;
wire HWDATAM_14_8;
wire HWDATAM_15_8;
wire HWDATAM_16_8;
wire HWDATAM_17_8;
wire HWDATAM_18_8;
wire HWDATAM_19_8;
wire HWDATAM_1_8;
wire HWDATAM_20_8;
wire HWDATAM_21_8;
wire HWDATAM_22_8;
wire HWDATAM_23_8;
wire HWDATAM_24_8;
wire HWDATAM_25_8;
wire HWDATAM_26_8;
wire HWDATAM_27_8;
wire HWDATAM_28_8;
wire HWDATAM_29_8;
wire HWDATAM_2_8;
wire HWDATAM_30_8;
wire HWDATAM_31_8;
wire HWDATAM_3_8;
wire HWDATAM_4_8;
wire HWDATAM_5_8;
wire HWDATAM_6_8;
wire HWDATAM_7_8;
wire HWDATAM_8_8;
wire HWDATAM_9_8;
wire [31:0] HWDATA_Z;
wire LOCKUP;
wire LOCKUP_d;
wire MISO;
wire MISO_d;
wire MOSI;
wire MOSI_d;
wire NSS;
wire NSS_d;
wire PendTranReg;
wire [0:0] Resp0;
wire SCLK;
wire SCLK_d;
wire SYSRESETREQ_Z;
wire UART0RXD;
wire UART0RXD_d;
wire UART0TXD;
wire UART0TXD_d;
wire VCC;
wire asel_dside;
wire asel_write;
wire hwRstn;
wire hwRstn_d;
wire [0:0] irq;
wire n13_5;
wire n74_6;
wire n8_6;
wire [31:0] rwdata_reg;
wire [31:0] rwdata_reg_120;
wire [2:0] sysRstGen;
wire [31:0] \M1_inst/u_CortexM1Integration/biu_wdata ;
wire [12:2] \M1_inst/u_CortexM1Integration/DTCMADDR_Z ;
wire [3:0] \M1_inst/u_CortexM1Integration/DTCMBYTEWR_Z ;
wire [31:0] \M1_inst/u_CortexM1Integration/DTCMRDATA ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/n108_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/biu_dsb ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/dreq_rd_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/biu_dreq_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/use_dp_ipsr ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/force_ipsr ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/nvic_primask ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/load_xpsr_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_taken_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/int_fault_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/instr_faulted_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/biu_commit_reg ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/nmi_actv_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/nmi_actv_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/i_irq_actv_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/lockup_pend ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/nxt_lockup_pend_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/biu_drack ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/biu_wfault ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/asel_ppb ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/HTRANS_1_5 ;
wire [7:2] \M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_1to0 ;
wire [31:13] \M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr ;
wire [30:29] \M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr_30_29_reg ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr_Z ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/biu_size_Z ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb ;
wire [4:0] \M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend_num ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/buf_wr_en_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/buf_wr_en_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/fetch_phase ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/branch_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_lr_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_primask_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_control_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_mask1_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_byte_wb_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/write_sp_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_first_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ldm_base_load ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dreq_wr_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_n_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_c_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_v_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/write_flags_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/carry_in_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_branching_ex_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/carry_in_ex_Z_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/excpt_ret_fe_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/fptr_align_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/push_xpsr_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/halt_hold1_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/mask_sp_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_fptr_align_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n_flag_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/c_flag_wf ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/c_flag_mux ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/sel_wf_c ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pre_fetch_addr_1 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_wdata_30_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_wdata_28_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/inter_tbit ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/irack ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/drack ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_w_u_fault_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_irack ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_tbit ;
wire [15:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/sbit_ctl_ex_Z ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z ;
wire [2:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pre_pc_mux_ctl_ex ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_a_ex_Z ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_b_ex_Z ;
wire [2:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr_m_ctl_ex ;
wire [24:24] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr ;
wire [1:1] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg1 ;
wire [1:1] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_addr ;
wire [31:1] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z ;
wire [9:2] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 ;
wire [1:1] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_out ;
wire [7:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/nxt_int_rack ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_15_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_14_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_13_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_12_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_11_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_10_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_9_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_8_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_7_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_6_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_5_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_4_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_3_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_2_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_1_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_0_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/nxt_int_rack_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ;
wire [31:16] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata ;
wire [15:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ld_slow_de_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n73_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_fe ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pf_fault_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_second32_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n817_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n818_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n819_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n820_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n839_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_c_in ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_rd_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_primask ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_first_phase_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_pc_Z_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pf_fault_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_enable_ex_Z_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_2_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_4_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_6_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_1_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_rd_ex_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_2_28 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_2_28 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_23_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_22_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_21_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_20_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_19_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_18_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_17_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_16_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_15_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_14_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_13_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_12_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_11_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_15 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_15 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_16 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_16 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_17 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_18 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_17 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_18 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_19 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_20 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_21 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_22 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_c ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_2_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_1_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n839_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_16 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1161_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_58 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_67 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_63 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_65 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_69 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second_ex_phase ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_fault0 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_fault1 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second32_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ld_slow_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_flags_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/invert_b_ex2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/force_c_in_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_phase_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_n_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_c_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_v_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/bcc_first_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branching_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_d_done_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_mul_last_phase_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_loaded ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1152_1_SUM ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1152_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1153_1_SUM ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1153_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1154_1_SUM ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1154_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1155_1_SUM ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1155_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/a_use_pc_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_primask_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_control_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_flags_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n13_17 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_3_45 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n274_45 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_mask1_de_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/zext_half_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/zext_byte_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sext_byte_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ls_half_de_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ls_byte_de_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/a_use_pc_Z_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_3_47 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_de_Z_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z_1_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z_0_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_3_49 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sext_half_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mode_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_instr_faulted_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_inv_imm_de_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_zero_a_de_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ld_pc_de_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_ld_pc_de_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lockup_br_de_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_mask_write_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reset_code ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n207_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_up_ipsr ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lockup_br_46 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_inv_imm_48 ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr ;
wire [15:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int ;
wire [3:3] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wptr_decoded ;
wire [8:1] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex ;
wire [8:1] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel ;
wire [2:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex ;
wire [2:1] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo ;
wire [2:1] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count ;
wire [15:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 ;
wire [15:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr ;
wire [15:3] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de ;
wire [2:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2 ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2 ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex ;
wire [8:1] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex ;
wire [8:1] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex ;
wire [10:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held ;
wire [2:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_de_Z ;
wire [2:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_Z ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_de_Z ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_de_Z ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_de_Z ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_Z ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset ;
wire [4:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/latched_excpt_num ;
wire [4:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_flags_Z_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_2_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_46 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_46 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_byte_de_Z_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_48 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_49 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_11 ;
wire [2:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_0_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_1_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_mode ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n179_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nvic_excpt_ret_taken ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n309_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_fptr_align ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n339_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n353_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_mask_sp_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/reset_code_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_52 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_sp ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/halt_hold1 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_zero_a_49 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_mode_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n309_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_we_Z_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_56 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_57 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_58 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_59 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_61 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_62 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_67 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_68 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_75 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_76 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_53 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_46 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mode_48 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_60 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_63 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_69 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_77 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_78 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mode ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n314_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_tbit_reg ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/inter_tbit_reg ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_tbit ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/rst_fptr_align_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_de ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_ex_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_ex ;
wire [4:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec ;
wire [3:3] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_zero_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n199_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_2_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_1_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_31_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_30_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_29_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_28_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_27_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_26_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_25_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_24_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_23_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_22_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_21_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_20_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_19_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_18_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_17_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_16_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_15_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_14_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_13_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_12_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_11_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_10_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_9_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_8_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_7_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_6_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_5_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_4_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_3_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_1_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_23_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_22_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_21_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_20_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_19_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_18_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_17_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_16_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_15_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_14_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_13_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_12_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_11_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_10_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_8_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_4_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_29_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_27_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_26_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_24_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_22_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_21_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_20_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_17_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_16_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_15_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_12_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_9_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_6_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_4_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_3_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_22_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_21_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_20_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_19_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_18_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_17_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_15_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_9_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_8_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_7_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_6_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_5_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_4_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_3_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_2_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_1_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_15 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_16 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_17 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_15 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_16 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_17 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_18 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_19 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_20 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_18 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_19 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_20 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_21 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_19_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_10_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_13_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_7_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_8_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_11_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_wf ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/v_flag_wf ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/v_flag_au ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_v ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_commit_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_zero_Z_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_zero_Z_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_zero_Z_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_carry_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_overflow ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n199_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n199_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n199_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/w_u_fault ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_dtcm_sel_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMBYTEWR_Z_0_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_Z_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_31_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_30_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_29_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_28_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_27_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_26_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_25_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_tbit_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_23_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_22_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_19_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_17_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_15_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_14_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_13_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_11_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_9_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_7_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_5_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_4_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_3_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_2_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_31_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_30_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_29_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_28_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_27_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_26_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_25_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_tbit_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_23_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_22_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_21_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_20_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_20_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_19_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_18_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_18_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_17_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_16_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_16_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_15_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_14_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_13_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_12_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_12_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_11_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_10_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_9_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_8_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_8_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_7_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_6_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_6_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_2_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_1_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_0_8 ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex ;
wire [31:2] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr ;
wire [7:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot ;
wire [31:1] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out ;
wire [31:8] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_0 ;
wire [31:2] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z ;
wire [30:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 ;
wire [31:31] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_Z ;
wire [30:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 ;
wire [31:31] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0_Z ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 ;
wire [4:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out ;
wire [31:8] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex ;
wire [3:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_0_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_1_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_28_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_29_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_30_2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_ext ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_15 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_16 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_17 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_18 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_19 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_20 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_15 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_16 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_17 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_9 ;
wire [4:4] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 ;
wire [4:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_14 ;
wire [71:32] \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/DOUT ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_w_u_fault ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_0_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_1_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dwack ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_drack ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dwack ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_15 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_15 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_15 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_15 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_15 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_16 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_17 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_15 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_hdf ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_nmi ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/nmi_actv ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/hdf_actv ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/i_irq_actv ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_tree_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/fast_hdf ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_i_en ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_lvl ;
wire [5:5] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/i_pend_state ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/int_actv_lvl_Z ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_lvl_tree_Z ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_3 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_wr ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_1_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_0_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_pend_set ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_16_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_9 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_wr_en ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/reset_sync ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en ;
wire [11:2] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_pend2 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_pend1 ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1 ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2 ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq0 ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl0 ;
wire [3:3] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/lvl1 ;
wire [3:3] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/lvl0 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nxt_lockup_pend ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/fast_hdf_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_hdf_actv ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_nmi_actv ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/rsel_ppb_reg ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_irack ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_drack ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_ack ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_hstart_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_hstart_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_4 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_0_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_1_10 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_17_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_21_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_22_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_23_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_26_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_12 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x_0_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_6 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_5 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_13 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_11 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_14 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_15 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_0_8 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_7 ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/start_data ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_reg ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_ppb_reg ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_dside ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ;
wire \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_ack ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10 ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11 ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_0x ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_1x ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10 ;
wire [1:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11 ;
wire [0:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state ;
wire [31:0] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata ;
wire [31:31] \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg ;
wire [31:8] \M1_inst/u_CortexM1Integration/u_dtcm/DO ;
wire [31:8] \M1_inst/u_CortexM1Integration/u_dtcm/DO_0 ;
wire [31:8] \M1_inst/u_CortexM1Integration/u_dtcm/DO_1 ;
wire [31:8] \M1_inst/u_CortexM1Integration/u_dtcm/DO_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHSEL ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_109 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HSEL ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_110 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HSEL ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_111 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HSEL ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHWRITE ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHREADYMUX ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHSEL ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHREADYMUX ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHWRITE ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHSEL ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/EXTFLASH0HSIZE_d_0_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/EXTFLASH0HSIZE_d_1_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_112 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HSEL ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_113 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HSEL ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_114 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HSEL ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_115 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HSEL ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_116 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HSEL ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_117 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HSEL ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB10HREADYMUX ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPort ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPortNext_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB12HREADYMUX ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPort_118 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPortNext_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHRESP ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHREADYOUT ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HREADYOUT ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/uart0_txint ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/uart0_rxint ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HREADYOUT ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HREADYOUT ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HREADYOUT ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HREADYOUT ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HREADYOUT ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HREADYOUT ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB10HREADYOUT ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HREADYOUT ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB12HREADYOUT ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HREADYOUT ;
wire [1:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/RegAddr ;
wire [1:1] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort ;
wire [15:2] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 ;
wire [1:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHPROT ;
wire [23:2] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HRESP ;
wire [2:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg ;
wire [2:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HRESP ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HRESP ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HRESP ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HRESP ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HRESP ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HRESP ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB10HRESP ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HRESP ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB12HRESP ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HRESP ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegWrite ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/Readyout0 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort_1_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort_1_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort_2_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_75 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_76 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_77 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB1HREADYMUX ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_78 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_79 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB3HREADYMUX ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB3HSEL_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_80 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_81 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_82 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/APBEXTHSEL_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_83 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_25_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_26_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_28_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_29_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_30_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_31_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_10 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_84 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_85 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_86 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/Active0to8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB6HREADYMUX ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB6HSEL_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_87 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_88 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_89 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_90 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_91 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_11 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_13 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_92 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_10 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_93 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ;
wire [31:2] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 ;
wire [1:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegSize ;
wire [1:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegProt ;
wire [3:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort ;
wire [1:1] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort ;
wire [1:1] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_0 ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_1 ;
wire [1:1] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_2 ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_3 ;
wire [1:1] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/PendTranReg_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_18 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_19 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_22 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_23 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_35 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_37 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_39 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_41 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_43 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_44 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_45 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_3_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_10 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_10 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_47 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_49 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_51 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_53 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_55 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_57 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_59 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_25 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_27 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_29 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_31 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_33 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_35 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_19 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_21 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_23 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_25 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_27 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_29 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/GPIOHREADYMUX ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/n64_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iAddrInPort_1_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HREADYMUX ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/n64_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iAddrInPort_1_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_10 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/n59_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iAddrInPort_0_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/SlaveSel ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iAddrInPort_1_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/n64_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHSEL_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/SlaveSel ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iAddrInPort_0_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/n59_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_22_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_23_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/SlaveSel ;
wire [1:1] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n64_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/iAddrInPort_1_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/AHB4HREADYMUX ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/NoPortNext_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to1_1 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to3_1 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to5_1 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to7_1 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to9_1 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to11_1 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to13_1 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to15_1 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/AHB5HREADYMUX ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to10 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to14 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to12 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/NoPort_50 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/uOutputArb/n48_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/AHB8HREADYMUX ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/AHB9HREADYMUX ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/AHB10HSEL_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/SlaveSel ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext_11 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HREADYMUX ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext_11 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/AHB12HSEL_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/SlaveSel ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/NoPortNext ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/trans_valid ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/nxt_hreadyout ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/trans_valid ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/nxt_hreadyout ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_pwrite ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/next_state_0_17 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_0_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_ACK_O ;
wire [15:2] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr ;
wire [19:8] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div ;
wire [7:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg ;
wire [12:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n160_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n161_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n162_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n163_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n164_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n165_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n166_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n167_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n168_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n169_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n170_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n171_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n172_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n174_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n176_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n177_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n178_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_1_17 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n158_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n157_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n156_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n155_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n154_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n153_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n152_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n151_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n150_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n149_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n148_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n147_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_2_17 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n160_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n161_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n162_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n163_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n164_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n165_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n166_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n167_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n168_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n169_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n170_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n171_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n172_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n174_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n176_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n177_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n178_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_1_18 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_18 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_set ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n88_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n90_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n97_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n95_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n92_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_14 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_15 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_14 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_15 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable08 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n378_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_reg_txd ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_in ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_update ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n681_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n687_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_27 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_overrun_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_overrun_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_0_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_24 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_2_26 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_3_26 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_txd ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_15_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_14_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_13_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_12_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_10_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_9_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_8_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_7_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_5_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_3_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_2_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_28 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_30 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_0_26 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_29 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_2_31 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_25 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_2_27 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_3_27 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_2_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_3_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_3_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_30 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_4_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_33 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_11_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_6_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_35 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_11 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_overrun ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_3_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_1_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_0_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_2_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_overrun ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_overrun ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_sync_1 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_sync_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/baud_updated ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_9_SUM ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_12 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_10_SUM ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_14 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_11_SUM ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_16 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_12_SUM ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_18 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_17 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_17 ;
wire [7:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 ;
wire [15:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i ;
wire [7:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf ;
wire [1:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state ;
wire [3:1] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state ;
wire [3:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt ;
wire [3:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt ;
wire [2:2] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f ;
wire [7:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf ;
wire [6:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl ;
wire [7:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 ;
wire [15:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i ;
wire [3:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f ;
wire [3:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt ;
wire [3:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state ;
wire [7:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf ;
wire [2:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf ;
wire [3:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt ;
wire [3:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state ;
wire [7:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf ;
wire [6:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n672_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n674_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n675_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n676_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n677_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n678_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n679_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n690_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n692_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n693_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n694_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n695_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n696_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n697_2 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n162_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n319_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n386_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n428_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n429_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n430_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n431_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n432_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n433_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n434_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n435_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n436_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n460_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n1007_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n709_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n716_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n742_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n765_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n778_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_18 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/pending_data_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_1_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_toe_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rrdy_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_20 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n614_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n613_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n612_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n611_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n610_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n537_18 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n478_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n477_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n476_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n475_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n311_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n310_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n308_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n88_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n319_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n460_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n1007_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_19 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_20 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_21 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_10 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_11 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_21 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n612_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n476_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_22 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_22 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_23 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_7 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_24 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_14 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n90_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_trdy_10 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n752_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n163_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n108_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n225_10 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n225_14 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw08_cs ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw0c_cs ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw10_cs ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_wr ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpha ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpol ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_iroe ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_itoe ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_itrdy ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_irrdy ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ie ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_sso ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_latch_flag ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_tmt ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/pending_data ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_trdy ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_toe ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rrdy ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_roe ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/read_wait_done ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n708_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n710_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n711_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n712_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n713_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n714_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n715_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n390_6 ;
wire [12:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data ;
wire [7:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata ;
wire [7:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata ;
wire [1:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ssmask ;
wire [7:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data ;
wire [4:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt ;
wire [2:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status ;
wire [5:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt ;
wire [7:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data ;
wire [2:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_set ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n107_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n163_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n164_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n165_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n166_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n167_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n168_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n169_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n170_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n171_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n172_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n173_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n174_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n175_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n176_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n177_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n178_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n179_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n180_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n181_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n182_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n183_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n184_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n185_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n186_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n187_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n188_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n189_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n190_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n191_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n192_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n193_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n194_3 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_1_17 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_2_17 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_5 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_6 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_2_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n163_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n164_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n165_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n166_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n167_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n168_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n169_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n170_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n171_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n172_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n173_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n174_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n175_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n176_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n177_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n178_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n179_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n180_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n181_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n182_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n183_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n184_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n185_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n186_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n187_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n188_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n189_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n190_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n191_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n192_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n193_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n194_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_1_18 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_17 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_18 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_9 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ;
wire [3:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt ;
wire [0:0] \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_apb_slave_mux/APB1PSEL_d_4 ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/trans_valid ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/nxt_hreadyout ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/trans_valid ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/nxt_hreadyout ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/trans_valid ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/nxt_hreadyout ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/trans_valid ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/nxt_hreadyout ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/trans_valid ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/nxt_hreadyout ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/trans_valid ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/nxt_hreadyout ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/nxt_hreadyout ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/trans_valid ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/trans_valid ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/nxt_hreadyout ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/nxt_hreadyout ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/trans_valid ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/trans_valid ;
wire \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/nxt_hreadyout ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
IBUF UART0RXD_ibuf (
	.I(UART0RXD),
	.O(UART0RXD_d)
);
IBUF APB1PRDATA_0_ibuf (
	.I(APB1PRDATA[0]),
	.O(APB1PRDATA_d[0])
);
IBUF APB1PRDATA_1_ibuf (
	.I(APB1PRDATA[1]),
	.O(APB1PRDATA_d[1])
);
IBUF APB1PRDATA_2_ibuf (
	.I(APB1PRDATA[2]),
	.O(APB1PRDATA_d[2])
);
IBUF APB1PRDATA_3_ibuf (
	.I(APB1PRDATA[3]),
	.O(APB1PRDATA_d[3])
);
IBUF APB1PRDATA_4_ibuf (
	.I(APB1PRDATA[4]),
	.O(APB1PRDATA_d[4])
);
IBUF APB1PRDATA_5_ibuf (
	.I(APB1PRDATA[5]),
	.O(APB1PRDATA_d[5])
);
IBUF APB1PRDATA_6_ibuf (
	.I(APB1PRDATA[6]),
	.O(APB1PRDATA_d[6])
);
IBUF APB1PRDATA_7_ibuf (
	.I(APB1PRDATA[7]),
	.O(APB1PRDATA_d[7])
);
IBUF APB1PRDATA_8_ibuf (
	.I(APB1PRDATA[8]),
	.O(APB1PRDATA_d[8])
);
IBUF APB1PRDATA_9_ibuf (
	.I(APB1PRDATA[9]),
	.O(APB1PRDATA_d[9])
);
IBUF APB1PRDATA_10_ibuf (
	.I(APB1PRDATA[10]),
	.O(APB1PRDATA_d[10])
);
IBUF APB1PRDATA_11_ibuf (
	.I(APB1PRDATA[11]),
	.O(APB1PRDATA_d[11])
);
IBUF APB1PRDATA_12_ibuf (
	.I(APB1PRDATA[12]),
	.O(APB1PRDATA_d[12])
);
IBUF APB1PRDATA_13_ibuf (
	.I(APB1PRDATA[13]),
	.O(APB1PRDATA_d[13])
);
IBUF APB1PRDATA_14_ibuf (
	.I(APB1PRDATA[14]),
	.O(APB1PRDATA_d[14])
);
IBUF APB1PRDATA_15_ibuf (
	.I(APB1PRDATA[15]),
	.O(APB1PRDATA_d[15])
);
IBUF APB1PRDATA_16_ibuf (
	.I(APB1PRDATA[16]),
	.O(APB1PRDATA_d[16])
);
IBUF APB1PRDATA_17_ibuf (
	.I(APB1PRDATA[17]),
	.O(APB1PRDATA_d[17])
);
IBUF APB1PRDATA_18_ibuf (
	.I(APB1PRDATA[18]),
	.O(APB1PRDATA_d[18])
);
IBUF APB1PRDATA_19_ibuf (
	.I(APB1PRDATA[19]),
	.O(APB1PRDATA_d[19])
);
IBUF APB1PRDATA_20_ibuf (
	.I(APB1PRDATA[20]),
	.O(APB1PRDATA_d[20])
);
IBUF APB1PRDATA_21_ibuf (
	.I(APB1PRDATA[21]),
	.O(APB1PRDATA_d[21])
);
IBUF APB1PRDATA_22_ibuf (
	.I(APB1PRDATA[22]),
	.O(APB1PRDATA_d[22])
);
IBUF APB1PRDATA_23_ibuf (
	.I(APB1PRDATA[23]),
	.O(APB1PRDATA_d[23])
);
IBUF APB1PRDATA_24_ibuf (
	.I(APB1PRDATA[24]),
	.O(APB1PRDATA_d[24])
);
IBUF APB1PRDATA_25_ibuf (
	.I(APB1PRDATA[25]),
	.O(APB1PRDATA_d[25])
);
IBUF APB1PRDATA_26_ibuf (
	.I(APB1PRDATA[26]),
	.O(APB1PRDATA_d[26])
);
IBUF APB1PRDATA_27_ibuf (
	.I(APB1PRDATA[27]),
	.O(APB1PRDATA_d[27])
);
IBUF APB1PRDATA_28_ibuf (
	.I(APB1PRDATA[28]),
	.O(APB1PRDATA_d[28])
);
IBUF APB1PRDATA_29_ibuf (
	.I(APB1PRDATA[29]),
	.O(APB1PRDATA_d[29])
);
IBUF APB1PRDATA_30_ibuf (
	.I(APB1PRDATA[30]),
	.O(APB1PRDATA_d[30])
);
IBUF APB1PRDATA_31_ibuf (
	.I(APB1PRDATA[31]),
	.O(APB1PRDATA_d[31])
);
IBUF APB1PREADY_ibuf (
	.I(APB1PREADY),
	.O(APB1PREADY_d)
);
IBUF APB1PSLVERR_ibuf (
	.I(APB1PSLVERR),
	.O(APB1PSLVERR_d)
);
IBUF EXTFLASH0HRDATA_0_ibuf (
	.I(EXTFLASH0HRDATA[0]),
	.O(EXTFLASH0HRDATA_d[0])
);
IBUF EXTFLASH0HRDATA_1_ibuf (
	.I(EXTFLASH0HRDATA[1]),
	.O(EXTFLASH0HRDATA_d[1])
);
IBUF EXTFLASH0HRDATA_2_ibuf (
	.I(EXTFLASH0HRDATA[2]),
	.O(EXTFLASH0HRDATA_d[2])
);
IBUF EXTFLASH0HRDATA_3_ibuf (
	.I(EXTFLASH0HRDATA[3]),
	.O(EXTFLASH0HRDATA_d[3])
);
IBUF EXTFLASH0HRDATA_4_ibuf (
	.I(EXTFLASH0HRDATA[4]),
	.O(EXTFLASH0HRDATA_d[4])
);
IBUF EXTFLASH0HRDATA_5_ibuf (
	.I(EXTFLASH0HRDATA[5]),
	.O(EXTFLASH0HRDATA_d[5])
);
IBUF EXTFLASH0HRDATA_6_ibuf (
	.I(EXTFLASH0HRDATA[6]),
	.O(EXTFLASH0HRDATA_d[6])
);
IBUF EXTFLASH0HRDATA_7_ibuf (
	.I(EXTFLASH0HRDATA[7]),
	.O(EXTFLASH0HRDATA_d[7])
);
IBUF EXTFLASH0HRDATA_8_ibuf (
	.I(EXTFLASH0HRDATA[8]),
	.O(EXTFLASH0HRDATA_d[8])
);
IBUF EXTFLASH0HRDATA_9_ibuf (
	.I(EXTFLASH0HRDATA[9]),
	.O(EXTFLASH0HRDATA_d[9])
);
IBUF EXTFLASH0HRDATA_10_ibuf (
	.I(EXTFLASH0HRDATA[10]),
	.O(EXTFLASH0HRDATA_d[10])
);
IBUF EXTFLASH0HRDATA_11_ibuf (
	.I(EXTFLASH0HRDATA[11]),
	.O(EXTFLASH0HRDATA_d[11])
);
IBUF EXTFLASH0HRDATA_12_ibuf (
	.I(EXTFLASH0HRDATA[12]),
	.O(EXTFLASH0HRDATA_d[12])
);
IBUF EXTFLASH0HRDATA_13_ibuf (
	.I(EXTFLASH0HRDATA[13]),
	.O(EXTFLASH0HRDATA_d[13])
);
IBUF EXTFLASH0HRDATA_14_ibuf (
	.I(EXTFLASH0HRDATA[14]),
	.O(EXTFLASH0HRDATA_d[14])
);
IBUF EXTFLASH0HRDATA_15_ibuf (
	.I(EXTFLASH0HRDATA[15]),
	.O(EXTFLASH0HRDATA_d[15])
);
IBUF EXTFLASH0HRDATA_16_ibuf (
	.I(EXTFLASH0HRDATA[16]),
	.O(EXTFLASH0HRDATA_d[16])
);
IBUF EXTFLASH0HRDATA_17_ibuf (
	.I(EXTFLASH0HRDATA[17]),
	.O(EXTFLASH0HRDATA_d[17])
);
IBUF EXTFLASH0HRDATA_18_ibuf (
	.I(EXTFLASH0HRDATA[18]),
	.O(EXTFLASH0HRDATA_d[18])
);
IBUF EXTFLASH0HRDATA_19_ibuf (
	.I(EXTFLASH0HRDATA[19]),
	.O(EXTFLASH0HRDATA_d[19])
);
IBUF EXTFLASH0HRDATA_20_ibuf (
	.I(EXTFLASH0HRDATA[20]),
	.O(EXTFLASH0HRDATA_d[20])
);
IBUF EXTFLASH0HRDATA_21_ibuf (
	.I(EXTFLASH0HRDATA[21]),
	.O(EXTFLASH0HRDATA_d[21])
);
IBUF EXTFLASH0HRDATA_22_ibuf (
	.I(EXTFLASH0HRDATA[22]),
	.O(EXTFLASH0HRDATA_d[22])
);
IBUF EXTFLASH0HRDATA_23_ibuf (
	.I(EXTFLASH0HRDATA[23]),
	.O(EXTFLASH0HRDATA_d[23])
);
IBUF EXTFLASH0HRDATA_24_ibuf (
	.I(EXTFLASH0HRDATA[24]),
	.O(EXTFLASH0HRDATA_d[24])
);
IBUF EXTFLASH0HRDATA_25_ibuf (
	.I(EXTFLASH0HRDATA[25]),
	.O(EXTFLASH0HRDATA_d[25])
);
IBUF EXTFLASH0HRDATA_26_ibuf (
	.I(EXTFLASH0HRDATA[26]),
	.O(EXTFLASH0HRDATA_d[26])
);
IBUF EXTFLASH0HRDATA_27_ibuf (
	.I(EXTFLASH0HRDATA[27]),
	.O(EXTFLASH0HRDATA_d[27])
);
IBUF EXTFLASH0HRDATA_28_ibuf (
	.I(EXTFLASH0HRDATA[28]),
	.O(EXTFLASH0HRDATA_d[28])
);
IBUF EXTFLASH0HRDATA_29_ibuf (
	.I(EXTFLASH0HRDATA[29]),
	.O(EXTFLASH0HRDATA_d[29])
);
IBUF EXTFLASH0HRDATA_30_ibuf (
	.I(EXTFLASH0HRDATA[30]),
	.O(EXTFLASH0HRDATA_d[30])
);
IBUF EXTFLASH0HRDATA_31_ibuf (
	.I(EXTFLASH0HRDATA[31]),
	.O(EXTFLASH0HRDATA_d[31])
);
IBUF EXTFLASH0HREADYOUT_ibuf (
	.I(EXTFLASH0HREADYOUT),
	.O(EXTFLASH0HREADYOUT_d)
);
IBUF EXTFLASH0HRESP_0_ibuf (
	.I(EXTFLASH0HRESP[0]),
	.O(EXTFLASH0HRESP_d[0])
);
IBUF MISO_ibuf (
	.I(MISO),
	.O(MISO_d)
);
IBUF HCLK_ibuf (
	.I(HCLK),
	.O(EXTFLASH0HCLK_d)
);
IBUF hwRstn_ibuf (
	.I(hwRstn),
	.O(hwRstn_d)
);
OBUF LOCKUP_obuf (
	.I(LOCKUP_d),
	.O(LOCKUP)
);
OBUF UART0TXD_obuf (
	.I(UART0TXD_d),
	.O(UART0TXD)
);
OBUF APB1PADDR_0_obuf (
	.I(GND),
	.O(APB1PADDR[0])
);
OBUF APB1PADDR_1_obuf (
	.I(GND),
	.O(APB1PADDR[1])
);
OBUF APB1PADDR_2_obuf (
	.I(APB1PADDR_d[2]),
	.O(APB1PADDR[2])
);
OBUF APB1PADDR_3_obuf (
	.I(APB1PADDR_d[3]),
	.O(APB1PADDR[3])
);
OBUF APB1PADDR_4_obuf (
	.I(APB1PADDR_d[4]),
	.O(APB1PADDR[4])
);
OBUF APB1PADDR_5_obuf (
	.I(APB1PADDR_d[5]),
	.O(APB1PADDR[5])
);
OBUF APB1PADDR_6_obuf (
	.I(APB1PADDR_d[6]),
	.O(APB1PADDR[6])
);
OBUF APB1PADDR_7_obuf (
	.I(APB1PADDR_d[7]),
	.O(APB1PADDR[7])
);
OBUF APB1PADDR_8_obuf (
	.I(APB1PADDR_d[8]),
	.O(APB1PADDR[8])
);
OBUF APB1PADDR_9_obuf (
	.I(APB1PADDR_d[9]),
	.O(APB1PADDR[9])
);
OBUF APB1PADDR_10_obuf (
	.I(APB1PADDR_d[10]),
	.O(APB1PADDR[10])
);
OBUF APB1PADDR_11_obuf (
	.I(APB1PADDR_d[11]),
	.O(APB1PADDR[11])
);
OBUF APB1PADDR_12_obuf (
	.I(APB1PADDR_d[12]),
	.O(APB1PADDR[12])
);
OBUF APB1PADDR_13_obuf (
	.I(APB1PADDR_d[13]),
	.O(APB1PADDR[13])
);
OBUF APB1PADDR_14_obuf (
	.I(APB1PADDR_d[14]),
	.O(APB1PADDR[14])
);
OBUF APB1PADDR_15_obuf (
	.I(APB1PADDR_d[15]),
	.O(APB1PADDR[15])
);
OBUF APB1PADDR_16_obuf (
	.I(APB1PADDR_d[16]),
	.O(APB1PADDR[16])
);
OBUF APB1PADDR_17_obuf (
	.I(APB1PADDR_d[17]),
	.O(APB1PADDR[17])
);
OBUF APB1PADDR_18_obuf (
	.I(APB1PADDR_d[18]),
	.O(APB1PADDR[18])
);
OBUF APB1PADDR_19_obuf (
	.I(APB1PADDR_d[19]),
	.O(APB1PADDR[19])
);
OBUF APB1PADDR_20_obuf (
	.I(APB1PADDR_d[20]),
	.O(APB1PADDR[20])
);
OBUF APB1PADDR_21_obuf (
	.I(APB1PADDR_d[21]),
	.O(APB1PADDR[21])
);
OBUF APB1PADDR_22_obuf (
	.I(APB1PADDR_d[22]),
	.O(APB1PADDR[22])
);
OBUF APB1PADDR_23_obuf (
	.I(APB1PADDR_d[23]),
	.O(APB1PADDR[23])
);
OBUF APB1PADDR_24_obuf (
	.I(GND),
	.O(APB1PADDR[24])
);
OBUF APB1PADDR_25_obuf (
	.I(GND),
	.O(APB1PADDR[25])
);
OBUF APB1PADDR_26_obuf (
	.I(GND),
	.O(APB1PADDR[26])
);
OBUF APB1PADDR_27_obuf (
	.I(GND),
	.O(APB1PADDR[27])
);
OBUF APB1PADDR_28_obuf (
	.I(GND),
	.O(APB1PADDR[28])
);
OBUF APB1PADDR_29_obuf (
	.I(GND),
	.O(APB1PADDR[29])
);
OBUF APB1PADDR_30_obuf (
	.I(GND),
	.O(APB1PADDR[30])
);
OBUF APB1PADDR_31_obuf (
	.I(GND),
	.O(APB1PADDR[31])
);
OBUF APB1PENABLE_obuf (
	.I(APB1PENABLE_d),
	.O(APB1PENABLE)
);
OBUF APB1PWRITE_obuf (
	.I(APB1PWRITE_d),
	.O(APB1PWRITE)
);
OBUF APB1PSTRB_0_obuf (
	.I(APB1PSTRB_d[0]),
	.O(APB1PSTRB[0])
);
OBUF APB1PSTRB_1_obuf (
	.I(APB1PSTRB_d[1]),
	.O(APB1PSTRB[1])
);
OBUF APB1PSTRB_2_obuf (
	.I(APB1PSTRB_d[2]),
	.O(APB1PSTRB[2])
);
OBUF APB1PSTRB_3_obuf (
	.I(APB1PSTRB_d[3]),
	.O(APB1PSTRB[3])
);
OBUF APB1PPROT_0_obuf (
	.I(APB1PPROT_d[0]),
	.O(APB1PPROT[0])
);
OBUF APB1PPROT_1_obuf (
	.I(GND),
	.O(APB1PPROT[1])
);
OBUF APB1PPROT_2_obuf (
	.I(APB1PPROT_d[2]),
	.O(APB1PPROT[2])
);
OBUF APB1PWDATA_0_obuf (
	.I(rwdata_reg[0]),
	.O(APB1PWDATA[0])
);
OBUF APB1PWDATA_1_obuf (
	.I(rwdata_reg[1]),
	.O(APB1PWDATA[1])
);
OBUF APB1PWDATA_2_obuf (
	.I(rwdata_reg[2]),
	.O(APB1PWDATA[2])
);
OBUF APB1PWDATA_3_obuf (
	.I(rwdata_reg[3]),
	.O(APB1PWDATA[3])
);
OBUF APB1PWDATA_4_obuf (
	.I(rwdata_reg[4]),
	.O(APB1PWDATA[4])
);
OBUF APB1PWDATA_5_obuf (
	.I(rwdata_reg[5]),
	.O(APB1PWDATA[5])
);
OBUF APB1PWDATA_6_obuf (
	.I(rwdata_reg[6]),
	.O(APB1PWDATA[6])
);
OBUF APB1PWDATA_7_obuf (
	.I(rwdata_reg[7]),
	.O(APB1PWDATA[7])
);
OBUF APB1PWDATA_8_obuf (
	.I(rwdata_reg[8]),
	.O(APB1PWDATA[8])
);
OBUF APB1PWDATA_9_obuf (
	.I(rwdata_reg[9]),
	.O(APB1PWDATA[9])
);
OBUF APB1PWDATA_10_obuf (
	.I(rwdata_reg[10]),
	.O(APB1PWDATA[10])
);
OBUF APB1PWDATA_11_obuf (
	.I(rwdata_reg[11]),
	.O(APB1PWDATA[11])
);
OBUF APB1PWDATA_12_obuf (
	.I(rwdata_reg[12]),
	.O(APB1PWDATA[12])
);
OBUF APB1PWDATA_13_obuf (
	.I(rwdata_reg[13]),
	.O(APB1PWDATA[13])
);
OBUF APB1PWDATA_14_obuf (
	.I(rwdata_reg[14]),
	.O(APB1PWDATA[14])
);
OBUF APB1PWDATA_15_obuf (
	.I(rwdata_reg[15]),
	.O(APB1PWDATA[15])
);
OBUF APB1PWDATA_16_obuf (
	.I(rwdata_reg[16]),
	.O(APB1PWDATA[16])
);
OBUF APB1PWDATA_17_obuf (
	.I(rwdata_reg[17]),
	.O(APB1PWDATA[17])
);
OBUF APB1PWDATA_18_obuf (
	.I(rwdata_reg[18]),
	.O(APB1PWDATA[18])
);
OBUF APB1PWDATA_19_obuf (
	.I(rwdata_reg[19]),
	.O(APB1PWDATA[19])
);
OBUF APB1PWDATA_20_obuf (
	.I(rwdata_reg[20]),
	.O(APB1PWDATA[20])
);
OBUF APB1PWDATA_21_obuf (
	.I(rwdata_reg[21]),
	.O(APB1PWDATA[21])
);
OBUF APB1PWDATA_22_obuf (
	.I(rwdata_reg[22]),
	.O(APB1PWDATA[22])
);
OBUF APB1PWDATA_23_obuf (
	.I(rwdata_reg[23]),
	.O(APB1PWDATA[23])
);
OBUF APB1PWDATA_24_obuf (
	.I(rwdata_reg[24]),
	.O(APB1PWDATA[24])
);
OBUF APB1PWDATA_25_obuf (
	.I(rwdata_reg[25]),
	.O(APB1PWDATA[25])
);
OBUF APB1PWDATA_26_obuf (
	.I(rwdata_reg[26]),
	.O(APB1PWDATA[26])
);
OBUF APB1PWDATA_27_obuf (
	.I(rwdata_reg[27]),
	.O(APB1PWDATA[27])
);
OBUF APB1PWDATA_28_obuf (
	.I(rwdata_reg[28]),
	.O(APB1PWDATA[28])
);
OBUF APB1PWDATA_29_obuf (
	.I(rwdata_reg[29]),
	.O(APB1PWDATA[29])
);
OBUF APB1PWDATA_30_obuf (
	.I(rwdata_reg[30]),
	.O(APB1PWDATA[30])
);
OBUF APB1PWDATA_31_obuf (
	.I(rwdata_reg[31]),
	.O(APB1PWDATA[31])
);
OBUF APB1PSEL_obuf (
	.I(APB1PSEL_d),
	.O(APB1PSEL)
);
OBUF APB1PCLK_obuf (
	.I(EXTFLASH0HCLK_d),
	.O(APB1PCLK)
);
OBUF APB1PRESET_obuf (
	.I(EXTFLASH0HRESET_d),
	.O(APB1PRESET)
);
OBUF EXTFLASH0HTRANS_0_obuf (
	.I(GND),
	.O(EXTFLASH0HTRANS[0])
);
OBUF EXTFLASH0HTRANS_1_obuf (
	.I(EXTFLASH0HTRANS_d[1]),
	.O(EXTFLASH0HTRANS[1])
);
OBUF EXTFLASH0HBURST_0_obuf (
	.I(GND),
	.O(EXTFLASH0HBURST[0])
);
OBUF EXTFLASH0HBURST_1_obuf (
	.I(GND),
	.O(EXTFLASH0HBURST[1])
);
OBUF EXTFLASH0HBURST_2_obuf (
	.I(GND),
	.O(EXTFLASH0HBURST[2])
);
OBUF EXTFLASH0HPROT_0_obuf (
	.I(EXTFLASH0HPROT_d[0]),
	.O(EXTFLASH0HPROT[0])
);
OBUF EXTFLASH0HPROT_1_obuf (
	.I(EXTFLASH0HPROT_d[1]),
	.O(EXTFLASH0HPROT[1])
);
OBUF EXTFLASH0HPROT_2_obuf (
	.I(GND),
	.O(EXTFLASH0HPROT[2])
);
OBUF EXTFLASH0HPROT_3_obuf (
	.I(GND),
	.O(EXTFLASH0HPROT[3])
);
OBUF EXTFLASH0HSIZE_0_obuf (
	.I(EXTFLASH0HSIZE_d[0]),
	.O(EXTFLASH0HSIZE[0])
);
OBUF EXTFLASH0HSIZE_1_obuf (
	.I(EXTFLASH0HSIZE_d[1]),
	.O(EXTFLASH0HSIZE[1])
);
OBUF EXTFLASH0HSIZE_2_obuf (
	.I(GND),
	.O(EXTFLASH0HSIZE[2])
);
OBUF EXTFLASH0HWRITE_obuf (
	.I(EXTFLASH0HWRITE_d),
	.O(EXTFLASH0HWRITE)
);
OBUF EXTFLASH0HREADYMUX_obuf (
	.I(EXTFLASH0HREADYMUX_d),
	.O(EXTFLASH0HREADYMUX)
);
OBUF EXTFLASH0HMASTER_0_obuf (
	.I(GND),
	.O(EXTFLASH0HMASTER[0])
);
OBUF EXTFLASH0HMASTER_1_obuf (
	.I(GND),
	.O(EXTFLASH0HMASTER[1])
);
OBUF EXTFLASH0HMASTER_2_obuf (
	.I(GND),
	.O(EXTFLASH0HMASTER[2])
);
OBUF EXTFLASH0HMASTER_3_obuf (
	.I(GND),
	.O(EXTFLASH0HMASTER[3])
);
OBUF EXTFLASH0HMASTLOCK_obuf (
	.I(GND),
	.O(EXTFLASH0HMASTLOCK)
);
OBUF EXTFLASH0HADDR_0_obuf (
	.I(EXTFLASH0HADDR_d[0]),
	.O(EXTFLASH0HADDR[0])
);
OBUF EXTFLASH0HADDR_1_obuf (
	.I(EXTFLASH0HADDR_d[1]),
	.O(EXTFLASH0HADDR[1])
);
OBUF EXTFLASH0HADDR_2_obuf (
	.I(EXTFLASH0HADDR_d[2]),
	.O(EXTFLASH0HADDR[2])
);
OBUF EXTFLASH0HADDR_3_obuf (
	.I(EXTFLASH0HADDR_d[3]),
	.O(EXTFLASH0HADDR[3])
);
OBUF EXTFLASH0HADDR_4_obuf (
	.I(EXTFLASH0HADDR_d[4]),
	.O(EXTFLASH0HADDR[4])
);
OBUF EXTFLASH0HADDR_5_obuf (
	.I(EXTFLASH0HADDR_d[5]),
	.O(EXTFLASH0HADDR[5])
);
OBUF EXTFLASH0HADDR_6_obuf (
	.I(EXTFLASH0HADDR_d[6]),
	.O(EXTFLASH0HADDR[6])
);
OBUF EXTFLASH0HADDR_7_obuf (
	.I(EXTFLASH0HADDR_d[7]),
	.O(EXTFLASH0HADDR[7])
);
OBUF EXTFLASH0HADDR_8_obuf (
	.I(EXTFLASH0HADDR_d[8]),
	.O(EXTFLASH0HADDR[8])
);
OBUF EXTFLASH0HADDR_9_obuf (
	.I(EXTFLASH0HADDR_d[9]),
	.O(EXTFLASH0HADDR[9])
);
OBUF EXTFLASH0HADDR_10_obuf (
	.I(EXTFLASH0HADDR_d[10]),
	.O(EXTFLASH0HADDR[10])
);
OBUF EXTFLASH0HADDR_11_obuf (
	.I(EXTFLASH0HADDR_d[11]),
	.O(EXTFLASH0HADDR[11])
);
OBUF EXTFLASH0HADDR_12_obuf (
	.I(EXTFLASH0HADDR_d[12]),
	.O(EXTFLASH0HADDR[12])
);
OBUF EXTFLASH0HADDR_13_obuf (
	.I(EXTFLASH0HADDR_d[13]),
	.O(EXTFLASH0HADDR[13])
);
OBUF EXTFLASH0HADDR_14_obuf (
	.I(EXTFLASH0HADDR_d[14]),
	.O(EXTFLASH0HADDR[14])
);
OBUF EXTFLASH0HADDR_15_obuf (
	.I(EXTFLASH0HADDR_d[15]),
	.O(EXTFLASH0HADDR[15])
);
OBUF EXTFLASH0HADDR_16_obuf (
	.I(EXTFLASH0HADDR_d[16]),
	.O(EXTFLASH0HADDR[16])
);
OBUF EXTFLASH0HADDR_17_obuf (
	.I(EXTFLASH0HADDR_d[17]),
	.O(EXTFLASH0HADDR[17])
);
OBUF EXTFLASH0HADDR_18_obuf (
	.I(EXTFLASH0HADDR_d[18]),
	.O(EXTFLASH0HADDR[18])
);
OBUF EXTFLASH0HADDR_19_obuf (
	.I(EXTFLASH0HADDR_d[19]),
	.O(EXTFLASH0HADDR[19])
);
OBUF EXTFLASH0HADDR_20_obuf (
	.I(EXTFLASH0HADDR_d[20]),
	.O(EXTFLASH0HADDR[20])
);
OBUF EXTFLASH0HADDR_21_obuf (
	.I(EXTFLASH0HADDR_d[21]),
	.O(EXTFLASH0HADDR[21])
);
OBUF EXTFLASH0HADDR_22_obuf (
	.I(EXTFLASH0HADDR_d[22]),
	.O(EXTFLASH0HADDR[22])
);
OBUF EXTFLASH0HADDR_23_obuf (
	.I(EXTFLASH0HADDR_d[23]),
	.O(EXTFLASH0HADDR[23])
);
OBUF EXTFLASH0HADDR_24_obuf (
	.I(EXTFLASH0HADDR_d[24]),
	.O(EXTFLASH0HADDR[24])
);
OBUF EXTFLASH0HADDR_25_obuf (
	.I(EXTFLASH0HADDR_d[25]),
	.O(EXTFLASH0HADDR[25])
);
OBUF EXTFLASH0HADDR_26_obuf (
	.I(EXTFLASH0HADDR_d[26]),
	.O(EXTFLASH0HADDR[26])
);
OBUF EXTFLASH0HADDR_27_obuf (
	.I(EXTFLASH0HADDR_d[27]),
	.O(EXTFLASH0HADDR[27])
);
OBUF EXTFLASH0HADDR_28_obuf (
	.I(EXTFLASH0HADDR_d[28]),
	.O(EXTFLASH0HADDR[28])
);
OBUF EXTFLASH0HADDR_29_obuf (
	.I(EXTFLASH0HADDR_d[29]),
	.O(EXTFLASH0HADDR[29])
);
OBUF EXTFLASH0HADDR_30_obuf (
	.I(EXTFLASH0HADDR_d[30]),
	.O(EXTFLASH0HADDR[30])
);
OBUF EXTFLASH0HADDR_31_obuf (
	.I(EXTFLASH0HADDR_d[31]),
	.O(EXTFLASH0HADDR[31])
);
OBUF EXTFLASH0HWDATA_0_obuf (
	.I(HWDATAM_0_8),
	.O(EXTFLASH0HWDATA[0])
);
OBUF EXTFLASH0HWDATA_1_obuf (
	.I(HWDATAM_1_8),
	.O(EXTFLASH0HWDATA[1])
);
OBUF EXTFLASH0HWDATA_2_obuf (
	.I(HWDATAM_2_8),
	.O(EXTFLASH0HWDATA[2])
);
OBUF EXTFLASH0HWDATA_3_obuf (
	.I(HWDATAM_3_8),
	.O(EXTFLASH0HWDATA[3])
);
OBUF EXTFLASH0HWDATA_4_obuf (
	.I(HWDATAM_4_8),
	.O(EXTFLASH0HWDATA[4])
);
OBUF EXTFLASH0HWDATA_5_obuf (
	.I(HWDATAM_5_8),
	.O(EXTFLASH0HWDATA[5])
);
OBUF EXTFLASH0HWDATA_6_obuf (
	.I(HWDATAM_6_8),
	.O(EXTFLASH0HWDATA[6])
);
OBUF EXTFLASH0HWDATA_7_obuf (
	.I(HWDATAM_7_8),
	.O(EXTFLASH0HWDATA[7])
);
OBUF EXTFLASH0HWDATA_8_obuf (
	.I(HWDATAM_8_8),
	.O(EXTFLASH0HWDATA[8])
);
OBUF EXTFLASH0HWDATA_9_obuf (
	.I(HWDATAM_9_8),
	.O(EXTFLASH0HWDATA[9])
);
OBUF EXTFLASH0HWDATA_10_obuf (
	.I(HWDATAM_10_8),
	.O(EXTFLASH0HWDATA[10])
);
OBUF EXTFLASH0HWDATA_11_obuf (
	.I(HWDATAM_11_8),
	.O(EXTFLASH0HWDATA[11])
);
OBUF EXTFLASH0HWDATA_12_obuf (
	.I(HWDATAM_12_8),
	.O(EXTFLASH0HWDATA[12])
);
OBUF EXTFLASH0HWDATA_13_obuf (
	.I(HWDATAM_13_8),
	.O(EXTFLASH0HWDATA[13])
);
OBUF EXTFLASH0HWDATA_14_obuf (
	.I(HWDATAM_14_8),
	.O(EXTFLASH0HWDATA[14])
);
OBUF EXTFLASH0HWDATA_15_obuf (
	.I(HWDATAM_15_8),
	.O(EXTFLASH0HWDATA[15])
);
OBUF EXTFLASH0HWDATA_16_obuf (
	.I(HWDATAM_16_8),
	.O(EXTFLASH0HWDATA[16])
);
OBUF EXTFLASH0HWDATA_17_obuf (
	.I(HWDATAM_17_8),
	.O(EXTFLASH0HWDATA[17])
);
OBUF EXTFLASH0HWDATA_18_obuf (
	.I(HWDATAM_18_8),
	.O(EXTFLASH0HWDATA[18])
);
OBUF EXTFLASH0HWDATA_19_obuf (
	.I(HWDATAM_19_8),
	.O(EXTFLASH0HWDATA[19])
);
OBUF EXTFLASH0HWDATA_20_obuf (
	.I(HWDATAM_20_8),
	.O(EXTFLASH0HWDATA[20])
);
OBUF EXTFLASH0HWDATA_21_obuf (
	.I(HWDATAM_21_8),
	.O(EXTFLASH0HWDATA[21])
);
OBUF EXTFLASH0HWDATA_22_obuf (
	.I(HWDATAM_22_8),
	.O(EXTFLASH0HWDATA[22])
);
OBUF EXTFLASH0HWDATA_23_obuf (
	.I(HWDATAM_23_8),
	.O(EXTFLASH0HWDATA[23])
);
OBUF EXTFLASH0HWDATA_24_obuf (
	.I(HWDATAM_24_8),
	.O(EXTFLASH0HWDATA[24])
);
OBUF EXTFLASH0HWDATA_25_obuf (
	.I(HWDATAM_25_8),
	.O(EXTFLASH0HWDATA[25])
);
OBUF EXTFLASH0HWDATA_26_obuf (
	.I(HWDATAM_26_8),
	.O(EXTFLASH0HWDATA[26])
);
OBUF EXTFLASH0HWDATA_27_obuf (
	.I(HWDATAM_27_8),
	.O(EXTFLASH0HWDATA[27])
);
OBUF EXTFLASH0HWDATA_28_obuf (
	.I(HWDATAM_28_8),
	.O(EXTFLASH0HWDATA[28])
);
OBUF EXTFLASH0HWDATA_29_obuf (
	.I(HWDATAM_29_8),
	.O(EXTFLASH0HWDATA[29])
);
OBUF EXTFLASH0HWDATA_30_obuf (
	.I(HWDATAM_30_8),
	.O(EXTFLASH0HWDATA[30])
);
OBUF EXTFLASH0HWDATA_31_obuf (
	.I(HWDATAM_31_8),
	.O(EXTFLASH0HWDATA[31])
);
OBUF EXTFLASH0HSEL_obuf (
	.I(EXTFLASH0HSEL_d),
	.O(EXTFLASH0HSEL)
);
OBUF EXTFLASH0HCLK_obuf (
	.I(EXTFLASH0HCLK_d),
	.O(EXTFLASH0HCLK)
);
OBUF EXTFLASH0HRESET_obuf (
	.I(EXTFLASH0HRESET_d),
	.O(EXTFLASH0HRESET)
);
OBUF MOSI_obuf (
	.I(MOSI_d),
	.O(MOSI)
);
OBUF SCLK_obuf (
	.I(SCLK_d),
	.O(SCLK)
);
OBUF NSS_obuf (
	.I(NSS_d),
	.O(NSS)
);
LUT2 n13_s1 (
	.I0(SYSRESETREQ_Z),
	.I1(hwRstn_d),
	.F(n13_5)
);
defparam n13_s1.INIT=4'h4;
LUT2 n8_s1 (
	.I0(SYSRESETREQ_Z),
	.I1(hwRstn_d),
	.F(n8_6)
);
defparam n8_s1.INIT=4'hB;
DFFR sysRstGen_2_s0 (
	.D(sysRstGen[1]),
	.CLK(EXTFLASH0HCLK_d),
	.RESET(n8_6),
	.Q(sysRstGen[2])
);
defparam sysRstGen_2_s0.INIT=1'b0;
DFFR sysRstGen_1_s0 (
	.D(sysRstGen[0]),
	.CLK(EXTFLASH0HCLK_d),
	.RESET(n8_6),
	.Q(sysRstGen[1])
);
defparam sysRstGen_1_s0.INIT=1'b0;
DFF sysRstGen_0_s0 (
	.D(n13_5),
	.CLK(EXTFLASH0HCLK_d),
	.Q(sysRstGen[0])
);
defparam sysRstGen_0_s0.INIT=1'b0;
DFFR sysRstGen_3_s0 (
	.D(sysRstGen[2]),
	.CLK(EXTFLASH0HCLK_d),
	.RESET(n8_6),
	.Q(EXTFLASH0HRESET_d)
);
defparam sysRstGen_3_s0.INIT=1'b0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/buf_wr_en_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/buf_wr_en_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en_s0 .INIT=16'hF800;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/n108_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s0 .INIT=16'hCA00;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/nxt_int_rack_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/n108_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/nxt_int_rack_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/nxt_int_rack )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/nxt_int_rack_s0 .INIT=8'h40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_15_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_15_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_15_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_14_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_14_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_14_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_13_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_13_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_13_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_12_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_12_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_12_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_11_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_11_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_11_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_10_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_10_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_10_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_9_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_9_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_9_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_8_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_8_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [8]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_8_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_7_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_7_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_7_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_6_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_6_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_6_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_5_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_5_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_5_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_4_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_4_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_4_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_3_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_3_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_3_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_2_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_2_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_2_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_1_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_1_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_1_s .INIT=16'hF022;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_0_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_0_s .INIT=16'hF022;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/nxt_int_rack_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_3 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_s2 .INIT=8'hEC;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_31_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [31]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_31_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_30_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [30]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_30_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_29_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [29]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_29_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_28_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [28]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_28_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_27_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [27]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_27_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_26_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [26]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_26_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_25_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [25]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_25_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_24_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [24]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_24_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_23_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [23]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_23_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_22_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [22]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_22_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_21_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [21]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_21_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_20_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [20]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_20_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_19_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [19]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_19_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_18_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [18]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_18_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_17_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [17]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_17_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_16_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [16]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_16_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr_30_29_reg [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr_30_29_reg [30]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/buf_wr_en_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en_s1 .INIT=4'h1;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_commit_reg ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/irack ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/buf_wr_en_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en_s2 .INIT=4'h4;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_out [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s1 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/branch_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_branching_ex_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s2 .INIT=16'h0007;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/fetch_phase ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_first_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/n108_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s3 .INIT=16'h00F4;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_15_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_15_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_15_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_14_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_14_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_14_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_13_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_13_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_13_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_12_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [28]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_12_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_12_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_11_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_11_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_11_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_10_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_10_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_10_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_9_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_9_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_9_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_8_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [24]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_8_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_8_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_7_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_7_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_7_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_6_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_6_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_6_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_5_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_5_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_5_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [20]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_4_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_4_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_3_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_3_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_2_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_2_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_1_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_1_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [16]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_0_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_0_s0 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_addr [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg1 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s4 .INIT=16'h0ACF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/nxt_int_rack_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/fetch_phase ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/nxt_int_rack_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/nxt_int_rack_s2 .INIT=16'h0002;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_14_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_13_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [28]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_12_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [27]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_11_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [26]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_10_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [25]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_9_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [24]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [23]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [22]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [21]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [20]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [19]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [17]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_4 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/int_rack_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/nxt_int_rack ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/int_rack_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pre_fetch_addr_1 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_15_s0 .INIT=1'b0;
LUT1 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n74_s2  (
	.I0(EXTFLASH0HRESET_d),
	.F(n74_6)
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n74_s2 .INIT=2'h1;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s0 .INIT=16'hEFFF;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ld_slow_de_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_s0 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s0 .INIT=16'h0FBB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/bcc_first_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s0 .INIT=16'hD700;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branching_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0 .INIT=8'hE0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_pc_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branching_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_pc_Z_3 ),
	.I2(LOCKUP_d),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_pc_Z_s .INIT=16'h0B00;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n73_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n73_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n73_s0 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_fe_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/buf_wr_en_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/buf_wr_en_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_fe )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_fe_s0 .INIT=16'hF444;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s0 .INIT=8'h01;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_s0 .INIT=16'h0E01;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_1_s0 .INIT=16'h0B04;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_s0 .INIT=8'h14;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_1_s0 .INIT=16'h0708;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pf_fault_de_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_fe ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pf_fault_de_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pf_fault_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pf_fault_de_s0 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s0 .INIT=8'hC5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s0 .INIT=8'hC5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s0 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s0 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s0 .INIT=16'h880F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s0 .INIT=8'hC5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/latched_excpt_num [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_up_ipsr ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s0 .INIT=16'h008F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s0 .INIT=16'h004F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s0 .INIT=16'hEE0F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s0 .INIT=16'h004F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s0 .INIT=16'h001F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s0 .INIT=16'hE000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de_s0 .INIT=16'h0E00;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s0 .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s0 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de_s0 .INIT=16'h8000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_de_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_de_s0 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_s0 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_s0 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_14 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s0 .INIT=16'h4000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_second32_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_second32_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_second32_ex_s0 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_inv_imm_de_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s0 .INIT=16'hFFF8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/invert_b_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex_s0 .INIT=16'hEEF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s0 .INIT=16'hC500;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_zero_a_de_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s0 .INIT=16'hFFF4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s0 .INIT=4'hE;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s0 .INIT=8'h5C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s0 .INIT=16'h0FBB;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s0 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s0 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s1 .INIT=16'hFF40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_30_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_30_s1 .INIT=16'hFF40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_29_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_29_s1 .INIT=16'hFF40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_28_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [28]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_28_s1 .INIT=16'hFF40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_27_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_27_s1 .INIT=16'hFF40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_26_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_26_s1 .INIT=16'hFF40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_25_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_25_s1 .INIT=16'hFF40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_24_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [24]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_24_s1 .INIT=16'hFF40;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lockup_br_de_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s0 .INIT=8'hF4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_8 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s0 .INIT=16'hFF40;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s0 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s0 .INIT=8'hC5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s0 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n817_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_3_45 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n817_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n817_s0 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n818_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_Z [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n818_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n818_s0 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n819_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n819_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n819_s0 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n820_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n820_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n820_s0 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z_3_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n817_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_a_ex_Z [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z_3_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z_2_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n818_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_a_ex_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z_2_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z_1_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n819_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_a_ex_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z_1_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n820_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_a_ex_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z_0_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_s0 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_s0 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_s0 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z_3_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_b_ex_Z [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z_3_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z_2_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_b_ex_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z_2_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z_1_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_b_ex_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z_1_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_b_ex_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z_0_s .INIT=8'hAC;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_lr_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s0 .INIT=16'hF0BB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_lr_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_s0 .INIT=16'hF0BB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n839_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_lr_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n839_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n839_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n839_s0 .INIT=16'hF0BB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_lr_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_s0 .INIT=16'hF011;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wptr_decoded_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wptr_decoded [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wptr_decoded_3_s0 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s0 .INIT=16'h440F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_enable_ex_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_enable_ex_Z_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_mask_write_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_phase_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_enable_ex_Z_s .INIT=16'h1000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_s0 .INIT=8'h10;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s0 .INIT=8'h40;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_ex_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_n_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/write_flags_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_n_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_ex_Z_s .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_c_ex_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_c_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/write_flags_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_c_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_c_ex_Z_s .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_ex_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_v_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/write_flags_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_v_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_ex_Z_s .INIT=8'hF8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_s0 .INIT=16'h0F88;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex_s0 .INIT=16'hFF40;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_s0 .INIT=8'h80;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_branching_ex_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_s0 .INIT=8'hF1;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_c_in_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_c_in )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_c_in_s1 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_8_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_c_in ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_8_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_7_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_7_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_6_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_6_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_5_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_5_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_4_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_3_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_2_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_1_s0 .INIT=16'hF044;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_1_s0 .INIT=8'h70;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_3_s0 .INIT=8'h40;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_5_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_4_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_5_s0 .INIT=8'h40;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_7_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_6_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_7_s0 .INIT=8'h40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_8_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [8]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_6_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_8_s0 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [7]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_0_s0 .INIT=16'hFFFE;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_1_s0 .INIT=8'hFE;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_2_s0 .INIT=8'hFE;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_3_s0 .INIT=8'hE0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s0 .INIT=16'h000E;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_s0 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_rd_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_rd_ex_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_rd_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_rd_ex_s0 .INIT=16'hEEF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_s0 .INIT=16'h44F0;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/biu_dreq_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/dreq_rd_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_dreq_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/biu_dreq_Z_s .INIT=4'hE;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_s0 .INIT=16'hF4FF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branching_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s0 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_flags_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_3 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n207_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/write_flags_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s .INIT=16'hFF80;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_primask_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_primask )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_primask_s0 .INIT=16'hF888;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_s0 .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_first_phase_ex_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_first_phase_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_first_phase_ex_Z_s .INIT=4'h8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/carry_in_ex_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/carry_in_ex_Z_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/force_c_in_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/carry_in_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/carry_in_ex_Z_s0 .INIT=8'h5C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s0 .INIT=16'hB0BB;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_1_s0 .INIT=8'h0D;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_de_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_0_s0 .INIT=8'hA3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second_ex_phase ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/push_xpsr_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_1_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_1_s0 .INIT=16'hF088;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_lr_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_0_s0 .INIT=16'hF0BB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_1_s22  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_1_s22 .INIT=16'h7EE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_1_s22  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_1_s22 .INIT=16'h7EE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_s1 .INIT=16'hFFE0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_1_s1 .INIT=16'h0708;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_2_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_2_s1 .INIT=8'h14;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_3_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_2_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_3_s1 .INIT=16'h0708;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt_0_s1 .INIT=16'h00EF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt_1_s1 .INIT=16'h000E;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_23_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_23_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_23_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_22_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_22_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_22_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_21_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_21_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_21_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_20_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_20_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_20_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_19_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [19]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_19_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_19_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_18_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_18_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_18_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_17_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_17_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_17_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_16_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_16_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_16_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_15_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_15_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_15_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_14_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_14_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_14_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_13_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_13_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_13_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_12_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_12_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_12_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_11_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_11_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_11_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_s1 .INIT=16'h00CA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s1 .INIT=16'h003A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s1 .INIT=16'h00CA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s1 .INIT=16'h00CA;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex_0_s1 .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex_1_s1 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z_9 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s1 .INIT=16'hF800;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_de_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s2 .INIT=8'h90;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s3 .INIT=16'h7F00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s4 .INIT=16'h0FBB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_s1 .INIT=16'h8000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s1 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s2 .INIT=16'hB000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s3 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s1 .INIT=16'h1001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_pc_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_first_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_pc_Z_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_pc_Z_s0 .INIT=16'h00F1;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branching_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s2 .INIT=16'h0E00;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_s1 .INIT=4'h4;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branching_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_s1 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_s1 .INIT=16'h0100;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pf_fault_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_fault0 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_fault1 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pf_fault_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pf_fault_de_s1 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s1 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s2 .INIT=16'h41FE;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s1 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s2 .INIT=16'h6B7B;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s1 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_8 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s2 .INIT=16'hF0BB;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s1 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s1 .INIT=8'hC5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s2 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s1 .INIT=8'hC5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s1 .INIT=8'hC5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s2 .INIT=16'hD26C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s1 .INIT=8'hC5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s2 .INIT=16'hDA3C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(LOCKUP_d),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s1 .INIT=16'hEF00;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s2 .INIT=8'hC5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s1 .INIT=8'hC5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s2 .INIT=16'h0140;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s1 .INIT=8'hC5;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s2 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s1 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s2 .INIT=16'h0C05;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mode_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s1 .INIT=16'h0FFE;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s2 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s3 .INIT=16'h0C05;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s1 .INIT=4'h1;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s2 .INIT=8'hC5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s1 .INIT=16'hB64B;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reset_code ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lockup_br_46 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s2 .INIT=16'h001F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s3 .INIT=8'hD0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s4 .INIT=16'h0305;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s1 .INIT=16'h3FF8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s2 .INIT=16'h0305;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s1 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_8 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s2 .INIT=16'h0700;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de_s1 .INIT=16'h1C00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s1 .INIT=16'h3037;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s1 .INIT=16'h8000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_de_s1 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de_s1 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_de_Z_0_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_s1 .INIT=16'h8000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_s1 .INIT=4'h1;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_s2 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/a_use_pc_Z_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de_s1 .INIT=16'hF400;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_s1 .INIT=16'h4000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_s2 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_16 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s1 .INIT=16'h004F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s2 .INIT=16'h1000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de_s1 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_de_Z_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s1 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s2 .INIT=16'h4F00;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s1 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_de_Z_0_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s2 .INIT=16'hE000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s3 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_13 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s1 .INIT=16'h00BF;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s2 .INIT=4'h1;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s3 .INIT=16'hE300;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s1 .INIT=16'hBB0F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s1 .INIT=16'h0777;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s2 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s3 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_14 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s1 .INIT=16'h0070;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s2 .INIT=16'hBB0F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s3 .INIT=16'h0777;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s1 .INIT=16'hEEF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s2 .INIT=16'h0777;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s1 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s2 .INIT=16'h0777;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s2 .INIT=16'hE000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s1 .INIT=16'hB0BB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s1 .INIT=16'h1000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reset_code ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_inv_imm_48 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s3 .INIT=8'hB0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s1 .INIT=16'hEE0F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s1 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s1 .INIT=16'hEE0F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_s1 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_s1 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_s1 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_s1 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s2 .INIT=16'hBBF0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_3 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_s1 .INIT=8'h80;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_s2 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s1 .INIT=16'h000B;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s2 .INIT=16'hEF00;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_enable_ex_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/instr_faulted_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_enable_ex_Z_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_enable_ex_Z_s0 .INIT=8'h70;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_12 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s1 .INIT=16'hF800;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/instr_faulted_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_s1 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_instr_faulted_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_ld_pc_de_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/instr_faulted_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ld_pc_de_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_s2 .INIT=16'hB0BB;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lockup_br_de_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex_s1 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_s1 .INIT=16'h4000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branching_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/branch_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_s1 .INIT=8'h01;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/bcc_first_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_branching_ex_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_s2 .INIT=8'h60;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_2_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_2_s1 .INIT=8'h07;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_4_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_4_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_4_s1 .INIT=8'h10;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_6_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_4_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_6_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_6_s1 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [8]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_6_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_1_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_1_s1 .INIT=16'hFE00;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load_s1 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s1 .INIT=16'hF69F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s2 .INIT=16'hDB7D;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_d_done_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex_s1 .INIT=4'h1;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_rd_ex_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_rd_ex_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_rd_ex_s1 .INIT=8'h10;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_s2 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_branching_ex_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_s1 .INIT=16'h0A0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mode_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [31]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s1 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_lr_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/excpt_ret_fe_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s2 .INIT=16'hF400;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s0 .INIT=4'h8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/carry_in_ex_Z_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/c_flag_wf ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/c_flag_mux ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/sel_wf_c ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/carry_in_ex_Z_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/carry_in_ex_Z_s1 .INIT=8'h53;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_12 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_13 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s1 .INIT=16'hF800;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_11 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s2 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_loaded ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s3 .INIT=16'h0700;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_0_s1 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_loaded ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/push_xpsr_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_0_s1 .INIT=16'h0777;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_2_s20  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_2_28 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_2_s20 .INIT=4'h8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_2_s20  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_2_28 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_2_s20 .INIT=8'h80;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_s2 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_23_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_23_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_23_s2 .INIT=16'h007D;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_22_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_22_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_22_s2 .INIT=16'h007D;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_21_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_21_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_21_s2 .INIT=8'h07;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_20_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_20_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_20_s2 .INIT=8'h07;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_19_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_19_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_19_s2 .INIT=8'h07;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_18_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_18_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_18_s2 .INIT=8'h07;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_17_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_17_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_17_s2 .INIT=8'h07;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_16_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_16_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_16_s2 .INIT=8'h07;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_15_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_15_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_15_s2 .INIT=8'h07;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_14_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_14_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_14_s2 .INIT=8'h07;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_13_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_13_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_13_s2 .INIT=8'h07;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_12_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_12_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_12_s2 .INIT=8'h07;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_11_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_11_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_11_s2 .INIT=8'h07;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_s2 .INIT=16'hCDC0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_8 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s2 .INIT=16'h0130;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s2 .INIT=16'hBB0F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s2 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s2 .INIT=8'h4E;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s2 .INIT=16'h8300;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s5 .INIT=16'h0B04;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s7 .INIT=16'h00BF;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_s2 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second_ex_phase ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s4 .INIT=16'h0777;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branching_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_mul_last_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s5 .INIT=16'h00BF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s6 .INIT=16'h0E00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/carry_in_ex_Z_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s2 .INIT=16'h0440;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_wdata_30_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s3 .INIT=16'h0130;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_wdata_28_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s4 .INIT=16'hE800;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n_flag_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s5 .INIT=16'h0C0A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s3 .INIT=16'h00BE;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/branch_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_branching_ex_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_s2 .INIT=8'h01;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branching_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_s2 .INIT=8'hE0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s3 .INIT=8'hAC;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s4 .INIT=16'hB400;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s3 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s4 .INIT=16'h4001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_9 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s5 .INIT=16'hAEEC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s3 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s4 .INIT=16'h97FC;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s5 .INIT=16'h3D0A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s3 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s4 .INIT=16'h3097;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s3 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s4 .INIT=16'hBE6F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s3 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s4 .INIT=16'h1335;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s3 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s4 .INIT=16'hC0AF;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s3 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s4 .INIT=16'hE915;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s3 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s3 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s4  (
	.I0(LOCKUP_d),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s4 .INIT=16'hDFF3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s3 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s3 .INIT=16'h0110;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s4 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s4 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s3 .INIT=16'hBECF;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s4 .INIT=8'h35;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/latched_excpt_num [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s5 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s6 .INIT=16'hFE9F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s7 .INIT=8'hCA;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reset_code ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/latched_excpt_num [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s3 .INIT=4'h1;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s4 .INIT=16'h78CC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s5 .INIT=8'hCA;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s3 .INIT=4'h1;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s4 .INIT=16'h007F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s5 .INIT=16'hF800;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s2 .INIT=8'h70;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s3 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s4 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s2 .INIT=16'h1000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_s2 .INIT=8'h40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_12 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_de ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s4 .INIT=16'h00F8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s6  (
	.I0(LOCKUP_d),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_de ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr [24]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s6 .INIT=16'h00EF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s3 .INIT=16'h4DBF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s4 .INIT=16'hEE0F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n13_17 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_12 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s4 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s4 .INIT=16'h007D;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s2 .INIT=16'hDC0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z_11 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s3 .INIT=16'h33D0;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s4 .INIT=4'h8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s5 .INIT=8'h53;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s5 .INIT=16'hF50C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s6 .INIT=8'h07;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s3 .INIT=8'hD0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s4 .INIT=16'hCDC0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s3 .INIT=8'hC5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s3 .INIT=16'h0D00;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [10]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s4 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s2 .INIT=16'h00EF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_3_49 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s3 .INIT=16'h4100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s3 .INIT=16'hF33A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s2 .INIT=16'hF33A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s2 .INIT=16'hF33A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_3_47 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_14 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s3 .INIT=16'hF0EE;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_12 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_13 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s3 .INIT=16'h0007;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z_1_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s4 .INIT=16'hF400;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_14 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_9 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s5 .INIT=16'h7000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_d_done_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s6 .INIT=8'hE0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s7 .INIT=16'hBF00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s2 .INIT=16'h06E0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s3 .INIT=16'h008F;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_s2 .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s3 .INIT=4'h9;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s4 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_s2 .INIT=16'hFE00;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [30]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/excpt_ret_fe_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s3 .INIT=8'h80;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s4 .INIT=16'hC503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ld_slow_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_lr_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s6 .INIT=16'h0007;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_s3 .INIT=16'hE000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s3 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_3_49 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s4 .INIT=16'hC8BF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s3 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_9 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s3 .INIT=16'h0E23;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_9 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s3 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_8 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s3 .INIT=16'h77F0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s3 .INIT=16'hC503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lockup_br_de_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s7 .INIT=16'h0100;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s4 .INIT=4'h6;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s6  (
	.I0(LOCKUP_d),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s6 .INIT=8'h0D;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s5  (
	.I0(LOCKUP_d),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s5 .INIT=8'h3D;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s5  (
	.I0(LOCKUP_d),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s5 .INIT=16'hEFF0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reset_code ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s5 .INIT=8'hD3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_12 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_13 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_14 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s6 .INIT=16'h0E00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_8 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s7 .INIT=16'h0E00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_15 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_16 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s8 .INIT=16'h0B00;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s5 .INIT=8'h07;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s6 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s4 .INIT=16'hEC30;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s6 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s7 .INIT=8'hA3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s8 .INIT=16'h0FBB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_14 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s5 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s6 .INIT=16'hA300;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s4 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_2_28 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s4 .INIT=8'h07;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s4 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s5 .INIT=16'hACCC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s3 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s4 .INIT=16'hACCC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s3 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s4 .INIT=16'hACCC;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_12 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s8 .INIT=16'h9E00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s9 .INIT=16'h0C0A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_16 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z_9 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s10 .INIT=16'hE000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s11  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s11 .INIT=16'hFC8A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s12  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_mul_last_phase_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_17 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_18 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_15 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s12 .INIT=8'h01;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s4 .INIT=16'hFE17;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s4 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s5 .INIT=16'h533F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s4 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s5 .INIT=16'hF5CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s4 .INIT=16'hBB0F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s8 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_2_28 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_17 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s9 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_18 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s10 .INIT=16'h3002;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s11  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_19 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s11 .INIT=8'h40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s12  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_20 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_15 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s12 .INIT=16'hEF00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s13  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_21 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_22 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_16 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s13 .INIT=16'h000B;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_12 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s7 .INIT=16'hF5CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_13 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s8 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s9 .INIT=16'h0F77;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s8 .INIT=16'h0FBB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s9 .INIT=16'h0F77;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_14 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s5 .INIT=16'hF2D8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_12 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s6 .INIT=16'hFA0C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s13  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_16 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s13 .INIT=8'h0D;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s14  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second_ex_phase ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ld_slow_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_17 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s14 .INIT=16'hAC00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s15  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_lr_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_18 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s15 .INIT=16'hFE00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s6 .INIT=16'h5F30;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s5 .INIT=8'h7C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s14  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_17 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s14 .INIT=8'h40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s15  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_18 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s15 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s16  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [8]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_19 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s16 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s17  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_20 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s17 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s18  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_21 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s18 .INIT=16'h0B00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s19  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_22 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s19 .INIT=16'hBF00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s9 .INIT=16'h5F30;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s10 .INIT=16'h3BB0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s7 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s9 .INIT=16'h3BB0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s4 .INIT=16'hC055;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_de_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_0_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex_0_s1 .INIT=16'hEEAF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex_1_s1 .INIT=16'hAAFB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s6 .INIT=16'h2A00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_s2 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_c_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_c )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_c_s2 .INIT=16'h5400;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de_s2 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_2_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_2_s2 .INIT=16'h002A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_4_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_4_s2 .INIT=16'h0200;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_2_s21  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_2_s21 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_2_s21  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_2_s21 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/int_rack_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_commit_reg ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/irack ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s5 .INIT=16'h1011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s8 .INIT=16'h0400;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_2_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_d_done_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_2_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_2_s3 .INIT=16'h0008;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_d_done_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_0_s2 .INIT=16'h4441;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_d_done_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex_s2 .INIT=8'h54;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_6_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_4_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_6_s2 .INIT=16'h0200;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/a_use_pc_Z_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s7 .INIT=16'h2000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_de_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_de_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_de_s1 .INIT=16'h9000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/lockup_pend ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/instr_faulted_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/int_fault_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_wfault ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s8 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s10 .INIT=16'h5355;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s6 .INIT=16'h2000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z_1_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s7 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_1_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_1_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_1_s2 .INIT=16'h0800;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s4 .INIT=16'h0400;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_de_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_de_s2 .INIT=16'h0400;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_s2 .INIT=16'h5355;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n839_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n839_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n839_s2 .INIT=16'h5355;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_s2 .INIT=16'h5355;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s7 .INIT=16'h5355;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1155_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load_s2 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z_0_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s8 .INIT=16'h2000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s9 .INIT=16'h0200;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_16 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s10 .INIT=16'h0004;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s8 .INIT=16'h0004;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s10 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s10 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s6 .INIT=16'h0600;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_s3 .INIT=16'hEF00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de_s2 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_s3 .INIT=16'h0400;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec_s1 .INIT=16'h0002;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_s1 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1161_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_loaded ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1161_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1161_s5 .INIT=16'h32AA;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_s43  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_58 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_s43 .INIT=4'h6;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_s47  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_69 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_58 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_67 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_s47 .INIT=16'hCAAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_s2 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_s45  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_65 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n13_17 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_63 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_s45 .INIT=16'h3CAA;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_s46  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_65 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_s46 .INIT=4'h9;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_s48  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_69 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_s48 .INIT=4'h9;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ld_slow_de_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ifetch_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/fetch_phase )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ifetch_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first_ex_phase_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first_ex_phase_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second_ex_phase_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n73_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second_ex_phase )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second_ex_phase_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_15_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_14_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_13_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_12_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_11_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_10_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_9_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_fault0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_fe ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_fault0 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_fault0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_15_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_14_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_13_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_12_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_11_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_10_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_9_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/instr_fe_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_fault1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_fe ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_fault1 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_fault1_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr_1_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr_1_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_15_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_14_s0 .INIT=1'b0;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_13_s0 .INIT=1'b1;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_12_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_11_s0 .INIT=1'b0;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_10_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_9_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_8_s0 .INIT=1'b1;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_de_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pf_fault_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_de_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branch_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/branch_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branch_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second32_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_second32_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second32_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second32_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_lr_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/any_dsb_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_dsb )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/any_dsb_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ld_slow_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ld_slow_de_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ld_slow_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ld_slow_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_primask_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_primask_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_primask_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_primask_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_flags_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_flags_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_flags_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_flags_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_control_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_control_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_control_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_control_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_3_45 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2 [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_Z [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2 [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_Z [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2 [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2 [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_0_s0 .INIT=1'b0;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_imm_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_imm_ex_s0 .INIT=1'b1;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_de_Z [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_de_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ls_byte_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ls_byte_de_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ls_byte_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ls_half_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ls_half_de_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ls_half_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_Z [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/au_a_use_pc_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/a_use_pc_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/au_a_use_pc_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/au_b_use_pc_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n274_45 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/au_b_use_pc_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/invert_b_ex2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/invert_b_ex2 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/invert_b_ex2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_mask1_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_mask1_de_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_mask1_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_mask1_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_de_Z [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_de_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_de_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/sbit_ctl_ex_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_ex_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rd_mux_a_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_de_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rd_mux_a_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/se_byte_wb_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sext_byte_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_byte_wb_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/se_byte_wb_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/se_half_wb_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sext_half_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/se_half_wb_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ze_byte_wb_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/zext_byte_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ze_byte_wb_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ze_half_wb_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/zext_half_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ze_half_wb_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/invert_b_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/invert_b_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_31_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_31_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_30_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_30_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_29_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_29_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_28_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [28]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_28_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_27_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [27]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_27_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_26_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [26]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_26_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_25_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [25]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_25_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_24_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [24]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_24_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_23_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [23]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_23_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_22_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [22]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_22_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_21_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [21]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_21_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [20]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_19_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [19]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_19_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_18_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_18_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_17_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [17]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_17_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_16_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_16_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_15_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_14_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_13_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_11_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_10_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_9_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/force_c_in_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/force_c_in_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/force_c_in_ex_s0 .INIT=1'b0;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/zero_a_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/zero_a_ex_s0 .INIT=1'b1;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n817_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n818_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n819_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n820_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_0_s0 .INIT=1'b0;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_3_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_2_s0 .INIT=1'b1;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n839_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_1_s0 .INIT=1'b0;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_0_s0 .INIT=1'b1;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_sp_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/write_sp_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_sp_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wptr_decoded [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_0_s0 .INIT=1'b0;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_phase_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_phase_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_phase_ex_s0 .INIT=1'b1;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_n_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_n_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_n_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_c_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_c ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_c_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_c_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_v_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_v_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_v_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_first_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_first_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_first_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/bcc_first_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/bcc_first_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/bcc_first_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branching_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branching_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branching_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first_pop_pc_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first_pop_pc_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_d_done_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_d_done_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_d_done_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_load_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ldm_base_load )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_load_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_rd_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/dreq_rd_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/dreq_wr_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dreq_wr_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/dreq_wr_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/biu_write_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dreq_wr_ex_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/biu_write_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_de_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_de_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_31_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_31_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_30_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_30_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_29_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_29_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_28_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [28]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_28_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_27_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [27]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_27_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_26_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [26]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_26_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_25_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [25]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_25_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_24_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [24]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_24_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_23_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [23]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_23_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_22_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [22]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_22_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_21_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [21]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_21_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_20_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [20]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_20_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_19_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [19]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_19_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_18_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_18_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_17_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [17]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_17_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_16_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_16_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_15_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_14_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_13_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_12_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_11_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_10_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_9_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr [24]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_31_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_31_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_30_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_30_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_29_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_29_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_28_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [28]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_28_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_27_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [27]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_27_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_26_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [26]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_26_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_25_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [25]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_25_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_24_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [24]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_24_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_23_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [23]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_23_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_22_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [22]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_22_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_21_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [21]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_21_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_20_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [20]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_20_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_19_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [19]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_19_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_18_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_18_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_17_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [17]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_17_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_16_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_16_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_15_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_14_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_13_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_12_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_11_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_10_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_9_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/i_nxt_mul_last_phase_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_first_phase_ex_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_mul_last_phase_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/i_nxt_mul_last_phase_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pre_pc_mux_ctl_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pre_pc_mux_ctl_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_ex_s0 .INIT=1'b0;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_uncond_phase_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_uncond_phase_ex_s0 .INIT=1'b1;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1161_13 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_loaded )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3 .INIT=1'b0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1152_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1152_3 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1152_1_SUM )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1152_s0 .ALU_MODE=3;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1153_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex [1]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1152_3 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1153_3 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1153_1_SUM )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1153_s0 .ALU_MODE=3;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1154_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex [2]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1153_3 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1154_3 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1154_1_SUM )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1154_s0 .ALU_MODE=3;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1155_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex [3]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1154_3 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1155_3 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1155_1_SUM )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1155_s0 .ALU_MODE=3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/a_use_pc_Z_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/a_use_pc_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s .INIT=16'hFF10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_3 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s .INIT=16'hBB0F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s .INIT=16'h0F11;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_14 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_3 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s .INIT=16'hBF00;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_primask_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_primask_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_primask_Z_s .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_control_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_control_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_control_Z_s .INIT=4'h8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_flags_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_flags_Z_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_flags_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_flags_Z_s .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_2_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_2_s1 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_flags_Z_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_primask_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_0_s1 .INIT=16'hFF40;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n13_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n13_17 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n13_s10 .INIT=4'h9;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z_1_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_de_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z_1_s .INIT=8'h2C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z_0_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_de_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z_0_s .INIT=16'h013C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s .INIT=8'hF4;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_14 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_s .INIT=16'hEEF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s37  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_46 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_3_47 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_3_45 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s37 .INIT=16'h11F0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sbit_ctl_de_Z_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_de_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sbit_ctl_de_Z_0_s .INIT=8'h10;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_s36  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_46 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n274_45 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_s36 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/swz_ctl_de_Z_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_de_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/swz_ctl_de_Z_0_s .INIT=8'h40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_Z_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_de_Z_0_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_de_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_Z_0_s .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/pc_mask1_de_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_mask1_de_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/pc_mask1_de_Z_s .INIT=16'h0140;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_r_list_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_r_list_Z_s .INIT=16'hFE00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/zext_half_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s .INIT=16'hFF40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/zext_byte_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_s .INIT=16'hFF40;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sext_byte_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_s .INIT=8'h10;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ls_half_de_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_s .INIT=8'h01;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_byte_de_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_byte_de_Z_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ls_byte_de_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_byte_de_Z_s .INIT=16'h4000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/lu_ctl_Z_1_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/lu_ctl_Z_1_s .INIT=8'h40;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_2_28 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s0 .INIT=8'h07;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/a_use_pc_Z_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s1 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s2 .INIT=16'hCDC0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s0 .INIT=16'hBBB0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s0 .INIT=16'h0007;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_9 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s1 .INIT=16'h8F00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z_1_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s2 .INIT=16'h0F77;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z_0_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s0 .INIT=16'h001F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s1 .INIT=16'hBB0F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_flags_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_flags_Z_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_flags_Z_s0 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_2_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_2_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_2_s2 .INIT=16'h0100;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z_0_s0 .INIT=4'h9;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_46 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s0 .INIT=16'h0B00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s1 .INIT=16'h8F00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s2 .INIT=16'h0A03;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s0 .INIT=8'h5C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z_0_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s1 .INIT=16'hEFF3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_46 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_s0 .INIT=16'h004F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_s1 .INIT=8'hA3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s38  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z_0_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_46 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s38 .INIT=16'h305F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s39  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_48 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_3_49 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_3_47 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s39 .INIT=16'h0B00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_s37  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_49 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_46 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_s37 .INIT=16'h8000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_Z_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_de_Z_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_Z_0_s0 .INIT=4'h1;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/a_use_pc_Z_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s1 .INIT=16'hE000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s0 .INIT=16'h0043;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s1 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_s0 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_s0 .INIT=16'h0777;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_s0 .INIT=16'hDFF3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_byte_de_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_byte_de_Z_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_byte_de_Z_s0 .INIT=16'h008F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s3 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s4 .INIT=16'h1C00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s1 .INIT=16'h0503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s2 .INIT=16'h0F77;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s3 .INIT=16'hC8BF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s4 .INIT=16'h1800;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z_0_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s5 .INIT=16'hDD0F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_12 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s6 .INIT=16'h03CE;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_flags_Z_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z_1_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s7 .INIT=16'h1000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z_0_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s2 .INIT=8'hC5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s3 .INIT=16'h000E;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s4 .INIT=16'h0305;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s3 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s4 .INIT=16'h3FF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s2 .INIT=16'h3FF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s3 .INIT=16'hFA3C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_c_in ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_s2 .INIT=16'h0BBB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s40  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_48 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s40 .INIT=16'h0FF7;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s41  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_de_3_49 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s41 .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s2 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_r_list_Z_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_r_list_Z_s1 .INIT=4'h1;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s2 .INIT=16'h305F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s3 .INIT=16'h01BF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_s1 .INIT=16'h45BF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_s1 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_s2 .INIT=16'h4000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_s1 .INIT=8'hB0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_de_Z_0_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s3 .INIT=16'hEEF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s4 .INIT=16'hAC00;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s8 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s9 .INIT=16'hF335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s5 .INIT=16'hF335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s6 .INIT=16'h4B00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/swz_ctl_de_Z_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_de_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/swz_ctl_de_Z_1_s0 .INIT=16'h1000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_1_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_flags_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_1_s2 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s6 .INIT=8'h65;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_s39  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_49 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_s39 .INIT=16'h7000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_half_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sext_half_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_half_Z_s0 .INIT=8'hF4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/lu_ctl_Z_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/lu_ctl_Z_0_s0 .INIT=16'h82FF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s4 .INIT=16'h0111;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/a_use_pc_Z_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s6 .INIT=8'h0B;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s5 .INIT=8'h01;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_r_list_Z_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_Z_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_r_list_Z_s3 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_de_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s6 .INIT=16'h000E;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_9_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr_m_ctl_ex [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr_m_ctl_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr_m_ctl_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_held [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_10_s0 .INIT=1'b0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_67 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_63 ),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_c_in ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_0_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_0_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_1_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi [1]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_0_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_1_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_1_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_2_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi [2]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_1_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset [3]),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_2_s .ALU_MODE=0;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s0 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_s0 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_mode_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_mode_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_mode )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_mode_s0 .INIT=16'h6000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n179_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n179_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n179_s0 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nvic_excpt_ret_taken_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/load_xpsr_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nvic_excpt_ret_taken )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nvic_excpt_ret_taken_s0 .INIT=4'h8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n207_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit_s0 .INIT=8'hF4;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/xpsr_24_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_tbit_reg ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/inter_tbit_reg ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_tbit ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/xpsr_24_s0 .INIT=8'hAC;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n309_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n309_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n309_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n309_s0 .INIT=16'hE000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_fptr_align_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/push_xpsr_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n207_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_fptr_align )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_fptr_align_s0 .INIT=16'hFF80;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_fptr_align_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n207_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align_s0 .INIT=8'h5C;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n339_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n339_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n339_s0 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n353_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n353_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n353_s0 .INIT=16'hFEFF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_we_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_drack ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_we_Z_3 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/load_xpsr_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n207_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_we_Z_s .INIT=16'hF400;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_mask_sp_ex_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_de ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_mask_sp_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_mask_sp_ex_s0 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_s41  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/nxt_lockup_pend_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_56 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_57 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_s41 .INIT=16'hF444;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s42  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_58 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_59 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s42 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s44  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_61 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_62 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s44 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s47  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_67 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_68 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s47 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_s2 .INIT=8'hE0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_drack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_s3 .INIT=16'hFFF8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n339_3 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s2 .INIT=16'hF400;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/reset_code_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/reset_code_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/reset_code_s2 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_s40  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_53 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_52 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_s40 .INIT=16'h9601;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_sp_s36  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_sp )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_sp_s36 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/halt_hold1_s19  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/halt_hold1 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/halt_hold1_s19 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_s36  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_46 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_s36 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_s36  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reset_code ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_mode_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_up_ipsr )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_s36 .INIT=16'h0100;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_s36  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_inv_imm_48 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_s36 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_s36  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lockup_br_46 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_s36 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_s19  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_s19 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_zero_a_s38  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lockup_br_46 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_zero_a_49 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_zero_a_s38 .INIT=16'h0700;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z ),
	.I1(LOCKUP_d),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s1 .INIT=16'hB0BB;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_s1 .INIT=4'h1;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_s2 .INIT=8'h01;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_mode_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_mode_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_mode_s1 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit_s1 .INIT=16'h0BBB;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n309_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_primask_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n309_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n309_s1 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_fptr_align_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align_s1 .INIT=16'hBB0F;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_we_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/drack ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_we_Z_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_we_Z_s0 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_s42  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_56 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_s42 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_s43  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_57 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_s43 .INIT=16'h15FE;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s43  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_60 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_58 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s43 .INIT=16'h823F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s44  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_59 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s44 .INIT=16'hFC23;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s45  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_63 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_61 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s45 .INIT=16'hAFC0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s46  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_62 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s46 .INIT=16'hE7FE;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s48  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/nxt_lockup_pend_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_69 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_67 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s48 .INIT=16'hD33C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s49  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_68 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s49 .INIT=16'hFC8F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/nxt_lockup_pend_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_s3 .INIT=8'h80;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dreq_wr_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/dreq_rd_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_w_u_fault_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_s4 .INIT=8'hE0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s3 .INIT=16'hFD3F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s55  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_77 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_75 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s55 .INIT=16'hCBB4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s56  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_78 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_76 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s56 .INIT=16'h00F4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_s41  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_53 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_s41 .INIT=16'h5BCF;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_s37  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_46 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_s37 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mode_s38  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reset_code ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mode_48 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mode_s38 .INIT=16'hF53F;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_s37  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lockup_br_46 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_s37 .INIT=4'h1;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s2 .INIT=16'hD000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align_s2 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s45  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/nxt_lockup_pend_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_60 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s45 .INIT=16'hF800;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s47  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/nxt_lockup_pend_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_63 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s47 .INIT=16'hEF00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s50  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_69 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s50 .INIT=16'hF4CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s57  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_77 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s57 .INIT=16'h8AFC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s58  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/nxt_lockup_pend_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_78 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s58 .INIT=8'h40;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n207_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nvic_excpt_ret_taken ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr_s1 .INIT=16'hFFEA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_s37  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_s37 .INIT=16'h0200;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mode_s39  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mode_48 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mode )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mode_s39 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_s38  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_inv_imm_48 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_s38 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s59  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_75 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_76 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s59 .INIT=16'h5553;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n314_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n314_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n314_s4 .INIT=16'hFEFF;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec_0_s0 .INIT=1'b0;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/mode_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mode ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_mode ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mode_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/mode_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n207_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_6 ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/use_dp_ipsr )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_s0 .INIT=1'b1;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_2_s0 .INIT=1'b0;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_1to0 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0_1_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_1to0 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0_0_s0 .INIT=1'b1;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/force_ipsr_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nvic_excpt_ret_taken ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/force_ipsr )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/force_ipsr_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend_num [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/latched_excpt_num [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend_num [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/latched_excpt_num [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend_num [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/latched_excpt_num [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_tbit_reg_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_tbit ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_tbit_reg )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_tbit_reg_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/inter_tbit_reg_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/inter_tbit ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/inter_tbit_reg )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/inter_tbit_reg_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_tbit_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n207_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_tbit )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_tbit_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/primask_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_primask ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n309_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_primask )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/primask_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/last_instr_faulted_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/instr_faulted_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_instr_faulted_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/last_instr_faulted_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/fptr_align_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_fptr_align ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/fptr_align_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/fptr_align_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n339_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_4 ),
	.CLEAR(n74_6),
	.Q(LOCKUP_d)
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s0 .INIT=1'b0;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_fe_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n353_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_fe_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_de_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_3 ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_3_s0 .INIT=1'b1;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_de_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_sp ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_de_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_de_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_de_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_de_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_inv_imm_de_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_de_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_zero_a_de_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_zero_a_49 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_zero_a_de_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_zero_a_de_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_de_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_52 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_de_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_de_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ld_pc_de_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_de_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_de_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_ld_pc_de_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_de_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_de_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lockup_br_de_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_de_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/rst_fptr_align_de_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/halt_hold1 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/rst_fptr_align_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/rst_fptr_align_de_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_de_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_up_ipsr ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_de )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_de_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/push_xpsr_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/load_xpsr_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_mask_write_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_ld_pc_de_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lockup_br_de_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ld_pc_de_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/halt_hold1_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/rst_fptr_align_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/halt_hold1_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/halt_hold1_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_de ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_state [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nvic_excpt_taken_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n179_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_taken_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nvic_excpt_taken_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/mask_sp_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_mask_sp_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/mask_sp_ex_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/mask_sp_ex_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/int_fault_ex_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/int_fault_ex )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/int_fault_ex_s0 .INIT=1'b0;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/reset_code_s0  (
	.D(GND),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/reset_code_6 ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reset_code )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/reset_code_s0 .INIT=1'b1;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_s1  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n314_9 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/instr_faulted_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_s1 .INIT=1'b0;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/write_sp_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata_0_s0 .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/write_sp_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata_1_s0 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_31_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_Z [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [31]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_31_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_30_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [30]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_30_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_29_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [29]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_29_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_28_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [28]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [28]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_28_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_27_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [27]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_27_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_26_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [26]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_26_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_25_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [25]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_25_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_24_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [24]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [24]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_24_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_23_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [23]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_23_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_22_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [22]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_22_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_21_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [21]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_21_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_20_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [20]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [20]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_20_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_19_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [19]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_19_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_18_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [18]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_18_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_17_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [17]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_17_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_16_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [16]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [16]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_16_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_15_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_15_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_14_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_14_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_13_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_13_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_12_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_12_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_11_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_11_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_10_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_10_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_9_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_9_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_8_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [8]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_8_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_7_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_7_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_6_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_6_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_5_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_5_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_4_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_3_s0 .INIT=16'hF044;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_2_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_2_s0 .INIT=8'hAC;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_1_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_1_s0 .INIT=16'hF044;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_31_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_31_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_31_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_30_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [30]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_30_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_30_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_29_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_29_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_29_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_28_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_28_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_28_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_27_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [27]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_27_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_27_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_26_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [26]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_26_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_26_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_25_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [25]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_25_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_25_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_24_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_24_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_24_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_23_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_23_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_23_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_22_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_22_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_22_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_21_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_21_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_21_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_20_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_20_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_20_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_19_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [19]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_19_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_19_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_18_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_18_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_18_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_17_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_17_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_17_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_16_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_16_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_16_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_15_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_15_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_15_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_14_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_14_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_14_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_13_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_13_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_13_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_12_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_12_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_12_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_11_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_11_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_11_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_10_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_10_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_10_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_9_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_9_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_9_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_8_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_8_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_8_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_7_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_7_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_7_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_6_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_6_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_6_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_5_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_5_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_5_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_4_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_4_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_4_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_3_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_3_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_3_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s1 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_1_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_1_s1 .INIT=8'hA3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_0_s1 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s0 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s0 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_s0 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s0 .INIT=16'h3335;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_s0 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_s0 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_s0 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_s0 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_23_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_23_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [23]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_23_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_22_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_22_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [22]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_22_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_21_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_21_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [21]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_21_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_20_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_20_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [20]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_20_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_19_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_19_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [19]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_19_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_18_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_18_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [18]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_18_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_17_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_17_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [17]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_17_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_16_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_16_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [16]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_16_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_15_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_15_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_15_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_14_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_14_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_14_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_13_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_13_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_13_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_12_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_12_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_12_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_11_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_11_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_11_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_10_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_10_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_10_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_s0 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_8_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_8_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [8]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_8_s0 .INIT=16'hF011;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_7_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_7_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_6_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_6_s0 .INIT=16'hF044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_s0 .INIT=16'h333A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_4_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_4_s0 .INIT=16'h333A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_s0 .INIT=16'h333A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_s0 .INIT=16'h333A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_s0 .INIT=16'h333A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/biu_wdata [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_s0 .INIT=16'h333A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/micro_code_fe_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_s0 .INIT=16'h5300;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pre_pc_mux_ctl_ex [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s0 .INIT=16'h000D;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex_1_s0 .INIT=8'h18;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex_0_s0 .INIT=8'h14;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_carry_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s0 .INIT=8'hC5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_s .INIT=8'h5C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_s .INIT=8'h5C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [28]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_s .INIT=8'h5C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_s .INIT=8'h5C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [24]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_s .INIT=16'h44F0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_s .INIT=8'h5C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [22]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_s .INIT=16'hBBF0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_s .INIT=8'h5C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [20]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [16]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_s .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_s .INIT=8'h5C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_s .INIT=8'h5C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_s .INIT=8'h5C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s .INIT=8'h5C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_s .INIT=16'hBBF0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s .INIT=8'h5C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_s .INIT=8'h5C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_s .INIT=8'h5C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_s .INIT=16'h44F0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_s .INIT=16'hBBF0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_s .INIT=8'h5C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_s .INIT=8'hAC;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_s .INIT=16'hBBF0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_s .INIT=8'h5C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_s0 .INIT=8'h3A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [30]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_s0 .INIT=16'h3CAA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_29_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_29_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_29_s0 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_s0 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_27_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [27]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_27_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_27_s0 .INIT=8'h3A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_26_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [26]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_26_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_26_s0 .INIT=16'h3CAA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [25]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s0 .INIT=16'h3CAA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_24_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_24_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_24_s0 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_s0 .INIT=8'h3A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_22_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_22_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_22_s0 .INIT=16'h3CAA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_21_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_21_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_21_s0 .INIT=16'h3CAA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_20_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_20_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_20_s0 .INIT=8'h3A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_19_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [19]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_19_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_19_s0 .INIT=16'h3CAA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_s0 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_17_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_17_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_17_s0 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_16_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_16_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_16_s0 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_15_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_15_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_15_s0 .INIT=8'h3A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_s0 .INIT=16'h3CAA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_13_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_13_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_13_s0 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_12_s0  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_12_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_12_s0 .INIT=8'h3A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_11_s0  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_11_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_11_s0 .INIT=16'h3CAA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_10_s0  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_10_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_10_s0 .INIT=16'h3CAA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_9_s0  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_9_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_9_s0 .INIT=16'h3CAA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_8_s0  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_8_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_8_s0 .INIT=16'h3CAA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_7_s0  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_7_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_7_s0 .INIT=16'h3CAA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_6_s0  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_6_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_6_s0 .INIT=16'h3CAA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_s0  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_s0 .INIT=16'h3CAA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_4_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_4_s0 .INIT=8'h3A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_3_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_3_s0 .INIT=16'h3CAA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_2_s0 .INIT=16'h3CAA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pre_fetch_addr_1 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_1_s0 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_zero_Z_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_zero_Z_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_zero_Z_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_zero_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s8 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s3 .INIT=16'h3F50;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s3 .INIT=16'h3F50;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s3 .INIT=16'h3F50;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s3 .INIT=16'h3F50;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s3 .INIT=16'h3F50;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s3 .INIT=16'h3F50;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s3 .INIT=16'h503F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_s3 .INIT=16'h503F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [28]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [24]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_22_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_22_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_22_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_21_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_21_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_21_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_20_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [20]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_20_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_20_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_19_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_19_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_19_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_18_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_18_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_18_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_17_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_17_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_17_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [16]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_15_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_15_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_15_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_s4 .INIT=16'h23E3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_9_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_fptr_align_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_9_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_9_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_8_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_8_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_8_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_7_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_7_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_7_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_6_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_6_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_6_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_5_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_5_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_5_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_4_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_4_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_4_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_3_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_3_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_3_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_2_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_2_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_2_s4 .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_1_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_1_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_1_s4 .INIT=16'h50CF;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_a_use_pc_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_0_s1 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s9 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s10 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s11  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n199_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n199_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n199_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n199_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s11 .INIT=16'h4000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/zero_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/mask_sp_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_2_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_2_s1 .INIT=8'h10;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_mask1_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_1_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_1_s1 .INIT=4'h4;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_31_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0_Z [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_31_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_31_s2 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_30_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [30]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_30_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_30_s2 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_29_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_29_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_29_s2 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_28_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [28]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_28_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_28_s2 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_27_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [27]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_27_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_27_s2 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_26_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [26]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_26_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_26_s2 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_25_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [25]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_25_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_25_s2 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_24_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [24]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_24_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_24_s2 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_23_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_23_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_23_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_22_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_22_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_22_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_21_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_21_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_21_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_20_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [20]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_20_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_20_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_19_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [19]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_19_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_19_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_18_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_18_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_18_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_17_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_17_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_17_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_16_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [16]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_16_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_16_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_15_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_15_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_15_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_14_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_14_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_14_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_13_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_13_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_13_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_12_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_12_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_12_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_11_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_11_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_11_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_10_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_10_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_10_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_9_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_9_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_9_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_8_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_8_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_8_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_7_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_7_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_7_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_6_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_6_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_6_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_5_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_5_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_5_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_4_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_4_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_4_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_3_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_3_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_3_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s2 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_1_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_mask1_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_b_use_pc_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_1_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_1_s2 .INIT=16'hBB0F;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s1 .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s1 .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s1 .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s1 .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s1 .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s1 .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s1 .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s1 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_s2 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_s1 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_s1 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_s1 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_s1 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_s1 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_s1 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_s1 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_s1 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_s1 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_s1 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_s1 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_s1 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_s1 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_s1 .INIT=16'h0D00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_half_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_s1 .INIT=16'h0D00;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s1 .INIT=8'h5C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n_flag_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s2 .INIT=16'h0BBB;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s1 .INIT=8'h5C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_wdata_30_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [30]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s2 .INIT=16'hB0BB;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_s1 .INIT=8'h5C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/carry_in_ex_Z_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [29]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_s2 .INIT=16'hB0BB;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s1 .INIT=8'h5C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_wdata_28_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [28]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s2 .INIT=16'hB0BB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_s1 .INIT=16'h0A0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_s1 .INIT=16'h0A0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_s1 .INIT=16'h0A0C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_s1 .INIT=8'h5C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/push_xpsr_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr [24]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [24]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_s2 .INIT=16'h770F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_23_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_23_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_23_s1 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_22_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_22_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_22_s1 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_21_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_21_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_21_s1 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_20_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_20_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_20_s1 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_19_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [19]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_19_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_19_s1 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_18_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_18_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_18_s1 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_17_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_17_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_17_s1 .INIT=16'h3335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_16_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_16_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_16_s1 .INIT=16'h3335;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_15_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_15_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_15_s1 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_14_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_14_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_14_s1 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_13_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_13_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_13_s1 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_12_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_12_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_12_s1 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_11_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_11_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_11_s1 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_10_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_10_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_10_s1 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_s1 .INIT=8'h53;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/fptr_align_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/push_xpsr_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_s2 .INIT=16'h770F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_8_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_8_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_8_s1 .INIT=8'h53;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_s1 .INIT=16'h0BBB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_4_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/i_irq_actv_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_4_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_4_s1 .INIT=16'h7077;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_s1 .INIT=16'h0BBB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_s1 .INIT=16'h0BBB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr_m_ctl_ex [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_s1 .INIT=16'hDD0F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/br_lr_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ldm_base_load ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_s1 .INIT=8'h07;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s1  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMRDATA [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s1 .INIT=16'hF5C3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pre_pc_mux_ctl_ex [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s2 .INIT=16'h5F30;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s1 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s2 .INIT=8'h01;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s0 .INIT=16'h03FA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/branch_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_branching_ex_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s1 .INIT=16'h0007;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_s0 .INIT=16'hD700;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_29_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_s0 .INIT=16'h0CF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_s0 .INIT=16'h03FA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [27]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_27_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_s0 .INIT=16'h0CF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_26_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_s0 .INIT=16'h007D;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_s0 .INIT=16'hD700;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [24]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_s1 .INIT=16'h0ACF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_s0 .INIT=16'h0CF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_s1 .INIT=16'hF53F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_s0 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_20_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_s0 .INIT=16'h03FA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_19_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_s0 .INIT=16'h007D;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_s0 .INIT=16'h03FA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_17_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_s0 .INIT=16'h03FA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_16_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_s0 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_15_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_s0 .INIT=16'h0CF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_s0 .INIT=16'hF53C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_13_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_s0 .INIT=16'h0CF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_12_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s0 .INIT=16'h0CF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_10_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_s0 .INIT=16'h7800;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_s1 .INIT=16'hF53F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s0 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_s0 .INIT=16'hF53C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_s0 .INIT=16'hF53C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_6_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_s0 .INIT=16'h8700;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_s1 .INIT=16'h0ACF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_s1 .INIT=16'hF53F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_s0 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_4_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_s0 .INIT=16'hF50C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_s0 .INIT=16'h7800;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_s1 .INIT=16'hF53F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_s0 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/excpt_ret_fe_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [31]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_s1 .INIT=16'h807F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_s1 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_29_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [29]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_29_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_29_s1 .INIT=16'h807F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [28]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_s1 .INIT=8'h87;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_27_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [26]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [27]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_27_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_27_s1 .INIT=16'h807F;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_26_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [25]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_26_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_26_s1 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s1 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_24_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [24]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_24_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_24_s1 .INIT=16'h807F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [23]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_s1 .INIT=16'h807F;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_22_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_21_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_22_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_22_s1 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_21_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_21_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_21_s1 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_20_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [19]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [20]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_20_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_20_s1 .INIT=16'h807F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [18]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_s1 .INIT=16'h807F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_17_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [17]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_17_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_17_s1 .INIT=8'h87;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_16_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [16]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_16_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_16_s1 .INIT=16'h7F80;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_15_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_15_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_15_s1 .INIT=8'h87;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_s1 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_12_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_10_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_12_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_12_s1 .INIT=16'h807F;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_9_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_9_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_9_s1 .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_6_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_6_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_6_s1 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_s1 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_4_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_4_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_4_s1 .INIT=16'h807F;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_3_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_3_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_3_s1 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_12 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s4 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_13 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s5 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s7 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_12 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s4 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s5  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMRDATA [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_13 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s5 .INIT=16'hF53C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_0 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s6 .INIT=8'h07;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s7 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s4 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s5  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMRDATA [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s5 .INIT=16'hF53C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s6 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [20]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s4 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s5  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMRDATA [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s5 .INIT=16'hF53C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s6 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s4 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s5  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMRDATA [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s5 .INIT=16'hF53C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s6 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s4 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s5  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMRDATA [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s5 .INIT=16'hF53C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s6 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s4  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMRDATA [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s4 .INIT=16'hF5C3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s5  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMRDATA [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s5 .INIT=16'hF5C3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_fptr_align_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s6 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_s4  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMRDATA [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_s4 .INIT=16'hF5C3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_s5 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_12 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s5 .INIT=16'hBBF0;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pre_pc_mux_ctl_ex [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s6 .INIT=4'h1;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s7 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_s5 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [30]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_s6 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_s5 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_s6 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [28]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_s5 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [28]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_s6 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_s5 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [27]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_s6 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_s5  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMRDATA [26]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_s5 .INIT=16'hF53C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [26]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_s6 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_s5  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMRDATA [25]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_s5 .INIT=16'hF5C3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [25]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_s6 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_s5  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMRDATA [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_s5 .INIT=16'hF5C3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [24]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_s6 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_s5 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_s6 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_22_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_22_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_22_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_21_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_21_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_21_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_20_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [20]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_20_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_20_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_19_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [19]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_19_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_19_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_18_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_18_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_18_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_17_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_17_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_17_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_s5  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMRDATA [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_s5 .INIT=16'hF5C3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [16]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_s6 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_15_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_15_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_15_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_s6 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_s5 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_s6 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_s5 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_s6 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/DTCMRDATA [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_s5 .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_s6 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_s5  (
	.I0(\M1_inst/u_CortexM1Integration/DTCMRDATA [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_s5 .INIT=16'hF53C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_s6 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_9_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_9_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_9_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_8_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_8_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_8_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_7_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_7_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_7_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_6_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_6_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_6_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_5_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_5_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_5_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_4_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_4_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_4_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_3_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_3_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_3_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_2_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_2_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_2_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_1_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_de_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_1_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_1_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s2 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s3 .INIT=16'hBCE8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s4 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_11 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_13 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_14 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s5 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s2 .INIT=16'h3553;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_11_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_2_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_12 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s3 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_14_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_13_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_13 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_14 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s4 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_31_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_15 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_16 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_17 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s5 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s3 .INIT=16'h305F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMBYTEWR_Z_0_3 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s4 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_fptr_align_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s2 .INIT=16'h305F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s2 .INIT=16'h305F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s2 .INIT=16'h305F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s2 .INIT=16'h305F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s2 .INIT=16'h305F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s2 .INIT=16'h305F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s2 .INIT=16'h305F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_s3 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [25]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_s2 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [26]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_s2 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [27]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_s2 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_s2 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_s2 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [30]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_s2 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_Z [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_s2 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_s2 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_s2 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_s2 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [19]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_s2 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_s2 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_s2 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_s2 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_s2 .INIT=16'hC0AF;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0_Z [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s3 .INIT=8'h53;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s4 .INIT=4'h4;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s3 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_wf ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_wdata_30_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s4 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_s3 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [28]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s3 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/v_flag_wf ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/v_flag_au ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_v ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_wdata_28_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s4 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [24]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_s3 .INIT=8'h53;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/force_ipsr ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/use_dp_ipsr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_s2 .INIT=16'h0A0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/force_ipsr ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/use_dp_ipsr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_s2 .INIT=16'h0A0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/force_ipsr ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/use_dp_ipsr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_s2 .INIT=16'h0C0A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_control_ex ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/nmi_actv_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr_m_ctl_ex [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr_m_ctl_ex [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_s2 .INIT=16'h0110;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/nmi_actv_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_primask ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_primask_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_s2 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s3 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pre_pc_mux_ctl_ex [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/last_phase_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s4 .INIT=8'hA3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/carry_in_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s3 .INIT=8'hC5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s4 .INIT=16'hEF00;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s2 .INIT=8'hD3;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/dreq_rd_ex ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s3 .INIT=4'h4;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_s1 .INIT=4'h1;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [30]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_s2 .INIT=16'hF53F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_s1 .INIT=8'h0B;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_s1 .INIT=8'hD3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [27]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_s1 .INIT=8'h0B;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [26]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_s1 .INIT=16'hF350;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [25]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_s1 .INIT=16'hF53F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_s1 .INIT=8'h0B;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_21_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_s1 .INIT=16'h55C3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_s1 .INIT=8'hD3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [19]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_s1 .INIT=16'hF350;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_s1 .INIT=8'hD3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_s1 .INIT=8'hD3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_s1 .INIT=8'hD3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_s1 .INIT=8'h0B;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_s1 .INIT=16'hAAC3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_s1 .INIT=8'h0B;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s1 .INIT=8'h0B;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_10_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s1 .INIT=16'h55C3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_9_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_s1 .INIT=16'hAAC3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_8_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_s1 .INIT=16'hAAC3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_s1 .INIT=16'h55C3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_s1 .INIT=8'h0B;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_s1 .INIT=16'h55C3;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_s2 .INIT=8'h80;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [17]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s2 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [20]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [19]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s3 .INIT=16'h8000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_s2 .INIT=8'h80;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_s2 .INIT=8'h80;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [5]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_s2 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_s3 .INIT=16'h8000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s8 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s9 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s8 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s9 .INIT=8'hC5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s8 .INIT=8'hC5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [20]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s8 .INIT=8'hC5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [19]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s8 .INIT=8'hC5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s8 .INIT=8'hC5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s7 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s8 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_s6 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_Z [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s8 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [30]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [28]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [27]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [26]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_s7 .INIT=8'hC5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [25]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_s7 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [24]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_s7 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [16]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_s7 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rd_mux_a_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_s7 .INIT=8'hC5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [31]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s6 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_30_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_15 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_16 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_17 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s7 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s8 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s9 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s10 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s11  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_2_11 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_18 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_19 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_20 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s11 .INIT=16'h4000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s6 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_18 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s7 .INIT=16'h001F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_19_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_18_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_17_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_15_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s8 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_29_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_27_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_25_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_23_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s9 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_19 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_20 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s10 .INIT=16'h5335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s11  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_9_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_7_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_5_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_3_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s11 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s12  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_30_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_12_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_6_9 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_4_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_15 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s12 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s13  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_0_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_1_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_tbit_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_21 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_16 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s13 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s14  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_28_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_26_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_22_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_20_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_17 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s14 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s5 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMBYTEWR_Z_0_3 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s6 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s3 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s3 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [19]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s3 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s3 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s3 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s3 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s3 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_31_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s5 .INIT=16'hCCCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s6 .INIT=16'h0700;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [27]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [25]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [24]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_s3 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s12  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_21_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_20_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_19_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_18_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_15 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s12 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s13  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_25_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_tbit_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_23_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_22_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_16 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s13 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s14  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_29_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_28_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_27_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_26_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_17 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s14 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s15  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_13_11 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_12_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_11_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_10_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_18 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s15 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s16  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_17_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_16_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_15_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_14_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_19 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s16 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s17  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_9_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_8_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_7_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_6_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_20 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s17 .INIT=16'h0001;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s15  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_18 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s15 .INIT=4'h8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s16  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_19 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s16 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s17  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_20 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s17 .INIT=16'hF800;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s18  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_16_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_8_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_21 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s18 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_0 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/sbit_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s7 .INIT=16'h0007;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [16]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s7 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_21_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_s2 .INIT=16'h6A00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/inter_tbit_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_Z_0_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/inter_tbit )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/inter_tbit_s1 .INIT=16'h0544;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/instr_faulted_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/int_fault_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/first32_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg2_mask ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s6 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_19_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_19_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_19_s2 .INIT=16'h8000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_10_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_10_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_10_s2 .INIT=8'h80;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_13_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_13_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_13_s2 .INIT=16'h807F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_7_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_7_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_7_s2 .INIT=8'h80;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_8_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_8_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_8_s2 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_s2 .INIT=16'h6A00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_addr [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_15 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s10 .INIT=16'h0155;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s5 .INIT=16'h2F22;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_byte_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s9 .INIT=16'h44F4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s5 .INIT=16'h2F22;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s5 .INIT=16'h2F22;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s5 .INIT=16'h2F22;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s5 .INIT=16'h2F22;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s5 .INIT=16'h2F22;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_byte_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ze_byte_wb_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s5 .INIT=16'h2F22;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_24_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_s2 .INIT=8'h02;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_s3 .INIT=8'hF2;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/se_half_wb_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_s4 .INIT=8'hF2;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr_m_ctl_ex [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr_m_ctl_ex [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_s4 .INIT=16'h0400;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr_m_ctl_ex [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/xpsr_m_ctl_ex [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s6 .INIT=16'h0400;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_s3 .INIT=16'h5355;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/halt_hold1_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_s1 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_11_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_11_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_11_s2 .INIT=16'h8000;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_30_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_30_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_29_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_29_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_28_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [28]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_28_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_27_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [27]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_27_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_26_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [26]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_26_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_25_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [25]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_25_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_24_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [24]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_24_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_23_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [23]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_23_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_22_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [22]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_22_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_21_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [21]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_21_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_20_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [20]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_20_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_19_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [19]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_19_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_18_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_18_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_17_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [17]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_17_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_16_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_16_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_15_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_14_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_13_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_12_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_11_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_10_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_9_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg1 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_31_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_31_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_30_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_30_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_29_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_29_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_28_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [28]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_28_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_27_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [27]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_27_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_26_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [26]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_26_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_25_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [25]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_25_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_24_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [24]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_24_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_23_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [23]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_23_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_22_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [22]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_22_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_21_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [21]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_21_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_20_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [20]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_20_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_19_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [19]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_19_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_18_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_18_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_17_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [17]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_17_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_16_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_16_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_15_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_14_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_13_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_12_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_11_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_10_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_9_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_3 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_out [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_addr [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_0 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n_flag_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_n_ex_Z ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n_flag_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n_flag_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_wf_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_n_ex_Z ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_wf )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_wf_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_n_ex_Z ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_z_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/write_flags_ex_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_n_ex_Z ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_z_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/c_flag_wf_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_c_ex_Z ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/c_flag_wf )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/c_flag_wf_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/c_flag_mux_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_c_ex_Z ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/c_flag_mux )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/c_flag_mux_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_c_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/write_flags_ex_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_c_ex_Z ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/sel_wf_c )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_c_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/v_flag_wf_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [28]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_v_ex_Z ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/v_flag_wf )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/v_flag_wf_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/v_flag_au_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_overflow ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_v_ex_Z ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/v_flag_au )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/v_flag_au_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_v_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/write_flags_ex_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_v_ex_Z ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_v )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_v_s0 .INIT=1'b0;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_30_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_30_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_29_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_29_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_28_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [28]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_28_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_27_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [27]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_27_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_26_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [26]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_26_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_25_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [25]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_25_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_24_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [24]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_24_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_23_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [23]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_23_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_22_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [22]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_22_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_21_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [21]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_21_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_20_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [20]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_20_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_19_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [19]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_19_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_18_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_18_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_17_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [17]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_17_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_16_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_16_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_15_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_14_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_13_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_12_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_11_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_10_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_9_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_8_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_7_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_6_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_5_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_4_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_3_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_2_s0 .INIT=1'b1;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pre_fetch_addr_1 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_1_s0 .INIT=1'b1;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_31_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_31_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_30_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_30_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_29_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_29_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_28_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [28]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_28_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_27_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [27]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_27_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_26_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [26]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_26_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_25_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [25]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_25_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_24_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [24]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_24_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_23_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [23]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_23_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_22_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [22]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_22_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_21_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [21]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_21_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_20_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [20]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_20_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_19_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [19]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_19_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_18_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_18_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_17_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [17]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_17_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_16_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_16_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_15_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_14_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_13_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_12_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_11_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_10_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_9_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_31_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_5 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_31_s0 .INIT=1'b0;
DFFPE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_31_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/update_pc_Z ),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/pc_Z [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_31_s0 .INIT=1'b1;
MUX2_LUT6 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_11 ),
	.S0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex [1]),
	.O(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux )
);
MUX2_LUT5 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_zero_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_4 ),
	.S0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex [0]),
	.O(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_9 )
);
MUX2_LUT5 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n199_4 ),
	.S0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex [0]),
	.O(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_11 )
);
DFF \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_a_ex_Z [2]),
	.CLK(EXTFLASH0HCLK_d),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_2_s0 .INIT=1'b0;
DFF \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_a_ex_Z [1]),
	.CLK(EXTFLASH0HCLK_d),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0 .INIT=1'b0;
DFF \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_a_ex_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_0_s0 .INIT=1'b0;
DFF \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_b_ex_Z [3]),
	.CLK(EXTFLASH0HCLK_d),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_3_s0 .INIT=1'b0;
DFF \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_b_ex_Z [2]),
	.CLK(EXTFLASH0HCLK_d),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_2_s0 .INIT=1'b0;
DFF \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_b_ex_Z [1]),
	.CLK(EXTFLASH0HCLK_d),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_1_s0 .INIT=1'b0;
DFF \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_b_ex_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_0_s0 .INIT=1'b0;
DFF \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_rptr_a_ex_Z [3]),
	.CLK(EXTFLASH0HCLK_d),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_3_s0 .INIT=1'b0;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [3:2], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata [1:0]}),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [3], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [2], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [1:0]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_1_s  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [7:4]}),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [7:4]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_1_s .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_1_s .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_1_s .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_1_s .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_2_s  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [11:8]}),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [11:10], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [9], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [8]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_2_s .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_2_s .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_2_s .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_2_s .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_3_s  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [15:12]}),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [15:12]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_3_s .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_3_s .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_3_s .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_3_s .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_4_s  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [19:16]}),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [19:16]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_4_s .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_4_s .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_4_s .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_4_s .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_5_s  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [23:20]}),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [23:20]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_5_s .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_5_s .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_5_s .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_5_s .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_6_s  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [27:25], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_tbit }),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [27:24]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_6_s .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_6_s .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_6_s .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_6_s .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_7_s  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [31:28]}),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_Z [31], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [30:28]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_7_s .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_7_s .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_7_s .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_7_s .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s0  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [3:2], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata [1:0]}),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [3:0]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s0 .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s0 .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s0 .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s0 .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_1_s0  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [7:4]}),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [7:4]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_1_s0 .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_1_s0 .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_1_s0 .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_1_s0 .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_2_s0  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [11:8]}),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [11:8]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_2_s0 .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_2_s0 .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_2_s0 .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_2_s0 .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_3_s0  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [15:12]}),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [15:12]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_3_s0 .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_3_s0 .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_3_s0 .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_3_s0 .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_4_s0  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [19:16]}),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [19:16]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_4_s0 .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_4_s0 .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_4_s0 .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_4_s0 .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_5_s0  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [23:20]}),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [23:20]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_5_s0 .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_5_s0 .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_5_s0 .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_5_s0 .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_6_s0  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [27:25], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_tbit }),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [27:24]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_6_s0 .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_6_s0 .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_6_s0 .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_6_s0 .INIT_3=16'h0000;
RAM16SDP4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_7_s0  (
	.CLK(EXTFLASH0HCLK_d),
	.WRE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/w_enable_ex_Z ),
	.DI({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [31:28]}),
	.WAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wptr_ex_Z [3:0]}),
	.RAD({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex [3:0]}),
	.DO({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0_Z [31], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [30:28]}));
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_7_s0 .INIT_0=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_7_s0 .INIT_1=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_7_s0 .INIT_2=16'h0000;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_7_s0 .INIT_3=16'h0000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_0_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_1_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_2_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_3_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_4_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_5_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [5]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_5_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_6_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [6]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_6_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_7_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [7]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_7_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_8_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [8]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_8_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_9_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_9_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_10_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [10]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_10_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_11_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_11_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_12_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [12]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_12_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_13_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_13_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_14_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_14_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_15_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_15_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_16_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [16]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_16_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_17_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [17]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_17_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_18_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [18]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_18_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_19_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [19]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_19_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_20_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [20]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_20_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_21_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [21]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_21_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_22_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [22]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_22_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_23_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [23]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_23_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_24_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [24]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_24_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_25_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [25]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_25_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_26_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [26]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_26_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_27_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [27]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_27_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_28_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [28]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_28_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_29_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [29]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_29_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_30_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [30]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_30_s0 .INIT=4'h6;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_31_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [31]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_31_s0 .INIT=4'h6;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_commit_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s .INIT=16'hFF70;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_zero_Z_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s0 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_9 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_zero_Z_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s1 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_12 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_zero_Z_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s2 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_3 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s0 .INIT=16'h2000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_3 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s1 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_dreq_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/w_u_fault ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s2 .INIT=16'h0E00;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_dtcm_sel_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_12 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s3 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [30]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [29]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s3 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [22]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [21]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s4 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [26]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [25]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s5 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s6 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [18]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [17]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s7 .INIT=16'h0001;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_out [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s8 .INIT=4'h1;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [5]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s9 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_3 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_3 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s4 .INIT=16'h0010;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_3 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_3 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s5 .INIT=16'h0100;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_3 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s6 .INIT=8'h08;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_13 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_3 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s7 .INIT=16'h0020;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_3 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_3 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s8 .INIT=8'hA3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dreq_wr_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/dreq_rd_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_w_u_fault_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_14 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s9 .INIT=16'h00BF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_24_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s10 .INIT=16'h8F00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s11  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [30]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [29]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/n108_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s11 .INIT=16'hCA00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_overflow_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/invert_b_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int [31]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_overflow )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_overflow_s0 .INIT=16'h2442;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [0]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/carry_in_ex_Z ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_0_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_0_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_1_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [1]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_0_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_1_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_out [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_1_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [2]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_1_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [3]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [4]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [5]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [6]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [7]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [8]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [9]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [10]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [11]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [12]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [13]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [14]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [15]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [16]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [17]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [18]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [19]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [19]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [20]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [21]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [22]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [23]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [24]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [25]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [25]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [26]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [26]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [27]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [27]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_28_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [28]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_28_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_28_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_29_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [29]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_28_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_29_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_29_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_30_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [30]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [30]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_29_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_30_2 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_30_s .ALU_MODE=0;
ALU \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_31_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [31]),
	.I3(GND),
	.CIN(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_30_2 ),
	.COUT(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_carry_3 ),
	.SUM(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_31_s .ALU_MODE=0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s0 .INIT=16'hFE01;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_3_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_2_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_1_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_0_s0 .INIT=8'h53;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s0 .INIT=16'h01FF;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_ext_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_Z [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_ext )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_ext_s0 .INIT=8'h80;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_31_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_31_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_30_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_30_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_29_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_29_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_28_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_28_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_15_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_15_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_14_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_14_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_13_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_13_s0 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_12_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_12_s0 .INIT=8'h53;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s1 .INIT=16'h8000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s2 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s2 .INIT=8'hAC;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s3 .INIT=16'hFE01;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_s1 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_s1 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_s1 .INIT=16'hFE01;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_s1 .INIT=16'hA5C3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s1 .INIT=16'h3500;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s2 .INIT=16'h007F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s3 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s4 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s5 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_12 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_13 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s4 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_14 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_15 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s5 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_16 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_17 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s6 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_18 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_19 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s7 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_20 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s8 .INIT=8'h08;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s3 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_12 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_13 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s4 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_14 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_15 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s5 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_16 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_17 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s6 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s3 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_13 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_14 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s4 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_15 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_16 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s5 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_17 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_18 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s6 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s3 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_11 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s4 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_13 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_14 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s5 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_15 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_16 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s6 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s3 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s3 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s3 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s3 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s3 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s3 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_19 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s3 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_17 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s2 .INIT=8'hAC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s3 .INIT=8'hAC;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_s2 .INIT=16'h0007;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s3 .INIT=8'hD0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s9 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [30]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s10 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s11  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_Z [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s11 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s12  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_15 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s12 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s13  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_16 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s13 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s14  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_17 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s14 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s15  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_18 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s15 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s16  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_19 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s16 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s17  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/imm_ex_Z [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_20 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s17 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [27]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [28]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s8 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_Z [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s9 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s10 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s11  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s11 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s12  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_15 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s12 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s13  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_16 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s13 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s14  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_17 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s14 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [26]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [25]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [24]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s7 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s4 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s4 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s4 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [20]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s4 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s3 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [19]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s3 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s3 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [16]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s3 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s4 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s5 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s6 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s4 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s5 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s6 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/use_imm_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s4 .INIT=16'h00FE;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_4_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_4_s1 .INIT=16'hA200;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_3_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_3_s1 .INIT=16'h5100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_s3 .INIT=16'h5100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_s2 .INIT=16'h5100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/shift_op_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_s3 .INIT=16'h5100;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_30_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_30_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_29_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_29_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_28_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [28]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_28_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_27_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [27]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_27_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_26_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [26]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_26_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_25_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [25]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_25_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_24_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [24]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_24_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_23_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [23]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_23_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_22_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [22]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_22_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_21_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [21]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_21_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_20_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [20]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_20_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_19_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [19]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_19_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_18_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_18_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_17_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [17]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_17_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_16_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_16_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_15_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_14_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_13_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_12_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_11_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_10_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_9_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_8_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_7_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_6_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_5_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_4_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_3_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_2_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_1_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt4_ex2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt4_ex2_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_4_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_3_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_2_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_1_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_ex2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_ex2_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_ext_ex2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_ext ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_ext_ex2_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_31_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3 [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_31_s0 .INIT=1'b0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n199_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s2 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_9 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n199_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s3 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_11 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_13 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_14 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n199_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s4 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s5 .INIT=16'h0001;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [7]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s6 .INIT=4'h1;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s7 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [30]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [31]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s8 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [22]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [23]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s9 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [18]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [19]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s10 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s11  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [26]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [27]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s11 .INIT=16'h0001;
MULT36X36 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_102_s2  (
	.ASIGN(GND),
	.BSIGN(GND),
	.CE(VCC),
	.CLK(EXTFLASH0HCLK_d),
	.RESET(n74_6),
	.A({GND, GND, GND, GND, \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_Z [31], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [30:10], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [9], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [8:3], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/a_reg_0 [2], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/a_reg_0_0 [1:0]}),
	.B({GND, GND, GND, GND, \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0_Z [31], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/b_reg_0 [30:0]}),
	.DOUT({\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/DOUT [71:32], \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [31:0]})
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_102_s2 .AREG=1'b1;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_102_s2 .BREG=1'b1;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_102_s2 .OUT0_REG=1'b1;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_102_s2 .PIPE_REG=1'b0;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_102_s2 .ASIGN_REG=1'b0;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_102_s2 .BSIGN_REG=1'b0;
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_102_s2 .MULT_RESET_MODE="ASYNC";
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_w_u_fault_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dreq_wr_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_w_u_fault_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_w_u_fault )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_w_u_fault_s0 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dreq_wr_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/dreq_rd_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_w_u_fault_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_dtcm_sel_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel_s0 .INIT=16'h0E00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_2_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_addr [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMBYTEWR_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_2_s .INIT=16'hF100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_3_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_addr [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_1_3 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMBYTEWR_Z [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_3_s .INIT=16'hF100;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_Z_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_0_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_0_s0 .INIT=8'hC5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_w_u_fault_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_out [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_w_u_fault_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_w_u_fault_s1 .INIT=16'h00F4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [29]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_zero_Z_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_dtcm_sel_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel_s1 .INIT=16'h1000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_addr [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMBYTEWR_Z_0_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_s0 .INIT=8'hE0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_0 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dwack ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_s1 .INIT=16'h7000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_0 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dwack ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_1_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_1_s0 .INIT=16'hD000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_0 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ireq_ldpc ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_Z_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_0_s1 .INIT=16'hF53F;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_s2 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_size_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_out [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/n108_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/biu_addr_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_1_s0 .INIT=16'h5044;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_addr [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_1_3 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMBYTEWR_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_1_s1 .INIT=16'h1F00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/swz_addr [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/DTCMBYTEWR_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_s3 .INIT=16'h1F00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_size_Z_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/dreq_rd_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_size_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_size_Z_1_s0 .INIT=16'h111F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_size_Z_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_half_ex_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/dreq_rd_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_size_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_size_Z_0_s0 .INIT=16'h4440;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/ls_byte_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/dreq_rd_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_0_3 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_0_s2 .INIT=16'h00A8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dwack_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dreq_wr_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dwack )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dwack_s1 .INIT=16'h0002;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_drack_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dreq_wr_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_drack )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_drack_s1 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_irack_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/n108_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_irack )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_irack_s1 .INIT=16'h0002;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/w_u_fault_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_w_u_fault ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/w_u_fault )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/w_u_fault_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg_30_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr_30_29_reg [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg_30_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg_29_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr_30_29_reg [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg_29_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_commit_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_commit_reg )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dtcm_sel_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/irack_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/nxt_irack ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/irack )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/irack_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/drack_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_drack ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/drack )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/drack_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dwack_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dwack ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dwack )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dwack_s0 .INIT=1'b0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s .INIT=16'hA03F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s .INIT=16'hA0CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s .INIT=16'hCF50;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s .INIT=16'hCFA0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s .INIT=16'hA0CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s .INIT=16'hCFA0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s .INIT=16'hCF50;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_tbit )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s .INIT=16'hCFA0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s .INIT=16'hCF50;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [20]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s .INIT=16'hCFA0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s .INIT=16'hEFC0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [16]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s .INIT=16'hA0CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s .INIT=16'h3FA0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s .INIT=16'h3FA0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s .INIT=16'h3FA0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s .INIT=16'hBBF0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s .INIT=16'hEFC0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s .INIT=16'hA0CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s .INIT=16'hCFA0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s .INIT=16'hCFA0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s .INIT=16'hA0CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s .INIT=16'h50CF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s .INIT=16'h3FA0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s .INIT=16'hCF50;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s .INIT=16'hCFA0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/dp_ipsr [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s .INIT=16'h00F8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_31_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s0 .INIT=16'hAF30;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s1 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_30_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s0 .INIT=16'hC05F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s1 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_29_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s0 .INIT=16'hC05F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s1 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_28_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s0 .INIT=16'hAF30;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [28]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s1 .INIT=16'hFA0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_27_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s0 .INIT=16'hC05F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s1 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_26_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_15 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s0 .INIT=16'hFCCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [26]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s1 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_25_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s0 .INIT=16'hAF30;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [25]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s1 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_tbit_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s0 .INIT=16'hAF30;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [24]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s1 .INIT=16'hFA0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_23_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s0 .INIT=16'hAF30;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s1 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_22_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s0 .INIT=16'hAF30;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s1 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s0 .INIT=16'hFB00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [21]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s1 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_13 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s0 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s1 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_19_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s0 .INIT=16'hAF30;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s1 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s0 .INIT=16'h00D0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s1 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_17_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s0 .INIT=16'hAF30;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s1 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s0 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [16]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s1 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_15_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s0 .INIT=16'h30AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s1 .INIT=16'hFA0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_14_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s0 .INIT=16'h30AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s1 .INIT=16'hFA0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_13_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s0 .INIT=16'h30AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s1 .INIT=16'hFA0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s0 .INIT=16'h00D0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s1 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_11_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s0 .INIT=16'h5FC0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s1 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s0 .INIT=16'h00D0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s1 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_9_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s0 .INIT=16'h30AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s1 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_13 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s0 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s1 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_7_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s0 .INIT=16'h5FC0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s1 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_17 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s0 .INIT=16'hC0AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s1 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_5_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s0 .INIT=16'h30AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s1 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_4_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s0 .INIT=16'hAF30;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s1 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_3_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s0 .INIT=16'hC05F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s1 .INIT=16'hFA0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_2_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s0 .INIT=16'h30AF;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mult_out [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s1 .INIT=16'h0CF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/hold_reg1 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s0 .INIT=16'h5FC0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/au_out [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s1 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s0 .INIT=16'hFA0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf1_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s1 .INIT=16'h0040;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_31_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_12 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_31_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s2 .INIT=16'h3AA3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s3 .INIT=16'h0CF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_14 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_30_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s2 .INIT=16'h3AA3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_30_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s3 .INIT=16'hFA03;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_12 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_29_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s2 .INIT=16'h3553;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_29_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s3 .INIT=16'h03FA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_12 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_28_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s2 .INIT=8'h53;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_28_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s3 .INIT=16'hF50C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_14 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_27_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s2 .INIT=16'h3AA3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_16 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_27_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s3 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [26]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [26]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_26_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s2 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [26]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_26_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s4 .INIT=16'hAF30;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_13 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_25_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s2 .INIT=16'h3553;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_25_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_15 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s3 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_tbit_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s2 .INIT=16'h3553;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_tbit_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s3 .INIT=16'hF50C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_23_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s2 .INIT=16'h3AA3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_23_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_13 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s3 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_13 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_22_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s2 .INIT=16'h3AA3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_22_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_15 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s3 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_21_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s2 .INIT=16'h3CF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_20_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_20_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s3 .INIT=16'h0CF5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_19_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s2 .INIT=8'h5C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_19_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_14 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s3 .INIT=16'h03F5;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s2 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_18_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_18_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s3 .INIT=16'hF50C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_17_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s2 .INIT=16'h3AA3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_17_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_13 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s3 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_16_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_16_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s3 .INIT=16'h0CF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_15_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s2 .INIT=16'h5335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_13 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_15_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s3 .INIT=16'hFA0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_13 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_14_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s2 .INIT=16'h5335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_15 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_14_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s3 .INIT=16'hFA0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_13_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s2 .INIT=16'h5335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_13 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_13_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s3 .INIT=16'hFA0C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_12_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_12_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s2 .INIT=16'hFA03;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_11_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s2 .INIT=16'hA33A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_13 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_11_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s3 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_13 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_10_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s2 .INIT=16'hFA03;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_9_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s2 .INIT=16'hA33A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_9_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s3 .INIT=16'h0CF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_8_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_8_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s3 .INIT=16'h0CF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_13 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_7_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s2 .INIT=16'hA33A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_15 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_7_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s3 .INIT=16'hF503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_6_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_6_9 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s3 .INIT=16'h0CF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_5_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s2 .INIT=16'hA33A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_11 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s3 .INIT=16'h0CF5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_4_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s2 .INIT=8'hC5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_12 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_4_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s3 .INIT=16'h0CF5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_11 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_3_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s2 .INIT=16'hC55C;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_13 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s3 .INIT=16'h03FA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_9 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_13 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_2_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s2 .INIT=16'h5335;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_2_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s3 .INIT=16'hF50C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/halt_hold1_ex_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/fptr_align_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_out_0 [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s4 .INIT=8'h07;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_1_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s2 .INIT=16'h03FA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s2 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_0_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s3 .INIT=16'hF50C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_31_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s4 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [30]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s4 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [30]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_30_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s6 .INIT=16'hBCE8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s4 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [29]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_29_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s6 .INIT=16'hBCE8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [28]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s4 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [28]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [28]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_28_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s6 .INIT=16'hBCE8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [27]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s4 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [27]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_27_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s7 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_13 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_26_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s5 .INIT=16'h3553;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [25]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s4 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [25]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_25_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s6 .INIT=16'hBCE8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s4 .INIT=8'hCA;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s5 .INIT=4'h1;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [24]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [24]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_tbit_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s6 .INIT=16'hBCE8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [23]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s4 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s5 .INIT=16'h004F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [23]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_23_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s6 .INIT=16'hBCE8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s4 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [22]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_22_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s6 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [21]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_21_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s3 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [21]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s4 .INIT=16'hF0BB;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [20]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [20]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_20_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s4 .INIT=16'hBCE8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_20_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s5 .INIT=8'h53;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [19]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s4 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_12 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s5 .INIT=8'h1E;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [19]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_19_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s6 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [18]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_18_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s4 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_11 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_12 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_18_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s5 .INIT=16'h3AA3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s6 .INIT=16'h00BF;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [17]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s4 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_18 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s5 .INIT=16'h007F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [17]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_17_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s6 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [16]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [16]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_16_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s4 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_16_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s5 .INIT=16'h5335;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [15]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s4 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_10 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s5 .INIT=16'hEF00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [15]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [15]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_15_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s7 .INIT=16'hBCE8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s4 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [14]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [14]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_14_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s7 .INIT=16'hBCE8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [13]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [29]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s4 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_18 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s5 .INIT=16'hFE00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [13]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [13]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_13_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s7 .INIT=16'hBCE8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_12_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s3 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [12]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_12_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s4 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [12]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s5 .INIT=16'h0BF0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [11]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [27]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s4 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_12 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s5 .INIT=8'hE0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [11]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_11_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s7 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_10_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s3 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s4 .INIT=16'h0BF0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [25]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s4 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_18 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s5 .INIT=16'hF800;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_9_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s6 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [8]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_8_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s4 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf1_mux_out_8_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s5 .INIT=16'hA33A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [23]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s4 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_7_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s7 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_6_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s4 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_15 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_6_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s5 .INIT=16'hC55C;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [21]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s4 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [20]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s4 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [19]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s4 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [18]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s5 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_in_b [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/lu_ctl_ex_Z [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_2_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s7 .INIT=16'hBCE8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_8 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_1_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s3 .INIT=16'h5335;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_ext_ex2 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/dp_ipsr_0_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s4 .INIT=8'h3A;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s5 .INIT=8'hB0;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s6 .INIT=4'h1;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s8 .INIT=8'hE0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [26]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s6 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [20]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s6 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s7 .INIT=16'h07F8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s8 .INIT=16'hE000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [18]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s7 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s8 .INIT=16'h007F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s6 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [28]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s6 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s7 .INIT=16'hE01F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [24]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s6 .INIT=8'h35;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s7 .INIT=4'h8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [22]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s6 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rot3 [17]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/r_amt4_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s4 .INIT=8'hCA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_11 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s6 .INIT=16'hA800;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s9 .INIT=16'h1F00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_11 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s6 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s6 .INIT=16'hF800;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s8 .INIT=16'h7F00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s7 .INIT=16'h1500;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s8 .INIT=16'h0007;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s7 .INIT=16'h01FE;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s7 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s8 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s8 .INIT=16'hFE00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s8 .INIT=16'hFE00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s8 .INIT=16'h001F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_15 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s9 .INIT=16'hE000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s8 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_amt_ex2 [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/m_invert_ex2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s6 .INIT=16'h807F;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [7]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_15 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s9 .INIT=8'hB0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s8 .INIT=8'hB0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [13]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s8 .INIT=8'hB0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_15 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s9 .INIT=8'hB0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s8 .INIT=8'hB0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [17]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s8 .INIT=8'hB0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [19]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s9 .INIT=8'hB0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [22]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_15 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s9 .INIT=8'hB0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [23]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s8 .INIT=8'hB0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [25]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_15 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s9 .INIT=8'hB0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [27]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_16 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s10 .INIT=8'hB0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s10  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [6]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_17 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s10 .INIT=8'hB0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [8]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s8 .INIT=8'hB0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [16]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s7 .INIT=8'hB0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [20]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s8 .INIT=8'hB0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/rf_mux_ctl_ex_Z [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/wdata_mux_ctl_ex_Z [1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2 [26]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_15 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s9 .INIT=16'h4500;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s0 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s0 .INIT=16'hFF80;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_4_s0 .INIT=16'hFF80;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_9_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_9_s0 .INIT=4'hE;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s0 .INIT=16'h8000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_16_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_16_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_16_s0 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_nmi ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [16]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_s0 .INIT=16'hFF80;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_i_en [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_s0 .INIT=16'hC5CC;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_8 ),
	.I3(irq[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_s0 .INIT=16'h4F44;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/nmi_actv_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/nmi_actv_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/nmi_actv )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_s0 .INIT=8'h40;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/hdf_actv_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/nmi_actv_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/nmi_actv_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/hdf_actv )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/hdf_actv_s0 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/nmi_actv_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/nmi_actv_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/i_irq_actv_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/i_irq_actv )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_s0 .INIT=16'h8000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/int_actv_lvl_Z_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_lvl [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/i_irq_actv ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/int_actv_lvl_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/int_actv_lvl_Z_0_s .INIT=4'h8;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/int_actv_lvl_Z_1_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_lvl [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/i_irq_actv ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/int_actv_lvl_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/int_actv_lvl_Z_1_s .INIT=4'h8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_wr_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/reset_sync ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_wr )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_wr_s0 .INIT=8'hF8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/i_irq_actv ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_taken_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_9 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_3 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_s3 .INIT=16'hFFF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_1_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/hdf_actv ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_taken_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/fast_hdf ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_1_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_1_s3 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_0_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/nmi_actv ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_taken_Z ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_pend_set ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_0_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_0_s3 .INIT=8'hF8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s1  (
	.I0(HWDATA_Z[16]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_6 ),
	.I2(HWDATA_Z[17]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_16_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s1 .INIT=16'h4000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_pend_set_s1  (
	.I0(HWDATA_Z[31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_pend_set )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_pend_set_s1 .INIT=8'h80;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_s1 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/i_pend_state [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_i_en [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [8]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s1 .INIT=16'hF53F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [6]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s2 .INIT=16'h0001;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s3 .INIT=8'h01;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [3]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s1 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s2 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [9]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [8]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s1 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s2 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_16_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [3]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_16_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_16_s1 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [5]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [6]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_s1 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [8]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_s1 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_s1 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_1to0 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/force_ipsr ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/use_dp_ipsr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/nmi_actv_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_s1 .INIT=16'h0305;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_1to0 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/force_ipsr ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/use_dp_ipsr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/nmi_actv_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_s2 .INIT=16'h0305;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_5 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/force_ipsr ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/i_irq_actv_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_s3 .INIT=8'h0E;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [4]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/force_ipsr ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/use_dp_ipsr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/i_irq_actv_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_s1 .INIT=16'h0C0A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [2]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/use_dp_ipsr ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_s2 .INIT=16'h3500;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_s4  (
	.I0(irq[0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_s4 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_8 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_9 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s2 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_s2 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s2  (
	.I0(HADDR_Z[22]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_7 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s2 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [10]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [11]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s3 .INIT=16'h0001;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [10]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s4 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [5]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [6]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [7]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [8]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s5 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [10]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [11]),
	.I2(HWDATA_Z[0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_s2 .INIT=16'h1000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [9]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_s3 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [7]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/dp_ipsr_7to2 [5]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/use_dp_ipsr ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_s3 .INIT=16'h0503;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s3  (
	.I0(HWDATA_Z[18]),
	.I1(HWDATA_Z[19]),
	.I2(HWDATA_Z[20]),
	.I3(HWDATA_Z[21]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s3 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s4  (
	.I0(HWDATA_Z[30]),
	.I1(HWDATA_Z[31]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en ),
	.I3(HWDATA_Z[2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s4 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s5  (
	.I0(HWDATA_Z[27]),
	.I1(HWDATA_Z[28]),
	.I2(HWDATA_Z[29]),
	.I3(HWDATA_Z[26]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s5 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s6  (
	.I0(HWDATA_Z[25]),
	.I1(HWDATA_Z[23]),
	.I2(HWDATA_Z[24]),
	.I3(HWDATA_Z[22]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s6 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [8]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [9]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [11]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [10]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_s3 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s3  (
	.I0(HADDR_Z[23]),
	.I1(HADDR_Z[24]),
	.I2(HADDR_Z[25]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_9 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s3 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s4  (
	.I0(HADDR_Z[12]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_10 ),
	.I2(HADDR_Z[13]),
	.I3(HADDR_Z[14]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s4 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s5  (
	.I0(HADDR_Z[26]),
	.I1(HADDR_Z[27]),
	.I2(HADDR_Z[28]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s5 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s6  (
	.I0(HADDR_Z[18]),
	.I1(HADDR_Z[19]),
	.I2(HADDR_Z[20]),
	.I3(HADDR_Z[21]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_9 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s6 .INIT=16'h0001;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s7  (
	.I0(HADDR_Z[16]),
	.I1(HADDR_Z[17]),
	.I2(HADDR_Z[15]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s7 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en ),
	.I1(HADDR_Z[30]),
	.I2(HADDR_Z[31]),
	.I3(HADDR_Z[29]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s8 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_wr_en_s1  (
	.I0(asel_write),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/HTRANS_1_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/asel_ppb ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_wr_en )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_wr_en_s1 .INIT=16'h8000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s9  (
	.I0(asel_write),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/HTRANS_1_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/asel_ppb ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s9 .INIT=16'h4000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_7_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_lvl [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_7_s1 .INIT=8'h80;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_6_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_lvl [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_6_s2 .INIT=8'h80;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/i_irq_actv ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/first_ex_phase ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/load_xpsr_ex ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_s4 .INIT=16'h7F00;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_18_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [14]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_16_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_18_s1 .INIT=8'hEA;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_wr_en ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_11_s0  (
	.D(HADDR_Z[11]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_11_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_10_s0  (
	.D(HADDR_Z[10]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_10_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_9_s0  (
	.D(HADDR_Z[9]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_9_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_8_s0  (
	.D(HADDR_Z[8]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_8_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_7_s0  (
	.D(HADDR_Z[7]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_7_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_6_s0  (
	.D(HADDR_Z[6]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_6_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_5_s0  (
	.D(HADDR_Z[5]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_5_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_4_s0  (
	.D(HADDR_Z[4]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_4_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_3_s0  (
	.D(HADDR_Z[3]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_3_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_2_s0  (
	.D(HADDR_Z[2]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_2_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_31_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_31_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_30_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_30_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_29_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_29_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_24_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_24_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_9_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_7_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_6_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_4_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_3_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_i_en [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_1_s0  (
	.D(HWDATA_Z[7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en [0]),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_lvl [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_0_s0  (
	.D(HWDATA_Z[6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en [0]),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_lvl [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_0_s0  (
	.D(irq[0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/SYSRESETREQ_s0  (
	.D(VCC),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq ),
	.CLEAR(n74_6),
	.Q(SYSRESETREQ_Z)
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/SYSRESETREQ_s0 .INIT=1'b0;
DFFRE \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_1_s0  (
	.D(HWDATA_Z[4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_wr ),
	.RESET(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/reset_sync ),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_1_s0 .INIT=1'b0;
DFFRE \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_0_s0  (
	.D(HWDATA_Z[3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_wr ),
	.RESET(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/reset_sync ),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_rd_en_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_rd_en_s0 .INIT=1'b0;
DFFP \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/reset_sync_s0  (
	.D(GND),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/reset_sync )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/reset_sync_s0 .INIT=1'b1;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_s1  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_8 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/i_pend_state [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_s1 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_1_s1  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/fast_hdf ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_1_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_hdf )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_1_s1 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_0_s1  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_pend_set ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_0_6 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_nmi )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_0_s1 .INIT=1'b0;
DFFP \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl0 [0]),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1_0_s0 .INIT=1'b1;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_pend2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_pend1 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_pend2 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_pend2_s0 .INIT=1'b0;
DFFP \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1 [1]),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2_1_s0 .INIT=1'b1;
DFFP \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1 [0]),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2_0_s0 .INIT=1'b1;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_tree_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_pend2 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_tree_Z )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_tree_s0 .INIT=1'b0;
DFFP \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/lvl1 [3]),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_lvl_tree_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_1_s0 .INIT=1'b1;
DFFP \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/lvl0 [3]),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_lvl_tree_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_0_s0 .INIT=1'b1;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq0 [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_pend1 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_0_s0 .INIT=1'b0;
DFFP \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl0 [1]),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1_1_s0 .INIT=1'b1;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq0_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_i_en [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/i_pend_state [5]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq0 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq0_0_s .INIT=4'h8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl0_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_lvl [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_i_en [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/i_pend_state [5]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl0 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl0_0_s0 .INIT=8'hBF;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl0_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_lvl [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/irq_i_en [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/i_pend_state [5]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl0 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl0_1_s0 .INIT=8'hBF;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/lvl1_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_pend2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/lvl1 [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/lvl1_3_s0 .INIT=4'hB;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/lvl0_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_pend2 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/lvl0 [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/lvl0_3_s0 .INIT=4'hB;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/fast_hdf_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_nmi_actv ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_hdf_actv ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/fast_hdf_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/fast_hdf )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/fast_hdf_s0 .INIT=8'h01;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nxt_lockup_pend_s0  (
	.I0(LOCKUP_d),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/nxt_lockup_pend_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nxt_lockup_pend )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nxt_lockup_pend_s0 .INIT=4'h1;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend_3 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/fast_hdf_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/nxt_lockup_pend_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s .INIT=8'h70;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num_0_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/fast_hdf ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_hdf ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_nmi ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend_num [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num_0_s .INIT=8'h0E;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num_1_s  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_hdf ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_nmi ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/fast_hdf ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend_num [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num_1_s .INIT=8'hFE;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/fast_hdf_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/instr_faulted_Z ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/int_fault_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_wfault ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/fast_hdf_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/fast_hdf_s1 .INIT=8'h01;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nxt_lockup_pend_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_hdf_actv ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_nmi_actv ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/fast_hdf_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/lockup_pend ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/nxt_lockup_pend_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nxt_lockup_pend_s1 .INIT=16'h00F1;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend_3 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s0 .INIT=16'h008F;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_lvl_tree_Z [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_lvl_tree_Z [0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s1 .INIT=16'hD4DD;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_primask ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_nmi_actv ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_hdf_actv ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_tree_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s2 .INIT=16'h0100;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_hdf_actv ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_hdf ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_nmi ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_nmi_actv ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s3 .INIT=16'h00F4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_hdf ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_nmi ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/fast_hdf ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/pend_tree_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/nvic_excpt_pend_num [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num_4_s0 .INIT=16'h0100;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_hdf_actv_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/hdf_actv ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_hdf_actv )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_hdf_actv_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/i_irq_actv ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/int_actv_lvl_Z [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl_1_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/int_actv_lvl_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/lockup_pend_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nxt_lockup_pend ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/lockup_pend )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/lockup_pend_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_nmi_actv_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/nmi_actv ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_nmi_actv )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_nmi_actv_s0 .INIT=1'b0;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s0 .INIT=8'hF4;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/start_data ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s0 .INIT=8'hF4;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/rsel_ppb_reg_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr_30_29_reg [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr_30_29_reg [30]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg [31]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/rsel_ppb_reg )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/rsel_ppb_reg_s0 .INIT=8'h80;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_ppb_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/rsel_ppb_reg ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_ppb_reg ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_reg ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/asel_ppb )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_ppb_s0 .INIT=8'hAC;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_irack_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_dside ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_irack )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_irack_s0 .INIT=16'h1000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_drack_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_dside ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_drack )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_drack_s0 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_ack_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_ack )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_ack_s0 .INIT=16'hD000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s0 .INIT=8'h01;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [31]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [30]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [30]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [24]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [9]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [7]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [6]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [4]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [3]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/HRDATAppb [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s0 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s0 .INIT=8'h08;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_hstart_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_s4 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_0_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_0_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_0_s4 .INIT=8'hF4;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_1_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_1_10 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x [1]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_hstart_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_1_s4 .INIT=8'hF8;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_0_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_1_10 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_0_10 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_0_s4 .INIT=8'hF4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s1  (
	.I0(EXTFLASH0HRDATA_d[1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_6 ),
	.I2(DataOutPort[1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s1 .INIT=16'h8300;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s1  (
	.I0(EXTFLASH0HRDATA_d[2]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_6 ),
	.I2(DataOutPort[1]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s1 .INIT=16'h8300;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s1  (
	.I0(EXTFLASH0HRDATA_d[5]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s1  (
	.I0(EXTFLASH0HRDATA_d[8]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s1  (
	.I0(EXTFLASH0HRDATA_d[10]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s1  (
	.I0(EXTFLASH0HRDATA_d[11]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s1  (
	.I0(EXTFLASH0HRDATA_d[12]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s1  (
	.I0(EXTFLASH0HRDATA_d[13]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_17_s1  (
	.I0(EXTFLASH0HRDATA_d[17]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_17_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_17_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_21_s1  (
	.I0(EXTFLASH0HRDATA_d[21]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_21_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_21_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_22_s1  (
	.I0(EXTFLASH0HRDATA_d[22]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_22_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_22_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_23_s1  (
	.I0(EXTFLASH0HRDATA_d[23]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_23_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_23_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_26_s1  (
	.I0(EXTFLASH0HRDATA_d[26]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_26_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_26_s1 .INIT=16'hB000;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_13 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s5 .INIT=8'h0B;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x_0_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s1 .INIT=16'h0400;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s1  (
	.I0(HREADY),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s1 .INIT=8'hA3;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_13 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_ack ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s1 .INIT=16'h0E00;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_7 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_ack ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s2 .INIT=8'h10;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_s0  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_6 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_commit_reg ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/HTRANS_1_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_s0 .INIT=8'h3A;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_s1  (
	.I0(EXTFLASH0HRDATA_d[31]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_s1  (
	.I0(EXTFLASH0HRDATA_d[30]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_s1  (
	.I0(EXTFLASH0HRDATA_d[29]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_s1  (
	.I0(EXTFLASH0HRDATA_d[28]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_s1  (
	.I0(EXTFLASH0HRDATA_d[27]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_s1  (
	.I0(EXTFLASH0HRDATA_d[25]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_s1  (
	.I0(EXTFLASH0HRDATA_d[24]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_s1  (
	.I0(EXTFLASH0HRDATA_d[20]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_s1  (
	.I0(EXTFLASH0HRDATA_d[19]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_s1  (
	.I0(EXTFLASH0HRDATA_d[18]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_s1  (
	.I0(EXTFLASH0HRDATA_d[16]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s1  (
	.I0(EXTFLASH0HRDATA_d[15]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s1  (
	.I0(EXTFLASH0HRDATA_d[14]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s1  (
	.I0(EXTFLASH0HRDATA_d[9]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s1  (
	.I0(EXTFLASH0HRDATA_d[7]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s1  (
	.I0(EXTFLASH0HRDATA_d[6]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s1  (
	.I0(EXTFLASH0HRDATA_d[4]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s1  (
	.I0(EXTFLASH0HRDATA_d[3]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s1 .INIT=16'hB000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s1  (
	.I0(EXTFLASH0HRDATA_d[0]),
	.I1(DataOutPort[1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_5 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s1 .INIT=16'hB000;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault_s1 .INIT=4'h4;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s1  (
	.I0(PendTranReg),
	.I1(DataValid),
	.I2(Resp0[0]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_5 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_4 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s1 .INIT=16'h4000;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_13 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_12 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_13 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_s6 .INIT=16'hF2CF;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/asel_ppb ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_12 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_11 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_s5 .INIT=8'h07;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_0_s5  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_13 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_12 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_0_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_0_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_0_s5 .INIT=16'h0200;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_1_s5  (
	.I0(HREADY),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_5 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_12 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/asel_ppb ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_1_10 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_1_s5 .INIT=16'hBB0B;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s2  (
	.I0(rwdata_reg_120[1]),
	.I1(rwdata_reg[1]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s2 .INIT=16'h03F5;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I1(DataOutPort[3]),
	.I2(DataOutPort[2]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s3 .INIT=8'h10;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s2  (
	.I0(rwdata_reg_120[2]),
	.I1(rwdata_reg[2]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s2 .INIT=16'h03F5;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s2  (
	.I0(rwdata_reg_120[5]),
	.I1(rwdata_reg[5]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s2  (
	.I0(rwdata_reg_120[8]),
	.I1(rwdata_reg[8]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s2  (
	.I0(rwdata_reg_120[10]),
	.I1(rwdata_reg[10]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s2  (
	.I0(rwdata_reg_120[11]),
	.I1(rwdata_reg[11]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s2  (
	.I0(rwdata_reg_120[12]),
	.I1(rwdata_reg[12]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s2  (
	.I0(rwdata_reg_120[13]),
	.I1(rwdata_reg[13]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_17_s2  (
	.I0(rwdata_reg_120[17]),
	.I1(rwdata_reg[17]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_17_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_17_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_21_s2  (
	.I0(rwdata_reg_120[21]),
	.I1(rwdata_reg[21]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_21_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_21_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_22_s2  (
	.I0(rwdata_reg_120[22]),
	.I1(rwdata_reg[22]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_22_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_22_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_23_s2  (
	.I0(rwdata_reg_120[23]),
	.I1(rwdata_reg[23]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_23_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_23_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_26_s2  (
	.I0(rwdata_reg_120[26]),
	.I1(rwdata_reg[26]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_26_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_26_s2 .INIT=16'h0CFA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_14 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_commit_reg ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_12 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s6 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_15 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_commit_reg ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s7 .INIT=8'hCA;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_0x [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_1x [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_commit_reg ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x_0_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x_0_s2 .INIT=8'h35;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/asel_ppb ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s2 .INIT=8'h35;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/asel_ppb ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_7 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_8 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x_0_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s3 .INIT=16'hBF00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_dsb ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_dside ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s4 .INIT=16'h0700;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_s1  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg [31]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_6 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_s1 .INIT=16'h5333;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_s2  (
	.I0(rwdata_reg_120[31]),
	.I1(rwdata_reg[31]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_s2  (
	.I0(rwdata_reg_120[30]),
	.I1(rwdata_reg[30]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_s2  (
	.I0(rwdata_reg_120[29]),
	.I1(rwdata_reg[29]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_s2  (
	.I0(rwdata_reg_120[28]),
	.I1(rwdata_reg[28]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_s2  (
	.I0(rwdata_reg_120[27]),
	.I1(rwdata_reg[27]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_s2  (
	.I0(rwdata_reg_120[25]),
	.I1(rwdata_reg[25]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_s2  (
	.I0(rwdata_reg_120[24]),
	.I1(rwdata_reg[24]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_s2  (
	.I0(rwdata_reg_120[20]),
	.I1(rwdata_reg[20]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_s2  (
	.I0(rwdata_reg_120[19]),
	.I1(rwdata_reg[19]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_s2  (
	.I0(rwdata_reg_120[18]),
	.I1(rwdata_reg[18]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_s2  (
	.I0(rwdata_reg_120[16]),
	.I1(rwdata_reg[16]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s2  (
	.I0(rwdata_reg_120[15]),
	.I1(rwdata_reg[15]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s2  (
	.I0(rwdata_reg_120[14]),
	.I1(rwdata_reg[14]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s2  (
	.I0(rwdata_reg_120[9]),
	.I1(rwdata_reg[9]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s2  (
	.I0(rwdata_reg_120[7]),
	.I1(rwdata_reg[7]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s2  (
	.I0(rwdata_reg_120[6]),
	.I1(rwdata_reg[6]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s2  (
	.I0(rwdata_reg_120[4]),
	.I1(rwdata_reg[4]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s2  (
	.I0(rwdata_reg_120[3]),
	.I1(rwdata_reg[3]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s2 .INIT=16'h0CFA;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s2  (
	.I0(rwdata_reg_120[0]),
	.I1(rwdata_reg[0]),
	.I2(DataOutPort[1]),
	.I3(DataOutPort[0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s2 .INIT=16'h0CFA;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_5 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s2 .INIT=4'h4;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_s7  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/asel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_13 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_s7 .INIT=8'h60;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_s6  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/i_ahb_rd_en ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_11 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_s6 .INIT=8'h80;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11 [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10 [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg [31]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_14 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s8 .INIT=16'hACCC;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s9  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11 [0]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10 [0]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg [31]),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_7 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_15 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s9 .INIT=16'hACCC;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s5  (
	.I0(asel_dside),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_dsb ),
	.I2(asel_write),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s5 .INIT=8'h70;
LUT2 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr_30_29_reg [29]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr_30_29_reg [30]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_s2 .INIT=4'h8;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/asel_ppb ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x [1]),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_6 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_commit_reg ),
	.F(HTRANS[1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_s3 .INIT=16'h0544;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_0_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/asel_ppb ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state [0]),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_0_8 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_0_s3 .INIT=16'h1400;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/n108_6 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/dreq_rd_ex ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_7 )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s3 .INIT=8'h01;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x [1]),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_14 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_commit_reg ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en_s2 .INIT=16'hCA00;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x_0_s3  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdy ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x_0_6 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x_0_s3 .INIT=16'h0045;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/start_data_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_4 ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/start_data )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/start_data_s2 .INIT=8'hB0;
LUT4 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_0_s4  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_13 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_4 ),
	.I3(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_0_8 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_0_s4 .INIT=16'h8A00;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_s8  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_12 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_s8 .INIT=8'h45;
LUT3 \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault_s2  (
	.I0(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_4 ),
	.I1(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write ),
	.I2(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_4 ),
	.F(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault_s2 .INIT=8'h20;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_0x_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_0x [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_0x_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_1x_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_1x [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_1x_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x_1_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_hstart_10 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10_1_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10 [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_hstart_11 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11 [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11_1_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11 [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11 [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_dside_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_dreq_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(asel_dside)
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_dside_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_write_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_write_Z ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(asel_write)
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_write_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_reg_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_reg )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_reg_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_ppb_reg_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/rsel_ppb_reg ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_reg ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_ppb_reg )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_ppb_reg_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_dside_s0  (
	.D(asel_dside),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/start_data ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_dside )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_dside_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write_s0  (
	.D(asel_write),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/start_data ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/asel_ppb ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/start_data ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_irack_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_irack ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_irack )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_irack_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_drack_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_drack ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_drack )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_drack_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_ack_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_ack ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_ack )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_ack_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hsize_1_0_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_size_Z [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HSIZE[1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hsize_1_0_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hsize_1_0_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_size_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HSIZE[0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hsize_1_0_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_31_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_31_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_30_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_30_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_29_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_29_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_28_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [28]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_28_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_27_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [27]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_27_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_26_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [26]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_26_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_25_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [25]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_25_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_24_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [24]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_24_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_23_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [23]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_23_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_22_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [22]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_22_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_21_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [21]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_21_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_20_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [20]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_20_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_19_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [19]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_19_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_18_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_18_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_17_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [17]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_17_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_16_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_16_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_15_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_14_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_13_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_12_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_11_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_10_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_9_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/DTCMADDR_Z [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr_Z [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr_Z [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(HADDR_Z[0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_31_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_31_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_30_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_30_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_29_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_29_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_28_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [28]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_28_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_27_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [27]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_27_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_26_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [26]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_26_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_25_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [25]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_25_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_24_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [24]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_24_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_23_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [23]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_23_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_22_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [22]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_22_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_21_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [21]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_21_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_20_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [20]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_20_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_19_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [19]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_19_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_18_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_18_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_17_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [17]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_17_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_16_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_16_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_15_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_14_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_13_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_12_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_11_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_10_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_9_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/biu_wdata [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_11 ),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_0_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_31_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_31_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_30_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_30_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_29_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_29_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_28_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [28]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_28_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_27_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [27]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_27_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_26_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [26]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_26_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_25_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [25]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_25_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_24_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [24]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_24_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_23_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [23]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_23_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_22_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [22]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_22_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_21_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [21]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_21_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_20_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [20]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_20_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_19_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [19]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_19_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_18_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_18_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_17_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [17]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_17_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_16_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_16_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_15_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_14_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_13_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_12_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_11_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_10_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_9_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_8_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_7_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_6_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_5_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_4_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_3_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_2_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_1_s0 .INIT=1'b0;
DFFCE \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en ),
	.CLEAR(n74_6),
	.Q(HWDATA_Z[0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_31_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_31_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_30_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [30]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [30])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_30_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_29_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [29]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [29])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_29_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_28_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [28]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [28])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_28_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_27_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [27]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [27])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_27_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_26_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [26]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [26])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_26_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_25_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [25]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [25])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_25_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_24_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [24]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [24])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_24_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_23_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [23]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [23])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_23_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_22_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [22]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [22])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_22_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_21_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [21]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [21])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_21_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_20_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [20]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [20])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_20_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_19_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [19]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [19])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_19_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_18_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [18])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_18_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_17_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [17]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [17])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_17_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_16_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [16])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_16_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_15_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [15])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_15_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_14_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [14])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_14_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_13_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [13])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_13_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_12_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [12])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_12_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_11_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [11])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_11_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_10_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [10])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_10_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_9_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [9])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_9_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_8_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [8])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_8_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_7_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [7])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_7_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_6_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [6])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_6_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_5_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [5])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_5_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_4_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [4])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_4_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_3_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [3])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_3_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_2_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [2])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_2_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_1_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [1])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_1_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_0_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rdata_Z [0])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_0_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_rfault_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_rfault )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_rfault_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_wfault_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_wfault )
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_wfault_s0 .INIT=1'b0;
DFFC \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg_31_s0  (
	.D(\M1_inst/u_CortexM1Integration/u_cortexm1/biu_addr [31]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg [31])
);
defparam \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg_31_s0 .INIT=1'b0;
SP \M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_0_s  (
	.CLK(EXTFLASH0HCLK_d),
	.OCE(GND),
	.CE(VCC),
	.RESET(GND),
	.WRE(\M1_inst/u_CortexM1Integration/DTCMBYTEWR_Z [3]),
	.BLKSEL({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \M1_inst/u_CortexM1Integration/biu_wdata [31:24]}),
	.AD({\M1_inst/u_CortexM1Integration/DTCMADDR_Z [12:2], GND, GND, GND}),
	.DO({\M1_inst/u_CortexM1Integration/u_dtcm/DO [31:8], \M1_inst/u_CortexM1Integration/DTCMRDATA [31:24]})
);
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_0_s .READ_MODE=1'b0;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_0_s .WRITE_MODE=2'b10;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_0_s .BLK_SEL=3'b000;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_0_s .BIT_WIDTH=8;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_0_s .RESET_MODE="SYNC";
SP \M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_0_s  (
	.CLK(EXTFLASH0HCLK_d),
	.OCE(GND),
	.CE(VCC),
	.RESET(GND),
	.WRE(\M1_inst/u_CortexM1Integration/DTCMBYTEWR_Z [2]),
	.BLKSEL({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \M1_inst/u_CortexM1Integration/biu_wdata [23:16]}),
	.AD({\M1_inst/u_CortexM1Integration/DTCMADDR_Z [12:2], GND, GND, GND}),
	.DO({\M1_inst/u_CortexM1Integration/u_dtcm/DO_0 [31:8], \M1_inst/u_CortexM1Integration/DTCMRDATA [23:16]})
);
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_0_s .READ_MODE=1'b0;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_0_s .WRITE_MODE=2'b10;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_0_s .BLK_SEL=3'b000;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_0_s .BIT_WIDTH=8;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_0_s .RESET_MODE="SYNC";
SP \M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_0_s  (
	.CLK(EXTFLASH0HCLK_d),
	.OCE(GND),
	.CE(VCC),
	.RESET(GND),
	.WRE(\M1_inst/u_CortexM1Integration/DTCMBYTEWR_Z [1]),
	.BLKSEL({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \M1_inst/u_CortexM1Integration/biu_wdata [15:8]}),
	.AD({\M1_inst/u_CortexM1Integration/DTCMADDR_Z [12:2], GND, GND, GND}),
	.DO({\M1_inst/u_CortexM1Integration/u_dtcm/DO_1 [31:8], \M1_inst/u_CortexM1Integration/DTCMRDATA [15:8]})
);
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_0_s .READ_MODE=1'b0;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_0_s .WRITE_MODE=2'b10;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_0_s .BLK_SEL=3'b000;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_0_s .BIT_WIDTH=8;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_0_s .RESET_MODE="SYNC";
SP \M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_0_s  (
	.CLK(EXTFLASH0HCLK_d),
	.OCE(GND),
	.CE(VCC),
	.RESET(GND),
	.WRE(\M1_inst/u_CortexM1Integration/DTCMBYTEWR_Z [0]),
	.BLKSEL({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \M1_inst/u_CortexM1Integration/biu_wdata [7:0]}),
	.AD({\M1_inst/u_CortexM1Integration/DTCMADDR_Z [12:2], GND, GND, GND}),
	.DO({\M1_inst/u_CortexM1Integration/u_dtcm/DO_2 [31:8], \M1_inst/u_CortexM1Integration/DTCMRDATA [7:0]})
);
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_0_s .READ_MODE=1'b0;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_0_s .WRITE_MODE=2'b10;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_0_s .BLK_SEL=3'b000;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_0_s .BIT_WIDTH=8;
defparam \M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_0_s .RESET_MODE="SYNC";
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/irq_0_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/uart0_txint ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/uart0_rxint ),
	.F(irq[0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/irq_0_s1 .INIT=4'hE;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s0 .INIT=8'h8C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/PendTranReg_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/Readyout0 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/PendTranReg_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/PendTranReg_s3 .INIT=16'hCACC;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s  (
	.I0(PendTranReg),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/Readyout0 ),
	.I2(DataValid),
	.F(HREADY)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s .INIT=8'h4F;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_6 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s1 .INIT=8'h10;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_7 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/Active0to8 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s2 .INIT=16'h00FE;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_3 [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_8 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s3 .INIT=16'hBBF0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_76 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_0 [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_9 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s4 .INIT=16'hF0BB;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_1 [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort_1_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s5 .INIT=8'h53;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s6  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_4 [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_2 [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort_1_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s6 .INIT=8'h53;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg_s1  (
	.I0(PendTranReg),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/Readyout0 ),
	.I2(DataValid),
	.I3(HTRANS[1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg_s1 .INIT=16'h4F00;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_31_s0  (
	.D(HADDR_Z[31]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [31])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_31_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_30_s0  (
	.D(HADDR_Z[30]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [30])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_30_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_29_s0  (
	.D(HADDR_Z[29]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [29])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_29_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_28_s0  (
	.D(HADDR_Z[28]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [28])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_28_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_27_s0  (
	.D(HADDR_Z[27]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [27])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_27_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_26_s0  (
	.D(HADDR_Z[26]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [26])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_26_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_25_s0  (
	.D(HADDR_Z[25]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [25])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_25_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_24_s0  (
	.D(HADDR_Z[24]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [24])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_24_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_23_s0  (
	.D(HADDR_Z[23]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [23])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_23_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_22_s0  (
	.D(HADDR_Z[22]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [22])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_22_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_21_s0  (
	.D(HADDR_Z[21]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [21])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_21_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_20_s0  (
	.D(HADDR_Z[20]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [20])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_20_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_19_s0  (
	.D(HADDR_Z[19]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [19])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_19_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_18_s0  (
	.D(HADDR_Z[18]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [18])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_18_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_17_s0  (
	.D(HADDR_Z[17]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [17])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_17_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_16_s0  (
	.D(HADDR_Z[16]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [16])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_16_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_15_s0  (
	.D(HADDR_Z[15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [15])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_15_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_14_s0  (
	.D(HADDR_Z[14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [14])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_14_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_13_s0  (
	.D(HADDR_Z[13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [13])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_13_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_12_s0  (
	.D(HADDR_Z[12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [12])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_12_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_11_s0  (
	.D(HADDR_Z[11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [11])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_11_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_10_s0  (
	.D(HADDR_Z[10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [10])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_10_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_9_s0  (
	.D(HADDR_Z[9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [9])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_9_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_8_s0  (
	.D(HADDR_Z[8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [8])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_8_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_7_s0  (
	.D(HADDR_Z[7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_7_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_6_s0  (
	.D(HADDR_Z[6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_5_s0  (
	.D(HADDR_Z[5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_4_s0  (
	.D(HADDR_Z[4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_3_s0  (
	.D(HADDR_Z[3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_2_s0  (
	.D(HADDR_Z[2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_1_s0  (
	.D(HADDR_Z[1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/RegAddr [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_0_s0  (
	.D(HADDR_Z[0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/RegAddr [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegWrite_s0  (
	.D(asel_write),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegWrite )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegWrite_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize_1_s0  (
	.D(HSIZE[1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegSize [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize_0_s0  (
	.D(HSIZE[0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegSize [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegProt_1_s0  (
	.D(VCC),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegProt [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegProt_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegProt_0_s0  (
	.D(asel_dside),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegProt [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegProt_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/DataValid_s0  (
	.D(HTRANS[1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(HREADY),
	.CLEAR(n74_6),
	.Q(DataValid)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/DataValid_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/PendTranReg_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/PendTranReg_8 ),
	.CLEAR(n74_6),
	.Q(PendTranReg)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/PendTranReg_s1 .INIT=1'b0;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s6  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHRESP ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HRESP [0]),
	.I2(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_18 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s6 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s7  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HRESP [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HRESP [0]),
	.I2(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_19 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s7 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s8  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HRESP [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB10HRESP [0]),
	.I2(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_22 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s8 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s9  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HRESP [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB12HRESP [0]),
	.I2(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_23 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s9 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s8  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHREADYMUX ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHREADYMUX ),
	.I2(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_35 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s8 .INIT=8'hCA;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s10  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_44 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_45 ),
	.I3(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_37 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s10 .INIT=16'hF088;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s11  (
	.I0(EXTFLASH0HRESP_d[0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HRESP [0]),
	.I2(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_39 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s11 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s12  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HRESP [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HRESP [0]),
	.I2(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_41 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s12 .INIT=8'hCA;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s13  (
	.I0(DataOutPort[0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HRESP [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_43 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s13 .INIT=4'h8;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_6 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_82 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_7 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_8 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s1 .INIT=16'h0001;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_7 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort_2_8 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s1 .INIT=16'h0007;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_3_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_7 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_3_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_86 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_3_s1 .INIT=16'h0001;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_s32  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_44 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_s32 .INIT=4'h6;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_s33  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_45 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_s33 .INIT=8'h60;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_9 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_10 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_76 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s2 .INIT=16'h8000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_25_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_26_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_77 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_13 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s3 .INIT=16'h9000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_10 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_26_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_31_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s4 .INIT=16'h0400;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_8 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_77 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPortNext_8 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort_1_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s2 .INIT=8'h67;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_13 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB6HSEL_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_3_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort_1_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s3 .INIT=16'h00BF;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB6HSEL_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_76 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s2 .INIT=8'hC4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_9 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_77 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s3 .INIT=4'h4;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_10 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_76 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_6 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_10 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort_2_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s4 .INIT=16'h8000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_3_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_31_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_28_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_29_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_30_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_3_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_3_s2 .INIT=16'h0028;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s5  (
	.I0(HADDR_Z[20]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [20]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_29_4 ),
	.I3(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s5 .INIT=16'h3C5A;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s6  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_89 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_25_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_10 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s6 .INIT=8'hCB;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_25_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_89 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_26_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s4 .INIT=16'h8008;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_89 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_25_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_26_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s5 .INIT=16'h7FC7;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s6  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [20]),
	.I1(HADDR_Z[20]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_29_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_10 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s6 .INIT=16'h00AC;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_8 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_77 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPortNext_8 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort_1_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s5 .INIT=16'h6700;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s6  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB1HREADYMUX ),
	.I3(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_47 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s6 .INIT=16'hF0BB;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s11  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_115 ),
	.I2(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_49 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s11 .INIT=8'hBF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s12  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_116 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB10HREADYMUX ),
	.I3(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_51 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s12 .INIT=16'hF0BB;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s13  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_117 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB12HREADYMUX ),
	.I3(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_53 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s13 .INIT=16'hF0BB;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s9  (
	.I0(EXTFLASH0HREADYMUX_d),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_112 ),
	.I3(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_55 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s9 .INIT=16'hCFAA;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s10  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_113 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB6HREADYMUX ),
	.I3(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_57 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s10 .INIT=16'hF0BB;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_110 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB3HREADYMUX ),
	.I3(DataOutPort[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_59 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7 .INIT=16'hF0BB;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(HREADY),
	.CLEAR(n74_6),
	.Q(DataOutPort[2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(HREADY),
	.CLEAR(n74_6),
	.Q(DataOutPort[1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(HREADY),
	.CLEAR(n74_6),
	.Q(DataOutPort[0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(HREADY),
	.CLEAR(n74_6),
	.Q(DataOutPort[3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_3_s0 .INIT=1'b0;
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_18 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_19 ),
	.S0(DataOutPort[1]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_25 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_22 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_23 ),
	.S0(DataOutPort[1]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_27 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_37 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_39 ),
	.S0(DataOutPort[1]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_29 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_41 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_43 ),
	.S0(DataOutPort[1]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_31 )
);
MUX2_LUT6 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_25 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_29 ),
	.S0(DataOutPort[2]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_33 )
);
MUX2_LUT6 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_31 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_27 ),
	.S0(DataOutPort[2]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_35 )
);
MUX2_LUT7 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_33 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_35 ),
	.S0(DataOutPort[3]),
	.O(Resp0[0])
);
MUX2_LUT7 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_19 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_21 ),
	.S0(DataOutPort[3]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/Readyout0 )
);
MUX2_LUT6 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_23 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_25 ),
	.S0(DataOutPort[2]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_19 )
);
MUX2_LUT6 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_27 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_29 ),
	.S0(DataOutPort[2]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_21 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_47 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_59 ),
	.S0(DataOutPort[1]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_23 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_35 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_55 ),
	.S0(DataOutPort[1]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_25 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_57 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_49 ),
	.S0(DataOutPort[1]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_27 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_51 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_53 ),
	.S0(DataOutPort[1]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_29 )
);
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/GPIOHSEL_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_75 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_77 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_76 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHSEL )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/GPIOHSEL_s .INIT=8'h40;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/GPIOHREADYMUX_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/GPIOHREADYMUX )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/GPIOHREADYMUX_s .INIT=4'hB;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/SlaveSel_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHSEL ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/GPIOHREADYMUX ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/SlaveSel_s0 .INIT=1'b0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/NoPortNext_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_75 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_76 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_77 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/NoPortNext_s1 .INIT=16'h8FFF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/NoPortNext_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_89 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_25_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_26_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_76 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/NoPortNext_s2 .INIT=16'h8000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/NoPortNext_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_28_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_29_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_31_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_30_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_77 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/NoPortNext_s3 .INIT=16'h0080;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/GPIOHREADYMUX ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_75 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HREADYMUX_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_109 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB1HREADYMUX )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HREADYMUX_s .INIT=4'hB;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_78 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_s1 .INIT=4'h1;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_9 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_78 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HSEL )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_s2 .INIT=8'h02;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [27]),
	.I1(HADDR_Z[27]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB3HSEL_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_s3 .INIT=16'h5300;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/SlaveSel_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HSEL ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB1HREADYMUX ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_109 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/SlaveSel_s0 .INIT=1'b0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/n64_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/n64_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/n64_s2 .INIT=16'hB0FF;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iAddrInPort_1_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/n64_6 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_109 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iAddrInPort_1_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iAddrInPort_1_s4 .INIT=8'h45;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/NoPortNext_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_9 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_78 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/n64_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/NoPortNext_s2 .INIT=16'hFD00;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iAddrInPort_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/n64_6 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iAddrInPort_1_8 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iAddrInPort_1_s0 .INIT=1'b0;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB1HREADYMUX ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_78 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HREADYMUX_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_110 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HREADYMUX )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HREADYMUX_s .INIT=4'hB;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_77 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_13 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_25_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_26_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_s0 .INIT=16'h0008;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_0 [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_79 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_s1 .INIT=4'h1;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_0 [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_79 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HSEL )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_s2 .INIT=8'h02;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/SlaveSel_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HSEL ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HREADYMUX ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_110 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/SlaveSel_s0 .INIT=1'b0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/n64_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/n64_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/n64_s2 .INIT=16'hB0FF;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iAddrInPort_1_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/n64_6 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_110 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iAddrInPort_1_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iAddrInPort_1_s4 .INIT=8'h45;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/NoPortNext_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_0 [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_79 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/n64_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/NoPortNext_s2 .INIT=16'hFD00;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iAddrInPort_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/n64_6 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iAddrInPort_1_8 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_0 [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iAddrInPort_1_s0 .INIT=1'b0;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HREADYMUX ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_79 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_111 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB3HREADYMUX )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s .INIT=4'hB;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_1 [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_80 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_s1 .INIT=4'h1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_25_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_89 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_77 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_26_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB3HSEL_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_s2 .INIT=16'h0020;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_10 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_1 [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_80 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HSEL )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_s3 .INIT=8'h02;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [27]),
	.I1(HADDR_Z[27]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB3HSEL_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_10 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_s4 .INIT=16'hAC00;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/SlaveSel_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HSEL ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB3HREADYMUX ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_111 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/SlaveSel_s0 .INIT=1'b0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/n59_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_10 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/n59_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/n59_s2 .INIT=16'hB0FF;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iAddrInPort_0_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/n59_6 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_111 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iAddrInPort_0_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iAddrInPort_0_s4 .INIT=8'h45;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/NoPortNext_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_10 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_1 [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_80 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/n59_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/NoPortNext_s2 .INIT=16'hFD00;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iAddrInPort_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/n59_6 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iAddrInPort_0_8 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_1 [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iAddrInPort_0_s0 .INIT=1'b0;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB3HREADYMUX ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_80 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_2_s  (
	.I0(HADDR_Z[2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [2]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_2_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_3_s  (
	.I0(HADDR_Z[3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [3]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_3_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_4_s  (
	.I0(HADDR_Z[4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [4]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_4_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_5_s  (
	.I0(HADDR_Z[5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [5]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_5_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_6_s  (
	.I0(HADDR_Z[6]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [6]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_6_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_7_s  (
	.I0(HADDR_Z[7]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [7]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_7_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_8_s  (
	.I0(HADDR_Z[8]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [8]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [8])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_8_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_9_s  (
	.I0(HADDR_Z[9]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [9]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [9])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_9_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_10_s  (
	.I0(HADDR_Z[10]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [10]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [10])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_10_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_11_s  (
	.I0(HADDR_Z[11]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [11]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [11])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_11_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_12_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [12]),
	.I1(HADDR_Z[12]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [12])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_12_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_13_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [13]),
	.I1(HADDR_Z[13]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [13])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_13_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_14_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [14]),
	.I1(HADDR_Z[14]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [14])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_14_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_15_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [15]),
	.I1(HADDR_Z[15]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [15])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_15_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHWRITE_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegWrite ),
	.I2(asel_write),
	.I3(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHWRITE )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHWRITE_s0 .INIT=16'h88A0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHREADYMUX_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/SlaveSel ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHREADYMUX )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHREADYMUX_s0 .INIT=16'h45FF;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHSEL_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_82 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_2 [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_81 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHSEL )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHSEL_s0 .INIT=8'h02;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_2 [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHREADYMUX ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/SlaveSel_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHSEL ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHREADYMUX ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/SlaveSel )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/SlaveSel_s0 .INIT=1'b0;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iAddrInPort_1_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/n64_6 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHREADYMUX ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iAddrInPort_1_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iAddrInPort_1_s3 .INIT=4'h4;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/n64_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_82 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/n64_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/n64_s2 .INIT=16'hB0FF;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/NoPortNext_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_2 [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_81 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/NoPortNext_8_29 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/NoPortNext_s2 .INIT=4'h1;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/NoPortNext_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_29_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_28_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/APBEXTHSEL_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_82 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/NoPortNext_s3 .INIT=8'h20;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/NoPortNext_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_2 [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_81 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_82 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/NoPortNext_s4 .INIT=16'hE0FF;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iAddrInPort_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/n64_6 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iAddrInPort_1_6 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_2 [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iAddrInPort_1_s0 .INIT=1'b0;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHREADYMUX ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_81 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegProt [0]),
	.I1(asel_dside),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHPROT [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_s .INIT=16'h53FF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_2_s  (
	.I0(HADDR_Z[2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [2]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_2_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_3_s  (
	.I0(HADDR_Z[3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [3]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_3_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_4_s  (
	.I0(HADDR_Z[4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [4]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_4_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_5_s  (
	.I0(HADDR_Z[5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [5]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_5_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_6_s  (
	.I0(HADDR_Z[6]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [6]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_6_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_7_s  (
	.I0(HADDR_Z[7]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [7]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_7_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_8_s  (
	.I0(HADDR_Z[8]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [8]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [8])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_8_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_9_s  (
	.I0(HADDR_Z[9]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [9]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [9])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_9_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_10_s  (
	.I0(HADDR_Z[10]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [10]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [10])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_10_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_11_s  (
	.I0(HADDR_Z[11]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [11]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [11])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_11_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_12_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [12]),
	.I1(HADDR_Z[12]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [12])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_12_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_13_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [13]),
	.I1(HADDR_Z[13]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [13])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_13_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_14_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [14]),
	.I1(HADDR_Z[14]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [14])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_14_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_15_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [15]),
	.I1(HADDR_Z[15]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [15])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_15_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_16_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [16]),
	.I1(HADDR_Z[16]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [16])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_16_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_17_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [17]),
	.I1(HADDR_Z[17]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [17])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_17_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_18_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [18]),
	.I1(HADDR_Z[18]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [18])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_18_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_19_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [19]),
	.I1(HADDR_Z[19]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [19])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_19_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_20_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [20]),
	.I1(HADDR_Z[20]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [20])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_20_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_21_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [21]),
	.I1(HADDR_Z[21]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [21])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_21_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHREADYMUX_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [0]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/SlaveSel ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHREADYMUX )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHREADYMUX_s .INIT=16'h0BFF;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_3 [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_83 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_s0 .INIT=4'h1;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHSEL_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_28_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_29_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/APBEXTHSEL_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHSEL_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHSEL_s0 .INIT=8'h20;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_22_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [22]),
	.I1(HADDR_Z[22]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [22])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_22_s0 .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_23_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [23]),
	.I1(HADDR_Z[23]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [23])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_23_s0 .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHWRITE_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegWrite ),
	.I1(asel_write),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHWRITE )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHWRITE_s0 .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHSEL_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_31_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [30]),
	.I2(HADDR_Z[30]),
	.I3(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/APBEXTHSEL_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHSEL_s2 .INIT=16'h88A0;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHSEL_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHSEL_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_3 [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_83 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHSEL )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHSEL_s3 .INIT=8'h02;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_1_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegProt [1]),
	.I1(PendTranReg),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_3 [0]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_83 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHPROT [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_1_s0 .INIT=16'h000B;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_3 [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHREADYMUX ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/SlaveSel_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHSEL ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHREADYMUX ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/SlaveSel )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/SlaveSel_s0 .INIT=1'b0;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iAddrInPort_0_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/n59_6 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHREADYMUX ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iAddrInPort_0_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iAddrInPort_0_s3 .INIT=4'h4;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/n59_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHSEL_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/n59_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/n59_s2 .INIT=16'hB0FF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/NoPortNext_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHSEL_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_3 [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_83 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/n59_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/NoPortNext_s2 .INIT=16'hFD00;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iAddrInPort_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/n59_6 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iAddrInPort_0_6 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_3 [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iAddrInPort_0_s0 .INIT=1'b0;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHREADYMUX ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_83 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_31_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[31]),
	.F(HWDATAM_31_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_31_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_30_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[30]),
	.F(HWDATAM_30_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_30_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_29_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[29]),
	.F(HWDATAM_29_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_29_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_28_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[28]),
	.F(HWDATAM_28_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_28_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_27_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[27]),
	.F(HWDATAM_27_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_27_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_26_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[26]),
	.F(HWDATAM_26_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_26_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_25_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[25]),
	.F(HWDATAM_25_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_25_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_24_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[24]),
	.F(HWDATAM_24_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_24_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_23_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[23]),
	.F(HWDATAM_23_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_23_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_22_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[22]),
	.F(HWDATAM_22_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_22_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_21_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[21]),
	.F(HWDATAM_21_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_21_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_20_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[20]),
	.F(HWDATAM_20_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_20_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_19_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[19]),
	.F(HWDATAM_19_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_19_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_18_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[18]),
	.F(HWDATAM_18_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_18_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_17_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[17]),
	.F(HWDATAM_17_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_17_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_16_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[16]),
	.F(HWDATAM_16_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_16_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_15_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[15]),
	.F(HWDATAM_15_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_15_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_14_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[14]),
	.F(HWDATAM_14_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_14_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_13_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[13]),
	.F(HWDATAM_13_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_13_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_12_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[12]),
	.F(HWDATAM_12_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_12_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_11_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[11]),
	.F(HWDATAM_11_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_11_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_10_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[10]),
	.F(HWDATAM_10_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_10_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_9_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[9]),
	.F(HWDATAM_9_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_9_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_8_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[8]),
	.F(HWDATAM_8_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_8_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_7_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[7]),
	.F(HWDATAM_7_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_7_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_6_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[6]),
	.F(HWDATAM_6_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_6_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_5_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[5]),
	.F(HWDATAM_5_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_5_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_4_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[4]),
	.F(HWDATAM_4_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_4_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_3_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[3]),
	.F(HWDATAM_3_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_3_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_2_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[2]),
	.F(HWDATAM_2_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_2_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_1_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[1]),
	.F(HWDATAM_1_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_1_s5 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_0_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1]),
	.I1(HWDATA_Z[0]),
	.F(HWDATAM_0_8)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_0_s5 .INIT=4'h4;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegProt [0]),
	.I1(asel_dside),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HPROT_d[0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_2_s  (
	.I0(HADDR_Z[2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [2]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_2_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_3_s  (
	.I0(HADDR_Z[3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [3]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_3_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_4_s  (
	.I0(HADDR_Z[4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [4]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_4_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_5_s  (
	.I0(HADDR_Z[5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [5]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_5_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_6_s  (
	.I0(HADDR_Z[6]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [6]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_6_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_7_s  (
	.I0(HADDR_Z[7]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [7]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_7_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_8_s  (
	.I0(HADDR_Z[8]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [8]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[8])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_8_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_9_s  (
	.I0(HADDR_Z[9]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [9]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[9])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_9_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_10_s  (
	.I0(HADDR_Z[10]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [10]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[10])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_10_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_11_s  (
	.I0(HADDR_Z[11]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [11]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[11])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_11_s .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_12_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [12]),
	.I1(HADDR_Z[12]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[12])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_12_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_13_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [13]),
	.I1(HADDR_Z[13]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[13])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_13_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_14_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [14]),
	.I1(HADDR_Z[14]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[14])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_14_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_15_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [15]),
	.I1(HADDR_Z[15]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[15])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_15_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_16_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [16]),
	.I1(HADDR_Z[16]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[16])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_16_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_17_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [17]),
	.I1(HADDR_Z[17]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[17])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_17_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_18_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [18]),
	.I1(HADDR_Z[18]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[18])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_18_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_19_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [19]),
	.I1(HADDR_Z[19]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[19])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_19_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_20_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [20]),
	.I1(HADDR_Z[20]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[20])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_20_s .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_21_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [21]),
	.I1(HADDR_Z[21]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[21])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_21_s .INIT=16'hAC00;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HREADYMUX_d_s  (
	.I0(EXTFLASH0HREADYOUT_d),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/SlaveSel ),
	.F(EXTFLASH0HREADYMUX_d)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HREADYMUX_d_s .INIT=4'hB;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_4 [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_84 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_s0 .INIT=4'h1;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d_0_s0  (
	.I0(HSIZE[0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegSize [0]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/EXTFLASH0HSIZE_d_0_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d_0_s0 .INIT=8'h35;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d_1_s0  (
	.I0(HSIZE[1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegSize [1]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/EXTFLASH0HSIZE_d_1_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d_1_s0 .INIT=8'h35;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_22_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [22]),
	.I1(HADDR_Z[22]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_22_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_22_s0 .INIT=8'h53;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_23_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [23]),
	.I1(HADDR_Z[23]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_23_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_23_s0 .INIT=8'h53;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_25_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [25]),
	.I1(HADDR_Z[25]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_25_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_25_s0 .INIT=8'h53;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_26_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [26]),
	.I1(HADDR_Z[26]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_26_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_26_s0 .INIT=8'h53;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_28_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [28]),
	.I1(HADDR_Z[28]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_28_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_28_s0 .INIT=8'h53;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_29_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [29]),
	.I1(HADDR_Z[29]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_29_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_29_s0 .INIT=8'h53;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_30_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [30]),
	.I1(HADDR_Z[30]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_30_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_30_s0 .INIT=8'h53;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_31_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [31]),
	.I1(HADDR_Z[31]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_31_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_31_s0 .INIT=8'h53;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_5 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_76 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_6 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_10 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s0 .INIT=16'h8000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [20]),
	.I1(HADDR_Z[20]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_29_4 ),
	.I3(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s1 .INIT=16'h5030;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_8 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_28_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_23_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_22_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s2 .INIT=16'h8000;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [21]),
	.I1(HADDR_Z[21]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s4 .INIT=8'h53;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_22_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [22]),
	.I1(HADDR_Z[22]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[22])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_22_s1 .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_23_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [23]),
	.I1(HADDR_Z[23]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[23])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_23_s1 .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d_0_s1  (
	.I0(HSIZE[0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegSize [0]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HSIZE_d[0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d_0_s1 .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d_1_s1  (
	.I0(HSIZE[1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegSize [1]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HSIZE_d[1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d_1_s1 .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HWRITE_d_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegWrite ),
	.I1(asel_write),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HWRITE_d)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HWRITE_d_s1 .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_0_s0  (
	.I0(HADDR_Z[0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/RegAddr [0]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_0_s0 .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [30]),
	.I1(HADDR_Z[30]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_31_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_10 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s5 .INIT=16'h5300;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_30_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [30]),
	.I1(HADDR_Z[30]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[30])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_30_s1 .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_1_s0  (
	.I0(HADDR_Z[1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/RegAddr [1]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_1_s0 .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_28_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [28]),
	.I1(HADDR_Z[28]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[28])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_28_s1 .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_31_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [31]),
	.I1(HADDR_Z[31]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[31])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_31_s1 .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_29_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [29]),
	.I1(HADDR_Z[29]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[29])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_29_s1 .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_25_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [25]),
	.I1(HADDR_Z[25]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[25])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_25_s1 .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_26_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [26]),
	.I1(HADDR_Z[26]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[26])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_26_s1 .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_24_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [24]),
	.I1(HADDR_Z[24]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[24])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_24_s0 .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_27_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [27]),
	.I1(HADDR_Z[27]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.F(EXTFLASH0HADDR_d[27])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_27_s0 .INIT=16'hAC00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HTRANS_d_1_s1  (
	.I0(PendTranReg),
	.I1(HTRANS[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_4 [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_84 ),
	.F(EXTFLASH0HTRANS_d[1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HTRANS_d_1_s1 .INIT=16'h000E;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s6  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_4 [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_84 ),
	.F(EXTFLASH0HSEL_d)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s6 .INIT=8'h02;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_1_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegProt [1]),
	.I1(PendTranReg),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_4 [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_84 ),
	.F(EXTFLASH0HPROT_d[1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_1_s0 .INIT=16'h000B;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_4 [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(EXTFLASH0HREADYMUX_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/SlaveSel_s0  (
	.D(EXTFLASH0HSEL_d),
	.CLK(EXTFLASH0HCLK_d),
	.CE(EXTFLASH0HREADYMUX_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/SlaveSel )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/SlaveSel_s0 .INIT=1'b0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n64_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n64_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n64_s2 .INIT=16'hB0FF;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/iAddrInPort_1_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n64_6 ),
	.I1(EXTFLASH0HREADYOUT_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/SlaveSel ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/iAddrInPort_1_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/iAddrInPort_1_s4 .INIT=8'h45;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/NoPortNext_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HSEL_d_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_4 [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_84 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n64_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/NoPortNext_s2 .INIT=16'hFD00;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/iAddrInPort_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n64_6 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/iAddrInPort_1_8 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrInPort_4 [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/iAddrInPort_1_s0 .INIT=1'b0;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(EXTFLASH0HREADYMUX_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_84 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/AHB4HREADYMUX_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_112 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/AHB4HREADYMUX )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/AHB4HREADYMUX_s .INIT=4'hB;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/AHB4HSEL_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_85 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/NoPortNext_9 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HSEL )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/AHB4HSEL_s0 .INIT=8'h40;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/SlaveSel_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HSEL ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/AHB4HREADYMUX ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_112 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/SlaveSel_s0 .INIT=1'b0;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/NoPortNext_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/NoPortNext_9 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_86 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/NoPortNext_s2 .INIT=4'h8;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/NoPortNext_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_28_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_29_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_30_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/NoPortNext_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/NoPortNext_s3 .INIT=16'h8000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/NoPortNext_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_85 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/NoPortNext_9 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/NoPortNext_s4 .INIT=16'h8FFF;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/AHB4HREADYMUX ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_85 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s6  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_75 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_78 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to1_1 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s6 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s7  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_79 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_80 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to3_1 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s7 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s8  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_81 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_83 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to5_1 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s8 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s9  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_84 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_85 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to7_1 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s9 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s10  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/NoPort_50 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_87 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to9_1 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s10 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s11  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_90 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_91 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to11_1 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s11 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s12  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_92 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPort ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to13_1 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s12 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s13  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_93 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPort_118 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to15_1 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s13 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/AHB5HSEL_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/NoPort_50 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_10 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HSEL )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/AHB5HSEL_s .INIT=8'h10;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/AHB5HREADYMUX_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_113 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/AHB5HREADYMUX )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/AHB5HREADYMUX_s .INIT=4'hB;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/SlaveSel_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HSEL ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/AHB5HREADYMUX ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_113 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/SlaveSel_s0 .INIT=1'b0;
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to1_1 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to3_1 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [1]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to2 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to5_1 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to7_1 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [1]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to6 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to9_1 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to11_1 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [1]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to10 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to13_1 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to15_1 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [1]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to14 )
);
MUX2_LUT6 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to2 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to6 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [2]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to4 )
);
MUX2_LUT6 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to10 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to14 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [2]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to12 )
);
MUX2_LUT7 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to12 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [3]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/Active0to8 )
);
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/uOutputArb/NoPortNext_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_88 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_89 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/uOutputArb/NoPortNext_s1 .INIT=8'h0D;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/AHB5HREADYMUX ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/NoPort_50 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/AHB6HSEL_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_87 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB6HSEL_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HSEL )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/AHB6HSEL_s .INIT=16'h1000;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/AHB6HREADYMUX_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_114 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB6HREADYMUX )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/AHB6HREADYMUX_s .INIT=4'hB;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/AHB6HSEL_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_25_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_26_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_31_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB6HSEL_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/AHB6HSEL_s0 .INIT=8'h08;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/SlaveSel_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HSEL ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB6HREADYMUX ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_114 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/SlaveSel_s0 .INIT=1'b0;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/NoPortNext_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_88 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_89 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/NoPortNext_s1 .INIT=8'h07;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/NoPortNext_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_11 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_88 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/NoPortNext_s2 .INIT=8'h04;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/NoPortNext_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [24]),
	.I1(HADDR_Z[24]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_89 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/NoPortNext_s3 .INIT=8'h53;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB6HREADYMUX ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_87 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/uOutputArb/n48_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_90 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort_2_8 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/uOutputArb/n48_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/uOutputArb/n48_s3 .INIT=8'h8F;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/uOutputArb/iNoPort_s3  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/uOutputArb/n48_7 ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_90 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/uOutputArb/iNoPort_s3 .INIT=1'b1;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/AHB8HSEL_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_91 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_13 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_11 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HSEL )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/AHB8HSEL_s .INIT=8'h40;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/AHB8HREADYMUX_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_115 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/AHB8HREADYMUX )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/AHB8HREADYMUX_s .INIT=4'hB;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/SlaveSel_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HSEL ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/AHB8HREADYMUX ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_115 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/SlaveSel_s0 .INIT=1'b0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_91 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_11 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_13 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext_s1 .INIT=16'h8FFF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_25_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_26_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_31_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_11 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext_s4 .INIT=16'h0080;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [24]),
	.I1(HADDR_Z[24]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_13 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext_s5 .INIT=16'h5300;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/AHB8HREADYMUX ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_91 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/AHB9HSEL_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_92 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_10 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HSEL )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/AHB9HSEL_s .INIT=8'h40;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/AHB9HREADYMUX_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_116 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/AHB9HREADYMUX )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/AHB9HREADYMUX_s .INIT=4'hB;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/SlaveSel_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HSEL ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/AHB9HREADYMUX ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_116 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/SlaveSel_s0 .INIT=1'b0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/NoPortNext_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_92 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_10 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/NoPortNext_s1 .INIT=16'h8FFF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/NoPortNext_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [24]),
	.I1(HADDR_Z[24]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_11 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_10 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/NoPortNext_s3 .INIT=16'hAC00;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/AHB9HREADYMUX ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_92 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/AHB10HSEL_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/SlaveSel ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPort ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPortNext_8 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB10HREADYOUT ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/AHB10HSEL_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/AHB10HSEL_s1 .INIT=16'h30BA;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/AHB10HREADYMUX_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/SlaveSel ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB10HREADYOUT ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB10HREADYMUX )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/AHB10HREADYMUX_s0 .INIT=4'hD;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/SlaveSel_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/AHB10HSEL_6 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/SlaveSel )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/SlaveSel_s1 .INIT=1'b0;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPort ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPortNext_8 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext_s1 .INIT=8'h8F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext_11 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_31_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_13 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPortNext_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext_s2 .INIT=16'h2000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [25]),
	.I1(HADDR_Z[25]),
	.I2(PendTranReg),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_26_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext_11 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext_s4 .INIT=16'h00AC;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB10HREADYMUX ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPort )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HSEL_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_93 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HSEL )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HSEL_s .INIT=16'h1000;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HREADYMUX_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HREADYOUT ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_117 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HREADYMUX )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HREADYMUX_s .INIT=4'hB;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HSEL_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_28_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_29_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_30_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HSEL_s0 .INIT=8'h80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HSEL_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_9_89 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_26_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_25_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_31_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HSEL_s1 .INIT=16'h0008;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/SlaveSel_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HSEL ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HREADYMUX ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_117 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/SlaveSel_s0 .INIT=1'b0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_93 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext_11 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext_s1 .INIT=16'hF8FF;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/RegAddr_0 [27]),
	.I1(HADDR_Z[27]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_94 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext_s2 .INIT=8'h53;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_28_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_29_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/EXTFLASH0HADDR_d_30_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AHB11HSEL_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext_11 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext_s4 .INIT=16'h8000;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HREADYMUX ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPort_93 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/AHB12HSEL_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/SlaveSel ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPort_118 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPortNext_9 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB12HREADYOUT ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/AHB12HSEL_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/AHB12HSEL_s1 .INIT=16'h30BA;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/AHB12HREADYMUX_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/SlaveSel ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB12HREADYOUT ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB12HREADYMUX )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/AHB12HREADYMUX_s0 .INIT=4'hD;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/SlaveSel_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/AHB12HSEL_6 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/SlaveSel )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/SlaveSel_s1 .INIT=1'b0;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/NoPortNext_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPort_118 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPortNext_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/NoPortNext )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/NoPortNext_s1 .INIT=8'h8F;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/NoPortNext_s2  (
	.I0(HTRANS[1]),
	.I1(HREADY),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/NoPortNext_8_95 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/NoPortNext_s2 .INIT=8'h07;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/NoPortNext_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [3]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/AddrOutPort [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPortNext_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/NoPortNext_s3 .INIT=16'h8000;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/iNoPort_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/NoPortNext ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB12HREADYMUX ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPort_118 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/iNoPort_s0 .INIT=1'b1;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/trans_valid_s1  (
	.I0(PendTranReg),
	.I1(HTRANS[1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/trans_valid_s1 .INIT=4'h1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/trans_valid_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/trans_valid )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/trans_valid_s2 .INIT=16'h4500;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/nxt_hreadyout_s1  (
	.I0(PendTranReg),
	.I1(HTRANS[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHREADYOUT ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/nxt_hreadyout )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/nxt_hreadyout_s1 .INIT=16'h1FFF;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/HRESP_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/trans_valid ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHREADYOUT ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHRESP )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/HRESP_0_s0 .INIT=1'b0;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/HREADYOUT_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/nxt_hreadyout ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/GPIOHREADYOUT )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/HREADYOUT_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/trans_valid_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_109 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/trans_valid )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/trans_valid_s1 .INIT=16'h4500;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/nxt_hreadyout_s1  (
	.I0(PendTranReg),
	.I1(HTRANS[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HREADYOUT ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/nxt_hreadyout )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/nxt_hreadyout_s1 .INIT=16'h1FFF;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/HRESP_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/trans_valid ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HREADYOUT ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HRESP [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/HRESP_0_s0 .INIT=1'b0;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/HREADYOUT_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/nxt_hreadyout ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB1HREADYOUT )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/HREADYOUT_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [19]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_5 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n160_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [18]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n160_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n160_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n160_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n161_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [17]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n161_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n161_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n161_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n162_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [16]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n162_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n162_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n162_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n163_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [15]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n163_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n163_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n163_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n164_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [14]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n164_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n164_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n164_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n165_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [13]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n165_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n165_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n165_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n166_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[12]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n166_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n166_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n166_s0 .INIT=16'h440F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n167_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [11]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n167_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n167_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n167_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n168_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[10]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n168_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n168_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n168_s0 .INIT=16'h440F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n169_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[9]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n169_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n169_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n169_s0 .INIT=16'h440F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n170_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[8]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n170_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n170_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n170_s0 .INIT=16'h440F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n171_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[7]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n171_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n171_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n171_s0 .INIT=16'h440F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n172_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[6]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n172_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n172_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n172_s0 .INIT=16'h440F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[5]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s0 .INIT=16'h440F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n174_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[4]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n174_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n174_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n174_s0 .INIT=16'h440F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s0 .INIT=16'h440F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n176_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n176_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n176_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n176_s0 .INIT=16'h440F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n177_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n177_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n177_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n177_s0 .INIT=16'h440F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n178_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n178_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n178_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n178_s0 .INIT=16'h440F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_1_s10  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHWRITE ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_1_18 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_1_17 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_1_s10 .INIT=16'h10FF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_s10  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHWRITE ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/next_state_0_17 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_18 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_s10 .INIT=16'h00F8;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n158_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.I2(HWDATA_Z[20]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n158_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n158_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n157_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.I2(HWDATA_Z[21]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n157_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n157_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n156_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.I2(HWDATA_Z[22]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n156_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n156_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n155_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.I2(HWDATA_Z[23]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n155_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n155_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n154_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.I2(HWDATA_Z[24]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n154_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n154_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n153_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.I2(HWDATA_Z[25]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n153_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n153_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n152_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.I2(HWDATA_Z[26]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n152_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n152_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n151_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.I2(HWDATA_Z[27]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n151_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n151_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n150_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.I2(HWDATA_Z[28]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n150_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n150_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n149_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.I2(HWDATA_Z[29]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n149_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n149_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n148_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.I2(HWDATA_Z[30]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n148_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n148_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n147_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.I2(HWDATA_Z[31]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n147_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n147_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_2_s10  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_18 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_2_17 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_2_s10 .INIT=8'h60;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[19]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_s2 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n160_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[18]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n160_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n160_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n161_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[17]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n161_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n161_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n162_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[16]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n162_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n162_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n163_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[15]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n163_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n163_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n164_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[14]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n164_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n164_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n165_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[13]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n165_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n165_s1 .INIT=4'h4;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n166_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [12]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [12]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n166_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n166_s1 .INIT=16'h0777;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n167_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort [1]),
	.I1(HWDATA_Z[11]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n167_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n167_s1 .INIT=4'h4;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n168_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [10]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [10]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n168_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n168_s1 .INIT=16'h0777;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n169_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [9]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [9]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n169_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n169_s1 .INIT=16'h0777;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n170_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [8]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [8]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n170_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n170_s1 .INIT=16'h0777;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n171_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [7]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [7]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n171_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n171_s1 .INIT=16'h0777;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n172_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [6]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [6]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n172_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n172_s1 .INIT=16'h0777;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [5]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [5]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s1 .INIT=16'h0777;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n174_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [4]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [4]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n174_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n174_s1 .INIT=16'h0777;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [3]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s1 .INIT=16'h0777;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n176_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n176_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n176_s1 .INIT=16'h0777;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n177_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n177_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n177_s1 .INIT=16'h0777;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n178_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [0]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n178_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n178_s1 .INIT=16'h0777;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_1_s11  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_18 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_1_18 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_1_s11 .INIT=8'hE3;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_s11  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/next_state_0_17 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_s11 .INIT=4'h4;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_s12  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_5 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_ACK_O ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_18 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_s12 .INIT=8'hD0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_18 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_s4 .INIT=16'hFF40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_pwrite ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_0_8 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_s3 .INIT=8'h40;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select_s1  (
	.I0(PendTranReg),
	.I1(HTRANS[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHREADYMUX ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select_s1 .INIT=16'hE000;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_set_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHWRITE ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_set )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_set_s2 .INIT=4'h8;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_12_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [14])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_12_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_11_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [13])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_11_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_10_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [12])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_10_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_9_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [11])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_9_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_8_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [10])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_8_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_7_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [9])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_7_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_6_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [8])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_5_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_4_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/wr_reg_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHWRITE ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_pwrite )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/wr_reg_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_2_17 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg_2_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_1_17 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg_1_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_13_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBINTHADDR [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [15])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_13_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n147_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[31])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_30_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n148_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[30])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_30_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_29_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n149_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[29])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_29_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_28_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n150_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[28])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_28_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_27_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n151_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[27])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_27_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_26_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n152_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[26])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_26_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_25_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n153_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[25])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_25_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_24_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n154_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[24])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_24_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_23_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n155_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[23])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_23_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_22_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n156_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[22])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_22_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_21_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n157_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[21])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_21_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_20_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n158_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[20])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_20_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_19_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[19])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_19_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_18_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n160_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[18])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_18_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_17_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n161_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[17])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_17_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_16_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n162_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[16])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_16_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_15_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n163_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[15])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_15_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_14_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n164_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[14])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_14_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_13_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n165_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[13])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_13_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_12_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n166_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[12])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_12_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_11_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n167_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[11])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_11_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_10_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n168_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[10])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_10_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_9_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n169_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[9])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_9_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_8_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n170_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[8])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_8_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_7_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n171_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_7_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_6_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n172_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_6_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_5_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_5_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_4_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n174_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_4_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_3_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_3_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_2_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n176_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_2_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_1_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n177_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_1_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_0_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n178_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_10 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg_120[0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_0_s1 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_set ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg_s1 .INIT=1'b0;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_s12  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_14 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_s12 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_s13  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/uart0_rxint ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_15 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_s13 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_s12  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_14 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_s12 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_s13  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/uart0_txint ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_15 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_s13 .INIT=8'hCA;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_pwrite ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_s0 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n88_3 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_s0 .INIT=4'h8;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable08_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n92_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable08 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable08_s0 .INIT=4'h8;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s0 .INIT=16'h40FF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_9 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_11 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s0 .INIT=16'hF044;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_5 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s0 .INIT=16'hFF10;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_5 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_s0 .INIT=16'h30EA;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_9 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s0 .INIT=16'h40FF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_9 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s0 .INIT=16'h40FF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_s0 .INIT=16'h40FF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_0_8 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_5 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s0 .INIT=16'hFFF8;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [5]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s0 .INIT=16'h1000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_15_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [19]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_15_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [15]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [15])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_15_s0 .INIT=16'hAA3C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_14_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [18]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_14_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [14]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [14])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_14_s0 .INIT=16'hAA3C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_13_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [17]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [13]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_13_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [13])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_13_s0 .INIT=16'hAA3C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_12_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [16]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_12_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [12]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [12])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_12_s0 .INIT=16'hAA3C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_11_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [15]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_11_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [11]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [11])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_11_s0 .INIT=16'hAA3C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_10_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [14]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [10]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_10_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [10])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_10_s0 .INIT=16'hAA3C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_9_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [13]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_9_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [9]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [9])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_9_s0 .INIT=16'hAA3C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_8_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [12]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [8]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_8_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [8])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_8_s0 .INIT=16'hAA3C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_7_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [11]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_7_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [7]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_7_s0 .INIT=16'hAA3C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_6_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [10]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_6_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [6]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_6_s0 .INIT=16'hAA3C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_5_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [9]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [5]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_5_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_5_s0 .INIT=16'hAA3C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_4_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [8]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_4_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [4]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_4_s0 .INIT=16'hAA3C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_3_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [7]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_3_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_3_s0 .INIT=16'hAA3C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_2_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [6]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_2_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_2_s0 .INIT=16'hAA3C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_1_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_1_s0 .INIT=16'hAAC3;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/baud_updated ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_s0 .INIT=8'hFE;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n378_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n378_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n378_s0 .INIT=4'hE;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_6_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [6]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [7]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_6_s0 .INIT=8'hAC;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_5_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [6]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_5_s0 .INIT=8'hAC;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_4_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [5]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_4_s0 .INIT=8'hAC;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_3_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [4]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_3_s0 .INIT=8'hAC;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_2_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_2_s0 .INIT=8'hAC;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_1_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_1_s0 .INIT=8'hAC;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_0_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_0_s0 .INIT=8'hAC;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_6 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_s0 .INIT=16'h13B1;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_reg_txd_s0  (
	.I0(UART0TXD_d),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_txd ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_reg_txd )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_reg_txd_s0 .INIT=4'h6;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_in_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_in )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_in_s0 .INIT=8'hE8;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc_s0 .INIT=8'h80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample_s0 .INIT=16'h8000;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun_s0 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_update_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_in ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_update )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_update_s0 .INIT=8'hF4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set_1_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set_1_s0 .INIT=4'h8;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set_0_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set_0_s0 .INIT=8'h80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n681_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_4 ),
	.I1(rwdata_reg_120[0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n95_5 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n681_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n681_s0 .INIT=16'hFF80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n687_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_4 ),
	.I1(rwdata_reg_120[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n95_5 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n687_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n687_s0 .INIT=16'hFF80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s22  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_28 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_35 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_30 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_27 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s22 .INIT=16'h0C05;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_0_s19  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_0_26 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_0_s19 .INIT=8'hF8;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_overrun_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_4 ),
	.I1(rwdata_reg_120[3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n90_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_overrun_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_overrun_s2 .INIT=16'hFF80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_overrun_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_4 ),
	.I1(rwdata_reg_120[2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n90_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_overrun ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_overrun_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_overrun_s2 .INIT=16'hFF80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_7 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_35 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [3]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_0_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_s2 .INIT=16'hF33B;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full_s2 .INIT=4'hE;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_s23  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_29 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_s23 .INIT=8'h70;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_2_s24  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_5 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_2_31 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [3]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_2_s24 .INIT=16'h0B04;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_3_s24  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_5 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_2_31 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_3_s24 .INIT=16'h100C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_s19  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_25 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_24 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_s19 .INIT=16'hD304;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_2_s20  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_2_27 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_2_26 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_2_s20 .INIT=8'h14;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_3_s20  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_3_27 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_3_26 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_3_s20 .INIT=16'h00D7;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_txd_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_txd )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_txd_s1 .INIT=16'hDF50;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_6 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_s1 .INIT=8'h14;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_1_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_6 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_1_s1 .INIT=16'h0708;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_2_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_6 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_2_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_2_s1 .INIT=8'h14;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_3_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_6 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_3_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_3_s1 .INIT=8'h14;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_3_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt [3]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_3_s1 .INIT=16'hF7F8;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_2_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/baud_updated ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_2_s1 .INIT=16'hFEF1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [12]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [13]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_5 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/next_state_0_17 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_s1 .INIT=16'h1000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_pwrite ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_s1 .INIT=16'h4000;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s2 .INIT=4'h8;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_0_8 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [7]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_8 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s3 .INIT=8'h07;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [6]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s1 .INIT=16'hF53C;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s1 .INIT=4'h4;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s2 .INIT=8'h10;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_5 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_s1 .INIT=16'hF800;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_overrun ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s1 .INIT=16'hE033;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_0_8 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_7 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s2 .INIT=16'h7077;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_overrun ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s1 .INIT=16'hB303;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_0_8 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s2 .INIT=8'h07;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_0_8 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_s1 .INIT=8'h07;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_17 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s2 .INIT=8'h40;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s3 .INIT=16'h8F00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_6 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s1 .INIT=16'hE000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [3]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_8 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s2 .INIT=16'h0100;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_15_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [13]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [14]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_13_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_15_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_15_s1 .INIT=8'h10;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_14_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [13]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_13_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_14_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_14_s1 .INIT=4'h4;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_13_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [10]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [11]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [12]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_10_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_13_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_13_s1 .INIT=16'h0100;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_12_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [10]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [11]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_10_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_12_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_12_s1 .INIT=8'h10;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_10_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [8]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [9]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_8_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_10_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_10_s1 .INIT=8'h10;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_9_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [8]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_8_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_9_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_9_s1 .INIT=4'h4;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_8_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [6]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [7]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_5_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_8_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_8_s1 .INIT=16'h0100;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_7_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [6]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_5_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_7_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_7_s1 .INIT=8'h10;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_5_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [4]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_3_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_5_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_5_s1 .INIT=8'h10;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_3_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_3_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_3_s1 .INIT=8'h01;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_2_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_2_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_2_s1 .INIT=4'h1;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_5 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_s1 .INIT=8'h10;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [3]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_s1 .INIT=4'h1;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_3_6 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [6]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_s2 .INIT=8'h07;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_s3 .INIT=8'h0E;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_in ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_s1 .INIT=16'h0100;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc_s1 .INIT=8'h80;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample_s1 .INIT=4'h1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_5 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n88_3 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun_s1 .INIT=16'h4000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s23  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_5 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_33 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_28 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s23 .INIT=16'h77F0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s25  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [3]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_30 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s25 .INIT=16'hF800;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_0_s20  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [0]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_0_26 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_0_s20 .INIT=16'h09D0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_s3 .INIT=16'h1000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_s24  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_6 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_30 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_29 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_s24 .INIT=16'hF38C;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_2_s25  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_2_31 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_2_s25 .INIT=4'h8;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_s20  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_25 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_s20 .INIT=16'h0770;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_2_s21  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_2_27 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_2_s21 .INIT=8'h80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_3_s21  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [3]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_3_27 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_3_s21 .INIT=16'hF78F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_s2 .INIT=16'h4000;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_2_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_2_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_2_s2 .INIT=8'h80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_3_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_3_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_3_s2 .INIT=16'h8000;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_3_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_3_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_3_s2 .INIT=8'h01;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [15]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [14]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_s2 .INIT=4'h4;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [8]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [9]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [10]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [11]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_s2 .INIT=16'h0001;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_9 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [6]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [7]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [8]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s4 .INIT=16'h8000;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [7]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n88_3 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s5 .INIT=8'h80;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [6]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [6]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s4 .INIT=8'hC5;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [5]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_7 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s3 .INIT=16'hBBF0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [4]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_s2 .INIT=16'h0C0A;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s3 .INIT=16'h03F5;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s4 .INIT=8'hE9;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s3 .INIT=16'hF503;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s4 .INIT=16'hB000;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_17 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_s2 .INIT=8'h40;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [6]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [7]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [13]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [14]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s3 .INIT=16'h0001;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_18 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [10]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [11]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s4 .INIT=16'h000D;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [8]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [9]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [12]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [15]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s5 .INIT=16'h0001;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_5 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [3]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_s2 .INIT=16'hBFFC;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_s25  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [3]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_30 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_s25 .INIT=16'hACCC;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s6  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [9]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [10]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [11]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s6 .INIT=8'h80;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [5]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s4 .INIT=8'h35;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_4_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_4_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_4_s2 .INIT=16'h0001;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s27  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [3]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_33 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s27 .INIT=8'h01;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_11_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [10]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [8]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [9]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_8_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_11_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_11_s2 .INIT=16'h0100;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_6_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [4]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_3_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_6_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_6_s2 .INIT=16'h0100;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_0_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s4 .INIT=16'h1000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_5 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [5]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [6]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [7]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s5 .INIT=16'h0002;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s28  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_6 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_3_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [3]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [6]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_35 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s28 .INIT=16'h0015;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s6  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [5]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_7 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_11 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s6 .INIT=16'h4000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_7_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [7]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_7_s2 .INIT=16'hFEFF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_s3 .INIT=16'hABAA;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_overrun_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n88_3 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_overrun )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_overrun_s1 .INIT=16'h4000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_0_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/baud_updated ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_0_s1 .INIT=16'hAAA3;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_3_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/baud_updated ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_3_6 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_3_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_3_s4 .INIT=16'hDEEE;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/baud_updated ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_s1 .INIT=4'hE;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_1_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/baud_updated ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_1_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_1_s3 .INIT=16'hFABE;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_0_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/baud_updated ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_0_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_0_s3 .INIT=8'hBE;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n97_5 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10_s2 .INIT=4'h8;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_2_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_2_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_2_s3 .INIT=16'h1222;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_s2 .INIT=4'hE;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_1_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_1_s3 .INIT=16'h1450;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_0_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_0_s3 .INIT=8'h14;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_6_s0  (
	.D(rwdata_reg_120[6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_5_s0  (
	.D(rwdata_reg_120[5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_4_s0  (
	.D(rwdata_reg_120[4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_3_s0  (
	.D(rwdata_reg_120[3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_2_s0  (
	.D(rwdata_reg_120[2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_1_s0  (
	.D(rwdata_reg_120[1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_0_s0  (
	.D(rwdata_reg_120[0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_overrun_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_overrun_6 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_overrun )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_overrun_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_overrun_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_overrun ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_overrun_6 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_overrun )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_overrun_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_6_s0  (
	.D(rwdata_reg_120[6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable08 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_5_s0  (
	.D(rwdata_reg_120[5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable08 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_4_s0  (
	.D(rwdata_reg_120[4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable08 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_3_s0  (
	.D(rwdata_reg_120[3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable08 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_2_s0  (
	.D(rwdata_reg_120[2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable08 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_1_s0  (
	.D(rwdata_reg_120[1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable08 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_0_s0  (
	.D(rwdata_reg_120[0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable08 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_19_s0  (
	.D(rwdata_reg_120[19]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [19])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_19_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_18_s0  (
	.D(rwdata_reg_120[18]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [18])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_18_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_17_s0  (
	.D(rwdata_reg_120[17]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [17])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_17_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_16_s0  (
	.D(rwdata_reg_120[16]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [16])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_16_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_15_s0  (
	.D(rwdata_reg_120[15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [15])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_15_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_14_s0  (
	.D(rwdata_reg_120[14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [14])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_14_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_13_s0  (
	.D(rwdata_reg_120[13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [13])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_13_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_12_s0  (
	.D(rwdata_reg_120[12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [12])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_12_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_11_s0  (
	.D(rwdata_reg_120[11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [11])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_11_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_10_s0  (
	.D(rwdata_reg_120[10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [10])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_10_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_9_s0  (
	.D(rwdata_reg_120[9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [9])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_9_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_8_s0  (
	.D(rwdata_reg_120[8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/reg_baud_div [8])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_8_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_7_s0  (
	.D(rwdata_reg_120[7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_7_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_6_s0  (
	.D(rwdata_reg_120[6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_5_s0  (
	.D(rwdata_reg_120[5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_4_s0  (
	.D(rwdata_reg_120[4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_3_s0  (
	.D(rwdata_reg_120[3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_2_s0  (
	.D(rwdata_reg_120[2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_1_s0  (
	.D(rwdata_reg_120[1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0_s0  (
	.D(rwdata_reg_120[0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_7_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_7_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_6_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_5_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_4_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0 [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_enable ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/read_mux_byte0_reg [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_15_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [15])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_15_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_14_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [14])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_14_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_13_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [13])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_13_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_12_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [12])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_12_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_11_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [11])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_11_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_10_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [10])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_10_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_9_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [9])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_9_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_8_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [8])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_8_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_7_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_7_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_6_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_5_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_4_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_7 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n378_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_7 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_0_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_0_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_0_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_27 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_0_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_7_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_7_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_6_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_5_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_4_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_0_s0 .INIT=1'b0;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_sync_1_s0  (
	.D(UART0RXD_d),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [1]),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_sync_1 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_sync_1_s0 .INIT=1'b1;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_sync_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_sync_1 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl [1]),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_sync_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_sync_2_s0 .INIT=1'b1;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf_2_s0 .INIT=1'b1;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf_1_s0 .INIT=1'b1;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_sync_2 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf_0_s0 .INIT=1'b1;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_3_26 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_update ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_2_26 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_update ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_24 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_update ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_update ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full_6 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_7_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_in ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_7_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_6_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_5_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_4_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_6_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_in ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_5_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_4_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_txintr_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n681_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/uart0_txint )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_txintr_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rxintr_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n687_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/uart0_rxint )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rxintr_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_7_s0  (
	.D(rwdata_reg_120[7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_7_s0 .INIT=1'b0;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_txd_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_txd ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_reg_txd ),
	.PRESET(n74_6),
	.Q(UART0TXD_d)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_txd_s0 .INIT=1'b1;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_3_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_3_9 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_3_s1 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_1_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_1_8 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_1_s1 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_0_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_0_8 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_0_s1 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/baud_updated_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/baud_updated )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/baud_updated_s1 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_2_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_2_8 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_2_s1 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_1_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_1_s1 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_0_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_0_s1 .INIT=1'b0;
ALU \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s8  (
	.I0(VCC),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [0]),
	.I3(GND),
	.CIN(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [3]),
	.COUT(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_12 ),
	.SUM(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_9_SUM )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s8 .ALU_MODE=1;
ALU \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s9  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [1]),
	.I3(GND),
	.CIN(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_12 ),
	.COUT(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_14 ),
	.SUM(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_10_SUM )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s9 .ALU_MODE=1;
ALU \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s10  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [2]),
	.I3(GND),
	.CIN(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_14 ),
	.COUT(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_16 ),
	.SUM(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_11_SUM )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s10 .ALU_MODE=1;
ALU \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s11  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0 [3]),
	.I3(GND),
	.CIN(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_16 ),
	.COUT(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_18 ),
	.SUM(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_12_SUM )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s11 .ALU_MODE=1;
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_s11  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_14 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_15 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_17 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_s11  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_14 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_15 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_17 )
);
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n708_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [7]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n672_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n708_s2 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n710_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [7]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n674_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n710_s2 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n711_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [6]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n675_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n711_s2 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n712_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [5]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n676_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n712_s2 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n713_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [4]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n677_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n713_s2 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n714_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n678_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n714_s2 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n715_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n679_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n715_s2 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n708_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [7]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n690_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n708_s1 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n710_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [7]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n692_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n710_s1 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n711_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [6]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n693_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n711_s1 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n712_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [5]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n694_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n712_s1 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n713_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [4]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n695_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n713_s1 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n714_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n696_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n714_s1 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n715_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n697_2 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n715_s1 .INIT=8'hCA;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n88_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n88_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n88_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n88_s0 .INIT=16'h0100;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n162_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_wr ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n162_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n162_s0 .INIT=4'h8;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_wr ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw10_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_s0 .INIT=4'h8;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [7]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_s0 .INIT=8'hC5;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [6]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_s0 .INIT=8'hC5;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [5]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_s0 .INIT=8'hC5;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [4]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_s0 .INIT=8'hC5;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_s0 .INIT=8'hC5;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_s0 .INIT=8'hC5;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n319_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n319_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n319_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n319_s0 .INIT=8'hA3;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_s0 .INIT=8'hC5;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n386_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_wr ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw0c_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n386_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n386_s0 .INIT=4'h8;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_s1  (
	.I0(SCLK_d),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpol ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_s1 .INIT=8'h5C;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n428_s0  (
	.I0(SCLK_d),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpha ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n428_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n428_s0 .INIT=8'h90;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n429_s0  (
	.I0(MISO_d),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [6]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n429_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n429_s0 .INIT=8'hAC;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n430_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [7]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n430_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n430_s0 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n431_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [6]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n431_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n431_s0 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n432_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [5]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n432_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n432_s0 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n433_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [4]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n433_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n433_s0 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n434_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n434_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n434_s0 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n435_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n435_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n435_s0 .INIT=8'hCA;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n436_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [1]),
	.I1(MISO_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n436_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n436_s0 .INIT=8'hAC;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n460_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [0]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n460_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n460_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n460_s0 .INIT=16'hBF00;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n1007_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n1007_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpol ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpha ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n1007_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n1007_s0 .INIT=8'hEB;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [0]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_s0 .INIT=16'h4000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n709_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [6]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [6]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_3 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n709_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n709_s0 .INIT=16'h0C0A;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n716_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_3 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n716_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n716_s0 .INIT=16'hCA00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n742_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n460_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [0]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n742_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n742_s0 .INIT=16'h1000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s0 .INIT=16'h1000;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n765_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rrdy ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_3 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rrdy_8 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n765_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n765_s0 .INIT=8'hB8;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n778_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/pending_data ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n778_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n778_s1 .INIT=16'h0001;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s12  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_19 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_20 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_21 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_18 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s12 .INIT=16'hFFF1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/pending_data_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n162_3 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/pending_data_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/pending_data_s3 .INIT=16'hFF10;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_2_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_1_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_2_s4 .INIT=16'hFEFF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_9 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_10 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_11 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_14 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s3 .INIT=16'hFFFE;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_9 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n1007_3 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s3 .INIT=16'hFF10;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_11 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_3 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_s3 .INIT=8'hF8;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_toe_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_ACK_O ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_wr ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n752_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_toe_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_toe_s3 .INIT=16'hFF80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rrdy_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_ACK_O ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_3 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rrdy_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rrdy_s3 .INIT=16'hFF80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_s2 .INIT=16'h2003;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s13  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_21 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_20 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s13 .INIT=16'h070C;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n614_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n614_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n614_s1 .INIT=8'h60;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n613_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n613_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n613_s1 .INIT=8'h78;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n612_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n612_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n612_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n612_s1 .INIT=8'h60;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n611_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n612_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [4]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n611_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n611_s1 .INIT=8'h78;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n610_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [4]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n612_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n610_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n610_s1 .INIT=8'h80;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n537_s12  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_20 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_14 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n537_18 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n537_s12 .INIT=4'hE;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_s1 .INIT=4'h4;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n478_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n478_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n478_s1 .INIT=8'h60;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n477_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n477_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n477_s1 .INIT=16'h7800;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n476_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n476_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n476_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n476_s1 .INIT=8'h60;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n475_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_6 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n476_6 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n475_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n475_s1 .INIT=8'h80;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_itrdy ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n311_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_irrdy ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n311_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n311_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n310_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ie ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n310_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n310_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n308_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_sso ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n308_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n308_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n88_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [6]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [7]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n88_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n88_s1 .INIT=8'h01;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n90_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n88_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n90_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n90_s1 .INIT=8'h40;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_s1 .INIT=4'h8;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_5 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [7]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_s1 .INIT=16'h0FBB;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [6]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_s1 .INIT=8'h5C;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_s1 .INIT=8'h5C;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_s1 .INIT=8'h5C;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_s1 .INIT=8'h5C;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_s1 .INIT=8'h5C;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n319_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpha ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_9 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n319_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n319_s1 .INIT=16'h0777;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [0]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_s1 .INIT=16'h0FEE;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n460_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n460_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n460_s1 .INIT=8'h40;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n1007_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_9 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n1007_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n1007_s1 .INIT=16'h4000;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_s1 .INIT=8'h14;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [4]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s1 .INIT=16'h0100;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s13  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/pending_data ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_21 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_19 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s13 .INIT=16'hCFF5;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s14  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_22 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_20 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s14 .INIT=16'h0700;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s15  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_9 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_21 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s15 .INIT=16'h4000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s4 .INIT=16'h1000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_10 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s5 .INIT=16'h4000;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s6  (
	.I0(SCLK_d),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpha ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_11 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s6 .INIT=8'h60;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [3]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [4]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [5]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s4 .INIT=16'h0001;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s14  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_22 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_23 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_21 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s14 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_9 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_14 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_s2 .INIT=8'h0D;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n612_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n612_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n612_s2 .INIT=8'h80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [0]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_s2 .INIT=16'h00FE;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n476_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n476_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n476_s2 .INIT=8'h80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_6 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [12]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [13]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/next_state_0_17 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_s2 .INIT=16'h8000;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_toe ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_roe ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_s2 .INIT=4'h1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_itoe ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rrdy ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_s2 .INIT=16'h0F77;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_iroe ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_trdy ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_s2 .INIT=16'h0F77;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_tmt ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_s2 .INIT=16'h0F77;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_toe ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_s2 .INIT=16'h0F77;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpol ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_7 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_roe ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_s2 .INIT=16'h0F77;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw10_cs ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ssmask [0]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw0c_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_s2 .INIT=16'h0F77;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s2 .INIT=16'h9009;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s16  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_22 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s16 .INIT=16'h4000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s15  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpol ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpha ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [3]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_22 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s15 .INIT=16'hF69F;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s16  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [4]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpol ),
	.I2(SCLK_d),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_24 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_23 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s16 .INIT=16'h1400;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_10 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_9 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_s3 .INIT=16'hF53F;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw0c_cs ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw10_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_7 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_s3 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [14]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [15]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_s3 .INIT=4'h4;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s17  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [5]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_24 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s17 .INIT=16'h4001;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s8  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n460_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_22 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_23 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_14 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s8 .INIT=16'h2000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_9 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_7 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_14 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_s4 .INIT=16'h0051;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n97_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n88_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n97_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n97_s1 .INIT=16'h1000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_s4 .INIT=16'h2000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n95_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n88_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n95_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n95_s1 .INIT=16'h2000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n90_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n88_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n90_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n90_s2 .INIT=16'h1000;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_trdy_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_wr ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_ACK_O ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n742_3 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_trdy_10 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_trdy_s4 .INIT=16'hFF80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n752_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_trdy ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_ACK_O ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_wr ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n752_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n752_s1 .INIT=16'h4000;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n163_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_trdy ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_wr ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n163_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n163_s1 .INIT=8'h80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n92_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n88_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [4]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_paddr [3]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n92_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n92_s1 .INIT=16'h0400;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw0c_cs ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw10_cs ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_s4 .INIT=16'h0100;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n108_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_pwrite ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n108_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n108_s1 .INIT=8'h40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_s4  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_pwrite ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg [0]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_s4 .INIT=8'h80;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n225_s5  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_ACK_O ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/read_wait_done ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/ahb2apb_pwrite ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/n105_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n225_10 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n225_s5 .INIT=16'h5400;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n225_s7  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_ACK_O ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/read_wait_done ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n108_5 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n225_14 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n225_s7 .INIT=8'h54;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n90_6 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw08_cs_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n92_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw08_cs )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw08_cs_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw0c_cs_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n95_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw0c_cs )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw0c_cs_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw10_cs_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n97_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw10_cs )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw10_cs_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_wr_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_8 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_wr )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_wr_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n108_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_12_s0  (
	.D(rwdata_reg_120[12]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [12])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_12_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_10_s0  (
	.D(rwdata_reg_120[10]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [10])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_10_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_9_s0  (
	.D(rwdata_reg_120[9]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [9])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_9_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_8_s0  (
	.D(rwdata_reg_120[8]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [8])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_8_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_7_s0  (
	.D(rwdata_reg_120[7]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_7_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_6_s0  (
	.D(rwdata_reg_120[6]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_6_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_5_s0  (
	.D(rwdata_reg_120[5]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_5_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_4_s0  (
	.D(rwdata_reg_120[4]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_4_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_3_s0  (
	.D(rwdata_reg_120[3]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_3_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_2_s0  (
	.D(rwdata_reg_120[2]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_2_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_1_s0  (
	.D(rwdata_reg_120[1]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_1_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_0_s0  (
	.D(rwdata_reg_120[0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_7_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_7_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_6_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_5_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_7_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n163_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_7_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_6_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n163_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_5_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n163_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_4_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n163_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n163_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n163_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n163_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n163_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpha_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpha )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpha_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpol_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpol )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpol_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_iroe_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_iroe )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_iroe_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_itoe_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_itoe )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_itoe_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_itrdy_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_itrdy )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_itrdy_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_irrdy_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_irrdy )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_irrdy_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ie_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ie )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ie_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_sso_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_sso )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_sso_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_12_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n308_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [12])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_12_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n310_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [10])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_9_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n311_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [9])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_9_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [8])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_7_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_7_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_6_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_4_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n319_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_DAT_O [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ssmask_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n386_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ssmask [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ssmask_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n429_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n428_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_6_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n430_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n428_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_5_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n431_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n428_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_4_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n432_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n428_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n433_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n428_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n434_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n428_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n435_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n428_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n436_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n428_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n460_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_latch_flag )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_4_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n475_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_4_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n476_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n477_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n478_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status_2_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status_1_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status_0_s0 .INIT=1'b0;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_tmt_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n778_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_tmt )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_tmt_s0 .INIT=1'b1;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/n88_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs_s0 .INIT=1'b0;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/NSS_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n390_6 ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(NSS_d)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/NSS_0_s0 .INIT=1'b1;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/pending_data_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n162_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/pending_data_8 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/pending_data )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/pending_data_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n610_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_8 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_4_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n611_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_8 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_4_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_3_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n612_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_8 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_3_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_2_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n613_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_8 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_2_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_1_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n614_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_8 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_1_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_0_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_9 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_8 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_0_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n1007_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_8 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n708_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_5 ),
	.CLEAR(n74_6),
	.Q(MOSI_d)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n709_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n710_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n711_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n712_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n713_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n714_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n715_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n716_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_5 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1 .INIT=1'b0;
DFFPE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_trdy_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n742_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_trdy_10 ),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_trdy )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_trdy_s1 .INIT=1'b1;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_toe_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n752_5 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_toe_8 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_toe )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_toe_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rrdy_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rrdy_8 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rrdy )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rrdy_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_roe_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n765_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_roe )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_roe_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SCLK_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_4 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_6 ),
	.CLEAR(n74_6),
	.Q(SCLK_d)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SCLK_s1 .INIT=1'b0;
DFFNCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_2_s3  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n537_18 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_1_9 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_2_s3 .INIT=1'b0;
DFFNCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_1_s3  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_20 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_1_9 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_1_s3 .INIT=1'b0;
DFFNCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_0_s3  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_18 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_1_9 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_0_s3 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n225_10 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/SPI_ACK_O )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/read_wait_done_s4  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n225_14 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/read_wait_done )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/read_wait_done_s4 .INIT=1'b0;
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n708_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n690_2 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n672_2 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_3 ),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n708_3 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n710_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n692_2 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n674_2 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_3 ),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n710_3 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n711_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n693_2 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n675_2 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_3 ),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n711_3 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n712_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n694_2 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n676_2 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_3 ),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n712_3 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n713_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n695_2 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n677_2 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_3 ),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n713_3 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n714_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n696_2 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n678_2 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_3 ),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n714_3 )
);
MUX2_LUT5 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n715_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n697_2 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n679_2 ),
	.S0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_3 ),
	.O(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n715_3 )
);
LUT1 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n390_s2  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ssmask [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n390_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n390_s2 .INIT=2'h1;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PENABLE_d_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [0]),
	.F(APB1PENABLE_d)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PENABLE_d_s .INIT=8'h40;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_6 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHWRITE ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_s0 .INIT=16'h8F00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_1_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_6 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHWRITE ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_1_s0 .INIT=16'h2F00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_2_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_5 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_2_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHWRITE ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_2_s0 .INIT=16'h2F00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_3_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_5 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_2_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHWRITE ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt [3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_3_s0 .INIT=16'h1F00;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_set_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHREADYMUX ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHSEL ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHWRITE ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_set )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_set_s0 .INIT=16'h4000;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n107_s0  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_set ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n107_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n107_s0 .INIT=4'hE;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n163_s0  (
	.I0(APB1PRDATA_d[31]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n163_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n163_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n163_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n164_s0  (
	.I0(APB1PRDATA_d[30]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n164_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n164_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n164_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n165_s0  (
	.I0(APB1PRDATA_d[29]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n165_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n165_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n165_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n166_s0  (
	.I0(APB1PRDATA_d[28]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n166_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n166_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n166_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n167_s0  (
	.I0(APB1PRDATA_d[27]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n167_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n167_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n167_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n168_s0  (
	.I0(APB1PRDATA_d[26]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n168_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n168_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n168_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n169_s0  (
	.I0(APB1PRDATA_d[25]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n169_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n169_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n169_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n170_s0  (
	.I0(APB1PRDATA_d[24]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n170_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n170_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n170_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n171_s0  (
	.I0(APB1PRDATA_d[23]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n171_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n171_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n171_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n172_s0  (
	.I0(APB1PRDATA_d[22]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n172_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n172_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n172_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n173_s0  (
	.I0(APB1PRDATA_d[21]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n173_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n173_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n173_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n174_s0  (
	.I0(APB1PRDATA_d[20]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n174_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n174_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n174_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n175_s0  (
	.I0(APB1PRDATA_d[19]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n175_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n175_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n175_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n176_s0  (
	.I0(APB1PRDATA_d[18]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n176_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n176_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n176_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n177_s0  (
	.I0(APB1PRDATA_d[17]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n177_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n177_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n177_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n178_s0  (
	.I0(APB1PRDATA_d[16]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n178_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n178_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n178_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n179_s0  (
	.I0(APB1PRDATA_d[15]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n179_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n179_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n179_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n180_s0  (
	.I0(APB1PRDATA_d[14]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n180_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n180_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n180_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n181_s0  (
	.I0(APB1PRDATA_d[13]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n181_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n181_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n181_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n182_s0  (
	.I0(APB1PRDATA_d[12]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n182_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n182_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n182_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n183_s0  (
	.I0(APB1PRDATA_d[11]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n183_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n183_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n183_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n184_s0  (
	.I0(APB1PRDATA_d[10]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n184_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n184_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n184_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n185_s0  (
	.I0(APB1PRDATA_d[9]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n185_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n185_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n185_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n186_s0  (
	.I0(APB1PRDATA_d[8]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n186_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n186_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n186_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n187_s0  (
	.I0(APB1PRDATA_d[7]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n187_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n187_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n187_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n188_s0  (
	.I0(APB1PRDATA_d[6]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n188_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n188_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n188_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n189_s0  (
	.I0(APB1PRDATA_d[5]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n189_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n189_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n189_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n190_s0  (
	.I0(APB1PRDATA_d[4]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n190_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n190_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n190_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n191_s0  (
	.I0(APB1PRDATA_d[3]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n191_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n191_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n191_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n192_s0  (
	.I0(APB1PRDATA_d[2]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n192_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n192_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n192_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n193_s0  (
	.I0(APB1PRDATA_d[1]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n193_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n193_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n193_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n194_s0  (
	.I0(APB1PRDATA_d[0]),
	.I1(APB1PSEL_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n194_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n194_3 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n194_s0 .INIT=16'hF088;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_1_s10  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHWRITE ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_1_18 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_1_17 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_1_s10 .INIT=16'h10FF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_s10  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_17 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_set ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [0]),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_18 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_s10 .INIT=16'hFF0E;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_9 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_s3 .INIT=16'hFF40;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_2_s10  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [2]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_2_17 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_2_s10 .INIT=8'h60;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_s1  (
	.I0(HADDR_Z[1]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/RegAddr [1]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_s1 .INIT=8'h35;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_s2  (
	.I0(HADDR_Z[0]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/RegAddr [0]),
	.I2(PendTranReg),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_5 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_s2 .INIT=8'h35;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_s3  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/EXTFLASH0HSIZE_d_0_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/EXTFLASH0HSIZE_d_1_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_6 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_s3 .INIT=8'hB0;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_2_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/EXTFLASH0HSIZE_d_0_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_4 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/EXTFLASH0HSIZE_d_1_4 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_2_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_2_s1 .INIT=8'hE0;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n163_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[31]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n163_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n163_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n164_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[30]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n164_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n164_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n165_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[29]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n165_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n165_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n166_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[28]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n166_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n166_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n167_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[27]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n167_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n167_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n168_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[26]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n168_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n168_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n169_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[25]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n169_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n169_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n170_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[24]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n170_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n170_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n171_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[23]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n171_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n171_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n172_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[22]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n172_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n172_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n173_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[21]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n173_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n173_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n174_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[20]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n174_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n174_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n175_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[19]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n175_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n175_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n176_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[18]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n176_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n176_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n177_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[17]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n177_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n177_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n178_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[16]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n178_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n178_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n179_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[15]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n179_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n179_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n180_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[14]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n180_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n180_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n181_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[13]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n181_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n181_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n182_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[12]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n182_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n182_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n183_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[11]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n183_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n183_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n184_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[10]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n184_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n184_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n185_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[9]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n185_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n185_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n186_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[8]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n186_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n186_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n187_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[7]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n187_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n187_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n188_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[6]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n188_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n188_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n189_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[5]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n189_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n189_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n190_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[4]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n190_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n190_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n191_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[3]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n191_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n191_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n192_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[2]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n192_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n192_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n193_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n193_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n193_s1 .INIT=4'h4;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n194_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/DataInPort_0 [0]),
	.I1(HWDATA_Z[0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n194_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n194_s1 .INIT=4'h4;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_1_s11  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_9 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_1_18 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_1_s11 .INIT=8'hE3;
LUT2 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_s11  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [2]),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [1]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_17 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_s11 .INIT=4'h4;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_s12  (
	.I0(APB1PSLVERR_d),
	.I1(APB1PREADY_d),
	.I2(APB1PSEL_d),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_18 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_s12 .INIT=8'hB0;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_s4  (
	.I0(APB1PSEL_d),
	.I1(APB1PREADY_d),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [0]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_9 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_s4 .INIT=8'hD0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select_s1  (
	.I0(PendTranReg),
	.I1(HTRANS[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHREADYMUX ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select_s1 .INIT=16'hE000;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_20_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [22]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[22])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_20_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_19_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [21]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[21])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_19_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_18_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [20]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[20])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_18_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_17_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [19]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[19])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_17_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_16_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [18]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[18])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_16_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_15_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [17]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[17])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_15_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_14_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [16]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[16])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_14_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_13_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [15]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[15])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_13_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_12_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [14]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[14])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_12_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_11_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [13]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[13])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_11_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_10_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [12]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[12])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_10_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_9_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [11]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[11])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_9_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_8_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [10]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[10])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_8_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_7_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [9]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[9])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_7_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_6_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [8]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[8])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_6_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_5_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [7]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_5_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_4_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [6]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_4_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [5]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [4]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/wr_reg_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHWRITE ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PWRITE_d)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/wr_reg_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pprot_reg_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHPROT [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PPROT_d[2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pprot_reg_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pprot_reg_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHPROT [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PPROT_d[0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pprot_reg_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_reg_3_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt [3]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PSTRB_d[3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_reg_3_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_reg_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt [2]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PSTRB_d[2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_reg_2_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_reg_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt [1]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PSTRB_d[1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_reg_1_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_reg_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PSTRB_d[0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_reg_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_set ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n107_3 ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg_2_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_2_17 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg_2_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg_1_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_1_17 ),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg_1_s0 .INIT=1'b0;
DFFC \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state [0]),
	.CLK(EXTFLASH0HCLK_d),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg_0_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_21_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/APBEXTHADDR [23]),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select ),
	.CLEAR(n74_6),
	.Q(APB1PADDR_d[23])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_21_s0 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n163_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[31])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_30_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n164_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[30])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_30_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_29_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n165_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[29])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_29_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_28_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n166_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[28])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_28_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_27_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n167_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[27])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_27_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_26_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n168_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[26])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_26_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_25_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n169_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[25])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_25_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_24_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n170_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[24])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_24_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_23_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n171_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[23])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_23_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_22_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n172_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[22])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_22_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_21_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n173_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[21])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_21_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_20_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n174_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[20])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_20_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_19_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n175_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[19])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_19_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_18_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n176_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[18])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_18_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_17_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n177_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[17])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_17_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_16_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n178_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[16])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_16_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_15_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n179_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[15])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_15_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_14_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n180_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[14])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_14_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_13_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n181_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[13])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_13_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_12_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n182_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[12])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_12_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_11_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n183_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[11])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_11_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_10_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n184_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[10])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_10_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_9_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n185_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[9])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_9_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_8_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n186_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[8])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_8_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_7_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n187_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[7])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_7_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_6_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n188_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[6])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_6_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_5_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n189_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[5])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_5_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_4_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n190_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[4])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_4_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_3_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n191_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[3])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_3_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_2_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n192_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[2])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_2_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_1_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n193_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[1])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_1_s1 .INIT=1'b0;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_0_s1  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n194_3 ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_8 ),
	.CLEAR(n74_6),
	.Q(rwdata_reg[0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_0_s1 .INIT=1'b0;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_apb_slave_mux/APB1PSEL_d_s  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [2]),
	.I1(APB1PADDR_d[20]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_apb_slave_mux/APB1PSEL_d_4 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/state_reg_0 [1]),
	.F(APB1PSEL_d)
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_apb_slave_mux/APB1PSEL_d_s .INIT=16'h1000;
LUT3 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_apb_slave_mux/APB1PSEL_d_s0  (
	.I0(APB1PADDR_d[21]),
	.I1(APB1PADDR_d[22]),
	.I2(APB1PADDR_d[23]),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_apb_slave_mux/APB1PSEL_d_4 )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_apb_slave_mux/APB1PSEL_d_s0 .INIT=8'h01;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/trans_valid_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_111 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/trans_valid )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/trans_valid_s1 .INIT=16'h4500;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/nxt_hreadyout_s1  (
	.I0(PendTranReg),
	.I1(HTRANS[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HREADYOUT ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/nxt_hreadyout )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/nxt_hreadyout_s1 .INIT=16'h1FFF;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HRESP_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/trans_valid ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HREADYOUT ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HRESP [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HRESP_0_s0 .INIT=1'b0;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/nxt_hreadyout ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB3HREADYOUT )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/trans_valid_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_110 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/trans_valid )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/trans_valid_s1 .INIT=16'h4500;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/nxt_hreadyout_s1  (
	.I0(PendTranReg),
	.I1(HTRANS[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HREADYOUT ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/nxt_hreadyout )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/nxt_hreadyout_s1 .INIT=16'h1FFF;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/HRESP_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/trans_valid ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HREADYOUT ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HRESP [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/HRESP_0_s0 .INIT=1'b0;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/HREADYOUT_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/nxt_hreadyout ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB2HREADYOUT )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/HREADYOUT_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/trans_valid_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HSEL ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HREADYOUT ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_114 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/trans_valid )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/trans_valid_s1 .INIT=16'h4044;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/nxt_hreadyout_s1  (
	.I0(PendTranReg),
	.I1(HTRANS[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HREADYOUT ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/nxt_hreadyout )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/nxt_hreadyout_s1 .INIT=16'h1FFF;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/HRESP_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/trans_valid ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HREADYOUT ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HRESP [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/HRESP_0_s0 .INIT=1'b0;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/HREADYOUT_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/nxt_hreadyout ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB6HREADYOUT )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/HREADYOUT_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/trans_valid_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_112 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/trans_valid )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/trans_valid_s1 .INIT=16'h4500;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/nxt_hreadyout_s1  (
	.I0(PendTranReg),
	.I1(HTRANS[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HREADYOUT ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/nxt_hreadyout )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/nxt_hreadyout_s1 .INIT=16'h1FFF;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/HRESP_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/trans_valid ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HREADYOUT ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HRESP [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/HRESP_0_s0 .INIT=1'b0;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/HREADYOUT_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/nxt_hreadyout ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB4HREADYOUT )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/HREADYOUT_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/trans_valid_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_115 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/trans_valid )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/trans_valid_s1 .INIT=16'h4500;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/nxt_hreadyout_s1  (
	.I0(PendTranReg),
	.I1(HTRANS[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HREADYOUT ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/nxt_hreadyout )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/nxt_hreadyout_s1 .INIT=16'h1FFF;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/HRESP_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/trans_valid ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HREADYOUT ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HRESP [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/HRESP_0_s0 .INIT=1'b0;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/HREADYOUT_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/nxt_hreadyout ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB8HREADYOUT )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/HREADYOUT_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/trans_valid_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_116 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/trans_valid )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/trans_valid_s1 .INIT=16'h4500;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/nxt_hreadyout_s1  (
	.I0(PendTranReg),
	.I1(HTRANS[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HREADYOUT ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/nxt_hreadyout )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/nxt_hreadyout_s1 .INIT=16'h1FFF;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HRESP_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/trans_valid ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HREADYOUT ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HRESP [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HRESP_0_s0 .INIT=1'b0;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/nxt_hreadyout ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB9HREADYOUT )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/nxt_hreadyout_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB10HREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPort ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPortNext_8 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/nxt_hreadyout )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/nxt_hreadyout_s1 .INIT=16'hFBFF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/trans_valid_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB10HREADYMUX ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPort ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPortNext_8 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/trans_valid )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/trans_valid_s1 .INIT=16'h0400;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/HRESP_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/trans_valid ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB10HREADYOUT ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB10HRESP [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/HRESP_0_s0 .INIT=1'b0;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/HREADYOUT_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/nxt_hreadyout ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB10HREADYOUT )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/HREADYOUT_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/trans_valid_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_117 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/trans_valid )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/trans_valid_s1 .INIT=16'h4500;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/nxt_hreadyout_s1  (
	.I0(PendTranReg),
	.I1(HTRANS[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HREADYOUT ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/nxt_hreadyout )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/nxt_hreadyout_s1 .INIT=16'h1FFF;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/HRESP_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/trans_valid ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HREADYOUT ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HRESP [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/HRESP_0_s0 .INIT=1'b0;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/HREADYOUT_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/nxt_hreadyout ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB11HREADYOUT )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/HREADYOUT_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/nxt_hreadyout_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB12HREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPort_118 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPortNext_9 ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/nxt_hreadyout )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/nxt_hreadyout_s1 .INIT=16'hFBFF;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/trans_valid_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPort_118 ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/NoPortNext_9 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB12HREADYMUX ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/trans_valid )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/trans_valid_s1 .INIT=16'h1000;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/HRESP_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/trans_valid ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB12HREADYOUT ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB12HRESP [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/HRESP_0_s0 .INIT=1'b0;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/HREADYOUT_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/nxt_hreadyout ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB12HREADYOUT )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/HREADYOUT_s0 .INIT=1'b1;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/trans_valid_s1  (
	.I0(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/trans_valid_4 ),
	.I1(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HREADYOUT ),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/SlaveSel_113 ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/trans_valid )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/trans_valid_s1 .INIT=16'h4500;
LUT4 \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/nxt_hreadyout_s1  (
	.I0(PendTranReg),
	.I1(HTRANS[1]),
	.I2(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HREADYOUT ),
	.I3(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HSEL ),
	.F(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/nxt_hreadyout )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/nxt_hreadyout_s1 .INIT=16'h1FFF;
DFFCE \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/HRESP_0_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/trans_valid ),
	.CLK(EXTFLASH0HCLK_d),
	.CE(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HREADYOUT ),
	.CLEAR(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HRESP [0])
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/HRESP_0_s0 .INIT=1'b0;
DFFP \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/HREADYOUT_s0  (
	.D(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/nxt_hreadyout ),
	.CLK(EXTFLASH0HCLK_d),
	.PRESET(n74_6),
	.Q(\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/AHB5HREADYOUT )
);
defparam \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/HREADYOUT_s0 .INIT=1'b1;
endmodule
