//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__unsafe_index_add_mul_sub_17 // -- Begin function triton_poi_fused__unsafe_index_add_mul_sub_17
                                        // @triton_poi_fused__unsafe_index_add_mul_sub_17
.visible .entry triton_poi_fused__unsafe_index_add_mul_sub_17(
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_17_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_17_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_17_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_17_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_17_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_17_param_5,
	.param .u32 triton_poi_fused__unsafe_index_add_mul_sub_17_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<37>;
	.reg .b32 	%r<70>;
	.reg .f32 	%f<41>;
	.reg .b64 	%rd<179>;
	.loc	1 19 0                          // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:19:0

// %bb.0:
	ld.param.u64 	%rd61, [triton_poi_fused__unsafe_index_add_mul_sub_17_param_0];
	ld.param.u64 	%rd62, [triton_poi_fused__unsafe_index_add_mul_sub_17_param_1];
$L__tmp0:
	.loc	1 21 28                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:21:33
	shl.b32 	%r34, %r1, 10;
	ld.param.u64 	%rd63, [triton_poi_fused__unsafe_index_add_mul_sub_17_param_2];
	ld.param.u64 	%rd64, [triton_poi_fused__unsafe_index_add_mul_sub_17_param_3];
	.loc	1 22 36                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:22:36
	mov.u32 	%r35, %tid.x;
	shl.b32 	%r36, %r35, 2;
	ld.param.u64 	%rd65, [triton_poi_fused__unsafe_index_add_mul_sub_17_param_4];
	and.b32  	%r37, %r36, 508;
	ld.param.u64 	%rd66, [triton_poi_fused__unsafe_index_add_mul_sub_17_param_5];
	.loc	1 22 23                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:22:23
	or.b32  	%r38, %r34, %r37;
	or.b32  	%r39, %r38, 2;
	or.b32  	%r40, %r38, 512;
	.loc	1 24 21                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:24:21
	shr.s32 	%r42, %r38, 31;
	shr.u32 	%r43, %r42, 26;
	add.s32 	%r44, %r38, %r43;
	shr.s32 	%r45, %r44, 6;
	bfe.s32 	%r46, %r1, 21, 1;
	.loc	1 25 19                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:25:19
	shr.u32 	%r47, %r46, 26;
	.loc	1 24 21                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:24:21
	add.s32 	%r48, %r40, %r47;
	shr.s32 	%r49, %r48, 6;
	.loc	1 24 27                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:24:27
	shr.u32 	%r50, %r45, 26;
	add.s32 	%r51, %r45, %r50;
	and.b32  	%r52, %r51, -64;
	sub.s32 	%r53, %r45, %r52;
	shr.u32 	%r54, %r49, 26;
	add.s32 	%r55, %r49, %r54;
	and.b32  	%r56, %r55, -64;
	sub.s32 	%r57, %r49, %r56;
	.loc	1 25 19                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:25:19
	and.b32  	%r58, %r44, -64;
	sub.s32 	%r59, %r38, %r58;
	add.s32 	%r60, %r39, %r47;
	and.b32  	%r61, %r60, -64;
	sub.s32 	%r62, %r39, %r61;
	.loc	1 26 19                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:26:19
	shr.u32 	%r63, %r46, 20;
	add.s32 	%r64, %r38, %r63;
	shr.s32 	%r65, %r64, 12;
	add.s32 	%r66, %r40, %r63;
	shr.s32 	%r67, %r66, 12;
	.loc	1 28 30                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:28:30
	mul.wide.s32 	%rd67, %r53, 8;
	add.s64 	%rd2, %rd61, %rd67;
	mul.wide.s32 	%rd68, %r57, 8;
	add.s64 	%rd10, %rd61, %rd68;
	mov.pred 	%p1, -1;
	.loc	1 28 35                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:28:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd5, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd5 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd7, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd7 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd9, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd9 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd11, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd11 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd13, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd13 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd15, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd15 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 29 30                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:29:30
	mul.wide.s32 	%rd69, %r59, 8;
	add.s64 	%rd19, %rd62, %rd69;
	mul.wide.s32 	%rd70, %r62, 8;
	add.s64 	%rd22, %rd62, %rd70;
	.loc	1 29 35                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:29:35
	// begin inline asm
	mov.u64 %rd17, 0x0;
	mov.u64 %rd18, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd17, %rd18 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd20, 0x0;
	mov.u64 %rd21, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd20, %rd21 }, [ %rd22 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd23, 0x0;
	mov.u64 %rd24, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd23, %rd24 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd26, 0x0;
	mov.u64 %rd27, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd26, %rd27 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 30 31                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:30:31
	add.s64 	%rd31, %rd64, %rd69;
	add.s64 	%rd34, %rd64, %rd70;
	.loc	1 30 36                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:30:36
	// begin inline asm
	mov.u64 %rd29, 0x0;
	mov.u64 %rd30, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd29, %rd30 }, [ %rd31 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd32, 0x0;
	mov.u64 %rd33, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd32, %rd33 }, [ %rd34 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd35, 0x0;
	mov.u64 %rd36, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd35, %rd36 }, [ %rd31 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd38, 0x0;
	mov.u64 %rd39, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd38, %rd39 }, [ %rd34 + 0 ];
	// end inline asm
	.loc	1 31 31                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:31:31
	mul.wide.s32 	%rd71, %r59, 4;
	add.s64 	%rd41, %rd65, %rd71;
	.loc	1 31 36                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:31:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd41 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r5;
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r6, %r7, %r8, %r9 }, [ %rd41 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r6;
	mov.b32 	%f6, %r7;
	mov.b32 	%f7, %r8;
	mov.b32 	%f8, %r9;
	.loc	1 35 32                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:35:32
	shr.u64 	%rd72, %rd1, 62;
	and.b64  	%rd73, %rd72, 2;
	add.s64 	%rd74, %rd73, %rd1;
	shr.u64 	%rd75, %rd9, 62;
	and.b64  	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd76, %rd9;
	.loc	1 39 48                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:39:48
	shl.b32 	%r68, %r65, 2;
	shl.b32 	%r69, %r67, 2;
	.loc	1 39 30                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:39:30
	shl.b64 	%rd78, %rd17, 2;
	add.s64 	%rd79, %rd63, %rd78;
	shr.u64 	%rd80, %rd17, 60;
	and.b64  	%rd81, %rd80, 8;
	add.s64 	%rd82, %rd79, %rd81;
	shl.b64 	%rd83, %rd74, 3;
	add.s64 	%rd84, %rd82, %rd83;
	mul.wide.s32 	%rd85, %r68, 4;
	add.s64 	%rd43, %rd84, %rd85;
	shl.b64 	%rd86, %rd18, 2;
	add.s64 	%rd87, %rd63, %rd86;
	shr.u64 	%rd88, %rd18, 60;
	and.b64  	%rd89, %rd88, 8;
	add.s64 	%rd90, %rd87, %rd89;
	add.s64 	%rd91, %rd90, %rd83;
	add.s64 	%rd44, %rd91, %rd85;
	shl.b64 	%rd92, %rd20, 2;
	add.s64 	%rd93, %rd63, %rd92;
	shr.u64 	%rd94, %rd20, 60;
	and.b64  	%rd95, %rd94, 8;
	add.s64 	%rd96, %rd93, %rd95;
	add.s64 	%rd97, %rd96, %rd83;
	add.s64 	%rd45, %rd97, %rd85;
	shl.b64 	%rd98, %rd21, 2;
	add.s64 	%rd99, %rd63, %rd98;
	shr.u64 	%rd100, %rd21, 60;
	and.b64  	%rd101, %rd100, 8;
	add.s64 	%rd102, %rd99, %rd101;
	add.s64 	%rd103, %rd102, %rd83;
	add.s64 	%rd46, %rd103, %rd85;
	shl.b64 	%rd104, %rd23, 2;
	add.s64 	%rd105, %rd63, %rd104;
	shr.u64 	%rd106, %rd23, 60;
	and.b64  	%rd107, %rd106, 8;
	add.s64 	%rd108, %rd105, %rd107;
	shl.b64 	%rd109, %rd77, 3;
	add.s64 	%rd110, %rd108, %rd109;
	mul.wide.s32 	%rd111, %r69, 4;
	add.s64 	%rd47, %rd110, %rd111;
	shl.b64 	%rd112, %rd24, 2;
	add.s64 	%rd113, %rd63, %rd112;
	shr.u64 	%rd114, %rd24, 60;
	and.b64  	%rd115, %rd114, 8;
	add.s64 	%rd116, %rd113, %rd115;
	add.s64 	%rd117, %rd116, %rd109;
	add.s64 	%rd48, %rd117, %rd111;
	shl.b64 	%rd118, %rd26, 2;
	add.s64 	%rd119, %rd63, %rd118;
	shr.u64 	%rd120, %rd26, 60;
	and.b64  	%rd121, %rd120, 8;
	add.s64 	%rd122, %rd119, %rd121;
	add.s64 	%rd123, %rd122, %rd109;
	add.s64 	%rd49, %rd123, %rd111;
	shl.b64 	%rd124, %rd27, 2;
	add.s64 	%rd125, %rd63, %rd124;
	shr.u64 	%rd126, %rd27, 60;
	and.b64  	%rd127, %rd126, 8;
	add.s64 	%rd128, %rd125, %rd127;
	add.s64 	%rd129, %rd128, %rd109;
	add.s64 	%rd50, %rd129, %rd111;
	.loc	1 39 53                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:39:53
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd43 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r10;
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd44 + 0 ];
	// end inline asm
	mov.b32 	%f10, %r11;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd45 + 0 ];
	// end inline asm
	mov.b32 	%f11, %r12;
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd46 + 0 ];
	// end inline asm
	mov.b32 	%f12, %r13;
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd47 + 0 ];
	// end inline asm
	mov.b32 	%f13, %r14;
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd48 + 0 ];
	// end inline asm
	mov.b32 	%f14, %r15;
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd49 + 0 ];
	// end inline asm
	mov.b32 	%f15, %r16;
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd50 + 0 ];
	// end inline asm
	mov.b32 	%f16, %r17;
	.loc	1 43 31                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:43:31
	shl.b64 	%rd130, %rd29, 2;
	add.s64 	%rd131, %rd63, %rd130;
	shr.u64 	%rd132, %rd29, 60;
	and.b64  	%rd133, %rd132, 8;
	add.s64 	%rd134, %rd131, %rd133;
	add.s64 	%rd135, %rd134, %rd83;
	add.s64 	%rd51, %rd135, %rd85;
	shl.b64 	%rd136, %rd30, 2;
	add.s64 	%rd137, %rd63, %rd136;
	shr.u64 	%rd138, %rd30, 60;
	and.b64  	%rd139, %rd138, 8;
	add.s64 	%rd140, %rd137, %rd139;
	add.s64 	%rd141, %rd140, %rd83;
	add.s64 	%rd52, %rd141, %rd85;
	shl.b64 	%rd142, %rd32, 2;
	add.s64 	%rd143, %rd63, %rd142;
	shr.u64 	%rd144, %rd32, 60;
	and.b64  	%rd145, %rd144, 8;
	add.s64 	%rd146, %rd143, %rd145;
	add.s64 	%rd147, %rd146, %rd83;
	add.s64 	%rd53, %rd147, %rd85;
	shl.b64 	%rd148, %rd33, 2;
	add.s64 	%rd149, %rd63, %rd148;
	shr.u64 	%rd150, %rd33, 60;
	and.b64  	%rd151, %rd150, 8;
	add.s64 	%rd152, %rd149, %rd151;
	add.s64 	%rd153, %rd152, %rd83;
	add.s64 	%rd54, %rd153, %rd85;
	shl.b64 	%rd154, %rd35, 2;
	add.s64 	%rd155, %rd63, %rd154;
	shr.u64 	%rd156, %rd35, 60;
	and.b64  	%rd157, %rd156, 8;
	add.s64 	%rd158, %rd155, %rd157;
	add.s64 	%rd159, %rd158, %rd109;
	add.s64 	%rd55, %rd159, %rd111;
	shl.b64 	%rd160, %rd36, 2;
	add.s64 	%rd161, %rd63, %rd160;
	shr.u64 	%rd162, %rd36, 60;
	and.b64  	%rd163, %rd162, 8;
	add.s64 	%rd164, %rd161, %rd163;
	add.s64 	%rd165, %rd164, %rd109;
	add.s64 	%rd56, %rd165, %rd111;
	shl.b64 	%rd166, %rd38, 2;
	add.s64 	%rd167, %rd63, %rd166;
	shr.u64 	%rd168, %rd38, 60;
	and.b64  	%rd169, %rd168, 8;
	add.s64 	%rd170, %rd167, %rd169;
	add.s64 	%rd171, %rd170, %rd109;
	add.s64 	%rd57, %rd171, %rd111;
	shl.b64 	%rd172, %rd39, 2;
	add.s64 	%rd173, %rd63, %rd172;
	shr.u64 	%rd174, %rd39, 60;
	and.b64  	%rd175, %rd174, 8;
	add.s64 	%rd176, %rd173, %rd175;
	add.s64 	%rd177, %rd176, %rd109;
	add.s64 	%rd58, %rd177, %rd111;
	.loc	1 43 55                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:43:55
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd51 + 0 ];
	// end inline asm
	mov.b32 	%f17, %r18;
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd52 + 0 ];
	// end inline asm
	mov.b32 	%f18, %r19;
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd53 + 0 ];
	// end inline asm
	mov.b32 	%f19, %r20;
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd54 + 0 ];
	// end inline asm
	mov.b32 	%f20, %r21;
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd55 + 0 ];
	// end inline asm
	mov.b32 	%f21, %r22;
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd56 + 0 ];
	// end inline asm
	mov.b32 	%f22, %r23;
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd57 + 0 ];
	// end inline asm
	mov.b32 	%f23, %r24;
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r25 }, [ %rd58 + 0 ];
	// end inline asm
	mov.b32 	%f24, %r25;
	.loc	1 44 20                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:44:20
	sub.f32 	%f25, %f17, %f9;
	sub.f32 	%f26, %f18, %f10;
	sub.f32 	%f27, %f19, %f11;
	sub.f32 	%f28, %f20, %f12;
	sub.f32 	%f29, %f21, %f13;
	sub.f32 	%f30, %f22, %f14;
	sub.f32 	%f31, %f23, %f15;
	sub.f32 	%f32, %f24, %f16;
	.loc	1 46 19                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:46:19
	fma.rn.f32 	%f33, %f25, %f1, %f9;
	fma.rn.f32 	%f34, %f26, %f2, %f10;
	fma.rn.f32 	%f35, %f27, %f3, %f11;
	fma.rn.f32 	%f36, %f28, %f4, %f12;
	fma.rn.f32 	%f37, %f29, %f5, %f13;
	fma.rn.f32 	%f38, %f30, %f6, %f14;
	fma.rn.f32 	%f39, %f31, %f7, %f15;
	fma.rn.f32 	%f40, %f32, %f8, %f16;
	.loc	1 47 25                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:47:25
	mul.wide.s32 	%rd178, %r38, 4;
	add.s64 	%rd59, %rd66, %rd178;
	add.s64 	%rd60, %rd59, 2048;
	.loc	1 47 37                         // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:47:37
	mov.b32 	%r26, %f33;
	mov.b32 	%r27, %f34;
	mov.b32 	%r28, %f35;
	mov.b32 	%r29, %f36;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd59 + 0 ], { %r26, %r27, %r28, %r29 };
	// end inline asm
	mov.b32 	%r30, %f37;
	mov.b32 	%r31, %f38;
	mov.b32 	%r32, %f39;
	mov.b32 	%r33, %f40;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd60 + 0 ], { %r30, %r31, %r32, %r33 };
	// end inline asm
	.loc	1 47 4                          // cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py:47:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/bb/cbb7qg72zek4i6mhuvjbf46lkxxrfqcmk3v66mspte5tbnlyxzkf.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 98
.b8 98
.b8 55
.b8 113
.b8 103
.b8 55
.b8 50
.b8 122
.b8 101
.b8 107
.b8 52
.b8 105
.b8 54
.b8 109
.b8 104
.b8 117
.b8 118
.b8 106
.b8 98
.b8 102
.b8 52
.b8 54
.b8 108
.b8 107
.b8 120
.b8 120
.b8 114
.b8 102
.b8 113
.b8 99
.b8 109
.b8 107
.b8 51
.b8 118
.b8 54
.b8 54
.b8 109
.b8 115
.b8 112
.b8 116
.b8 101
.b8 53
.b8 116
.b8 98
.b8 110
.b8 108
.b8 121
.b8 120
.b8 122
.b8 107
.b8 102
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 98
.b8 98
.b8 0
	}
	.section	.debug_macinfo	{	}
