

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling samplinga51667d8e15abdb1f03be3ee4c9e19ba  /home/pars/Documents/sim_10/cc_warp
Extracting PTX file and ptxas options    1: cc_warp.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_10/cc_warp
self exe links to: /home/pars/Documents/sim_10/cc_warp
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_10/cc_warp
Running md5sum using "md5sum /home/pars/Documents/sim_10/cc_warp "
self exe links to: /home/pars/Documents/sim_10/cc_warp
Extracting specific PTX file named cc_warp.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x555c2014ff0b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_warp.1.sm_75.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ4hookiPKmPKiPiPbE4ptrs" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_warp.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_warp.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=23, lmem=0, smem=64, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x555c2014fd90, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/italy_osm.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 6686493 |E| 14027956
This graph is symmetrized
Launching CUDA CC solver (120 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8cae420c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae4200..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555c2014fd90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (cc_warp.1.sm_75.ptx:49) @%p1 bra $L__BB0_34;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (cc_warp.1.sm_75.ptx:277) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f8 (cc_warp.1.sm_75.ptx:65) @%p2 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (cc_warp.1.sm_75.ptx:74) ld.shared.u32 %r9, [%r5];

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x160 (cc_warp.1.sm_75.ptx:81) @%p3 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (cc_warp.1.sm_75.ptx:272) add.s32 %r87, %r87, %r7;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1a0 (cc_warp.1.sm_75.ptx:90) @%p4 bra $L__BB0_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (cc_warp.1.sm_75.ptx:171) setp.lt.u32 %p13, %r13, 96;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (cc_warp.1.sm_75.ptx:101) @%p5 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (cc_warp.1.sm_75.ptx:116) add.s32 %r88, %r11, 32;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x220 (cc_warp.1.sm_75.ptx:110) @%p6 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (cc_warp.1.sm_75.ptx:116) add.s32 %r88, %r11, 32;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x248 (cc_warp.1.sm_75.ptx:118) @%p7 bra $L__BB0_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (cc_warp.1.sm_75.ptx:171) setp.lt.u32 %p13, %r13, 96;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x278 (cc_warp.1.sm_75.ptx:127) @%p8 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (cc_warp.1.sm_75.ptx:142) add.s32 %r88, %r11, 64;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b8 (cc_warp.1.sm_75.ptx:136) @%p9 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (cc_warp.1.sm_75.ptx:142) add.s32 %r88, %r11, 64;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2e0 (cc_warp.1.sm_75.ptx:144) @%p10 bra $L__BB0_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (cc_warp.1.sm_75.ptx:171) setp.lt.u32 %p13, %r13, 96;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x310 (cc_warp.1.sm_75.ptx:153) @%p11 bra $L__BB0_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_warp.1.sm_75.ptx:168) add.s32 %r88, %r11, 96;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x350 (cc_warp.1.sm_75.ptx:162) @%p12 bra $L__BB0_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_warp.1.sm_75.ptx:168) add.s32 %r88, %r11, 96;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x378 (cc_warp.1.sm_75.ptx:172) @%p13 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (cc_warp.1.sm_75.ptx:272) add.s32 %r87, %r87, %r7;

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3b8 (cc_warp.1.sm_75.ptx:185) @%p14 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (cc_warp.1.sm_75.ptx:200) ld.global.u32 %r73, [%rd48+128];

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3f8 (cc_warp.1.sm_75.ptx:194) @%p15 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (cc_warp.1.sm_75.ptx:200) ld.global.u32 %r73, [%rd48+128];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x438 (cc_warp.1.sm_75.ptx:207) @%p16 bra $L__BB0_26;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (cc_warp.1.sm_75.ptx:222) ld.global.u32 %r78, [%rd48+256];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x478 (cc_warp.1.sm_75.ptx:216) @%p17 bra $L__BB0_26;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (cc_warp.1.sm_75.ptx:222) ld.global.u32 %r78, [%rd48+256];

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4b8 (cc_warp.1.sm_75.ptx:229) @%p18 bra $L__BB0_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x510 (cc_warp.1.sm_75.ptx:244) ld.global.u32 %r83, [%rd48+384];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x4f8 (cc_warp.1.sm_75.ptx:238) @%p19 bra $L__BB0_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x510 (cc_warp.1.sm_75.ptx:244) ld.global.u32 %r83, [%rd48+384];

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x538 (cc_warp.1.sm_75.ptx:251) @%p20 bra $L__BB0_32;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cc_warp.1.sm_75.ptx:266) add.s32 %r88, %r88, 128;

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x578 (cc_warp.1.sm_75.ptx:260) @%p21 bra $L__BB0_32;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cc_warp.1.sm_75.ptx:266) add.s32 %r88, %r88, 128;

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5a8 (cc_warp.1.sm_75.ptx:269) @%p22 bra $L__BB0_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (cc_warp.1.sm_75.ptx:272) add.s32 %r87, %r87, %r7;

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5c0 (cc_warp.1.sm_75.ptx:274) @%p23 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (cc_warp.1.sm_75.ptx:277) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 7519824
gpu_sim_insn = 2995392685
gpu_ipc =     398.3328
gpu_tot_sim_cycle = 7519824
gpu_tot_sim_insn = 2995392685
gpu_tot_ipc =     398.3328
gpu_tot_issued_cta = 120
gpu_occupancy = 99.9904% 
gpu_tot_occupancy = 99.9904% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7789
partiton_level_parallism_total  =       2.7789
partiton_level_parallism_util =       2.8434
partiton_level_parallism_util_total  =       2.8434
L2_BW  =     121.3815 GB/Sec
L2_BW_total  =     121.3815 GB/Sec
gpu_total_sim_rate=38633

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1765867, Miss = 291262, Miss_rate = 0.165, Pending_hits = 542402, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1766148, Miss = 291383, Miss_rate = 0.165, Pending_hits = 542521, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1768743, Miss = 291375, Miss_rate = 0.165, Pending_hits = 542979, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1767791, Miss = 291223, Miss_rate = 0.165, Pending_hits = 541901, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1766079, Miss = 291349, Miss_rate = 0.165, Pending_hits = 543100, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1764663, Miss = 291401, Miss_rate = 0.165, Pending_hits = 541683, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1763369, Miss = 291311, Miss_rate = 0.165, Pending_hits = 543100, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1764808, Miss = 291342, Miss_rate = 0.165, Pending_hits = 543863, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1767567, Miss = 292026, Miss_rate = 0.165, Pending_hits = 542920, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1767401, Miss = 291492, Miss_rate = 0.165, Pending_hits = 543524, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1764806, Miss = 292218, Miss_rate = 0.166, Pending_hits = 543551, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1764044, Miss = 291527, Miss_rate = 0.165, Pending_hits = 543631, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1764405, Miss = 291563, Miss_rate = 0.165, Pending_hits = 543773, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1763058, Miss = 291476, Miss_rate = 0.165, Pending_hits = 544691, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1767898, Miss = 291330, Miss_rate = 0.165, Pending_hits = 544157, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1768155, Miss = 291368, Miss_rate = 0.165, Pending_hits = 543615, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1765142, Miss = 291129, Miss_rate = 0.165, Pending_hits = 543616, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1764313, Miss = 291458, Miss_rate = 0.165, Pending_hits = 543749, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1764442, Miss = 291182, Miss_rate = 0.165, Pending_hits = 543502, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1766961, Miss = 291554, Miss_rate = 0.165, Pending_hits = 543665, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1769786, Miss = 291285, Miss_rate = 0.165, Pending_hits = 544271, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1769559, Miss = 291458, Miss_rate = 0.165, Pending_hits = 543514, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1767307, Miss = 291543, Miss_rate = 0.165, Pending_hits = 542726, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1765495, Miss = 291246, Miss_rate = 0.165, Pending_hits = 542972, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1765058, Miss = 291351, Miss_rate = 0.165, Pending_hits = 543837, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1765889, Miss = 291747, Miss_rate = 0.165, Pending_hits = 544017, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1768842, Miss = 291436, Miss_rate = 0.165, Pending_hits = 543594, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1769666, Miss = 291476, Miss_rate = 0.165, Pending_hits = 542360, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1767060, Miss = 290677, Miss_rate = 0.164, Pending_hits = 542620, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1766445, Miss = 290887, Miss_rate = 0.165, Pending_hits = 542138, Reservation_fails = 0
	L1D_total_cache_accesses = 52990767
	L1D_total_cache_misses = 8742075
	L1D_total_cache_miss_rate = 0.1650
	L1D_total_cache_pending_hits = 16297992
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.124
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15796081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16297992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4889049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3852996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16297992
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12154619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 40836118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12154649

Total_core_cache_fail_stats:
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
331912, 333218, 333010, 333046, 333100, 333092, 333366, 331302, 331204, 333066, 332898, 332886, 332952, 333020, 333208, 331710, 330700, 333100, 332984, 332898, 332930, 332948, 333242, 331474, 331372, 333008, 332882, 332862, 332902, 332926, 333186, 330950, 
gpgpu_n_tot_thrd_icount = 10218038464
gpgpu_n_tot_w_icount = 319313702
gpgpu_n_stall_shd_mem = 792508
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8742045
gpgpu_n_mem_write_global = 12154649
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 269201238
gpgpu_n_store_insn = 20405434
gpgpu_n_shmem_insn = 441308538
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 153600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 792320
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 188
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11437117	W0_Idle:23057	W0_Scoreboard:570968360	W1:9359137	W2:208862095	W3:18162171	W4:2593393	W5:60010	W6:7655	W7:309	W8:267	W9:29	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:80268636
single_issue_nums: WS0:79745452	WS1:79931894	WS2:79937314	WS3:79699042	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 69936360 {8:8742045,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 486185960 {40:12154649,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 349681800 {40:8742045,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 97237192 {8:12154649,}
maxmflatency = 1131 
max_icnt2mem_latency = 817 
maxmrqlatency = 159 
max_icnt2sh_latency = 17 
averagemflatency = 272 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:4620477 	58670 	104746 	229444 	296122 	93376 	7860 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12896987 	7992467 	7229 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	18931507 	1789909 	168436 	5985 	857 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20464175 	430654 	1862 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	7513 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35051     30965     26961     27177     33121     37426     42040     45270     24541     29889     42157     33850     19728     42490     42554     33111 
dram[1]:     22999     39464     29826     24148     36219     44093     40109     34435     29898     23857     30296     43466     42915     38391     43195     43378 
dram[2]:     43175     41696     29833     24998     32949     38116     37628     41722     36045     42302     24932     43730     42816     41548     39038     37832 
dram[3]:     32755     32416     27335     45172     43502     44484     34793     40120     42450     42432     44364     44274     44099     44057     38159     29695 
dram[4]:     41584     39674     30900     39834     43327     43707     43586     43204     44482     42462     43868     42536     22413     38506     38639     25134 
dram[5]:     31110     39531     34888     43654     35296     27630     43912     26933     43647     32098     32183     44236     39884     35987     29054     35292 
dram[6]:     35895     36414     28979     30141     41636     37401     41654     17844     25229     30082     40940     34257     40000     43603     39665     39916 
dram[7]:     40301     42987     38622     30299     43751     37461     23057     35250     38068     43103     37331     30455     33233     42587     40319     38177 
dram[8]:     42611     43014     38845     38390     40116     40958     44076     42103     39999     34320     37232     36114     19875     36115     37807     22467 
dram[9]:     35513     40882     21353     33663     34093     28077     34126     41928     43819     26955     36502     41904     39734     43357     37384     41764 
dram[10]:     31563     40036     30412     45903     43716     43682     35387     28846     40558     34045     30095     38838     42960     42711     38711     38676 
dram[11]:     27754     41258     32970     23282     42209     35117     44029     37298     33745     32130     38037     39081     40530     39520     42101     39638 
average row accesses per activate:
dram[0]:  3.497208  3.480020  3.480715  3.463444  3.397105  3.383401  3.068899  3.097997  3.305461  3.284986  3.490062  3.445110  3.480303  3.485824  3.433685  3.501312 
dram[1]:  3.486945  3.529620  3.501116  3.437379  3.323389  3.328901  3.089460  3.054109  3.274878  3.254308  3.504801  3.493536  3.510435  3.405442  3.453258  3.470479 
dram[2]:  3.563389  3.543960  3.359957  3.405100  3.259356  3.324119  3.108984  3.128437  3.275099  3.206658  3.466913  3.455505  3.397779  3.400894  3.445591  3.426307 
dram[3]:  3.559903  3.576111  3.339205  3.454932  3.397824  3.413643  3.101201  3.343522  3.193548  3.257734  3.472528  3.526987  3.449214  3.474532  3.458992  3.469006 
dram[4]:  3.491307  3.569345  3.397164  3.443001  3.436144  3.359632  3.227880  3.128928  3.310616  3.237315  3.561214  3.432085  3.543285  3.404503  3.548362  3.439951 
dram[5]:  3.504192  3.541931  3.457536  3.415982  3.382402  3.335181  3.172800  3.099813  3.188961  3.166518  3.474048  3.459234  3.449384  3.487080  3.493619  3.429584 
dram[6]:  3.571703  3.631751  3.402253  3.367792  3.225752  3.343813  3.192286  3.125249  3.174147  3.207349  3.576299  3.514239  3.491580  3.419711  3.436553  3.434756 
dram[7]:  3.620367  3.532223  3.442669  3.365943  3.383504  3.372851  3.100198  2.982941  3.198618  3.172974  3.506430  3.499564  3.441558  3.401551  3.391830  3.446688 
dram[8]:  3.575816  3.461444  3.403795  3.342914  3.356420  3.277765  2.964427  3.031273  3.166592  3.198499  3.383844  3.541152  3.447362  3.493982  3.448127  3.357694 
dram[9]:  3.522518  3.499752  3.386765  3.440937  3.299637  3.269372  3.041173  3.020613  3.251306  3.196820  3.484092  3.418860  3.577448  3.539164  3.416880  3.450564 
dram[10]:  3.463155  3.374375  3.377432  3.431835  3.273273  3.322251  2.972520  3.049263  3.187023  3.333890  3.395971  3.427182  3.502831  3.454814  3.442937  3.439084 
dram[11]:  3.435468  3.553102  3.452651  3.374300  3.427790  3.448947  3.047935  3.033082  3.186002  3.271367  3.502113  3.534014  3.441345  3.442251  3.396340  3.460124 
average row locality = 5410736/1606851 = 3.367292
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     25706     25681     25770     25836     25707     25779     26110     26016     25713     25821     25625     25717     25569     25544     25561     25571 
dram[1]:     25703     25531     25771     25860     25938     25935     25909     26058     25772     25707     25658     25659     25521     25489     25588     25571 
dram[2]:     25407     25413     25864     25828     25969     25851     25902     25820     25695     25851     25665     25679     25667     25661     25631     25645 
dram[3]:     25442     25501     26055     25915     25672     25743     25867     25533     25782     25784     25633     25734     25484     25603     25579     25560 
dram[4]:     25610     25518     25962     25881     25746     25915     25601     25639     25744     25748     25603     25803     25501     25661     25562     25652 
dram[5]:     25581     25486     25713     25796     25728     25814     25582     25744     25836     25874     25682     25699     25581     25535     25541     25631 
dram[6]:     25479     25472     25855     25881     26002     25692     25561     25705     25796     25808     25610     25694     25587     25708     25633     25616 
dram[7]:     25455     25575     25769     25860     25647     25765     25703     25990     25775     25846     25611     25651     25660     25651     25609     25593 
dram[8]:     25446     25605     25841     25861     25750     25813     25978     25860     25808     25628     25788     25484     25556     25502     25567     25820 
dram[9]:     25523     25735     25850     25871     25707     25884     25722     25989     25570     25671     25612     25834     25386     25516     25587     25652 
dram[10]:     25601     25803     25944     25768     25787     25791     25988     25830     25857     25609     25797     25751     25483     25571     25721     25661 
dram[11]:     25823     25606     25857     25852     25718     25590     25913     26011     25890     25712     25711     25599     25640     25637     25743     25561 
total dram reads = 4936300
bank skew: 26110/25386 = 1.03
chip skew: 411962/410823 = 1.00
number of total write accesses:
dram[0]:      6080      6046      6062      6160      6065      6152      6266      6211      6045      6182      6053      6024      6044      6127      6025      6072 
dram[1]:      6107      5966      6106      6128      6238      6269      6188      6202      6088      6031      6032      6061      6033      6028      6056      6027 
dram[2]:      5941      5971      6162      6109      6252      6192      6147      6108      6025      6089      6038      6059      6130      6117      6034      6041 
dram[3]:      5975      6045      6220      6088      6008      6126      6144      5924      6151      6148      6065      6110      5990      6035      6025      6034 
dram[4]:      6123      5955      6178      6109      6066      6195      6001      6022      6105      6108      6052      6148      6018      6093      6001      6083 
dram[5]:      6007      5936      6062      6093      6090      6080      6007      6068      6157      6200      6045      6098      6031      6000      5980      6053 
dram[6]:      5920      5958      6165      6202      6173      6086      6030      6078      6124      6184      6007      6020      6011      6073      6051      6071 
dram[7]:      5968      6010      6041      6138      6028      6117      6038      6166      6098      6090      6084      6073      6065      6037      6061      5993 
dram[8]:      5956      6098      6127      6127      6042      6115      6238      6151      6175      6085      6196      5951      6034      5972      5979      6145 
dram[9]:      5965      6057      6118      6077      6088      6171      6081      6233      6087      6065      5976      6116      5948      5992      6086      6126 
dram[10]:      6005      6138      6157      6077      6184      6094      6242      6184      6159      5992      6131      6055      5952      6117      6067      6019 
dram[11]:      6145      5985      6096      6067      6092      5961      6179      6263      6216      6068      6077      6020      6106      6101      6103      6060 
total dram writes = 1167690
bank skew: 6269/5920 = 1.06
chip skew: 97614/96907 = 1.01
average mf latency per bank:
dram[0]:        691       694       686       685       690       690       683       688       691       689       690       691       691       689       692       691
dram[1]:        693       697       689       689       687       686       690       690       692       695       693       692       694       694       694       694
dram[2]:        697       698       688       691       687       690       690       694       696       694       693       695       689       692       693       697
dram[3]:        697       696       688       692       694       693       691       700       694       694       696       693       696       694       698       698
dram[4]:        695       702       695       696       697       695       700       700       699       701       699       697       699       697       700       702
dram[5]:        696       697       690       688       691       693       697       693       692       690       698       694       694       694       698       695
dram[6]:        695       696       685       684       686       692       695       692       691       690       695       695       693       692       691       692
dram[7]:        696       696       690       691       694       690       694       692       693       692       693       694       695       692       695       697
dram[8]:        697       695       690       691       693       692       692       694       690       698       690       700       695       699       698       692
dram[9]:        730       697       721       692       724       693       726       691       726       695       728       694     47139       698       726       695
dram[10]:        697       689       688       689       689       688       690       690       691       695       693       693       698       692       694       693
dram[11]:        690       695       687       688       689       693       688       685       686       692       690       691       690       692       692       692
maximum mf latency per bank:
dram[0]:       1018       900       610       742       710       850       547       608       792       696       797      1014       689       656       861       554
dram[1]:        866       849       798       669       784       571       565       724       615       832       975       867       817       697       832       744
dram[2]:        841       881       767       743       591       591       603       613       791       792       847       796       701       767       597       742
dram[3]:        907       945       614       829       751       590       589       557       770       647       833       800       804       682       808       810
dram[4]:       1131      1015       829       647       725       741       657       687       859       611       925      1014       717       697       755       800
dram[5]:        911       845       641       660       677       807       578       590       541       707       956       957       756       707       654       759
dram[6]:        888       949       715       637       741       847       589       637       670       664       895       848       688       789       636       602
dram[7]:       1107      1000       614       799       632       795       656       595       686       614       787       778       789       730       693       607
dram[8]:        955       971       609       618       784       727       563       590       620       586       794       909       730       686       701       917
dram[9]:       1025       917       604       913       817       791       587       571       792       776       988       916      1022       686       915       568
dram[10]:        867       896       916       812       858       834       528       642       667       787       822       785       853       837       807       784
dram[11]:        861      1116       765       621       806       655       632       633       709       628       678       783       793       801       566       676

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19284352 n_nop=18511569 n_act=133308 n_pre=133292 n_ref_event=0 n_req=451518 n_rd=411726 n_rd_L2_A=0 n_write=0 n_wr_bk=97614 bw_util=0.1056
n_activity=10718518 dram_eff=0.1901
bk0: 25706a 18738498i bk1: 25681a 18738353i bk2: 25770a 18731462i bk3: 25836a 18725852i bk4: 25707a 18719679i bk5: 25779a 18715600i bk6: 26110a 18660387i bk7: 26016a 18662570i bk8: 25713a 18706529i bk9: 25821a 18698982i bk10: 25625a 18731482i bk11: 25717a 18728387i bk12: 25569a 18732387i bk13: 25544a 18737464i bk14: 25561a 18728629i bk15: 25571a 18737259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.704760
Row_Buffer_Locality_read = 0.764093
Row_Buffer_Locality_write = 0.090847
Bank_Level_Parallism = 1.481186
Bank_Level_Parallism_Col = 1.262239
Bank_Level_Parallism_Ready = 1.035006
write_to_read_ratio_blp_rw_average = 0.298199
GrpLevelPara = 1.194626 

BW Util details:
bwutil = 0.105648 
total_CMD = 19284352 
util_bw = 2037360 
Wasted_Col = 2982936 
Wasted_Row = 1934943 
Idle = 12329113 

BW Util Bottlenecks: 
RCDc_limit = 2052278 
RCDWRc_limit = 421398 
WTRc_limit = 472066 
RTWc_limit = 713070 
CCDLc_limit = 332431 
rwq = 0 
CCDLc_limit_alone = 278086 
WTRc_limit_alone = 452262 
RTWc_limit_alone = 678529 

Commands details: 
total_CMD = 19284352 
n_nop = 18511569 
Read = 411726 
Write = 0 
L2_Alloc = 0 
L2_WB = 97614 
n_act = 133308 
n_pre = 133292 
n_ref = 0 
n_req = 451518 
total_req = 509340 

Dual Bus Interface Util: 
issued_total_row = 266600 
issued_total_col = 509340 
Row_Bus_Util =  0.013825 
CoL_Bus_Util = 0.026412 
Either_Row_CoL_Bus_Util = 0.040073 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.004085 
queue_avg = 0.154177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.154177
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19284352 n_nop=18510766 n_act=133712 n_pre=133696 n_ref_event=0 n_req=451272 n_rd=411670 n_rd_L2_A=0 n_write=0 n_wr_bk=97560 bw_util=0.1056
n_activity=10841498 dram_eff=0.1879
bk0: 25703a 18736205i bk1: 25531a 18750432i bk2: 25771a 18736711i bk3: 25860a 18728146i bk4: 25938a 18706176i bk5: 25935a 18708809i bk6: 25909a 18669441i bk7: 26058a 18659530i bk8: 25772a 18698074i bk9: 25707a 18702615i bk10: 25658a 18735641i bk11: 25659a 18737582i bk12: 25521a 18742244i bk13: 25489a 18729164i bk14: 25588a 18737889i bk15: 25571a 18736108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703704
Row_Buffer_Locality_read = 0.762650
Row_Buffer_Locality_write = 0.090955
Bank_Level_Parallism = 1.469292
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.033362
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.105626 
total_CMD = 19284352 
util_bw = 2036920 
Wasted_Col = 2999222 
Wasted_Row = 1966472 
Idle = 12281738 

BW Util Bottlenecks: 
RCDc_limit = 2071883 
RCDWRc_limit = 420797 
WTRc_limit = 463696 
RTWc_limit = 700642 
CCDLc_limit = 330261 
rwq = 0 
CCDLc_limit_alone = 277586 
WTRc_limit_alone = 444352 
RTWc_limit_alone = 667311 

Commands details: 
total_CMD = 19284352 
n_nop = 18510766 
Read = 411670 
Write = 0 
L2_Alloc = 0 
L2_WB = 97560 
n_act = 133712 
n_pre = 133696 
n_ref = 0 
n_req = 451272 
total_req = 509230 

Dual Bus Interface Util: 
issued_total_row = 267408 
issued_total_col = 509230 
Row_Bus_Util =  0.013867 
CoL_Bus_Util = 0.026406 
Either_Row_CoL_Bus_Util = 0.040115 
Issued_on_Two_Bus_Simul_Util = 0.000158 
issued_two_Eff = 0.003945 
queue_avg = 0.149030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.14903
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19284352 n_nop=18509420 n_act=134495 n_pre=134479 n_ref_event=0 n_req=451177 n_rd=411548 n_rd_L2_A=0 n_write=0 n_wr_bk=97415 bw_util=0.1056
n_activity=10852524 dram_eff=0.1876
bk0: 25407a 18752296i bk1: 25413a 18749472i bk2: 25864a 18713725i bk3: 25828a 18722469i bk4: 25969a 18697857i bk5: 25851a 18710031i bk6: 25902a 18674562i bk7: 25820a 18678006i bk8: 25695a 18708676i bk9: 25851a 18694096i bk10: 25665a 18731640i bk11: 25679a 18733411i bk12: 25667a 18723960i bk13: 25661a 18723081i bk14: 25631a 18728940i bk15: 25645a 18729481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701906
Row_Buffer_Locality_read = 0.761073
Row_Buffer_Locality_write = 0.087461
Bank_Level_Parallism = 1.471636
Bank_Level_Parallism_Col = 1.254486
Bank_Level_Parallism_Ready = 1.032105
write_to_read_ratio_blp_rw_average = 0.295995
GrpLevelPara = 1.188407 

BW Util details:
bwutil = 0.105570 
total_CMD = 19284352 
util_bw = 2035852 
Wasted_Col = 3014867 
Wasted_Row = 1967516 
Idle = 12266117 

BW Util Bottlenecks: 
RCDc_limit = 2085950 
RCDWRc_limit = 421809 
WTRc_limit = 466315 
RTWc_limit = 706413 
CCDLc_limit = 332373 
rwq = 0 
CCDLc_limit_alone = 279436 
WTRc_limit_alone = 446976 
RTWc_limit_alone = 672815 

Commands details: 
total_CMD = 19284352 
n_nop = 18509420 
Read = 411548 
Write = 0 
L2_Alloc = 0 
L2_WB = 97415 
n_act = 134495 
n_pre = 134479 
n_ref = 0 
n_req = 451177 
total_req = 508963 

Dual Bus Interface Util: 
issued_total_row = 268974 
issued_total_col = 508963 
Row_Bus_Util =  0.013948 
CoL_Bus_Util = 0.026393 
Either_Row_CoL_Bus_Util = 0.040184 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.003878 
queue_avg = 0.151799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.151799
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19284352 n_nop=18514480 n_act=132447 n_pre=132431 n_ref_event=0 n_req=450326 n_rd=410887 n_rd_L2_A=0 n_write=0 n_wr_bk=97088 bw_util=0.1054
n_activity=10767031 dram_eff=0.1887
bk0: 25442a 18754339i bk1: 25501a 18749624i bk2: 26055a 18706744i bk3: 25915a 18724220i bk4: 25672a 18723690i bk5: 25743a 18726707i bk6: 25867a 18673206i bk7: 25533a 18722006i bk8: 25782a 18688648i bk9: 25784a 18696590i bk10: 25633a 18735356i bk11: 25734a 18738718i bk12: 25484a 18735688i bk13: 25603a 18737195i bk14: 25579a 18739202i bk15: 25560a 18737383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.705891
Row_Buffer_Locality_read = 0.764948
Row_Buffer_Locality_write = 0.090621
Bank_Level_Parallism = 1.469040
Bank_Level_Parallism_Col = 1.253589
Bank_Level_Parallism_Ready = 1.032930
write_to_read_ratio_blp_rw_average = 0.298127
GrpLevelPara = 1.188505 

BW Util details:
bwutil = 0.105365 
total_CMD = 19284352 
util_bw = 2031900 
Wasted_Col = 2979190 
Wasted_Row = 1938893 
Idle = 12334369 

BW Util Bottlenecks: 
RCDc_limit = 2048284 
RCDWRc_limit = 419422 
WTRc_limit = 461401 
RTWc_limit = 702435 
CCDLc_limit = 330687 
rwq = 0 
CCDLc_limit_alone = 278601 
WTRc_limit_alone = 442254 
RTWc_limit_alone = 669496 

Commands details: 
total_CMD = 19284352 
n_nop = 18514480 
Read = 410887 
Write = 0 
L2_Alloc = 0 
L2_WB = 97088 
n_act = 132447 
n_pre = 132431 
n_ref = 0 
n_req = 450326 
total_req = 507975 

Dual Bus Interface Util: 
issued_total_row = 264878 
issued_total_col = 507975 
Row_Bus_Util =  0.013735 
CoL_Bus_Util = 0.026341 
Either_Row_CoL_Bus_Util = 0.039922 
Issued_on_Two_Bus_Simul_Util = 0.000155 
issued_two_Eff = 0.003872 
queue_avg = 0.148905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.148905
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19284352 n_nop=18514219 n_act=132387 n_pre=132371 n_ref_event=0 n_req=450539 n_rd=411146 n_rd_L2_A=0 n_write=0 n_wr_bk=97257 bw_util=0.1055
n_activity=10723157 dram_eff=0.1896
bk0: 25610a 18737904i bk1: 25518a 18753101i bk2: 25962a 18714475i bk3: 25881a 18724705i bk4: 25746a 18729497i bk5: 25915a 18714222i bk6: 25601a 18700350i bk7: 25639a 18682894i bk8: 25744a 18707311i bk9: 25748a 18694562i bk10: 25603a 18746647i bk11: 25803a 18724687i bk12: 25501a 18746722i bk13: 25661a 18726060i bk14: 25562a 18745098i bk15: 25652a 18731354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.706163
Row_Buffer_Locality_read = 0.765052
Row_Buffer_Locality_write = 0.091539
Bank_Level_Parallism = 1.471276
Bank_Level_Parallism_Col = 1.254659
Bank_Level_Parallism_Ready = 1.033660
write_to_read_ratio_blp_rw_average = 0.295977
GrpLevelPara = 1.189017 

BW Util details:
bwutil = 0.105454 
total_CMD = 19284352 
util_bw = 2033612 
Wasted_Col = 2974091 
Wasted_Row = 1934496 
Idle = 12342153 

BW Util Bottlenecks: 
RCDc_limit = 2046792 
RCDWRc_limit = 418787 
WTRc_limit = 460647 
RTWc_limit = 693026 
CCDLc_limit = 335671 
rwq = 0 
CCDLc_limit_alone = 283178 
WTRc_limit_alone = 441147 
RTWc_limit_alone = 660033 

Commands details: 
total_CMD = 19284352 
n_nop = 18514219 
Read = 411146 
Write = 0 
L2_Alloc = 0 
L2_WB = 97257 
n_act = 132387 
n_pre = 132371 
n_ref = 0 
n_req = 450539 
total_req = 508403 

Dual Bus Interface Util: 
issued_total_row = 264758 
issued_total_col = 508403 
Row_Bus_Util =  0.013729 
CoL_Bus_Util = 0.026363 
Either_Row_CoL_Bus_Util = 0.039936 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.003932 
queue_avg = 0.150369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.150369
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19284352 n_nop=18512917 n_act=133452 n_pre=133436 n_ref_event=0 n_req=450044 n_rd=410823 n_rd_L2_A=0 n_write=0 n_wr_bk=96907 bw_util=0.1053
n_activity=10623477 dram_eff=0.1912
bk0: 25581a 18737266i bk1: 25486a 18744187i bk2: 25713a 18727866i bk3: 25796a 18718745i bk4: 25728a 18713473i bk5: 25814a 18710379i bk6: 25582a 18685520i bk7: 25744a 18668262i bk8: 25836a 18683337i bk9: 25874a 18679162i bk10: 25682a 18725745i bk11: 25699a 18723929i bk12: 25581a 18727267i bk13: 25535a 18735130i bk14: 25541a 18737734i bk15: 25631a 18726689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703473
Row_Buffer_Locality_read = 0.762194
Row_Buffer_Locality_write = 0.088397
Bank_Level_Parallism = 1.488488
Bank_Level_Parallism_Col = 1.268565
Bank_Level_Parallism_Ready = 1.037561
write_to_read_ratio_blp_rw_average = 0.294988
GrpLevelPara = 1.198704 

BW Util details:
bwutil = 0.105314 
total_CMD = 19284352 
util_bw = 2030920 
Wasted_Col = 2981906 
Wasted_Row = 1925523 
Idle = 12346003 

BW Util Bottlenecks: 
RCDc_limit = 2061291 
RCDWRc_limit = 413700 
WTRc_limit = 473115 
RTWc_limit = 708673 
CCDLc_limit = 337546 
rwq = 0 
CCDLc_limit_alone = 283814 
WTRc_limit_alone = 453155 
RTWc_limit_alone = 674901 

Commands details: 
total_CMD = 19284352 
n_nop = 18512917 
Read = 410823 
Write = 0 
L2_Alloc = 0 
L2_WB = 96907 
n_act = 133452 
n_pre = 133436 
n_ref = 0 
n_req = 450044 
total_req = 507730 

Dual Bus Interface Util: 
issued_total_row = 266888 
issued_total_col = 507730 
Row_Bus_Util =  0.013840 
CoL_Bus_Util = 0.026329 
Either_Row_CoL_Bus_Util = 0.040003 
Issued_on_Two_Bus_Simul_Util = 0.000165 
issued_two_Eff = 0.004126 
queue_avg = 0.161697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.161697
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19284352 n_nop=18512220 n_act=133519 n_pre=133503 n_ref_event=0 n_req=450564 n_rd=411099 n_rd_L2_A=0 n_write=0 n_wr_bk=97153 bw_util=0.1054
n_activity=10642380 dram_eff=0.191
bk0: 25479a 18750972i bk1: 25472a 18758387i bk2: 25855a 18719249i bk3: 25881a 18708755i bk4: 26002a 18686136i bk5: 25692a 18711563i bk6: 25561a 18695198i bk7: 25705a 18675634i bk8: 25796a 18682349i bk9: 25808a 18683469i bk10: 25610a 18743727i bk11: 25694a 18737366i bk12: 25587a 18734416i bk13: 25708a 18721557i bk14: 25633a 18726255i bk15: 25616a 18727358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703667
Row_Buffer_Locality_read = 0.762663
Row_Buffer_Locality_write = 0.089117
Bank_Level_Parallism = 1.486504
Bank_Level_Parallism_Col = 1.264269
Bank_Level_Parallism_Ready = 1.035408
write_to_read_ratio_blp_rw_average = 0.296041
GrpLevelPara = 1.196462 

BW Util details:
bwutil = 0.105423 
total_CMD = 19284352 
util_bw = 2033008 
Wasted_Col = 2982224 
Wasted_Row = 1926689 
Idle = 12342431 

BW Util Bottlenecks: 
RCDc_limit = 2058064 
RCDWRc_limit = 417471 
WTRc_limit = 471977 
RTWc_limit = 708417 
CCDLc_limit = 336428 
rwq = 0 
CCDLc_limit_alone = 282697 
WTRc_limit_alone = 452484 
RTWc_limit_alone = 674179 

Commands details: 
total_CMD = 19284352 
n_nop = 18512220 
Read = 411099 
Write = 0 
L2_Alloc = 0 
L2_WB = 97153 
n_act = 133519 
n_pre = 133503 
n_ref = 0 
n_req = 450564 
total_req = 508252 

Dual Bus Interface Util: 
issued_total_row = 267022 
issued_total_col = 508252 
Row_Bus_Util =  0.013847 
CoL_Bus_Util = 0.026356 
Either_Row_CoL_Bus_Util = 0.040039 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.004069 
queue_avg = 0.157698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.157698
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19284352 n_nop=18510933 n_act=134181 n_pre=134165 n_ref_event=0 n_req=450451 n_rd=411160 n_rd_L2_A=0 n_write=0 n_wr_bk=97007 bw_util=0.1054
n_activity=10752077 dram_eff=0.189
bk0: 25455a 18758158i bk1: 25575a 18747749i bk2: 25769a 18731593i bk3: 25860a 18718120i bk4: 25647a 18720421i bk5: 25765a 18716685i bk6: 25703a 18677447i bk7: 25990a 18648305i bk8: 25775a 18688904i bk9: 25846a 18682574i bk10: 25611a 18733312i bk11: 25651a 18733500i bk12: 25660a 18726997i bk13: 25651a 18725849i bk14: 25609a 18720220i bk15: 25593a 18737007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702123
Row_Buffer_Locality_read = 0.760436
Row_Buffer_Locality_write = 0.091904
Bank_Level_Parallism = 1.476029
Bank_Level_Parallism_Col = 1.257682
Bank_Level_Parallism_Ready = 1.033422
write_to_read_ratio_blp_rw_average = 0.294656
GrpLevelPara = 1.190608 

BW Util details:
bwutil = 0.105405 
total_CMD = 19284352 
util_bw = 2032668 
Wasted_Col = 3002029 
Wasted_Row = 1955929 
Idle = 12293726 

BW Util Bottlenecks: 
RCDc_limit = 2082415 
RCDWRc_limit = 416338 
WTRc_limit = 467487 
RTWc_limit = 701043 
CCDLc_limit = 334223 
rwq = 0 
CCDLc_limit_alone = 281174 
WTRc_limit_alone = 447491 
RTWc_limit_alone = 667990 

Commands details: 
total_CMD = 19284352 
n_nop = 18510933 
Read = 411160 
Write = 0 
L2_Alloc = 0 
L2_WB = 97007 
n_act = 134181 
n_pre = 134165 
n_ref = 0 
n_req = 450451 
total_req = 508167 

Dual Bus Interface Util: 
issued_total_row = 268346 
issued_total_col = 508167 
Row_Bus_Util =  0.013915 
CoL_Bus_Util = 0.026351 
Either_Row_CoL_Bus_Util = 0.040106 
Issued_on_Two_Bus_Simul_Util = 0.000160 
issued_two_Eff = 0.004000 
queue_avg = 0.153704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.153704
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19284352 n_nop=18508008 n_act=135396 n_pre=135380 n_ref_event=0 n_req=450957 n_rd=411307 n_rd_L2_A=0 n_write=0 n_wr_bk=97391 bw_util=0.1055
n_activity=10791469 dram_eff=0.1886
bk0: 25446a 18752697i bk1: 25605a 18733949i bk2: 25841a 18719847i bk3: 25861a 18713709i bk4: 25750a 18715676i bk5: 25813a 18703920i bk6: 25978a 18642328i bk7: 25860a 18660853i bk8: 25808a 18677357i bk9: 25628a 18690044i bk10: 25788a 18710337i bk11: 25484a 18745301i bk12: 25556a 18731384i bk13: 25502a 18741986i bk14: 25567a 18734599i bk15: 25820a 18712701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699763
Row_Buffer_Locality_read = 0.758842
Row_Buffer_Locality_write = 0.086910
Bank_Level_Parallism = 1.480247
Bank_Level_Parallism_Col = 1.259107
Bank_Level_Parallism_Ready = 1.033660
write_to_read_ratio_blp_rw_average = 0.295427
GrpLevelPara = 1.192072 

BW Util details:
bwutil = 0.105515 
total_CMD = 19284352 
util_bw = 2034792 
Wasted_Col = 3026912 
Wasted_Row = 1963379 
Idle = 12259269 

BW Util Bottlenecks: 
RCDc_limit = 2098991 
RCDWRc_limit = 421774 
WTRc_limit = 467503 
RTWc_limit = 712897 
CCDLc_limit = 334929 
rwq = 0 
CCDLc_limit_alone = 281320 
WTRc_limit_alone = 448152 
RTWc_limit_alone = 678639 

Commands details: 
total_CMD = 19284352 
n_nop = 18508008 
Read = 411307 
Write = 0 
L2_Alloc = 0 
L2_WB = 97391 
n_act = 135396 
n_pre = 135380 
n_ref = 0 
n_req = 450957 
total_req = 508698 

Dual Bus Interface Util: 
issued_total_row = 270776 
issued_total_col = 508698 
Row_Bus_Util =  0.014041 
CoL_Bus_Util = 0.026379 
Either_Row_CoL_Bus_Util = 0.040258 
Issued_on_Two_Bus_Simul_Util = 0.000162 
issued_two_Eff = 0.004032 
queue_avg = 0.153565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.153565
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19284352 n_nop=18510449 n_act=134338 n_pre=134322 n_ref_event=0 n_req=450620 n_rd=411109 n_rd_L2_A=0 n_write=0 n_wr_bk=97186 bw_util=0.1054
n_activity=10744148 dram_eff=0.1892
bk0: 25523a 18743604i bk1: 25735a 18734900i bk2: 25850a 18718095i bk3: 25871a 18720157i bk4: 25707a 18708964i bk5: 25884a 18697569i bk6: 25722a 18663038i bk7: 25989a 18645432i bk8: 25570a 18700276i bk9: 25671a 18687298i bk10: 25612a 18736115i bk11: 25834a 18719449i bk12: 25386a 18751356i bk13: 25516a 18739914i bk14: 25587a 18727989i bk15: 25652a 18725800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701886
Row_Buffer_Locality_read = 0.760579
Row_Buffer_Locality_write = 0.091190
Bank_Level_Parallism = 1.484936
Bank_Level_Parallism_Col = 1.263844
Bank_Level_Parallism_Ready = 1.036217
write_to_read_ratio_blp_rw_average = 0.297645
GrpLevelPara = 1.195843 

BW Util details:
bwutil = 0.105432 
total_CMD = 19284352 
util_bw = 2033180 
Wasted_Col = 3008514 
Wasted_Row = 1941965 
Idle = 12300693 

BW Util Bottlenecks: 
RCDc_limit = 2077460 
RCDWRc_limit = 415563 
WTRc_limit = 490132 
RTWc_limit = 728439 
CCDLc_limit = 322246 
rwq = 0 
CCDLc_limit_alone = 267939 
WTRc_limit_alone = 469831 
RTWc_limit_alone = 694433 

Commands details: 
total_CMD = 19284352 
n_nop = 18510449 
Read = 411109 
Write = 0 
L2_Alloc = 0 
L2_WB = 97186 
n_act = 134338 
n_pre = 134322 
n_ref = 0 
n_req = 450620 
total_req = 508295 

Dual Bus Interface Util: 
issued_total_row = 268660 
issued_total_col = 508295 
Row_Bus_Util =  0.013932 
CoL_Bus_Util = 0.026358 
Either_Row_CoL_Bus_Util = 0.040131 
Issued_on_Two_Bus_Simul_Util = 0.000158 
issued_two_Eff = 0.003944 
queue_avg = 0.154897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.154897
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19284352 n_nop=18506951 n_act=135515 n_pre=135499 n_ref_event=0 n_req=451655 n_rd=411962 n_rd_L2_A=0 n_write=0 n_wr_bk=97573 bw_util=0.1057
n_activity=10713927 dram_eff=0.1902
bk0: 25601a 18732504i bk1: 25803a 18715518i bk2: 25944a 18708887i bk3: 25768a 18724896i bk4: 25787a 18698994i bk5: 25791a 18706651i bk6: 25988a 18641666i bk7: 25830a 18659571i bk8: 25857a 18676791i bk9: 25609a 18712320i bk10: 25797a 18716318i bk11: 25751a 18724324i bk12: 25483a 18737310i bk13: 25571a 18728711i bk14: 25721a 18724251i bk15: 25661a 18729700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699963
Row_Buffer_Locality_read = 0.759021
Row_Buffer_Locality_write = 0.087018
Bank_Level_Parallism = 1.491595
Bank_Level_Parallism_Col = 1.268160
Bank_Level_Parallism_Ready = 1.036859
write_to_read_ratio_blp_rw_average = 0.294771
GrpLevelPara = 1.198835 

BW Util details:
bwutil = 0.105689 
total_CMD = 19284352 
util_bw = 2038140 
Wasted_Col = 3014530 
Wasted_Row = 1950232 
Idle = 12281450 

BW Util Bottlenecks: 
RCDc_limit = 2092384 
RCDWRc_limit = 421161 
WTRc_limit = 485739 
RTWc_limit = 716447 
CCDLc_limit = 332712 
rwq = 0 
CCDLc_limit_alone = 278408 
WTRc_limit_alone = 465646 
RTWc_limit_alone = 682236 

Commands details: 
total_CMD = 19284352 
n_nop = 18506951 
Read = 411962 
Write = 0 
L2_Alloc = 0 
L2_WB = 97573 
n_act = 135515 
n_pre = 135499 
n_ref = 0 
n_req = 451655 
total_req = 509535 

Dual Bus Interface Util: 
issued_total_row = 271014 
issued_total_col = 509535 
Row_Bus_Util =  0.014054 
CoL_Bus_Util = 0.026422 
Either_Row_CoL_Bus_Util = 0.040313 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.004049 
queue_avg = 0.157787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.157787
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19284352 n_nop=18509844 n_act=134125 n_pre=134109 n_ref_event=0 n_req=451613 n_rd=411863 n_rd_L2_A=0 n_write=0 n_wr_bk=97539 bw_util=0.1057
n_activity=10682146 dram_eff=0.1907
bk0: 25823a 18719626i bk1: 25606a 18746623i bk2: 25857a 18722593i bk3: 25852a 18712180i bk4: 25718a 18721910i bk5: 25590a 18730019i bk6: 25913a 18656436i bk7: 26011a 18650731i bk8: 25890a 18676644i bk9: 25712a 18699159i bk10: 25711a 18729160i bk11: 25599a 18736487i bk12: 25640a 18725911i bk13: 25637a 18729329i bk14: 25743a 18716993i bk15: 25561a 18735758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703013
Row_Buffer_Locality_read = 0.762258
Row_Buffer_Locality_write = 0.089157
Bank_Level_Parallism = 1.487084
Bank_Level_Parallism_Col = 1.266885
Bank_Level_Parallism_Ready = 1.036696
write_to_read_ratio_blp_rw_average = 0.297564
GrpLevelPara = 1.198217 

BW Util details:
bwutil = 0.105661 
total_CMD = 19284352 
util_bw = 2037608 
Wasted_Col = 2999205 
Wasted_Row = 1938320 
Idle = 12309219 

BW Util Bottlenecks: 
RCDc_limit = 2065984 
RCDWRc_limit = 420514 
WTRc_limit = 477766 
RTWc_limit = 720824 
CCDLc_limit = 336043 
rwq = 0 
CCDLc_limit_alone = 281562 
WTRc_limit_alone = 457672 
RTWc_limit_alone = 686437 

Commands details: 
total_CMD = 19284352 
n_nop = 18509844 
Read = 411863 
Write = 0 
L2_Alloc = 0 
L2_WB = 97539 
n_act = 134125 
n_pre = 134109 
n_ref = 0 
n_req = 451613 
total_req = 509402 

Dual Bus Interface Util: 
issued_total_row = 268234 
issued_total_col = 509402 
Row_Bus_Util =  0.013909 
CoL_Bus_Util = 0.026415 
Either_Row_CoL_Bus_Util = 0.040163 
Issued_on_Two_Bus_Simul_Util = 0.000162 
issued_two_Eff = 0.004039 
queue_avg = 0.161825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.161825

========= L2 cache stats =========
L2_cache_bank[0]: Access = 625373, Miss = 205761, Miss_rate = 0.329, Pending_hits = 27579, Reservation_fails = 73
L2_cache_bank[1]: Access = 625766, Miss = 205965, Miss_rate = 0.329, Pending_hits = 27596, Reservation_fails = 274
L2_cache_bank[2]: Access = 625765, Miss = 205860, Miss_rate = 0.329, Pending_hits = 28306, Reservation_fails = 74
L2_cache_bank[3]: Access = 625190, Miss = 205810, Miss_rate = 0.329, Pending_hits = 28085, Reservation_fails = 114
L2_cache_bank[4]: Access = 625535, Miss = 205800, Miss_rate = 0.329, Pending_hits = 27729, Reservation_fails = 6
L2_cache_bank[5]: Access = 625837, Miss = 205748, Miss_rate = 0.329, Pending_hits = 28973, Reservation_fails = 109
L2_cache_bank[6]: Access = 624865, Miss = 205514, Miss_rate = 0.329, Pending_hits = 28618, Reservation_fails = 66
L2_cache_bank[7]: Access = 624699, Miss = 205373, Miss_rate = 0.329, Pending_hits = 27364, Reservation_fails = 44
L2_cache_bank[8]: Access = 624724, Miss = 205329, Miss_rate = 0.329, Pending_hits = 29146, Reservation_fails = 64
L2_cache_bank[9]: Access = 625626, Miss = 205817, Miss_rate = 0.329, Pending_hits = 28066, Reservation_fails = 54
L2_cache_bank[10]: Access = 624925, Miss = 205244, Miss_rate = 0.328, Pending_hits = 26923, Reservation_fails = 188
L2_cache_bank[11]: Access = 625149, Miss = 205579, Miss_rate = 0.329, Pending_hits = 27800, Reservation_fails = 180
L2_cache_bank[12]: Access = 624832, Miss = 205523, Miss_rate = 0.329, Pending_hits = 27744, Reservation_fails = 298
L2_cache_bank[13]: Access = 625737, Miss = 205576, Miss_rate = 0.329, Pending_hits = 27550, Reservation_fails = 62
L2_cache_bank[14]: Access = 625367, Miss = 205229, Miss_rate = 0.328, Pending_hits = 28347, Reservation_fails = 181
L2_cache_bank[15]: Access = 626064, Miss = 205931, Miss_rate = 0.329, Pending_hits = 28155, Reservation_fails = 101
L2_cache_bank[16]: Access = 625601, Miss = 205734, Miss_rate = 0.329, Pending_hits = 27616, Reservation_fails = 85
L2_cache_bank[17]: Access = 625089, Miss = 205573, Miss_rate = 0.329, Pending_hits = 28685, Reservation_fails = 41
L2_cache_bank[18]: Access = 6510796, Miss = 204957, Miss_rate = 0.031, Pending_hits = 28372, Reservation_fails = 173
L2_cache_bank[19]: Access = 626617, Miss = 206152, Miss_rate = 0.329, Pending_hits = 27606, Reservation_fails = 101
L2_cache_bank[20]: Access = 625761, Miss = 206178, Miss_rate = 0.329, Pending_hits = 28611, Reservation_fails = 164
L2_cache_bank[21]: Access = 625049, Miss = 205784, Miss_rate = 0.329, Pending_hits = 27359, Reservation_fails = 0
L2_cache_bank[22]: Access = 626526, Miss = 206295, Miss_rate = 0.329, Pending_hits = 26832, Reservation_fails = 188
L2_cache_bank[23]: Access = 625801, Miss = 205568, Miss_rate = 0.328, Pending_hits = 27754, Reservation_fails = 49
L2_total_cache_accesses = 20896694
L2_total_cache_misses = 4936300
L2_total_cache_miss_rate = 0.2362
L2_total_cache_pending_hits = 670816
L2_total_cache_reservation_fails = 2689
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3134929
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 670816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1581586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3354714
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 670816
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12154649
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8742045
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12154649
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2689
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=20896694
icnt_total_pkts_simt_to_mem=20896694
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 20896694
Req_Network_cycles = 7519824
Req_Network_injected_packets_per_cycle =       2.7789 
Req_Network_conflicts_per_cycle =       4.2713
Req_Network_conflicts_per_cycle_util =       4.3705
Req_Bank_Level_Parallism =       2.8434
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8132
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1158

Reply_Network_injected_packets_num = 20896694
Reply_Network_cycles = 7519824
Reply_Network_injected_packets_per_cycle =        2.7789
Reply_Network_conflicts_per_cycle =        0.2800
Reply_Network_conflicts_per_cycle_util =       0.2859
Reply_Bank_Level_Parallism =       2.8368
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0175
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0926
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 21 hrs, 32 min, 13 sec (77533 sec)
gpgpu_simulation_rate = 38633 (inst/sec)
gpgpu_simulation_rate = 96 (cycle/sec)
gpgpu_silicon_slowdown = 14218750x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8cae423c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae4230..

GPGPU-Sim PTX: cudaLaunch for 0x0x555c2014ff0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x610 (cc_warp.1.sm_75.ptx:299) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x690 (cc_warp.1.sm_75.ptx:320) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x650 (cc_warp.1.sm_75.ptx:308) @%p2 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x690 (cc_warp.1.sm_75.ptx:320) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x688 (cc_warp.1.sm_75.ptx:317) @%p3 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x690 (cc_warp.1.sm_75.ptx:320) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 537773
gpu_sim_insn = 369083125
gpu_ipc =     686.3177
gpu_tot_sim_cycle = 8057597
gpu_tot_sim_insn = 3364475810
gpu_tot_ipc =     417.5533
gpu_tot_issued_cta = 26240
gpu_occupancy = 84.9835% 
gpu_tot_occupancy = 98.9981% 
max_total_param_size = 0
gpu_stall_dramfull = 2449
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.2338
partiton_level_parallism_total  =       3.4767
partiton_level_parallism_util =      13.3782
partiton_level_parallism_util_total  =       3.5544
L2_BW  =     578.0528 GB/Sec
L2_BW_total  =     151.8603 GB/Sec
gpu_total_sim_rate=39877

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2222889, Miss = 345114, Miss_rate = 0.155, Pending_hits = 549138, Reservation_fails = 46091
	L1D_cache_core[1]: Access = 2221639, Miss = 345499, Miss_rate = 0.156, Pending_hits = 549509, Reservation_fails = 45789
	L1D_cache_core[2]: Access = 2223754, Miss = 344942, Miss_rate = 0.155, Pending_hits = 549553, Reservation_fails = 47249
	L1D_cache_core[3]: Access = 2224558, Miss = 344581, Miss_rate = 0.155, Pending_hits = 548463, Reservation_fails = 48417
	L1D_cache_core[4]: Access = 2218669, Miss = 345370, Miss_rate = 0.156, Pending_hits = 549934, Reservation_fails = 47800
	L1D_cache_core[5]: Access = 2222253, Miss = 343753, Miss_rate = 0.155, Pending_hits = 548485, Reservation_fails = 47264
	L1D_cache_core[6]: Access = 2218424, Miss = 345104, Miss_rate = 0.156, Pending_hits = 549881, Reservation_fails = 45898
	L1D_cache_core[7]: Access = 2222050, Miss = 344115, Miss_rate = 0.155, Pending_hits = 550277, Reservation_fails = 45573
	L1D_cache_core[8]: Access = 2230756, Miss = 346004, Miss_rate = 0.155, Pending_hits = 549839, Reservation_fails = 43687
	L1D_cache_core[9]: Access = 2223383, Miss = 345124, Miss_rate = 0.155, Pending_hits = 550167, Reservation_fails = 45577
	L1D_cache_core[10]: Access = 2219910, Miss = 345928, Miss_rate = 0.156, Pending_hits = 550499, Reservation_fails = 46856
	L1D_cache_core[11]: Access = 2223538, Miss = 344747, Miss_rate = 0.155, Pending_hits = 550471, Reservation_fails = 50988
	L1D_cache_core[12]: Access = 2222677, Miss = 345010, Miss_rate = 0.155, Pending_hits = 550780, Reservation_fails = 47098
	L1D_cache_core[13]: Access = 2218268, Miss = 344673, Miss_rate = 0.155, Pending_hits = 551304, Reservation_fails = 44961
	L1D_cache_core[14]: Access = 2231492, Miss = 344456, Miss_rate = 0.154, Pending_hits = 550990, Reservation_fails = 47278
	L1D_cache_core[15]: Access = 2224835, Miss = 343530, Miss_rate = 0.154, Pending_hits = 550348, Reservation_fails = 44058
	L1D_cache_core[16]: Access = 2223720, Miss = 344757, Miss_rate = 0.155, Pending_hits = 550819, Reservation_fails = 46366
	L1D_cache_core[17]: Access = 2218708, Miss = 345284, Miss_rate = 0.156, Pending_hits = 550670, Reservation_fails = 49044
	L1D_cache_core[18]: Access = 2220272, Miss = 345719, Miss_rate = 0.156, Pending_hits = 550376, Reservation_fails = 46030
	L1D_cache_core[19]: Access = 2222689, Miss = 345452, Miss_rate = 0.155, Pending_hits = 550323, Reservation_fails = 47149
	L1D_cache_core[20]: Access = 2224020, Miss = 344731, Miss_rate = 0.155, Pending_hits = 551141, Reservation_fails = 45076
	L1D_cache_core[21]: Access = 2225454, Miss = 344820, Miss_rate = 0.155, Pending_hits = 550193, Reservation_fails = 46531
	L1D_cache_core[22]: Access = 2225218, Miss = 345368, Miss_rate = 0.155, Pending_hits = 549496, Reservation_fails = 46011
	L1D_cache_core[23]: Access = 2225951, Miss = 344689, Miss_rate = 0.155, Pending_hits = 549757, Reservation_fails = 45210
	L1D_cache_core[24]: Access = 2224889, Miss = 345053, Miss_rate = 0.155, Pending_hits = 550496, Reservation_fails = 44494
	L1D_cache_core[25]: Access = 2218889, Miss = 345498, Miss_rate = 0.156, Pending_hits = 550469, Reservation_fails = 47302
	L1D_cache_core[26]: Access = 2226574, Miss = 345854, Miss_rate = 0.155, Pending_hits = 550727, Reservation_fails = 45682
	L1D_cache_core[27]: Access = 2226609, Miss = 345641, Miss_rate = 0.155, Pending_hits = 549050, Reservation_fails = 49477
	L1D_cache_core[28]: Access = 2220484, Miss = 343708, Miss_rate = 0.155, Pending_hits = 549026, Reservation_fails = 45764
	L1D_cache_core[29]: Access = 2221044, Miss = 342056, Miss_rate = 0.154, Pending_hits = 549122, Reservation_fails = 47663
	L1D_total_cache_accesses = 66693616
	L1D_total_cache_misses = 10346580
	L1D_total_cache_miss_rate = 0.1551
	L1D_total_cache_pending_hits = 16501303
	L1D_total_cache_reservation_fails = 1396383
	L1D_cache_data_port_util = 0.165
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22178834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16501303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5714846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 811971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4631704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16501303
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17666899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 584412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49026687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17666929

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811971
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 584412
ctas_completed 26240, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
344261, 349466, 349034, 348342, 349138, 348367, 348529, 345933, 343602, 349720, 349013, 348462, 348808, 348225, 347839, 346642, 343328, 349389, 349147, 348690, 348596, 348782, 348971, 346804, 343765, 349041, 348873, 347880, 348312, 348392, 348792, 345947, 
gpgpu_n_tot_thrd_icount = 10684521984
gpgpu_n_tot_w_icount = 333891312
gpgpu_n_stall_shd_mem = 2356117
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10346550
gpgpu_n_mem_write_global = 17666929
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 320852824
gpgpu_n_store_insn = 58684034
gpgpu_n_shmem_insn = 441308538
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13527040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1703789
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 652328
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11961617	W0_Idle:459163	W0_Scoreboard:619282852	W1:9565700	W2:209011090	W3:18293666	W4:2729515	W5:195362	W6:174409	W7:122228	W8:142836	W9:133309	W10:134953	W11:128100	W12:143108	W13:138327	W14:144620	W15:157892	W16:213612	W17:146363	W18:141925	W19:149408	W20:164815	W21:166229	W22:189882	W23:188447	W24:210700	W25:195391	W26:265125	W27:251321	W28:296023	W29:244735	W30:360486	W31:230566	W32:89261169
single_issue_nums: WS0:83107652	WS1:83718685	WS2:83675000	WS3:83389975	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 82772400 {8:10346550,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 706677160 {40:17666929,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 413862000 {40:10346550,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141335432 {8:17666929,}
maxmflatency = 2051 
max_icnt2mem_latency = 1194 
maxmrqlatency = 1229 
max_icnt2sh_latency = 166 
averagemflatency = 306 
avg_icnt2mem_latency = 77 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 4 
mrq_lat_table:5247472 	97645 	154350 	316882 	463804 	274949 	130382 	45442 	17235 	2101 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14173775 	12303061 	1498621 	38021 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21327016 	3451877 	1488726 	1324662 	419040 	2158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23299390 	1934244 	1237692 	973156 	489386 	79031 	580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	7997 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35051     30965     26961     27177     33121     37426     42040     45270     24541     29889     42157     33850     19728     42490     42554     33111 
dram[1]:     22999     39464     29826     24148     36219     44093     40109     34435     29898     23857     30296     43466     42915     38391     43195     43378 
dram[2]:     43175     41696     29833     24998     32949     38116     37628     41722     36045     42302     24932     43730     42816     41548     39038     37832 
dram[3]:     32755     32416     27335     45172     43502     44484     34793     40120     42450     42432     44364     44274     44099     44057     38159     29695 
dram[4]:     41584     39674     30900     39834     43327     43707     43586     43204     44482     42462     43868     42536     22413     38506     38639     25134 
dram[5]:     31110     39531     34888     43654     35296     27630     43912     26933     43647     32098     32183     44236     39884     35987     29054     35292 
dram[6]:     35895     36414     28979     30141     41636     37401     41654     17844     25229     30082     40940     34257     40000     43603     39665     39916 
dram[7]:     40301     42987     38622     30299     43751     37461     23057     35250     38068     43103     37331     30455     33233     42587     40319     38177 
dram[8]:     42611     43014     38845     38390     40116     40958     44076     42103     39999     34320     37232     36114     19875     36115     37807     22467 
dram[9]:     35513     40882     21353     33663     34093     28077     34126     41928     43819     26955     36502     41904     39734     43357     37384     41764 
dram[10]:     31563     40036     30412     45903     43716     43682     35387     28846     40558     34045     30095     38838     42960     42711     38711     38676 
dram[11]:     27754     41258     32970     23282     42209     35117     44029     37298     33745     32130     38037     39081     40530     39520     42101     39638 
average row accesses per activate:
dram[0]:  3.357143  3.353987  3.330912  3.303090  3.290875  3.261933  2.997406  3.030013  3.212406  3.200163  3.351878  3.301915  3.343619  3.349521  3.305953  3.360954 
dram[1]:  3.353025  3.410063  3.344090  3.293116  3.224412  3.226134  3.038097  3.003271  3.191019  3.182156  3.359463  3.357643  3.374142  3.295753  3.301150  3.325944 
dram[2]:  3.445275  3.451255  3.240446  3.270101  3.162995  3.228470  3.047962  3.076119  3.178003  3.139524  3.331465  3.337394  3.250369  3.283221  3.300978  3.287130 
dram[3]:  3.453928  3.457561  3.206581  3.281680  3.283761  3.278533  3.038965  3.248415  3.129824  3.190006  3.342133  3.395001  3.322491  3.327606  3.326052  3.359888 
dram[4]:  3.382985  3.431991  3.273665  3.284630  3.314684  3.250367  3.159247  3.065512  3.230564  3.157706  3.424275  3.299103  3.397934  3.287024  3.405511  3.317962 
dram[5]:  3.366728  3.398144  3.310757  3.266593  3.267132  3.251269  3.123827  3.046588  3.124237  3.116293  3.335806  3.329632  3.329999  3.352879  3.360605  3.305221 
dram[6]:  3.426640  3.471758  3.282982  3.235621  3.131035  3.242824  3.129590  3.063669  3.110395  3.149398  3.426456  3.384898  3.343520  3.284394  3.292295  3.301705 
dram[7]:  3.471318  3.386447  3.298644  3.232117  3.262038  3.254636  3.066486  2.953706  3.118578  3.093580  3.398929  3.381980  3.305903  3.267907  3.278640  3.293952 
dram[8]:  3.445769  3.345996  3.276475  3.228819  3.237531  3.182383  2.947949  2.991221  3.121365  3.156735  3.295038  3.405472  3.314305  3.347876  3.318363  3.234928 
dram[9]:  3.379755  3.346987  3.268904  3.277234  3.215914  3.160948  2.995749  2.990165  3.194972  3.146002  3.362622  3.300178  3.428275  3.381599  3.307816  3.301316 
dram[10]:  3.343448  3.256474  3.243093  3.288574  3.197521  3.207156  2.941780  3.016925  3.118170  3.251443  3.271110  3.300488  3.370227  3.371247  3.283336  3.292790 
dram[11]:  3.307584  3.408705  3.310029  3.252273  3.289805  3.325847  3.011976  3.001601  3.127818  3.183125  3.382205  3.417172  3.299343  3.320322  3.272087  3.340957 
average row locality = 6750291/2071780 = 3.258209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     31551     31545     31761     31879     31632     31742     32177     32070     31658     31686     31520     31634     31485     31400     31404     31427 
dram[1]:     31521     31280     31805     31864     31851     31874     31910     32179     31715     31591     31536     31518     31411     31345     31482     31473 
dram[2]:     31091     31040     31836     31866     31942     31714     31940     31742     31641     31721     31513     31516     31668     31624     31596     31628 
dram[3]:     31121     31197     32114     31997     31565     31667     31877     31402     31594     31628     31506     31610     31360     31541     31518     31384 
dram[4]:     31367     31386     31934     31944     31666     31809     31427     31530     31563     31587     31441     31707     31376     31587     31379     31545 
dram[5]:     31450     31312     31616     31802     31576     31701     31456     31652     31700     31719     31573     31531     31449     31401     31412     31550 
dram[6]:     31285     31280     31754     31863     32001     31577     31459     31662     31656     31655     31473     31535     31529     31642     31609     31496 
dram[7]:     31215     31466     31747     31821     31566     31721     31571     32084     31725     31807     31359     31420     31603     31627     31555     31594 
dram[8]:     31235     31397     31785     31809     31725     31744     31891     31826     31602     31383     31544     31299     31403     31389     31523     31802 
dram[9]:     31347     31673     31782     31951     31558     31849     31670     31916     31313     31465     31482     31745     31227     31359     31408     31570 
dram[10]:     31442     31721     31969     31767     31679     31753     31935     31706     31781     31482     31693     31683     31334     31355     31770     31664 
dram[11]:     31702     31451     31865     31850     31719     31456     31814     31952     31752     31630     31539     31414     31566     31532     31750     31367 
total dram reads = 6069355
bank skew: 32179/31040 = 1.04
chip skew: 506734/504900 = 1.00
number of total write accesses:
dram[0]:     10400     10378     10357     10464     10366     10452     10546     10507     10329     10461     10348     10320     10360     10447     10341     10389 
dram[1]:     10426     10266     10412     10414     10529     10553     10487     10481     10363     10319     10323     10365     10353     10344     10379     10339 
dram[2]:     10261     10275     10470     10414     10536     10480     10436     10388     10305     10374     10338     10367     10442     10437     10342     10361 
dram[3]:     10283     10357     10524     10376     10292     10406     10420     10212     10436     10425     10353     10402     10298     10351     10332     10330 
dram[4]:     10456     10270     10462     10405     10363     10494     10286     10333     10389     10407     10356     10460     10353     10416     10322     10391 
dram[5]:     10323     10252     10347     10390     10386     10352     10293     10368     10453     10484     10337     10406     10343     10316     10304     10364 
dram[6]:     10230     10274     10467     10502     10449     10349     10320     10358     10408     10476     10303     10331     10314     10393     10359     10371 
dram[7]:     10280     10343     10350     10450     10324     10396     10337     10446     10382     10370     10387     10389     10380     10361     10373     10309 
dram[8]:     10259     10405     10439     10439     10311     10395     10521     10435     10471     10385     10496     10257     10358     10300     10302     10450 
dram[9]:     10277     10397     10425     10378     10359     10439     10357     10521     10363     10357     10275     10420     10245     10300     10406     10442 
dram[10]:     10317     10458     10465     10366     10468     10378     10514     10463     10443     10284     10439     10371     10268     10405     10396     10327 
dram[11]:     10468     10310     10403     10395     10379     10278     10468     10531     10501     10355     10401     10321     10422     10402     10419     10380 
total dram writes = 1993482
bank skew: 10553/10212 = 1.03
chip skew: 166465/165718 = 1.00
average mf latency per bank:
dram[0]:        789       894       777       884       777       883       774       896       785       895       790       919       793       900       789       908
dram[1]:        889       889       885       880       876       870       897       892       894       900       912       915       893       895       897       889
dram[2]:        903       901       880       884       864       876       901       903       896       889       912       903       882       885       898       896
dram[3]:        904       902       879       890       884       881       899       915       884       891       905       911       895       905       904       914
dram[4]:        788       908       791       914       788       894       802       925       793       904       794       906       792       901       795       909
dram[5]:        899       898       908       895       891       886       913       910       893       884       914       901       906       901       899       890
dram[6]:        913       911       895       891       882       887       916       906       892       895       904       909       897       891       892       894
dram[7]:        906       909       900       903       892       885       911       900       900       891       901       906       895       898       890       905
dram[8]:        790       914       783       900       783       891       784       909       785       907       789       926       792       913       790       897
dram[9]:        937       897       923       898       911       884       927       894       932       908       941       906     36000       907       918       887
dram[10]:        899       892       895       886       886       885       890       894       895       906       905       903       909       901       889       891
dram[11]:        889       900       888       893       888       899       892       897       887       899       908       919       898       900       892       899
maximum mf latency per bank:
dram[0]:       1183      1215      1359      1340      1322      1265      1294      1391      1355      1363      1281      1241      1335      1278      1176      1185
dram[1]:       1378      1263      1507      1604      1503      1386      1538      2051      1426      1435      1441      1311      1306      1524      1319      1258
dram[2]:       1239      1351      1372      1365      1871      1549      1380      1377      1383      1420      1360      1280      1223      1266      1148      1151
dram[3]:       1228      1194      1387      1396      1308      1450      1445      1313      1394      1486      1521      1255      1264      1247      1257      1441
dram[4]:       1275      1501      1307      1554      1728      1430      1285      1299      1385      1407      1476      1328      1272      1328      1267      1284
dram[5]:       1221      1245      1287      1381      1220      1563      1392      1507      1448      1424      1326      1317      1356      1307      1302      1284
dram[6]:       1306      1259      1386      1356      1351      1267      1313      1320      1367      1408      1273      1226      1301      1266      1321      1275
dram[7]:       1246      1202      1389      1403      1185      1399      1321      1310      1400      1396      1226      1276      1304      1359      1305      1320
dram[8]:       1372      1180      1740      1775      1360      1399      1372      1360      1344      1377      1520      1607      1187      1270      1238      1387
dram[9]:       1221      1149      1760      1334      1362      1384      1366      1354      1360      1343      1535      1539      1261      1283      1203      1184
dram[10]:       1240      1203      1170      1295      1653      1413      1386      1402      1342      1373      1550      1543      1250      1273      1175      1154
dram[11]:       1182      1365      1268      1306      1485      1360      1391      1472      1376      1339      1406      1446      1199      1259      1176      1142

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20663452 n_nop=19653619 n_act=172485 n_pre=172469 n_ref_event=0 n_req=563581 n_rd=506571 n_rd_L2_A=0 n_write=0 n_wr_bk=166465 bw_util=0.1303
n_activity=11937695 dram_eff=0.2255
bk0: 31551a 19813980i bk1: 31545a 19811425i bk2: 31761a 19795244i bk3: 31879a 19783831i bk4: 31632a 19788851i bk5: 31742a 19779550i bk6: 32177a 19710703i bk7: 32070a 19717502i bk8: 31658a 19769008i bk9: 31686a 19765970i bk10: 31520a 19803099i bk11: 31634a 19797388i bk12: 31485a 19798712i bk13: 31400a 19808955i bk14: 31404a 19803171i bk15: 31427a 19813112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693952
Row_Buffer_Locality_read = 0.758277
Row_Buffer_Locality_write = 0.122382
Bank_Level_Parallism = 1.938636
Bank_Level_Parallism_Col = 1.662403
Bank_Level_Parallism_Ready = 1.147819
write_to_read_ratio_blp_rw_average = 0.325839
GrpLevelPara = 1.415835 

BW Util details:
bwutil = 0.130285 
total_CMD = 20663452 
util_bw = 2692144 
Wasted_Col = 3411367 
Wasted_Row = 2001262 
Idle = 12558679 

BW Util Bottlenecks: 
RCDc_limit = 2324222 
RCDWRc_limit = 510592 
WTRc_limit = 832463 
RTWc_limit = 1082289 
CCDLc_limit = 496310 
rwq = 0 
CCDLc_limit_alone = 396399 
WTRc_limit_alone = 789459 
RTWc_limit_alone = 1025382 

Commands details: 
total_CMD = 20663452 
n_nop = 19653619 
Read = 506571 
Write = 0 
L2_Alloc = 0 
L2_WB = 166465 
n_act = 172485 
n_pre = 172469 
n_ref = 0 
n_req = 563581 
total_req = 673036 

Dual Bus Interface Util: 
issued_total_row = 344954 
issued_total_col = 673036 
Row_Bus_Util =  0.016694 
CoL_Bus_Util = 0.032571 
Either_Row_CoL_Bus_Util = 0.048870 
Issued_on_Two_Bus_Simul_Util = 0.000395 
issued_two_Eff = 0.008078 
queue_avg = 0.562998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.562998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20663452 n_nop=19653785 n_act=172613 n_pre=172597 n_ref_event=0 n_req=563160 n_rd=506355 n_rd_L2_A=0 n_write=0 n_wr_bk=166353 bw_util=0.1302
n_activity=12058628 dram_eff=0.2231
bk0: 31521a 19807637i bk1: 31280a 19834680i bk2: 31805a 19802715i bk3: 31864a 19791024i bk4: 31851a 19771188i bk5: 31874a 19773536i bk6: 31910a 19733557i bk7: 32179a 19708767i bk8: 31715a 19760571i bk9: 31591a 19771175i bk10: 31536a 19803947i bk11: 31518a 19805783i bk12: 31411a 19814443i bk13: 31345a 19803255i bk14: 31482a 19805902i bk15: 31473a 19803176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693496
Row_Buffer_Locality_read = 0.757478
Row_Buffer_Locality_write = 0.123158
Bank_Level_Parallism = 1.925873
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.147955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.130222 
total_CMD = 20663452 
util_bw = 2690832 
Wasted_Col = 3424482 
Wasted_Row = 2033883 
Idle = 12514255 

BW Util Bottlenecks: 
RCDc_limit = 2339906 
RCDWRc_limit = 509442 
WTRc_limit = 818055 
RTWc_limit = 1075605 
CCDLc_limit = 487429 
rwq = 0 
CCDLc_limit_alone = 390876 
WTRc_limit_alone = 776542 
RTWc_limit_alone = 1020565 

Commands details: 
total_CMD = 20663452 
n_nop = 19653785 
Read = 506355 
Write = 0 
L2_Alloc = 0 
L2_WB = 166353 
n_act = 172613 
n_pre = 172597 
n_ref = 0 
n_req = 563160 
total_req = 672708 

Dual Bus Interface Util: 
issued_total_row = 345210 
issued_total_col = 672708 
Row_Bus_Util =  0.016706 
CoL_Bus_Util = 0.032555 
Either_Row_CoL_Bus_Util = 0.048862 
Issued_on_Two_Bus_Simul_Util = 0.000399 
issued_two_Eff = 0.008172 
queue_avg = 0.567043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.567043
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20663452 n_nop=19652454 n_act=173343 n_pre=173327 n_ref_event=0 n_req=562915 n_rd=506078 n_rd_L2_A=0 n_write=0 n_wr_bk=166226 bw_util=0.1301
n_activity=12067001 dram_eff=0.2229
bk0: 31091a 19836617i bk1: 31040a 19840047i bk2: 31836a 19781469i bk3: 31866a 19777402i bk4: 31942a 19761472i bk5: 31714a 19778243i bk6: 31940a 19734387i bk7: 31742a 19745219i bk8: 31641a 19775796i bk9: 31721a 19765522i bk10: 31513a 19804101i bk11: 31516a 19810932i bk12: 31668a 19786840i bk13: 31624a 19788529i bk14: 31596a 19797082i bk15: 31628a 19793318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692065
Row_Buffer_Locality_read = 0.756287
Row_Buffer_Locality_write = 0.120239
Bank_Level_Parallism = 1.922831
Bank_Level_Parallism_Col = 1.651016
Bank_Level_Parallism_Ready = 1.144544
write_to_read_ratio_blp_rw_average = 0.325019
GrpLevelPara = 1.410621 

BW Util details:
bwutil = 0.130144 
total_CMD = 20663452 
util_bw = 2689216 
Wasted_Col = 3440525 
Wasted_Row = 2034888 
Idle = 12498823 

BW Util Bottlenecks: 
RCDc_limit = 2353372 
RCDWRc_limit = 510912 
WTRc_limit = 823240 
RTWc_limit = 1081688 
CCDLc_limit = 489902 
rwq = 0 
CCDLc_limit_alone = 392334 
WTRc_limit_alone = 781240 
RTWc_limit_alone = 1026120 

Commands details: 
total_CMD = 20663452 
n_nop = 19652454 
Read = 506078 
Write = 0 
L2_Alloc = 0 
L2_WB = 166226 
n_act = 173343 
n_pre = 173327 
n_ref = 0 
n_req = 562915 
total_req = 672304 

Dual Bus Interface Util: 
issued_total_row = 346670 
issued_total_col = 672304 
Row_Bus_Util =  0.016777 
CoL_Bus_Util = 0.032536 
Either_Row_CoL_Bus_Util = 0.048927 
Issued_on_Two_Bus_Simul_Util = 0.000386 
issued_two_Eff = 0.007889 
queue_avg = 0.551724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.551724
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20663452 n_nop=19658574 n_act=170942 n_pre=170926 n_ref_event=0 n_req=561700 n_rd=505081 n_rd_L2_A=0 n_write=0 n_wr_bk=165797 bw_util=0.1299
n_activity=11983246 dram_eff=0.2239
bk0: 31121a 19843108i bk1: 31197a 19839741i bk2: 32114a 19764804i bk3: 31997a 19773673i bk4: 31565a 19796468i bk5: 31667a 19793550i bk6: 31877a 19739549i bk7: 31402a 19800562i bk8: 31594a 19766970i bk9: 31628a 19771243i bk10: 31506a 19803009i bk11: 31610a 19818658i bk12: 31360a 19806471i bk13: 31541a 19805488i bk14: 31518a 19814104i bk15: 31384a 19819030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695674
Row_Buffer_Locality_read = 0.759878
Row_Buffer_Locality_write = 0.122927
Bank_Level_Parallism = 1.917038
Bank_Level_Parallism_Col = 1.646043
Bank_Level_Parallism_Ready = 1.143493
write_to_read_ratio_blp_rw_average = 0.326888
GrpLevelPara = 1.409376 

BW Util details:
bwutil = 0.129868 
total_CMD = 20663452 
util_bw = 2683512 
Wasted_Col = 3404804 
Wasted_Row = 2006872 
Idle = 12568264 

BW Util Bottlenecks: 
RCDc_limit = 2313718 
RCDWRc_limit = 508773 
WTRc_limit = 815865 
RTWc_limit = 1070696 
CCDLc_limit = 487872 
rwq = 0 
CCDLc_limit_alone = 391927 
WTRc_limit_alone = 774162 
RTWc_limit_alone = 1016454 

Commands details: 
total_CMD = 20663452 
n_nop = 19658574 
Read = 505081 
Write = 0 
L2_Alloc = 0 
L2_WB = 165797 
n_act = 170942 
n_pre = 170926 
n_ref = 0 
n_req = 561700 
total_req = 670878 

Dual Bus Interface Util: 
issued_total_row = 341868 
issued_total_col = 670878 
Row_Bus_Util =  0.016545 
CoL_Bus_Util = 0.032467 
Either_Row_CoL_Bus_Util = 0.048631 
Issued_on_Two_Bus_Simul_Util = 0.000381 
issued_two_Eff = 0.007830 
queue_avg = 0.546142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.546142
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20663452 n_nop=19658276 n_act=170819 n_pre=170803 n_ref_event=0 n_req=561875 n_rd=505248 n_rd_L2_A=0 n_write=0 n_wr_bk=166163 bw_util=0.13
n_activity=11936233 dram_eff=0.225
bk0: 31367a 19821796i bk1: 31386a 19830890i bk2: 31934a 19785369i bk3: 31944a 19785912i bk4: 31666a 19796643i bk5: 31809a 19784438i bk6: 31427a 19771715i bk7: 31530a 19751168i bk8: 31563a 19786085i bk9: 31587a 19765500i bk10: 31441a 19823004i bk11: 31707a 19790695i bk12: 31376a 19817101i bk13: 31587a 19795212i bk14: 31379a 19825757i bk15: 31545a 19807348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695988
Row_Buffer_Locality_read = 0.760159
Row_Buffer_Locality_write = 0.123422
Bank_Level_Parallism = 1.920289
Bank_Level_Parallism_Col = 1.645370
Bank_Level_Parallism_Ready = 1.142860
write_to_read_ratio_blp_rw_average = 0.324652
GrpLevelPara = 1.408439 

BW Util details:
bwutil = 0.129971 
total_CMD = 20663452 
util_bw = 2685644 
Wasted_Col = 3399598 
Wasted_Row = 2000758 
Idle = 12577452 

BW Util Bottlenecks: 
RCDc_limit = 2310507 
RCDWRc_limit = 508852 
WTRc_limit = 816085 
RTWc_limit = 1056131 
CCDLc_limit = 496739 
rwq = 0 
CCDLc_limit_alone = 400742 
WTRc_limit_alone = 774503 
RTWc_limit_alone = 1001716 

Commands details: 
total_CMD = 20663452 
n_nop = 19658276 
Read = 505248 
Write = 0 
L2_Alloc = 0 
L2_WB = 166163 
n_act = 170819 
n_pre = 170803 
n_ref = 0 
n_req = 561875 
total_req = 671411 

Dual Bus Interface Util: 
issued_total_row = 341622 
issued_total_col = 671411 
Row_Bus_Util =  0.016533 
CoL_Bus_Util = 0.032493 
Either_Row_CoL_Bus_Util = 0.048645 
Issued_on_Two_Bus_Simul_Util = 0.000380 
issued_two_Eff = 0.007817 
queue_avg = 0.548233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.548233
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20663452 n_nop=19656933 n_act=171968 n_pre=171952 n_ref_event=0 n_req=561326 n_rd=504900 n_rd_L2_A=0 n_write=0 n_wr_bk=165718 bw_util=0.1298
n_activity=11837861 dram_eff=0.2266
bk0: 31450a 19811756i bk1: 31312a 19827138i bk2: 31616a 19794366i bk3: 31802a 19781748i bk4: 31576a 19788500i bk5: 31701a 19781460i bk6: 31456a 19762225i bk7: 31652a 19736681i bk8: 31700a 19757232i bk9: 31719a 19755819i bk10: 31573a 19793522i bk11: 31531a 19794911i bk12: 31449a 19802103i bk13: 31401a 19808990i bk14: 31412a 19812511i bk15: 31550a 19796235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693643
Row_Buffer_Locality_read = 0.757502
Row_Buffer_Locality_write = 0.122231
Bank_Level_Parallism = 1.933348
Bank_Level_Parallism_Col = 1.658115
Bank_Level_Parallism_Ready = 1.145223
write_to_read_ratio_blp_rw_average = 0.323997
GrpLevelPara = 1.415424 

BW Util details:
bwutil = 0.129817 
total_CMD = 20663452 
util_bw = 2682472 
Wasted_Col = 3409256 
Wasted_Row = 1991584 
Idle = 12580140 

BW Util Bottlenecks: 
RCDc_limit = 2328631 
RCDWRc_limit = 502005 
WTRc_limit = 832160 
RTWc_limit = 1077711 
CCDLc_limit = 497087 
rwq = 0 
CCDLc_limit_alone = 398095 
WTRc_limit_alone = 788947 
RTWc_limit_alone = 1021932 

Commands details: 
total_CMD = 20663452 
n_nop = 19656933 
Read = 504900 
Write = 0 
L2_Alloc = 0 
L2_WB = 165718 
n_act = 171968 
n_pre = 171952 
n_ref = 0 
n_req = 561326 
total_req = 670618 

Dual Bus Interface Util: 
issued_total_row = 343920 
issued_total_col = 670618 
Row_Bus_Util =  0.016644 
CoL_Bus_Util = 0.032454 
Either_Row_CoL_Bus_Util = 0.048710 
Issued_on_Two_Bus_Simul_Util = 0.000388 
issued_two_Eff = 0.007967 
queue_avg = 0.551104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.551104
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20663452 n_nop=19655474 n_act=172312 n_pre=172296 n_ref_event=0 n_req=562133 n_rd=505476 n_rd_L2_A=0 n_write=0 n_wr_bk=165904 bw_util=0.13
n_activity=11856344 dram_eff=0.2265
bk0: 31285a 19830187i bk1: 31280a 19841271i bk2: 31754a 19790679i bk3: 31863a 19772953i bk4: 32001a 19751603i bk5: 31577a 19784628i bk6: 31459a 19763730i bk7: 31662a 19742900i bk8: 31656a 19759811i bk9: 31655a 19757289i bk10: 31473a 19820672i bk11: 31535a 19813949i bk12: 31529a 19801518i bk13: 31642a 19787303i bk14: 31609a 19797365i bk15: 31496a 19800118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693471
Row_Buffer_Locality_read = 0.757648
Row_Buffer_Locality_write = 0.120903
Bank_Level_Parallism = 1.932008
Bank_Level_Parallism_Col = 1.655939
Bank_Level_Parallism_Ready = 1.145760
write_to_read_ratio_blp_rw_average = 0.324441
GrpLevelPara = 1.416474 

BW Util details:
bwutil = 0.129965 
total_CMD = 20663452 
util_bw = 2685520 
Wasted_Col = 3410786 
Wasted_Row = 1993086 
Idle = 12574060 

BW Util Bottlenecks: 
RCDc_limit = 2328020 
RCDWRc_limit = 507112 
WTRc_limit = 836078 
RTWc_limit = 1079008 
CCDLc_limit = 496269 
rwq = 0 
CCDLc_limit_alone = 396566 
WTRc_limit_alone = 792885 
RTWc_limit_alone = 1022498 

Commands details: 
total_CMD = 20663452 
n_nop = 19655474 
Read = 505476 
Write = 0 
L2_Alloc = 0 
L2_WB = 165904 
n_act = 172312 
n_pre = 172296 
n_ref = 0 
n_req = 562133 
total_req = 671380 

Dual Bus Interface Util: 
issued_total_row = 344608 
issued_total_col = 671380 
Row_Bus_Util =  0.016677 
CoL_Bus_Util = 0.032491 
Either_Row_CoL_Bus_Util = 0.048781 
Issued_on_Two_Bus_Simul_Util = 0.000388 
issued_two_Eff = 0.007947 
queue_avg = 0.539370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.53937
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20663452 n_nop=19653444 n_act=173161 n_pre=173145 n_ref_event=0 n_req=562392 n_rd=505881 n_rd_L2_A=0 n_write=0 n_wr_bk=165877 bw_util=0.13
n_activity=11967719 dram_eff=0.2245
bk0: 31215a 19833432i bk1: 31466a 19817911i bk2: 31747a 19793292i bk3: 31821a 19783854i bk4: 31566a 19789501i bk5: 31721a 19780691i bk6: 31571a 19751509i bk7: 32084a 19704629i bk8: 31725a 19746583i bk9: 31807a 19748861i bk10: 31359a 19821327i bk11: 31420a 19813146i bk12: 31603a 19789671i bk13: 31627a 19790369i bk14: 31555a 19793428i bk15: 31594a 19805991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692103
Row_Buffer_Locality_read = 0.755581
Row_Buffer_Locality_write = 0.123852
Bank_Level_Parallism = 1.928603
Bank_Level_Parallism_Col = 1.654604
Bank_Level_Parallism_Ready = 1.146670
write_to_read_ratio_blp_rw_average = 0.323101
GrpLevelPara = 1.413461 

BW Util details:
bwutil = 0.130038 
total_CMD = 20663452 
util_bw = 2687032 
Wasted_Col = 3429579 
Wasted_Row = 2021175 
Idle = 12525666 

BW Util Bottlenecks: 
RCDc_limit = 2351224 
RCDWRc_limit = 505168 
WTRc_limit = 834075 
RTWc_limit = 1073538 
CCDLc_limit = 493288 
rwq = 0 
CCDLc_limit_alone = 394802 
WTRc_limit_alone = 790736 
RTWc_limit_alone = 1018391 

Commands details: 
total_CMD = 20663452 
n_nop = 19653444 
Read = 505881 
Write = 0 
L2_Alloc = 0 
L2_WB = 165877 
n_act = 173161 
n_pre = 173145 
n_ref = 0 
n_req = 562392 
total_req = 671758 

Dual Bus Interface Util: 
issued_total_row = 346306 
issued_total_col = 671758 
Row_Bus_Util =  0.016759 
CoL_Bus_Util = 0.032509 
Either_Row_CoL_Bus_Util = 0.048879 
Issued_on_Two_Bus_Simul_Util = 0.000390 
issued_two_Eff = 0.007976 
queue_avg = 0.558935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.558935
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20663452 n_nop=19652284 n_act=173834 n_pre=173818 n_ref_event=0 n_req=562220 n_rd=505357 n_rd_L2_A=0 n_write=0 n_wr_bk=166223 bw_util=0.13
n_activity=12006230 dram_eff=0.2237
bk0: 31235a 19835322i bk1: 31397a 19806693i bk2: 31785a 19788104i bk3: 31809a 19777219i bk4: 31725a 19781423i bk5: 31744a 19775848i bk6: 31891a 19713127i bk7: 31826a 19724587i bk8: 31602a 19756699i bk9: 31383a 19771302i bk10: 31544a 19797130i bk11: 31299a 19831492i bk12: 31403a 19806586i bk13: 31389a 19810325i bk14: 31523a 19798273i bk15: 31802a 19779631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690811
Row_Buffer_Locality_read = 0.754924
Row_Buffer_Locality_write = 0.121028
Bank_Level_Parallism = 1.920407
Bank_Level_Parallism_Col = 1.645907
Bank_Level_Parallism_Ready = 1.142816
write_to_read_ratio_blp_rw_average = 0.323165
GrpLevelPara = 1.408322 

BW Util details:
bwutil = 0.130003 
total_CMD = 20663452 
util_bw = 2686320 
Wasted_Col = 3455114 
Wasted_Row = 2030961 
Idle = 12491057 

BW Util Bottlenecks: 
RCDc_limit = 2363474 
RCDWRc_limit = 511386 
WTRc_limit = 829718 
RTWc_limit = 1075148 
CCDLc_limit = 499201 
rwq = 0 
CCDLc_limit_alone = 400264 
WTRc_limit_alone = 786816 
RTWc_limit_alone = 1019113 

Commands details: 
total_CMD = 20663452 
n_nop = 19652284 
Read = 505357 
Write = 0 
L2_Alloc = 0 
L2_WB = 166223 
n_act = 173834 
n_pre = 173818 
n_ref = 0 
n_req = 562220 
total_req = 671580 

Dual Bus Interface Util: 
issued_total_row = 347652 
issued_total_col = 671580 
Row_Bus_Util =  0.016824 
CoL_Bus_Util = 0.032501 
Either_Row_CoL_Bus_Util = 0.048935 
Issued_on_Two_Bus_Simul_Util = 0.000390 
issued_two_Eff = 0.007975 
queue_avg = 0.547308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.547308
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20663452 n_nop=19654245 n_act=173033 n_pre=173017 n_ref_event=0 n_req=562022 n_rd=505315 n_rd_L2_A=0 n_write=0 n_wr_bk=165961 bw_util=0.1299
n_activity=11956455 dram_eff=0.2246
bk0: 31347a 19822898i bk1: 31673a 19796057i bk2: 31782a 19784988i bk3: 31951a 19778550i bk4: 31558a 19783884i bk5: 31849a 19760151i bk6: 31670a 19733964i bk7: 31916a 19713577i bk8: 31313a 19781043i bk9: 31465a 19765256i bk10: 31482a 19814365i bk11: 31745a 19794981i bk12: 31227a 19833837i bk13: 31359a 19815399i bk14: 31408a 19805165i bk15: 31570a 19794031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692128
Row_Buffer_Locality_read = 0.756142
Row_Buffer_Locality_write = 0.121696
Bank_Level_Parallism = 1.929764
Bank_Level_Parallism_Col = 1.655240
Bank_Level_Parallism_Ready = 1.148038
write_to_read_ratio_blp_rw_average = 0.325752
GrpLevelPara = 1.414997 

BW Util details:
bwutil = 0.129945 
total_CMD = 20663452 
util_bw = 2685104 
Wasted_Col = 3432689 
Wasted_Row = 2007712 
Idle = 12537947 

BW Util Bottlenecks: 
RCDc_limit = 2341515 
RCDWRc_limit = 504724 
WTRc_limit = 856888 
RTWc_limit = 1092711 
CCDLc_limit = 478768 
rwq = 0 
CCDLc_limit_alone = 380131 
WTRc_limit_alone = 812925 
RTWc_limit_alone = 1038037 

Commands details: 
total_CMD = 20663452 
n_nop = 19654245 
Read = 505315 
Write = 0 
L2_Alloc = 0 
L2_WB = 165961 
n_act = 173033 
n_pre = 173017 
n_ref = 0 
n_req = 562022 
total_req = 671276 

Dual Bus Interface Util: 
issued_total_row = 346050 
issued_total_col = 671276 
Row_Bus_Util =  0.016747 
CoL_Bus_Util = 0.032486 
Either_Row_CoL_Bus_Util = 0.048840 
Issued_on_Two_Bus_Simul_Util = 0.000393 
issued_two_Eff = 0.008045 
queue_avg = 0.532741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.532741
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20663452 n_nop=19649560 n_act=174510 n_pre=174494 n_ref_event=0 n_req=563628 n_rd=506734 n_rd_L2_A=0 n_write=0 n_wr_bk=166362 bw_util=0.1303
n_activity=11927320 dram_eff=0.2257
bk0: 31442a 19805604i bk1: 31721a 19781946i bk2: 31969a 19766970i bk3: 31767a 19784150i bk4: 31679a 19770230i bk5: 31753a 19773656i bk6: 31935a 19709584i bk7: 31706a 19735653i bk8: 31781a 19745719i bk9: 31482a 19786189i bk10: 31693a 19786887i bk11: 31683a 19794944i bk12: 31334a 19811559i bk13: 31355a 19808167i bk14: 31770a 19788980i bk15: 31664a 19793077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690384
Row_Buffer_Locality_read = 0.754508
Row_Buffer_Locality_write = 0.119257
Bank_Level_Parallism = 1.939685
Bank_Level_Parallism_Col = 1.661059
Bank_Level_Parallism_Ready = 1.149489
write_to_read_ratio_blp_rw_average = 0.323183
GrpLevelPara = 1.418273 

BW Util details:
bwutil = 0.130297 
total_CMD = 20663452 
util_bw = 2692384 
Wasted_Col = 3439332 
Wasted_Row = 2017405 
Idle = 12514331 

BW Util Bottlenecks: 
RCDc_limit = 2360679 
RCDWRc_limit = 509994 
WTRc_limit = 847078 
RTWc_limit = 1087745 
CCDLc_limit = 490074 
rwq = 0 
CCDLc_limit_alone = 390555 
WTRc_limit_alone = 803289 
RTWc_limit_alone = 1032015 

Commands details: 
total_CMD = 20663452 
n_nop = 19649560 
Read = 506734 
Write = 0 
L2_Alloc = 0 
L2_WB = 166362 
n_act = 174510 
n_pre = 174494 
n_ref = 0 
n_req = 563628 
total_req = 673096 

Dual Bus Interface Util: 
issued_total_row = 349004 
issued_total_col = 673096 
Row_Bus_Util =  0.016890 
CoL_Bus_Util = 0.032574 
Either_Row_CoL_Bus_Util = 0.049067 
Issued_on_Two_Bus_Simul_Util = 0.000397 
issued_two_Eff = 0.008096 
queue_avg = 0.536742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.536742
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20663452 n_nop=19653291 n_act=172784 n_pre=172768 n_ref_event=0 n_req=563339 n_rd=506359 n_rd_L2_A=0 n_write=0 n_wr_bk=166433 bw_util=0.1302
n_activity=11896687 dram_eff=0.2262
bk0: 31702a 19784202i bk1: 31451a 19818198i bk2: 31865a 19785843i bk3: 31850a 19779339i bk4: 31719a 19790479i bk5: 31456a 19802005i bk6: 31814a 19727568i bk7: 31952a 19716062i bk8: 31752a 19748532i bk9: 31630a 19761289i bk10: 31539a 19806756i bk11: 31414a 19817907i bk12: 31566a 19791301i bk13: 31532a 19796161i bk14: 31750a 19780098i bk15: 31367a 19811285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693289
Row_Buffer_Locality_read = 0.757514
Row_Buffer_Locality_write = 0.122552
Bank_Level_Parallism = 1.937716
Bank_Level_Parallism_Col = 1.661991
Bank_Level_Parallism_Ready = 1.148768
write_to_read_ratio_blp_rw_average = 0.326142
GrpLevelPara = 1.417287 

BW Util details:
bwutil = 0.130238 
total_CMD = 20663452 
util_bw = 2691168 
Wasted_Col = 3423872 
Wasted_Row = 2004846 
Idle = 12543566 

BW Util Bottlenecks: 
RCDc_limit = 2329722 
RCDWRc_limit = 508946 
WTRc_limit = 841345 
RTWc_limit = 1090768 
CCDLc_limit = 494229 
rwq = 0 
CCDLc_limit_alone = 394371 
WTRc_limit_alone = 798125 
RTWc_limit_alone = 1034130 

Commands details: 
total_CMD = 20663452 
n_nop = 19653291 
Read = 506359 
Write = 0 
L2_Alloc = 0 
L2_WB = 166433 
n_act = 172784 
n_pre = 172768 
n_ref = 0 
n_req = 563339 
total_req = 672792 

Dual Bus Interface Util: 
issued_total_row = 345552 
issued_total_col = 672792 
Row_Bus_Util =  0.016723 
CoL_Bus_Util = 0.032560 
Either_Row_CoL_Bus_Util = 0.048886 
Issued_on_Two_Bus_Simul_Util = 0.000396 
issued_two_Eff = 0.008101 
queue_avg = 0.559970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.55997

========= L2 cache stats =========
L2_cache_bank[0]: Access = 858184, Miss = 253188, Miss_rate = 0.295, Pending_hits = 28341, Reservation_fails = 314
L2_cache_bank[1]: Access = 937062, Miss = 253383, Miss_rate = 0.270, Pending_hits = 28297, Reservation_fails = 317
L2_cache_bank[2]: Access = 928096, Miss = 253231, Miss_rate = 0.273, Pending_hits = 29041, Reservation_fails = 580
L2_cache_bank[3]: Access = 924040, Miss = 253124, Miss_rate = 0.274, Pending_hits = 28838, Reservation_fails = 699
L2_cache_bank[4]: Access = 928628, Miss = 253227, Miss_rate = 0.273, Pending_hits = 28510, Reservation_fails = 289
L2_cache_bank[5]: Access = 926092, Miss = 252851, Miss_rate = 0.273, Pending_hits = 29703, Reservation_fails = 385
L2_cache_bank[6]: Access = 926622, Miss = 252655, Miss_rate = 0.273, Pending_hits = 29351, Reservation_fails = 66
L2_cache_bank[7]: Access = 933881, Miss = 252426, Miss_rate = 0.270, Pending_hits = 28181, Reservation_fails = 270
L2_cache_bank[8]: Access = 857166, Miss = 252153, Miss_rate = 0.294, Pending_hits = 29838, Reservation_fails = 64
L2_cache_bank[9]: Access = 937411, Miss = 253095, Miss_rate = 0.270, Pending_hits = 28837, Reservation_fails = 865
L2_cache_bank[10]: Access = 932525, Miss = 252232, Miss_rate = 0.270, Pending_hits = 27657, Reservation_fails = 326
L2_cache_bank[11]: Access = 926550, Miss = 252668, Miss_rate = 0.273, Pending_hits = 28497, Reservation_fails = 405
L2_cache_bank[12]: Access = 930934, Miss = 252766, Miss_rate = 0.272, Pending_hits = 28469, Reservation_fails = 388
L2_cache_bank[13]: Access = 930125, Miss = 252710, Miss_rate = 0.272, Pending_hits = 28287, Reservation_fails = 460
L2_cache_bank[14]: Access = 930863, Miss = 252341, Miss_rate = 0.271, Pending_hits = 29130, Reservation_fails = 195
L2_cache_bank[15]: Access = 935950, Miss = 253540, Miss_rate = 0.271, Pending_hits = 29143, Reservation_fails = 220
L2_cache_bank[16]: Access = 856915, Miss = 252708, Miss_rate = 0.295, Pending_hits = 28316, Reservation_fails = 96
L2_cache_bank[17]: Access = 939240, Miss = 252649, Miss_rate = 0.269, Pending_hits = 29423, Reservation_fails = 41
L2_cache_bank[18]: Access = 6818718, Miss = 251787, Miss_rate = 0.037, Pending_hits = 29136, Reservation_fails = 222
L2_cache_bank[19]: Access = 929961, Miss = 253528, Miss_rate = 0.273, Pending_hits = 28376, Reservation_fails = 321
L2_cache_bank[20]: Access = 929808, Miss = 253603, Miss_rate = 0.273, Pending_hits = 29387, Reservation_fails = 225
L2_cache_bank[21]: Access = 927862, Miss = 253131, Miss_rate = 0.273, Pending_hits = 28114, Reservation_fails = 29
L2_cache_bank[22]: Access = 930070, Miss = 253707, Miss_rate = 0.273, Pending_hits = 27620, Reservation_fails = 243
L2_cache_bank[23]: Access = 936776, Miss = 252652, Miss_rate = 0.270, Pending_hits = 28645, Reservation_fails = 112
L2_total_cache_accesses = 28013479
L2_total_cache_misses = 6069355
L2_total_cache_miss_rate = 0.2167
L2_total_cache_pending_hits = 689137
L2_total_cache_reservation_fails = 7132
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3588058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 689137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1997858
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4071497
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 689137
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17666929
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10346550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17666929
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7132
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=28013479
icnt_total_pkts_simt_to_mem=28013479
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 28013479
Req_Network_cycles = 8057597
Req_Network_injected_packets_per_cycle =       3.4767 
Req_Network_conflicts_per_cycle =       4.7246
Req_Network_conflicts_per_cycle_util =       4.8303
Req_Bank_Level_Parallism =       3.5544
Req_Network_in_buffer_full_per_cycle =       0.0005
Req_Network_in_buffer_avg_util =       4.6809
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1461

Reply_Network_injected_packets_num = 28013479
Reply_Network_cycles = 8057597
Reply_Network_injected_packets_per_cycle =        3.4767
Reply_Network_conflicts_per_cycle =        0.7580
Reply_Network_conflicts_per_cycle_util =       0.7732
Reply_Bank_Level_Parallism =       3.5468
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3386
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1159
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 23 hrs, 26 min, 10 sec (84370 sec)
gpgpu_simulation_rate = 39877 (inst/sec)
gpgpu_simulation_rate = 95 (cycle/sec)
gpgpu_silicon_slowdown = 14368421x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8cae420c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae4200..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555c2014fd90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 6893962
gpu_sim_insn = 2893043481
gpu_ipc =     419.6489
gpu_tot_sim_cycle = 14951559
gpu_tot_sim_insn = 6257519291
gpu_tot_ipc =     418.5195
gpu_tot_issued_cta = 26360
gpu_occupancy = 99.9892% 
gpu_tot_occupancy = 99.4552% 
max_total_param_size = 0
gpu_stall_dramfull = 2449
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3430
partiton_level_parallism_total  =       2.4928
partiton_level_parallism_util =       1.7980
partiton_level_parallism_util_total  =       2.8604
L2_BW  =      58.6617 GB/Sec
L2_BW_total  =     108.8877 GB/Sec
gpu_total_sim_rate=41462

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3333404, Miss = 641281, Miss_rate = 0.192, Pending_hits = 1085547, Reservation_fails = 46091
	L1D_cache_core[1]: Access = 3331596, Miss = 641357, Miss_rate = 0.193, Pending_hits = 1086548, Reservation_fails = 45789
	L1D_cache_core[2]: Access = 3333686, Miss = 640789, Miss_rate = 0.192, Pending_hits = 1086202, Reservation_fails = 47249
	L1D_cache_core[3]: Access = 3332497, Miss = 639627, Miss_rate = 0.192, Pending_hits = 1085365, Reservation_fails = 48417
	L1D_cache_core[4]: Access = 3328012, Miss = 640615, Miss_rate = 0.192, Pending_hits = 1087060, Reservation_fails = 47800
	L1D_cache_core[5]: Access = 3331560, Miss = 639523, Miss_rate = 0.192, Pending_hits = 1084940, Reservation_fails = 47264
	L1D_cache_core[6]: Access = 3328131, Miss = 640958, Miss_rate = 0.193, Pending_hits = 1086674, Reservation_fails = 45898
	L1D_cache_core[7]: Access = 3332306, Miss = 639953, Miss_rate = 0.192, Pending_hits = 1087268, Reservation_fails = 45573
	L1D_cache_core[8]: Access = 3339637, Miss = 641733, Miss_rate = 0.192, Pending_hits = 1086600, Reservation_fails = 43687
	L1D_cache_core[9]: Access = 3333613, Miss = 640921, Miss_rate = 0.192, Pending_hits = 1087217, Reservation_fails = 45577
	L1D_cache_core[10]: Access = 3329654, Miss = 641798, Miss_rate = 0.193, Pending_hits = 1086853, Reservation_fails = 46856
	L1D_cache_core[11]: Access = 3334587, Miss = 640628, Miss_rate = 0.192, Pending_hits = 1087808, Reservation_fails = 50988
	L1D_cache_core[12]: Access = 3333385, Miss = 640714, Miss_rate = 0.192, Pending_hits = 1088155, Reservation_fails = 47098
	L1D_cache_core[13]: Access = 3329283, Miss = 641326, Miss_rate = 0.193, Pending_hits = 1087597, Reservation_fails = 44961
	L1D_cache_core[14]: Access = 3342776, Miss = 640491, Miss_rate = 0.192, Pending_hits = 1087956, Reservation_fails = 47278
	L1D_cache_core[15]: Access = 3336762, Miss = 640366, Miss_rate = 0.192, Pending_hits = 1087367, Reservation_fails = 44058
	L1D_cache_core[16]: Access = 3335045, Miss = 640831, Miss_rate = 0.192, Pending_hits = 1087548, Reservation_fails = 46366
	L1D_cache_core[17]: Access = 3329838, Miss = 641303, Miss_rate = 0.193, Pending_hits = 1087428, Reservation_fails = 49044
	L1D_cache_core[18]: Access = 3331034, Miss = 641829, Miss_rate = 0.193, Pending_hits = 1087244, Reservation_fails = 46030
	L1D_cache_core[19]: Access = 3332785, Miss = 641273, Miss_rate = 0.192, Pending_hits = 1086354, Reservation_fails = 47149
	L1D_cache_core[20]: Access = 3333421, Miss = 640483, Miss_rate = 0.192, Pending_hits = 1087466, Reservation_fails = 45076
	L1D_cache_core[21]: Access = 3335389, Miss = 640411, Miss_rate = 0.192, Pending_hits = 1086563, Reservation_fails = 46531
	L1D_cache_core[22]: Access = 3335477, Miss = 641261, Miss_rate = 0.192, Pending_hits = 1085647, Reservation_fails = 46011
	L1D_cache_core[23]: Access = 3335601, Miss = 640359, Miss_rate = 0.192, Pending_hits = 1085586, Reservation_fails = 45210
	L1D_cache_core[24]: Access = 3335040, Miss = 641164, Miss_rate = 0.192, Pending_hits = 1085446, Reservation_fails = 44494
	L1D_cache_core[25]: Access = 3328412, Miss = 641276, Miss_rate = 0.193, Pending_hits = 1087074, Reservation_fails = 47302
	L1D_cache_core[26]: Access = 3335890, Miss = 641636, Miss_rate = 0.192, Pending_hits = 1087032, Reservation_fails = 45682
	L1D_cache_core[27]: Access = 3337178, Miss = 641660, Miss_rate = 0.192, Pending_hits = 1085771, Reservation_fails = 49477
	L1D_cache_core[28]: Access = 3329764, Miss = 639345, Miss_rate = 0.192, Pending_hits = 1085617, Reservation_fails = 45764
	L1D_cache_core[29]: Access = 3331504, Miss = 637926, Miss_rate = 0.191, Pending_hits = 1086280, Reservation_fails = 47663
	L1D_total_cache_accesses = 99997267
	L1D_total_cache_misses = 19222837
	L1D_total_cache_miss_rate = 0.1922
	L1D_total_cache_pending_hits = 32600213
	L1D_total_cache_reservation_fails = 1396383
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30125066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32600213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10707466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 811971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8515311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32600213
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18049151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 584412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 81948056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18049211

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 811971
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 584412
ctas_completed 26360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
614929, 619322, 618344, 618086, 619052, 618241, 617981, 615579, 614254, 619530, 618611, 618368, 618834, 618273, 617311, 616756, 614144, 619321, 618527, 618504, 618584, 618722, 618277, 616808, 614485, 618733, 618365, 617586, 618268, 618120, 617950, 615541, 
gpgpu_n_tot_thrd_icount = 18972929856
gpgpu_n_tot_w_icount = 592904058
gpgpu_n_stall_shd_mem = 2781442
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 19222777
gpgpu_n_mem_write_global = 18049211
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 576862182
gpgpu_n_store_insn = 59077380
gpgpu_n_shmem_insn = 882617076
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13680640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2129009
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 652433
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17560208	W0_Idle:482397	W0_Scoreboard:1181257829	W1:17500317	W2:364644739	W3:31508833	W4:4640170	W5:239378	W6:179974	W7:122459	W8:143025	W9:133330	W10:134953	W11:128100	W12:143108	W13:138327	W14:144620	W15:157892	W16:213612	W17:146363	W18:141925	W19:149408	W20:164815	W21:166229	W22:189882	W23:188447	W24:210700	W25:195391	W26:265125	W27:251321	W28:296023	W29:244735	W30:360486	W31:230566	W32:169529805
single_issue_nums: WS0:147976248	WS1:148475075	WS2:148312378	WS3:148140357	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 153782216 {8:19222777,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 721968440 {40:18049211,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 768911080 {40:19222777,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144393688 {8:18049211,}
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8cae423c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae4230..

GPGPU-Sim PTX: cudaLaunch for 0x0x555c2014ff0b (mode=performance simulation) on stream 0
maxmflatency = 2051 
max_icnt2mem_latency = 1194 
maxmrqlatency = 1229 
max_icnt2sh_latency = 166 
averagemflatency = 305 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:9652400 	155027 	242701 	536551 	689177 	324069 	132233 	45442 	17235 	2101 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17895151 	17840194 	1498621 	38021 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	30585525 	3451877 	1488726 	1324662 	419040 	2158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	32543893 	1948241 	1237701 	973156 	489386 	79031 	580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	14885 	50 	0 	0	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35051     30965     26961     27177     33121     37426     42040     45270     24541     29889     42157     33850     21745     42490     42554     33111 
dram[1]:     22999     39464     29826     24148     36219     44093     40109     34435     29898     23857     30296     43466     42915     38391     43195     43378 
dram[2]:     43175     41696     29833     30745     32949     38116     37628     41722     36045     42302     24932     43730     42816     41548     39038     37832 
dram[3]:     32755     32416     27335     45172     43502     44484     34793     40120     42450     42432     44364     44274     44099     44057     38159     29695 
dram[4]:     41584     39674     30900     39834     43327     43707     43586     43204     44482     42462     43868     42536     25541     38506     38639     25134 
dram[5]:     31110     39531     34888     43654     35296     31155     43912     26933     43647     32098     32183     44236     39884     35987     29054     35292 
dram[6]:     35895     36414     28979     30141     41636     37401     41654     17844     25229     30082     40940     34257     40000     43603     39665     39916 
dram[7]:     40301     42987     38622     30299     43751     37461     23057     35250     38068     43103     37331     30455     33233     42587     40319     38177 
dram[8]:     42611     43014     38845     38390     40116     40958     44076     42103     39999     34320     37232     36114     19875     36115     37807     22467 
dram[9]:     35513     40882     21353     33663     34093     28077     34126     41928     43819     26955     36502     41904     39734     43357     37384     41764 
dram[10]:     31563     40036     30412     45903     43716     43682     35387     28846     40558     34045     30095     38838     42960     42711     38711     38676 
dram[11]:     27754     41258     32970     24270     42209     35117     44029     37298     33745     32130     38037     39081     40530     39520     42101     39638 
average row accesses per activate:
dram[0]:  3.789353  3.780037  3.783593  3.713729  3.695339  3.671584  3.337068  3.355901  3.588819  3.566296  3.818471  3.733690  3.788688  3.783494  3.729811  3.794052 
dram[1]:  3.802221  3.853606  3.771261  3.702209  3.612092  3.613948  3.370627  3.321592  3.565459  3.535646  3.805873  3.796704  3.799427  3.731618  3.727749  3.772188 
dram[2]:  3.901064  3.919863  3.682340  3.692363  3.556311  3.623987  3.393898  3.416238  3.553025  3.500851  3.761604  3.787426  3.681042  3.724647  3.730336  3.711521 
dram[3]:  3.930737  3.900732  3.619180  3.694636  3.699596  3.688484  3.358858  3.566472  3.485818  3.542846  3.804521  3.840800  3.748028  3.756322  3.741442  3.788199 
dram[4]:  3.843052  3.886742  3.703715  3.717566  3.719483  3.648085  3.465506  3.369559  3.564637  3.491656  3.880859  3.737301  3.873617  3.738799  3.875159  3.768578 
dram[5]:  3.835376  3.855532  3.757020  3.705600  3.669074  3.652844  3.432359  3.337041  3.464107  3.433932  3.768328  3.769609  3.766735  3.782272  3.820484  3.730666 
dram[6]:  3.881804  3.920263  3.717699  3.652064  3.509259  3.634351  3.440133  3.348437  3.447909  3.494162  3.882521  3.836285  3.781294  3.688179  3.714735  3.724939 
dram[7]:  3.935635  3.840686  3.706788  3.661002  3.647006  3.631446  3.362172  3.237229  3.444271  3.422440  3.843500  3.816535  3.729229  3.691637  3.739484  3.733902 
dram[8]:  3.907019  3.798733  3.714775  3.663842  3.630431  3.578847  3.268575  3.312781  3.474592  3.531281  3.745419  3.878894  3.775645  3.804550  3.756577  3.637579 
dram[9]:  3.822415  3.786255  3.706486  3.688467  3.636649  3.560152  3.339750  3.314325  3.576090  3.534180  3.837510  3.737410  3.884381  3.814416  3.743414  3.733289 
dram[10]:  3.787988  3.703646  3.645489  3.733813  3.613790  3.609899  3.276624  3.362269  3.485998  3.639635  3.723349  3.733281  3.817235  3.808751  3.708594  3.740211 
dram[11]:  3.724425  3.856250  3.736432  3.702750  3.692962  3.731462  3.342870  3.336084  3.497935  3.575632  3.825130  3.851553  3.743005  3.756367  3.709512  3.815806 
average row locality = 11796965/3219020 = 3.664769
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     57375     57362     57670     57913     57529     57669     58446     58226     57545     57633     57273     57465     57193     57100     57098     57149 
dram[1]:     57334     56942     57723     57874     57905     57964     58033     58414     57635     57431     57343     57330     57080     56958     57212     57152 
dram[2]:     56613     56544     57832     57855     58098     57708     58036     57723     57494     57692     57336     57349     57472     57400     57373     57400 
dram[3]:     56675     56830     58329     58085     57374     57571     57899     57083     57509     57550     57270     57455     56939     57269     57254     57078 
dram[4]:     57093     57036     58039     57993     57568     57875     57147     57306     57416     57480     57156     57649     57015     57364     57052     57339 
dram[5]:     57122     56951     57452     57770     57460     57642     57164     57513     57690     57726     57383     57361     57127     57052     57086     57330 
dram[6]:     56903     56886     57758     57870     58147     57422     57153     57496     57590     57591     57208     57358     57274     57489     57433     57252 
dram[7]:     56780     57168     57671     57783     57362     57611     57406     58246     57663     57798     57095     57161     57426     57412     57294     57316 
dram[8]:     56810     57152     57763     57800     57604     57673     58007     57832     57551     57120     57442     56904     57079     57003     57199     57765 
dram[9]:     57007     57566     57784     57987     57394     57904     57566     58068     57003     57245     57194     57722     56745     57035     57125     57352 
dram[10]:     57164     57643     58091     57710     57599     57692     58054     57671     57799     57223     57619     57589     56951     57053     57640     57487 
dram[11]:     57696     57179     57897     57823     57591     57198     57848     58120     57766     57484     57353     57150     57368     57273     57645     57064 
total dram reads = 11032291
bank skew: 58446/56544 = 1.03
chip skew: 920985/917829 = 1.00
number of total write accesses:
dram[0]:     11006     11001     11006     11133     11032     11140     11213     11182     10998     11099     10992     11004     10999     11049     10944     10992 
dram[1]:     10993     10886     11089     11030     11188     11267     11145     11188     11018     10930     10982     11002     10937     10947     10999     10906 
dram[2]:     10804     10853     11088     11096     11212     11110     11109     11026     11003     11043     11025     11016     11063     11041     10973     10958 
dram[3]:     10857     10929     11129     11078     10976     11095     11111     10860     11111     11096     11015     11106     10862     10941     10978     10912 
dram[4]:     11024     10911     11117     11071     11016     11112     10936     10944     11055     11081     11005     11137     10921     11019     10896     10980 
dram[5]:     10910     10862     10990     11021     11034     10952     10916     11029     11097     11101     10993     11074     10935     10924     10852     10954 
dram[6]:     10828     10877     11063     11123     11072     11001     10955     11001     11052     11103     10951     10965     10911     11034     11017     11001 
dram[7]:     10876     10954     10994     11064     10970     11066     10970     11121     11058     11014     11003     11028     10956     10967     10967     10923 
dram[8]:     10856     11018     11048     11061     10985     11002     11189     11091     11134     11013     11134     10877     10942     10876     10881     11107 
dram[9]:     10889     10977     11035     11031     10995     11107     11036     11203     11015     10970     10895     11017     10837     10924     11008     11030 
dram[10]:     10891     11032     11111     11003     11100     11044     11207     11108     11133     10921     11139     11036     10869     10964     11024     10952 
dram[11]:     11078     10904     11059     10996     11059     10918     11111     11241     11137     10990     11004     10962     11049     10992     11037     10973 
total dram writes = 2114754
bank skew: 11267/10804 = 1.04
chip skew: 176790/175644 = 1.01
average mf latency per bank:
dram[0]:        692       757       683       749       684       749       682       758       690       758       692       771       694       760       693       765
dram[1]:        753       753       750       747       745       741       759       755       756       760       766       768       756       757       760       754
dram[2]:        761       760       747       749       737       745       760       762       758       753       767       761       749       751       759       758
dram[3]:        761       761       746       753       749       748       759       769       750       754       763       766       757       763       764       769
dram[4]:        690       765       693       768       691       756       700       776       695       763       694       763       694       760       696       767
dram[5]:        759       759       764       755       754       750       768       766       756       750       768       760       764       761       760       754
dram[6]:        767       767       755       754       748       751       771       764       755       757       762       766       758       755       755       757
dram[7]:        764       766       759       762       755       750       767       761       760       754       760       763       758       759       754       764
dram[8]:        692       768       687       759       688       753       690       766       689       765       691       776       694       769       693       758
dram[9]:        783       759       773       758       766       750       777       756       779       764       785       763     22957       764       771       753
dram[10]:        760       755       756       751       751       750       754       756       757       764       763       762       765       761       754       755
dram[11]:        753       761       751       755       753       759       755       758       752       760       764       771       759       761       756       760
maximum mf latency per bank:
dram[0]:       1183      1215      1359      1340      1322      1265      1294      1391      1355      1363      1281      1241      1335      1278      1176      1185
dram[1]:       1378      1263      1507      1604      1503      1386      1538      2051      1426      1435      1441      1311      1306      1524      1319      1258
dram[2]:       1239      1351      1372      1365      1871      1549      1380      1377      1383      1420      1360      1280      1223      1266      1148      1151
dram[3]:       1228      1194      1387      1396      1308      1450      1445      1313      1394      1486      1521      1255      1264      1247      1257      1441
dram[4]:       1275      1501      1307      1554      1728      1430      1285      1299      1385      1407      1476      1328      1272      1328      1267      1284
dram[5]:       1221      1245      1287      1381      1220      1563      1392      1507      1448      1424      1326      1317      1356      1307      1302      1284
dram[6]:       1306      1259      1386      1356      1351      1267      1313      1320      1367      1408      1273      1226      1301      1266      1321      1275
dram[7]:       1246      1202      1389      1403      1185      1399      1321      1310      1400      1396      1226      1276      1304      1359      1305      1320
dram[8]:       1372      1180      1740      1775      1360      1399      1372      1360      1344      1377      1520      1607      1187      1270      1238      1387
dram[9]:       1221      1149      1760      1334      1362      1384      1366      1354      1360      1343      1535      1539      1261      1283      1203      1184
dram[10]:       1240      1203      1170      1295      1653      1413      1386      1402      1342      1373      1550      1543      1250      1273      1175      1154
dram[11]:       1182      1365      1268      1306      1485      1360      1391      1472      1376      1339      1406      1446      1199      1259      1176      1142

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=38342801 n_nop=36718958 n_act=267891 n_pre=267875 n_ref_event=0 n_req=984796 n_rd=920646 n_rd_L2_A=0 n_write=0 n_wr_bk=176790 bw_util=0.1145
n_activity=21353386 dram_eff=0.2056
bk0: 57375a 37149576i bk1: 57362a 37147753i bk2: 57670a 37133845i bk3: 57913a 37109654i bk4: 57529a 37111079i bk5: 57669a 37103387i bk6: 58446a 36989160i bk7: 58226a 36995322i bk8: 57545a 37076374i bk9: 57633a 37070665i bk10: 57273a 37147462i bk11: 57465a 37129939i bk12: 57193a 37137992i bk13: 57100a 37146472i bk14: 57098a 37136289i bk15: 57149a 37153438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727975
Row_Buffer_Locality_read = 0.770508
Row_Buffer_Locality_write = 0.117568
Bank_Level_Parallism = 1.686430
Bank_Level_Parallism_Col = 1.476624
Bank_Level_Parallism_Ready = 1.097427
write_to_read_ratio_blp_rw_average = 0.237073
GrpLevelPara = 1.308129 

BW Util details:
bwutil = 0.114487 
total_CMD = 38342801 
util_bw = 4389744 
Wasted_Col = 5486942 
Wasted_Row = 3623294 
Idle = 24842821 

BW Util Bottlenecks: 
RCDc_limit = 4229095 
RCDWRc_limit = 586557 
WTRc_limit = 901271 
RTWc_limit = 1228690 
CCDLc_limit = 678868 
rwq = 0 
CCDLc_limit_alone = 570671 
WTRc_limit_alone = 856885 
RTWc_limit_alone = 1164879 

Commands details: 
total_CMD = 38342801 
n_nop = 36718958 
Read = 920646 
Write = 0 
L2_Alloc = 0 
L2_WB = 176790 
n_act = 267891 
n_pre = 267875 
n_ref = 0 
n_req = 984796 
total_req = 1097436 

Dual Bus Interface Util: 
issued_total_row = 535766 
issued_total_col = 1097436 
Row_Bus_Util =  0.013973 
CoL_Bus_Util = 0.028622 
Either_Row_CoL_Bus_Util = 0.042351 
Issued_on_Two_Bus_Simul_Util = 0.000244 
issued_two_Eff = 0.005763 
queue_avg = 0.356722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=38342801 n_nop=36718528 n_act=268447 n_pre=268431 n_ref_event=0 n_req=984164 n_rd=920330 n_rd_L2_A=0 n_write=0 n_wr_bk=176507 bw_util=0.1144
n_activity=21506165 dram_eff=0.204
bk0: 57334a 37151053i bk1: 56942a 37181980i bk2: 57723a 37137120i bk3: 57874a 37116318i bk4: 57905a 37085692i bk5: 57964a 37086733i bk6: 58033a 37014230i bk7: 58414a 36975735i bk8: 57635a 37065755i bk9: 57431a 37073371i bk10: 57343a 37142133i bk11: 57330a 37143407i bk12: 57080a 37153423i bk13: 56958a 37138881i bk14: 57212a 37139196i bk15: 57152a 37144907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727235
Row_Buffer_Locality_read = 0.769453
Row_Buffer_Locality_write = 0.118558
Bank_Level_Parallism = 1.677566
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.097383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.114424 
total_CMD = 38342801 
util_bw = 4387348 
Wasted_Col = 5510756 
Wasted_Row = 3672012 
Idle = 24772685 

BW Util Bottlenecks: 
RCDc_limit = 4258934 
RCDWRc_limit = 584370 
WTRc_limit = 885563 
RTWc_limit = 1220604 
CCDLc_limit = 669589 
rwq = 0 
CCDLc_limit_alone = 564594 
WTRc_limit_alone = 842560 
RTWc_limit_alone = 1158612 

Commands details: 
total_CMD = 38342801 
n_nop = 36718528 
Read = 920330 
Write = 0 
L2_Alloc = 0 
L2_WB = 176507 
n_act = 268447 
n_pre = 268431 
n_ref = 0 
n_req = 984164 
total_req = 1096837 

Dual Bus Interface Util: 
issued_total_row = 536878 
issued_total_col = 1096837 
Row_Bus_Util =  0.014002 
CoL_Bus_Util = 0.028606 
Either_Row_CoL_Bus_Util = 0.042362 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.005813 
queue_avg = 0.358616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358616
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=38342801 n_nop=36717796 n_act=268938 n_pre=268922 n_ref_event=0 n_req=983757 n_rd=919925 n_rd_L2_A=0 n_write=0 n_wr_bk=176420 bw_util=0.1144
n_activity=21461700 dram_eff=0.2043
bk0: 56613a 37188322i bk1: 56544a 37197150i bk2: 57832a 37113110i bk3: 57855a 37102952i bk4: 58098a 37069548i bk5: 57708a 37094479i bk6: 58036a 37017432i bk7: 57723a 37032314i bk8: 57494a 37079008i bk9: 57692a 37062581i bk10: 57336a 37136900i bk11: 57349a 37150306i bk12: 57472a 37117572i bk13: 57400a 37121954i bk14: 57373a 37128441i bk15: 57400a 37125026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726624
Row_Buffer_Locality_read = 0.769066
Row_Buffer_Locality_write = 0.114958
Bank_Level_Parallism = 1.678372
Bank_Level_Parallism_Col = 1.470025
Bank_Level_Parallism_Ready = 1.095578
write_to_read_ratio_blp_rw_average = 0.235891
GrpLevelPara = 1.305292 

BW Util details:
bwutil = 0.114373 
total_CMD = 38342801 
util_bw = 4385380 
Wasted_Col = 5518700 
Wasted_Row = 3658653 
Idle = 24780068 

BW Util Bottlenecks: 
RCDc_limit = 4263381 
RCDWRc_limit = 585779 
WTRc_limit = 891906 
RTWc_limit = 1224578 
CCDLc_limit = 675136 
rwq = 0 
CCDLc_limit_alone = 569130 
WTRc_limit_alone = 848419 
RTWc_limit_alone = 1162059 

Commands details: 
total_CMD = 38342801 
n_nop = 36717796 
Read = 919925 
Write = 0 
L2_Alloc = 0 
L2_WB = 176420 
n_act = 268938 
n_pre = 268922 
n_ref = 0 
n_req = 983757 
total_req = 1096345 

Dual Bus Interface Util: 
issued_total_row = 537860 
issued_total_col = 1096345 
Row_Bus_Util =  0.014028 
CoL_Bus_Util = 0.028593 
Either_Row_CoL_Bus_Util = 0.042381 
Issued_on_Two_Bus_Simul_Util = 0.000240 
issued_two_Eff = 0.005662 
queue_avg = 0.351200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3512
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=38342801 n_nop=36725665 n_act=266007 n_pre=265991 n_ref_event=0 n_req=981855 n_rd=918170 n_rd_L2_A=0 n_write=0 n_wr_bk=176056 bw_util=0.1142
n_activity=21333128 dram_eff=0.2052
bk0: 56675a 37200892i bk1: 56830a 37188763i bk2: 58329a 37084197i bk3: 58085a 37098317i bk4: 57374a 37120948i bk5: 57571a 37117173i bk6: 57899a 37013938i bk7: 57083a 37096092i bk8: 57509a 37060981i bk9: 57550a 37068830i bk10: 57270a 37143912i bk11: 57455a 37157411i bk12: 56939a 37140709i bk13: 57269a 37140650i bk14: 57254a 37143287i bk15: 57078a 37157691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729079
Row_Buffer_Locality_read = 0.771477
Row_Buffer_Locality_write = 0.117814
Bank_Level_Parallism = 1.672416
Bank_Level_Parallism_Col = 1.465900
Bank_Level_Parallism_Ready = 1.095077
write_to_read_ratio_blp_rw_average = 0.237302
GrpLevelPara = 1.303673 

BW Util details:
bwutil = 0.114152 
total_CMD = 38342801 
util_bw = 4376904 
Wasted_Col = 5474583 
Wasted_Row = 3632327 
Idle = 24858987 

BW Util Bottlenecks: 
RCDc_limit = 4210400 
RCDWRc_limit = 583952 
WTRc_limit = 884994 
RTWc_limit = 1216102 
CCDLc_limit = 672460 
rwq = 0 
CCDLc_limit_alone = 568010 
WTRc_limit_alone = 841833 
RTWc_limit_alone = 1154813 

Commands details: 
total_CMD = 38342801 
n_nop = 36725665 
Read = 918170 
Write = 0 
L2_Alloc = 0 
L2_WB = 176056 
n_act = 266007 
n_pre = 265991 
n_ref = 0 
n_req = 981855 
total_req = 1094226 

Dual Bus Interface Util: 
issued_total_row = 531998 
issued_total_col = 1094226 
Row_Bus_Util =  0.013875 
CoL_Bus_Util = 0.028538 
Either_Row_CoL_Bus_Util = 0.042176 
Issued_on_Two_Bus_Simul_Util = 0.000237 
issued_two_Eff = 0.005620 
queue_avg = 0.349449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.349449
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=38342801 n_nop=36726005 n_act=265571 n_pre=265555 n_ref_event=0 n_req=982164 n_rd=918528 n_rd_L2_A=0 n_write=0 n_wr_bk=176225 bw_util=0.1142
n_activity=21202516 dram_eff=0.2065
bk0: 57093a 37167976i bk1: 57036a 37176674i bk2: 58039a 37112031i bk3: 57993a 37116799i bk4: 57568a 37121731i bk5: 57875a 37101394i bk6: 57147a 37055973i bk7: 57306a 37029332i bk8: 57416a 37081109i bk9: 57480a 37054753i bk10: 57156a 37166542i bk11: 57649a 37118876i bk12: 57015a 37167023i bk13: 57364a 37133990i bk14: 57052a 37175455i bk15: 57339a 37146123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729608
Row_Buffer_Locality_read = 0.771932
Row_Buffer_Locality_write = 0.118706
Bank_Level_Parallism = 1.678911
Bank_Level_Parallism_Col = 1.467692
Bank_Level_Parallism_Ready = 1.095027
write_to_read_ratio_blp_rw_average = 0.235920
GrpLevelPara = 1.304877 

BW Util details:
bwutil = 0.114207 
total_CMD = 38342801 
util_bw = 4379012 
Wasted_Col = 5452277 
Wasted_Row = 3601081 
Idle = 24910431 

BW Util Bottlenecks: 
RCDc_limit = 4195721 
RCDWRc_limit = 582726 
WTRc_limit = 883944 
RTWc_limit = 1200842 
CCDLc_limit = 682147 
rwq = 0 
CCDLc_limit_alone = 577901 
WTRc_limit_alone = 840906 
RTWc_limit_alone = 1139634 

Commands details: 
total_CMD = 38342801 
n_nop = 36726005 
Read = 918528 
Write = 0 
L2_Alloc = 0 
L2_WB = 176225 
n_act = 265571 
n_pre = 265555 
n_ref = 0 
n_req = 982164 
total_req = 1094753 

Dual Bus Interface Util: 
issued_total_row = 531126 
issued_total_col = 1094753 
Row_Bus_Util =  0.013852 
CoL_Bus_Util = 0.028552 
Either_Row_CoL_Bus_Util = 0.042167 
Issued_on_Two_Bus_Simul_Util = 0.000237 
issued_two_Eff = 0.005618 
queue_avg = 0.350823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350823
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=38342801 n_nop=36723404 n_act=267608 n_pre=267592 n_ref_event=0 n_req=981099 n_rd=917829 n_rd_L2_A=0 n_write=0 n_wr_bk=175644 bw_util=0.1141
n_activity=21133826 dram_eff=0.207
bk0: 57122a 37160123i bk1: 56951a 37174707i bk2: 57452a 37130471i bk3: 57770a 37114464i bk4: 57460a 37110119i bk5: 57642a 37103888i bk6: 57164a 37045727i bk7: 57513a 37003923i bk8: 57690a 37044204i bk9: 57726a 37037922i bk10: 57383a 37123723i bk11: 57361a 37126671i bk12: 57127a 37137098i bk13: 57052a 37146904i bk14: 57086a 37158376i bk15: 57330a 37129904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727239
Row_Buffer_Locality_read = 0.769302
Row_Buffer_Locality_write = 0.117038
Bank_Level_Parallism = 1.685876
Bank_Level_Parallism_Col = 1.475416
Bank_Level_Parallism_Ready = 1.096473
write_to_read_ratio_blp_rw_average = 0.234759
GrpLevelPara = 1.309374 

BW Util details:
bwutil = 0.114073 
total_CMD = 38342801 
util_bw = 4373892 
Wasted_Col = 5480796 
Wasted_Row = 3606899 
Idle = 24881214 

BW Util Bottlenecks: 
RCDc_limit = 4237407 
RCDWRc_limit = 574676 
WTRc_limit = 899592 
RTWc_limit = 1219041 
CCDLc_limit = 681741 
rwq = 0 
CCDLc_limit_alone = 574752 
WTRc_limit_alone = 854929 
RTWc_limit_alone = 1156715 

Commands details: 
total_CMD = 38342801 
n_nop = 36723404 
Read = 917829 
Write = 0 
L2_Alloc = 0 
L2_WB = 175644 
n_act = 267608 
n_pre = 267592 
n_ref = 0 
n_req = 981099 
total_req = 1093473 

Dual Bus Interface Util: 
issued_total_row = 535200 
issued_total_col = 1093473 
Row_Bus_Util =  0.013958 
CoL_Bus_Util = 0.028518 
Either_Row_CoL_Bus_Util = 0.042235 
Issued_on_Two_Bus_Simul_Util = 0.000242 
issued_two_Eff = 0.005728 
queue_avg = 0.352762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352762
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=38342801 n_nop=36720329 n_act=268510 n_pre=268494 n_ref_event=0 n_req=982351 n_rd=918830 n_rd_L2_A=0 n_write=0 n_wr_bk=175954 bw_util=0.1142
n_activity=21139928 dram_eff=0.2071
bk0: 56903a 37178640i bk1: 56886a 37193065i bk2: 57758a 37123009i bk3: 57870a 37095718i bk4: 58147a 37055285i bk5: 57422a 37101572i bk6: 57153a 37048101i bk7: 57496a 37012024i bk8: 57590a 37044355i bk9: 57591a 37049558i bk10: 57208a 37164415i bk11: 57358a 37154980i bk12: 57274a 37138577i bk13: 57489a 37111190i bk14: 57433a 37126132i bk15: 57252a 37130485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726668
Row_Buffer_Locality_read = 0.768865
Row_Buffer_Locality_write = 0.116292
Bank_Level_Parallism = 1.684785
Bank_Level_Parallism_Col = 1.473175
Bank_Level_Parallism_Ready = 1.096644
write_to_read_ratio_blp_rw_average = 0.234694
GrpLevelPara = 1.309260 

BW Util details:
bwutil = 0.114210 
total_CMD = 38342801 
util_bw = 4379136 
Wasted_Col = 5491172 
Wasted_Row = 3614963 
Idle = 24857530 

BW Util Bottlenecks: 
RCDc_limit = 4246249 
RCDWRc_limit = 579859 
WTRc_limit = 904427 
RTWc_limit = 1219115 
CCDLc_limit = 683274 
rwq = 0 
CCDLc_limit_alone = 575396 
WTRc_limit_alone = 859883 
RTWc_limit_alone = 1155781 

Commands details: 
total_CMD = 38342801 
n_nop = 36720329 
Read = 918830 
Write = 0 
L2_Alloc = 0 
L2_WB = 175954 
n_act = 268510 
n_pre = 268494 
n_ref = 0 
n_req = 982351 
total_req = 1094784 

Dual Bus Interface Util: 
issued_total_row = 537004 
issued_total_col = 1094784 
Row_Bus_Util =  0.014005 
CoL_Bus_Util = 0.028553 
Either_Row_CoL_Bus_Util = 0.042315 
Issued_on_Two_Bus_Simul_Util = 0.000243 
issued_two_Eff = 0.005742 
queue_avg = 0.347245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.347245
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=38342801 n_nop=36717316 n_act=269845 n_pre=269829 n_ref_event=0 n_req=982717 n_rd=919192 n_rd_L2_A=0 n_write=0 n_wr_bk=175931 bw_util=0.1142
n_activity=21316785 dram_eff=0.2055
bk0: 56780a 37187654i bk1: 57168a 37165076i bk2: 57671a 37121028i bk3: 57783a 37112241i bk4: 57362a 37106066i bk5: 57611a 37096552i bk6: 57406a 37025208i bk7: 58246a 36957586i bk8: 57663a 37028599i bk9: 57798a 37031307i bk10: 57095a 37160783i bk11: 57161a 37151106i bk12: 57426a 37120902i bk13: 57412a 37119760i bk14: 57294a 37133227i bk15: 57316a 37144137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725411
Row_Buffer_Locality_read = 0.767339
Row_Buffer_Locality_write = 0.118725
Bank_Level_Parallism = 1.681518
Bank_Level_Parallism_Col = 1.471004
Bank_Level_Parallism_Ready = 1.096767
write_to_read_ratio_blp_rw_average = 0.233863
GrpLevelPara = 1.306114 

BW Util details:
bwutil = 0.114245 
total_CMD = 38342801 
util_bw = 4380492 
Wasted_Col = 5524363 
Wasted_Row = 3657557 
Idle = 24780389 

BW Util Bottlenecks: 
RCDc_limit = 4282436 
RCDWRc_limit = 580120 
WTRc_limit = 903257 
RTWc_limit = 1215137 
CCDLc_limit = 678066 
rwq = 0 
CCDLc_limit_alone = 571347 
WTRc_limit_alone = 858509 
RTWc_limit_alone = 1153166 

Commands details: 
total_CMD = 38342801 
n_nop = 36717316 
Read = 919192 
Write = 0 
L2_Alloc = 0 
L2_WB = 175931 
n_act = 269845 
n_pre = 269829 
n_ref = 0 
n_req = 982717 
total_req = 1095123 

Dual Bus Interface Util: 
issued_total_row = 539674 
issued_total_col = 1095123 
Row_Bus_Util =  0.014075 
CoL_Bus_Util = 0.028561 
Either_Row_CoL_Bus_Util = 0.042393 
Issued_on_Two_Bus_Simul_Util = 0.000243 
issued_two_Eff = 0.005729 
queue_avg = 0.355946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355946
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=38342801 n_nop=36718026 n_act=269558 n_pre=269542 n_ref_event=0 n_req=982481 n_rd=918704 n_rd_L2_A=0 n_write=0 n_wr_bk=176214 bw_util=0.1142
n_activity=21348489 dram_eff=0.2052
bk0: 56810a 37186970i bk1: 57152a 37148544i bk2: 57763a 37120680i bk3: 57800a 37106947i bk4: 57604a 37099068i bk5: 57673a 37090304i bk6: 58007a 36979395i bk7: 57832a 36996204i bk8: 57551a 37049526i bk9: 57120a 37073606i bk10: 57442a 37130053i bk11: 56904a 37180889i bk12: 57079a 37149184i bk13: 57003a 37154797i bk14: 57199a 37136859i bk15: 57765a 37098838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725637
Row_Buffer_Locality_read = 0.767909
Row_Buffer_Locality_write = 0.116719
Bank_Level_Parallism = 1.677223
Bank_Level_Parallism_Col = 1.466725
Bank_Level_Parallism_Ready = 1.094412
write_to_read_ratio_blp_rw_average = 0.234787
GrpLevelPara = 1.304010 

BW Util details:
bwutil = 0.114224 
total_CMD = 38342801 
util_bw = 4379672 
Wasted_Col = 5535034 
Wasted_Row = 3654363 
Idle = 24773732 

BW Util Bottlenecks: 
RCDc_limit = 4275697 
RCDWRc_limit = 584767 
WTRc_limit = 897716 
RTWc_limit = 1218334 
CCDLc_limit = 684050 
rwq = 0 
CCDLc_limit_alone = 577076 
WTRc_limit_alone = 853499 
RTWc_limit_alone = 1155577 

Commands details: 
total_CMD = 38342801 
n_nop = 36718026 
Read = 918704 
Write = 0 
L2_Alloc = 0 
L2_WB = 176214 
n_act = 269558 
n_pre = 269542 
n_ref = 0 
n_req = 982481 
total_req = 1094918 

Dual Bus Interface Util: 
issued_total_row = 539100 
issued_total_col = 1094918 
Row_Bus_Util =  0.014060 
CoL_Bus_Util = 0.028556 
Either_Row_CoL_Bus_Util = 0.042375 
Issued_on_Two_Bus_Simul_Util = 0.000241 
issued_two_Eff = 0.005689 
queue_avg = 0.349399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.349399
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=38342801 n_nop=36720887 n_act=268268 n_pre=268252 n_ref_event=0 n_req=982251 n_rd=918697 n_rd_L2_A=0 n_write=0 n_wr_bk=175969 bw_util=0.1142
n_activity=21295009 dram_eff=0.2056
bk0: 57007a 37164447i bk1: 57566a 37134564i bk2: 57784a 37117461i bk3: 57987a 37103855i bk4: 57394a 37107663i bk5: 57904a 37073362i bk6: 57566a 37015774i bk7: 58068a 36982580i bk8: 57003a 37088486i bk9: 57245a 37071714i bk10: 57194a 37161276i bk11: 57722a 37126638i bk12: 56745a 37183940i bk13: 57035a 37156600i bk14: 57125a 37140045i bk15: 57352a 37128069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726887
Row_Buffer_Locality_read = 0.769066
Row_Buffer_Locality_write = 0.117160
Bank_Level_Parallism = 1.681172
Bank_Level_Parallism_Col = 1.471634
Bank_Level_Parallism_Ready = 1.097650
write_to_read_ratio_blp_rw_average = 0.236229
GrpLevelPara = 1.307321 

BW Util details:
bwutil = 0.114198 
total_CMD = 38342801 
util_bw = 4378664 
Wasted_Col = 5506288 
Wasted_Row = 3627957 
Idle = 24829892 

BW Util Bottlenecks: 
RCDc_limit = 4246120 
RCDWRc_limit = 577951 
WTRc_limit = 922831 
RTWc_limit = 1234327 
CCDLc_limit = 664003 
rwq = 0 
CCDLc_limit_alone = 557224 
WTRc_limit_alone = 877463 
RTWc_limit_alone = 1172916 

Commands details: 
total_CMD = 38342801 
n_nop = 36720887 
Read = 918697 
Write = 0 
L2_Alloc = 0 
L2_WB = 175969 
n_act = 268268 
n_pre = 268252 
n_ref = 0 
n_req = 982251 
total_req = 1094666 

Dual Bus Interface Util: 
issued_total_row = 536520 
issued_total_col = 1094666 
Row_Bus_Util =  0.013993 
CoL_Bus_Util = 0.028549 
Either_Row_CoL_Bus_Util = 0.042300 
Issued_on_Two_Bus_Simul_Util = 0.000242 
issued_two_Eff = 0.005717 
queue_avg = 0.341910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34191
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=38342801 n_nop=36713984 n_act=270403 n_pre=270387 n_ref_event=0 n_req=984890 n_rd=920985 n_rd_L2_A=0 n_write=0 n_wr_bk=176534 bw_util=0.1145
n_activity=21305926 dram_eff=0.206
bk0: 57164a 37146459i bk1: 57643a 37115146i bk2: 58091a 37085432i bk3: 57710a 37118834i bk4: 57599a 37090831i bk5: 57692a 37090331i bk6: 58054a 36981796i bk7: 57671a 37017033i bk8: 57799a 37040911i bk9: 57223a 37100617i bk10: 57619a 37117416i bk11: 57589a 37123695i bk12: 56951a 37153196i bk13: 57053a 37148856i bk14: 57640a 37118445i bk15: 57487a 37131272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725451
Row_Buffer_Locality_read = 0.767821
Row_Buffer_Locality_write = 0.114811
Bank_Level_Parallism = 1.690106
Bank_Level_Parallism_Col = 1.477182
Bank_Level_Parallism_Ready = 1.098602
write_to_read_ratio_blp_rw_average = 0.234688
GrpLevelPara = 1.310743 

BW Util details:
bwutil = 0.114495 
total_CMD = 38342801 
util_bw = 4390076 
Wasted_Col = 5519766 
Wasted_Row = 3638710 
Idle = 24794249 

BW Util Bottlenecks: 
RCDc_limit = 4275536 
RCDWRc_limit = 584252 
WTRc_limit = 915106 
RTWc_limit = 1231591 
CCDLc_limit = 676141 
rwq = 0 
CCDLc_limit_alone = 568450 
WTRc_limit_alone = 870006 
RTWc_limit_alone = 1169000 

Commands details: 
total_CMD = 38342801 
n_nop = 36713984 
Read = 920985 
Write = 0 
L2_Alloc = 0 
L2_WB = 176534 
n_act = 270403 
n_pre = 270387 
n_ref = 0 
n_req = 984890 
total_req = 1097519 

Dual Bus Interface Util: 
issued_total_row = 540790 
issued_total_col = 1097519 
Row_Bus_Util =  0.014104 
CoL_Bus_Util = 0.028624 
Either_Row_CoL_Bus_Util = 0.042480 
Issued_on_Two_Bus_Simul_Util = 0.000248 
issued_two_Eff = 0.005828 
queue_avg = 0.343642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.343642
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=38342801 n_nop=36719213 n_act=267998 n_pre=267982 n_ref_event=0 n_req=984440 n_rd=920455 n_rd_L2_A=0 n_write=0 n_wr_bk=176510 bw_util=0.1144
n_activity=21278325 dram_eff=0.2062
bk0: 57696a 37110600i bk1: 57179a 37165385i bk2: 57897a 37113272i bk3: 57823a 37114185i bk4: 57591a 37113727i bk5: 57198a 37131775i bk6: 57848a 37005882i bk7: 58120a 36990955i bk8: 57766a 37048013i bk9: 57484a 37072756i bk10: 57353a 37145621i bk11: 57150a 37158086i bk12: 57368a 37127998i bk13: 57273a 37131037i bk14: 57645a 37112778i bk15: 57064a 37158530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727768
Row_Buffer_Locality_read = 0.770176
Row_Buffer_Locality_write = 0.117715
Bank_Level_Parallism = 1.687205
Bank_Level_Parallism_Col = 1.477059
Bank_Level_Parallism_Ready = 1.098008
write_to_read_ratio_blp_rw_average = 0.236877
GrpLevelPara = 1.309240 

BW Util details:
bwutil = 0.114438 
total_CMD = 38342801 
util_bw = 4387860 
Wasted_Col = 5493270 
Wasted_Row = 3623512 
Idle = 24838159 

BW Util Bottlenecks: 
RCDc_limit = 4232274 
RCDWRc_limit = 583768 
WTRc_limit = 908717 
RTWc_limit = 1233845 
CCDLc_limit = 677635 
rwq = 0 
CCDLc_limit_alone = 569573 
WTRc_limit_alone = 864080 
RTWc_limit_alone = 1170420 

Commands details: 
total_CMD = 38342801 
n_nop = 36719213 
Read = 920455 
Write = 0 
L2_Alloc = 0 
L2_WB = 176510 
n_act = 267998 
n_pre = 267982 
n_ref = 0 
n_req = 984440 
total_req = 1096965 

Dual Bus Interface Util: 
issued_total_row = 535980 
issued_total_col = 1096965 
Row_Bus_Util =  0.013979 
CoL_Bus_Util = 0.028609 
Either_Row_CoL_Bus_Util = 0.042344 
Issued_on_Two_Bus_Simul_Util = 0.000244 
issued_two_Eff = 0.005763 
queue_avg = 0.355200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3552

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1236526, Miss = 460129, Miss_rate = 0.372, Pending_hits = 55759, Reservation_fails = 583
L2_cache_bank[1]: Access = 1315867, Miss = 460518, Miss_rate = 0.350, Pending_hits = 55877, Reservation_fails = 413
L2_cache_bank[2]: Access = 1306858, Miss = 460266, Miss_rate = 0.352, Pending_hits = 56635, Reservation_fails = 758
L2_cache_bank[3]: Access = 1301809, Miss = 460066, Miss_rate = 0.353, Pending_hits = 56442, Reservation_fails = 740
L2_cache_bank[4]: Access = 1307057, Miss = 460256, Miss_rate = 0.352, Pending_hits = 56065, Reservation_fails = 650
L2_cache_bank[5]: Access = 1304023, Miss = 459671, Miss_rate = 0.353, Pending_hits = 57441, Reservation_fails = 631
L2_cache_bank[6]: Access = 1303759, Miss = 459249, Miss_rate = 0.352, Pending_hits = 57155, Reservation_fails = 203
L2_cache_bank[7]: Access = 1311326, Miss = 458921, Miss_rate = 0.350, Pending_hits = 55960, Reservation_fails = 498
L2_cache_bank[8]: Access = 1234071, Miss = 458486, Miss_rate = 0.372, Pending_hits = 57772, Reservation_fails = 149
L2_cache_bank[9]: Access = 1315858, Miss = 460044, Miss_rate = 0.350, Pending_hits = 56283, Reservation_fails = 928
L2_cache_bank[10]: Access = 1308970, Miss = 458486, Miss_rate = 0.350, Pending_hits = 55266, Reservation_fails = 625
L2_cache_bank[11]: Access = 1303711, Miss = 459345, Miss_rate = 0.352, Pending_hits = 55929, Reservation_fails = 590
L2_cache_bank[12]: Access = 1308205, Miss = 459466, Miss_rate = 0.351, Pending_hits = 55787, Reservation_fails = 561
L2_cache_bank[13]: Access = 1307594, Miss = 459365, Miss_rate = 0.351, Pending_hits = 55712, Reservation_fails = 652
L2_cache_bank[14]: Access = 1307922, Miss = 458698, Miss_rate = 0.351, Pending_hits = 56712, Reservation_fails = 314
L2_cache_bank[15]: Access = 1314418, Miss = 460497, Miss_rate = 0.350, Pending_hits = 56749, Reservation_fails = 389
L2_cache_bank[16]: Access = 1234675, Miss = 459457, Miss_rate = 0.372, Pending_hits = 55869, Reservation_fails = 422
L2_cache_bank[17]: Access = 1316704, Miss = 459250, Miss_rate = 0.349, Pending_hits = 56809, Reservation_fails = 217
L2_cache_bank[18]: Access = 7385822, Miss = 457818, Miss_rate = 0.062, Pending_hits = 56661, Reservation_fails = 405
L2_cache_bank[19]: Access = 1308623, Miss = 460879, Miss_rate = 0.352, Pending_hits = 56171, Reservation_fails = 493
L2_cache_bank[20]: Access = 1308532, Miss = 460917, Miss_rate = 0.352, Pending_hits = 57105, Reservation_fails = 317
L2_cache_bank[21]: Access = 1305802, Miss = 460069, Miss_rate = 0.352, Pending_hits = 55781, Reservation_fails = 327
L2_cache_bank[22]: Access = 1309145, Miss = 461165, Miss_rate = 0.352, Pending_hits = 55344, Reservation_fails = 335
L2_cache_bank[23]: Access = 1314711, Miss = 459291, Miss_rate = 0.349, Pending_hits = 56359, Reservation_fails = 190
L2_total_cache_accesses = 37271988
L2_total_cache_misses = 11032309
L2_total_cache_miss_rate = 0.2960
L2_total_cache_pending_hits = 1351643
L2_total_cache_reservation_fails = 11390
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6838848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1351638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3597089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7435202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1351638
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18049188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19222777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18049211
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11390
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=37271988
icnt_total_pkts_simt_to_mem=37271988
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 37271988
Req_Network_cycles = 14951559
Req_Network_injected_packets_per_cycle =       2.4928 
Req_Network_conflicts_per_cycle =       2.5771
Req_Network_conflicts_per_cycle_util =       2.9571
Req_Bank_Level_Parallism =       2.8604
Req_Network_in_buffer_full_per_cycle =       0.0003
Req_Network_in_buffer_avg_util =       2.5238
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1045

Reply_Network_injected_packets_num = 37271988
Reply_Network_cycles = 14951559
Reply_Network_injected_packets_per_cycle =        2.4928
Reply_Network_conflicts_per_cycle =        0.4222
Reply_Network_conflicts_per_cycle_util =       0.4824
Reply_Bank_Level_Parallism =       2.8485
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1831
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0831
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 17 hrs, 55 min, 20 sec (150920 sec)
gpgpu_simulation_rate = 41462 (inst/sec)
gpgpu_simulation_rate = 99 (cycle/sec)
gpgpu_silicon_slowdown = 13787878x
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 329158
gpu_sim_insn = 156456656
gpu_ipc =     475.3239
gpu_tot_sim_cycle = 15280717
gpu_tot_sim_insn = 6413975947
gpu_tot_ipc =     419.7431
gpu_tot_issued_cta = 52480
gpu_occupancy = 83.0550% 
gpu_tot_occupancy = 99.1072% 
max_total_param_size = 0
gpu_stall_dramfull = 9964
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.4211
partiton_level_parallism_total  =       2.5990
partiton_level_parallism_util =       7.5599
partiton_level_parallism_util_total  =       2.9741
L2_BW  =     324.1552 GB/Sec
L2_BW_total  =     113.5247 GB/Sec
gpu_total_sim_rate=41570

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3445035, Miss = 686825, Miss_rate = 0.199, Pending_hits = 1096584, Reservation_fails = 66605
	L1D_cache_core[1]: Access = 3441882, Miss = 686537, Miss_rate = 0.199, Pending_hits = 1097452, Reservation_fails = 65028
	L1D_cache_core[2]: Access = 3444632, Miss = 685969, Miss_rate = 0.199, Pending_hits = 1097146, Reservation_fails = 66748
	L1D_cache_core[3]: Access = 3443111, Miss = 684609, Miss_rate = 0.199, Pending_hits = 1096332, Reservation_fails = 68602
	L1D_cache_core[4]: Access = 3439753, Miss = 686152, Miss_rate = 0.199, Pending_hits = 1097988, Reservation_fails = 67523
	L1D_cache_core[5]: Access = 3441856, Miss = 684321, Miss_rate = 0.199, Pending_hits = 1096097, Reservation_fails = 66858
	L1D_cache_core[6]: Access = 3439907, Miss = 686142, Miss_rate = 0.199, Pending_hits = 1097640, Reservation_fails = 64431
	L1D_cache_core[7]: Access = 3443705, Miss = 685097, Miss_rate = 0.199, Pending_hits = 1098549, Reservation_fails = 65683
	L1D_cache_core[8]: Access = 3451266, Miss = 686629, Miss_rate = 0.199, Pending_hits = 1097730, Reservation_fails = 64477
	L1D_cache_core[9]: Access = 3444371, Miss = 685844, Miss_rate = 0.199, Pending_hits = 1098230, Reservation_fails = 65784
	L1D_cache_core[10]: Access = 3440203, Miss = 686609, Miss_rate = 0.200, Pending_hits = 1097858, Reservation_fails = 65894
	L1D_cache_core[11]: Access = 3445465, Miss = 685425, Miss_rate = 0.199, Pending_hits = 1098597, Reservation_fails = 71523
	L1D_cache_core[12]: Access = 3445256, Miss = 685856, Miss_rate = 0.199, Pending_hits = 1099134, Reservation_fails = 68656
	L1D_cache_core[13]: Access = 3441060, Miss = 686342, Miss_rate = 0.199, Pending_hits = 1098743, Reservation_fails = 65039
	L1D_cache_core[14]: Access = 3454611, Miss = 685864, Miss_rate = 0.199, Pending_hits = 1099033, Reservation_fails = 68094
	L1D_cache_core[15]: Access = 3449508, Miss = 685672, Miss_rate = 0.199, Pending_hits = 1098618, Reservation_fails = 63112
	L1D_cache_core[16]: Access = 3446690, Miss = 686215, Miss_rate = 0.199, Pending_hits = 1098493, Reservation_fails = 64905
	L1D_cache_core[17]: Access = 3440920, Miss = 686661, Miss_rate = 0.200, Pending_hits = 1098511, Reservation_fails = 68212
	L1D_cache_core[18]: Access = 3442216, Miss = 687039, Miss_rate = 0.200, Pending_hits = 1098293, Reservation_fails = 65006
	L1D_cache_core[19]: Access = 3444013, Miss = 686134, Miss_rate = 0.199, Pending_hits = 1097109, Reservation_fails = 66505
	L1D_cache_core[20]: Access = 3444342, Miss = 685762, Miss_rate = 0.199, Pending_hits = 1098334, Reservation_fails = 64693
	L1D_cache_core[21]: Access = 3447338, Miss = 685668, Miss_rate = 0.199, Pending_hits = 1097886, Reservation_fails = 66291
	L1D_cache_core[22]: Access = 3447410, Miss = 686647, Miss_rate = 0.199, Pending_hits = 1096679, Reservation_fails = 65653
	L1D_cache_core[23]: Access = 3447147, Miss = 685796, Miss_rate = 0.199, Pending_hits = 1096823, Reservation_fails = 66472
	L1D_cache_core[24]: Access = 3444786, Miss = 685969, Miss_rate = 0.199, Pending_hits = 1096459, Reservation_fails = 64332
	L1D_cache_core[25]: Access = 3439306, Miss = 686046, Miss_rate = 0.199, Pending_hits = 1098131, Reservation_fails = 67580
	L1D_cache_core[26]: Access = 3447635, Miss = 686807, Miss_rate = 0.199, Pending_hits = 1098127, Reservation_fails = 66913
	L1D_cache_core[27]: Access = 3448579, Miss = 686802, Miss_rate = 0.199, Pending_hits = 1096846, Reservation_fails = 69466
	L1D_cache_core[28]: Access = 3440507, Miss = 684707, Miss_rate = 0.199, Pending_hits = 1096709, Reservation_fails = 65682
	L1D_cache_core[29]: Access = 3442613, Miss = 682943, Miss_rate = 0.198, Pending_hits = 1097373, Reservation_fails = 67882
	L1D_total_cache_accesses = 103335123
	L1D_total_cache_misses = 20577089
	L1D_total_cache_miss_rate = 0.1991
	L1D_total_cache_pending_hits = 32931504
	L1D_total_cache_reservation_fails = 1993649
	L1D_cache_data_port_util = 0.109
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30688905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32931504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11409055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1336440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9167974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32931504
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19137625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 657209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84197438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19137685

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1336440
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 657209
ctas_completed 52480, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
621141, 625478, 624563, 624235, 625180, 624530, 624333, 621889, 620523, 625848, 624880, 624707, 625201, 624717, 623783, 623221, 620272, 625547, 624697, 624688, 624733, 624885, 624461, 623041, 620755, 625038, 624677, 623912, 624622, 624474, 624206, 621867, 
gpgpu_n_tot_thrd_icount = 19164665728
gpgpu_n_tot_w_icount = 598895804
gpgpu_n_stall_shd_mem = 3113964
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20577029
gpgpu_n_mem_write_global = 19137685
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 598018445
gpgpu_n_store_insn = 66860657
gpgpu_n_shmem_insn = 882617076
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 27054080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2445599
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 668365
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17785590	W0_Idle:595969	W0_Scoreboard:1213782845	W1:17554140	W2:364692339	W3:31550364	W4:4679748	W5:275778	W6:214463	W7:156003	W8:176226	W9:164046	W10:163737	W11:157521	W12:171675	W13:166089	W14:171381	W15:183911	W16:241220	W17:173145	W18:167300	W19:174888	W20:191415	W21:193305	W22:216874	W23:216377	W24:240653	W25:225526	W26:296338	W27:286048	W28:333585	W29:292329	W30:422968	W31:322175	W32:174424237
single_issue_nums: WS0:149472157	WS1:149973944	WS2:149810582	WS3:149639121	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 164616232 {8:20577029,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 765507400 {40:19137685,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 823081160 {40:20577029,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153101480 {8:19137685,}
maxmflatency = 2051 
max_icnt2mem_latency = 1194 
maxmrqlatency = 1229 
max_icnt2sh_latency = 166 
averagemflatency = 305 
avg_icnt2mem_latency = 65 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 3 
mrq_lat_table:9992897 	195077 	292253 	608744 	822359 	497541 	320402 	151775 	44990 	3361 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19167279 	18906250 	1602267 	38917 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	32880006 	3596540 	1491748 	1325222 	419040 	2158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	34158182 	2380738 	1475831 	1095216 	523230 	80937 	580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	15209 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35051     30965     26961     27177     33121     37426     42040     45270     24541     29889     42157     33850     21745     42490     42554     33111 
dram[1]:     22999     39464     29826     24148     36219     44093     40109     34435     29898     23857     30296     43466     42915     38391     43195     43378 
dram[2]:     43175     41696     29833     30745     32949     38116     37628     41722     36045     42302     24932     43730     42816     41548     39038     37832 
dram[3]:     32755     32416     27335     45172     43502     44484     34793     40120     42450     42432     44364     44274     44099     44057     38159     29695 
dram[4]:     41584     39674     30900     39834     43327     43707     43586     43204     44482     42462     43868     42536     25541     38506     38639     25134 
dram[5]:     31110     39531     34888     43654     35296     31155     43912     26933     43647     32098     32183     44236     39884     35987     29054     35292 
dram[6]:     35895     36414     28979     30141     41636     37401     41654     17844     25229     30082     40940     34257     40000     43603     39665     39916 
dram[7]:     40301     42987     38622     30299     43751     37461     23057     35250     38068     43103     37331     30455     33233     42587     40319     38177 
dram[8]:     42611     43014     38845     38390     40116     40958     44076     42103     39999     34320     37232     36114     19875     36115     37807     22467 
dram[9]:     35513     40882     21353     33663     34093     28077     34126     41928     43819     26955     36502     41904     39734     43357     37384     41764 
dram[10]:     31563     40036     30412     45903     43716     43682     35387     28846     40558     34045     30095     38838     42960     42711     38711     38676 
dram[11]:     27754     41258     32970     24270     42209     35117     44029     37298     33745     32130     38037     39081     40530     39520     42101     39638 
average row accesses per activate:
dram[0]:  3.820924  3.820114  3.820760  3.754755  3.742145  3.714772  3.398680  3.409522  3.650745  3.639236  3.867412  3.782733  3.824625  3.832561  3.786603  3.843422 
dram[1]:  3.842759  3.897977  3.805507  3.742999  3.664562  3.662594  3.426064  3.373659  3.627162  3.601639  3.854585  3.835104  3.843815  3.772288  3.780262  3.816208 
dram[2]:  3.935359  3.967930  3.729603  3.734794  3.602113  3.690661  3.452040  3.479959  3.608803  3.564405  3.791242  3.824603  3.722078  3.775246  3.768305  3.751588 
dram[3]:  3.975611  3.940129  3.667704  3.740303  3.755251  3.742089  3.419959  3.626669  3.557960  3.610766  3.840453  3.885241  3.804508  3.805990  3.792693  3.847761 
dram[4]:  3.888573  3.908443  3.758560  3.746034  3.768690  3.694473  3.532404  3.430805  3.632289  3.552160  3.928136  3.764915  3.913509  3.776711  3.935098  3.808355 
dram[5]:  3.879192  3.887731  3.806291  3.744082  3.720608  3.712107  3.503637  3.398488  3.532013  3.514685  3.801323  3.810066  3.815089  3.831242  3.870562  3.779279 
dram[6]:  3.914004  3.949597  3.774041  3.701538  3.567023  3.696161  3.495722  3.408802  3.528679  3.570650  3.915989  3.885860  3.823975  3.731916  3.759917  3.774750 
dram[7]:  3.965077  3.873952  3.745136  3.706990  3.693904  3.678299  3.430262  3.303044  3.502746  3.489022  3.899703  3.865100  3.762616  3.733747  3.784479  3.781743 
dram[8]:  3.948059  3.840688  3.758912  3.713276  3.671327  3.635459  3.333497  3.368973  3.548105  3.601527  3.801704  3.913705  3.818815  3.845263  3.810124  3.689223 
dram[9]:  3.854059  3.816941  3.753356  3.733238  3.689585  3.628121  3.399607  3.378173  3.651206  3.611710  3.891461  3.779095  3.926285  3.859997  3.800272  3.778165 
dram[10]:  3.824531  3.744013  3.693774  3.777610  3.675499  3.662389  3.340219  3.427644  3.554739  3.709021  3.763995  3.767999  3.843714  3.862463  3.752526  3.783477 
dram[11]:  3.766877  3.896425  3.773827  3.763057  3.740847  3.782052  3.415277  3.400579  3.567008  3.637807  3.867201  3.883369  3.781115  3.812493  3.760523  3.868444 
average row locality = 12929441/3479724 = 3.715651
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     62285     62238     62636     62850     62429     62621     63388     63176     62462     62470     62151     62362     62163     62009     61973     62028 
dram[1]:     62173     61752     62717     62810     62799     62888     62989     63432     62544     62322     62231     62230     61965     61865     62117     62063 
dram[2]:     61435     61318     62768     62830     63066     62553     62986     62626     62420     62599     62267     62269     62430     62284     62353     62361 
dram[3]:     61463     61665     63262     63041     62254     62501     62878     61974     62357     62429     62177     62326     61799     62159     62182     61940 
dram[4]:     61925     61967     62983     63009     62518     62818     62005     62202     62281     62388     62006     62629     61905     62320     61880     62259 
dram[5]:     61953     61858     62329     62732     62339     62497     62034     62430     62560     62586     62309     62287     62017     61933     61959     62217 
dram[6]:     61767     61785     62664     62807     63023     62321     62078     62474     62441     62437     62084     62204     62180     62425     62361     62177 
dram[7]:     61656     62078     62602     62688     62295     62540     62286     63217     62606     62700     61922     62007     62326     62369     62235     62268 
dram[8]:     61643     62020     62694     62723     62512     62566     62914     62779     62381     61990     62300     61782     61949     61903     62132     62695 
dram[9]:     61858     62446     62684     62964     62264     62806     62522     63002     61853     62047     62018     62640     61621     61937     61961     62300 
dram[10]:     62024     62518     63023     62648     62458     62632     62977     62565     62714     62075     62524     62539     61910     61932     62597     62464 
dram[11]:     62555     62019     62851     62685     62528     62115     62692     63014     62607     62369     62187     62042     62324     62151     62564     61929 
total dram reads = 11973406
bank skew: 63432/61318 = 1.03
chip skew: 999600/996040 = 1.00
number of total write accesses:
dram[0]:     14835     14862     14774     14885     14870     14942     15076     15055     14797     14935     14733     14723     14839     14878     14766     14845 
dram[1]:     14829     14689     14880     14785     15014     15050     14996     15027     14844     14738     14693     14719     14820     14800     14880     14787 
dram[2]:     14607     14717     14867     14876     15014     14927     14925     14862     14774     14847     14812     14870     14921     14864     14871     14853 
dram[3]:     14738     14814     14910     14881     14796     14946     14909     14619     14881     14892     14796     14922     14661     14776     14906     14767 
dram[4]:     14902     14825     14940     14853     14834     14904     14737     14760     14875     14904     14822     14977     14776     14889     14727     14838 
dram[5]:     14786     14726     14770     14822     14830     14723     14701     14778     14879     14831     14842     14917     14789     14757     14705     14797 
dram[6]:     14714     14771     14819     14886     14821     14751     14724     14813     14799     14853     14753     14761     14759     14873     14930     14906 
dram[7]:     14740     14812     14733     14861     14791     14912     14767     14928     14809     14795     14785     14835     14759     14774     14820     14770 
dram[8]:     14678     14824     14858     14842     14786     14772     15004     14882     14857     14724     14897     14661     14755     14701     14742     14957 
dram[9]:     14725     14785     14793     14783     14754     14893     14805     15033     14744     14706     14648     14783     14636     14737     14875     14856 
dram[10]:     14738     14868     14815     14730     14908     14827     15027     14950     14882     14726     14926     14813     14665     14765     14863     14827 
dram[11]:     14945     14736     14789     14743     14882     14731     14988     15078     14934     14765     14768     14685     14847     14770     14871     14795 
total dram writes = 2846380
bank skew: 15078/14607 = 1.03
chip skew: 237815/236556 = 1.01
average mf latency per bank:
dram[0]:        662       721       659       718       661       718       655       723       663       723       665       736       669       724       667       731
dram[1]:        717       718       720       715       713       711       726       722       721       725       732       737       720       722       725       720
dram[2]:        724       721       719       717       710       713       726       726       725       719       732       727       717       719       726       725
dram[3]:        723       725       716       722       720       718       725       734       716       720       729       732       723       729       730       735
dram[4]:        661       728       668       735       665       726       672       739       667       727       667       728       666       727       669       732
dram[5]:        724       722       732       725       722       719       731       731       722       716       734       728       727       726       726       722
dram[6]:        730       729       725       721       718       721       735       727       720       722       729       732       721       720       721       723
dram[7]:        727       730       728       731       724       719       731       727       728       722       728       729       723       725       720       731
dram[8]:        662       730       663       725       664       720       661       730       661       730       663       740       668       735       664       727
dram[9]:        744       724       739       727       731       719       741       721       741       729       748       731     20397       730       737       719
dram[10]:        723       721       726       720       718       721       718       721       723       728       729       729       729       725       722       720
dram[11]:        718       726       723       722       723       727       721       723       718       727       731       737       725       726       725       727
maximum mf latency per bank:
dram[0]:       1183      1215      1359      1434      1322      1544      1294      1391      1355      1363      1281      1244      1335      1278      1198      1185
dram[1]:       1378      1263      1507      1604      1521      1386      1538      2051      1426      1435      1441      1311      1306      1524      1319      1258
dram[2]:       1239      1351      1372      1365      1871      1549      1380      1377      1383      1420      1360      1280      1223      1266      1148      1151
dram[3]:       1228      1308      1387      1396      1308      1450      1445      1313      1394      1486      1521      1255      1264      1247      1318      1441
dram[4]:       1275      1501      1407      1554      1728      1430      1285      1299      1385      1407      1476      1328      1272      1328      1267      1284
dram[5]:       1221      1245      1287      1381      1348      1563      1392      1507      1448      1424      1326      1317      1356      1307      1302      1284
dram[6]:       1306      1259      1386      1356      1351      1334      1313      1320      1367      1408      1273      1226      1301      1266      1321      1275
dram[7]:       1246      1202      1389      1403      1187      1399      1321      1310      1400      1396      1226      1276      1304      1359      1305      1320
dram[8]:       1372      1180      1740      1775      1360      1399      1372      1360      1344      1377      1520      1607      1359      1270      1238      1387
dram[9]:       1221      1149      1760      1364      1362      1384      1366      1354      1360      1343      1535      1539      1261      1283      1203      1184
dram[10]:       1240      1203      1170      1295      1653      1413      1386      1402      1342      1373      1550      1543      1250      1273      1175      1154
dram[11]:       1182      1365      1268      1306      1958      1615      1391      1472      1376      1339      1406      1446      1302      1259      1176      1142

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=39186914 n_nop=37383192 n_act=289719 n_pre=289703 n_ref_event=0 n_req=1079335 n_rd=999241 n_rd_L2_A=0 n_write=0 n_wr_bk=237815 bw_util=0.1263
n_activity=22145451 dram_eff=0.2234
bk0: 62285a 37717312i bk1: 62238a 37717620i bk2: 62636a 37712651i bk3: 62850a 37688046i bk4: 62429a 37681118i bk5: 62621a 37665254i bk6: 63388a 37564046i bk7: 63176a 37556415i bk8: 62462a 37649579i bk9: 62470a 37653026i bk10: 62151a 37730784i bk11: 62362a 37706269i bk12: 62163a 37711363i bk13: 62009a 37723036i bk14: 61973a 37723874i bk15: 62028a 37729812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731578
Row_Buffer_Locality_read = 0.778057
Row_Buffer_Locality_write = 0.151722
Bank_Level_Parallism = 1.927852
Bank_Level_Parallism_Col = 1.745892
Bank_Level_Parallism_Ready = 1.173669
write_to_read_ratio_blp_rw_average = 0.260605
GrpLevelPara = 1.439689 

BW Util details:
bwutil = 0.126272 
total_CMD = 39186914 
util_bw = 4948224 
Wasted_Col = 5679165 
Wasted_Row = 3640729 
Idle = 24918796 

BW Util Bottlenecks: 
RCDc_limit = 4309053 
RCDWRc_limit = 632856 
WTRc_limit = 1113013 
RTWc_limit = 1514550 
CCDLc_limit = 786443 
rwq = 0 
CCDLc_limit_alone = 642979 
WTRc_limit_alone = 1054263 
RTWc_limit_alone = 1429836 

Commands details: 
total_CMD = 39186914 
n_nop = 37383192 
Read = 999241 
Write = 0 
L2_Alloc = 0 
L2_WB = 237815 
n_act = 289719 
n_pre = 289703 
n_ref = 0 
n_req = 1079335 
total_req = 1237056 

Dual Bus Interface Util: 
issued_total_row = 579422 
issued_total_col = 1237056 
Row_Bus_Util =  0.014786 
CoL_Bus_Util = 0.031568 
Either_Row_CoL_Bus_Util = 0.046029 
Issued_on_Two_Bus_Simul_Util = 0.000326 
issued_two_Eff = 0.007072 
queue_avg = 0.667087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.667087
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=39186914 n_nop=37382612 n_act=290411 n_pre=290395 n_ref_event=0 n_req=1078734 n_rd=998897 n_rd_L2_A=0 n_write=0 n_wr_bk=237551 bw_util=0.1262
n_activity=22298993 dram_eff=0.2218
bk0: 62173a 37728217i bk1: 61752a 37767504i bk2: 62717a 37707009i bk3: 62810a 37686115i bk4: 62799a 37664642i bk5: 62888a 37656625i bk6: 62989a 37581993i bk7: 63432a 37537760i bk8: 62544a 37640068i bk9: 62322a 37647578i bk10: 62231a 37727934i bk11: 62230a 37715823i bk12: 61965a 37733559i bk13: 61865a 37710039i bk14: 62117a 37721194i bk15: 62063a 37715273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730787
Row_Buffer_Locality_read = 0.777103
Row_Buffer_Locality_write = 0.151296
Bank_Level_Parallism = 1.918376
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.172344
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.126210 
total_CMD = 39186914 
util_bw = 4945792 
Wasted_Col = 5703144 
Wasted_Row = 3690228 
Idle = 24847750 

BW Util Bottlenecks: 
RCDc_limit = 4337961 
RCDWRc_limit = 632459 
WTRc_limit = 1106529 
RTWc_limit = 1508355 
CCDLc_limit = 777997 
rwq = 0 
CCDLc_limit_alone = 635800 
WTRc_limit_alone = 1047890 
RTWc_limit_alone = 1424797 

Commands details: 
total_CMD = 39186914 
n_nop = 37382612 
Read = 998897 
Write = 0 
L2_Alloc = 0 
L2_WB = 237551 
n_act = 290411 
n_pre = 290395 
n_ref = 0 
n_req = 1078734 
total_req = 1236448 

Dual Bus Interface Util: 
issued_total_row = 580806 
issued_total_col = 1236448 
Row_Bus_Util =  0.014821 
CoL_Bus_Util = 0.031553 
Either_Row_CoL_Bus_Util = 0.046043 
Issued_on_Two_Bus_Simul_Util = 0.000331 
issued_two_Eff = 0.007178 
queue_avg = 0.663558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.663558
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=39186914 n_nop=37381536 n_act=290961 n_pre=290945 n_ref_event=0 n_req=1078389 n_rd=998565 n_rd_L2_A=0 n_write=0 n_wr_bk=237607 bw_util=0.1262
n_activity=22251999 dram_eff=0.2222
bk0: 61435a 37766207i bk1: 61318a 37778741i bk2: 62768a 37693080i bk3: 62830a 37673478i bk4: 63066a 37638119i bk5: 62553a 37671883i bk6: 62986a 37591135i bk7: 62626a 37605123i bk8: 62420a 37651840i bk9: 62599a 37632116i bk10: 62267a 37705710i bk11: 62269a 37720510i bk12: 62430a 37688059i bk13: 62284a 37693162i bk14: 62353a 37699043i bk15: 62361a 37694833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730191
Row_Buffer_Locality_read = 0.776778
Row_Buffer_Locality_write = 0.147412
Bank_Level_Parallism = 1.921473
Bank_Level_Parallism_Col = 1.742128
Bank_Level_Parallism_Ready = 1.173433
write_to_read_ratio_blp_rw_average = 0.259754
GrpLevelPara = 1.438017 

BW Util details:
bwutil = 0.126182 
total_CMD = 39186914 
util_bw = 4944688 
Wasted_Col = 5707075 
Wasted_Row = 3677382 
Idle = 24857769 

BW Util Bottlenecks: 
RCDc_limit = 4342014 
RCDWRc_limit = 633062 
WTRc_limit = 1104549 
RTWc_limit = 1514375 
CCDLc_limit = 780286 
rwq = 0 
CCDLc_limit_alone = 638187 
WTRc_limit_alone = 1046391 
RTWc_limit_alone = 1430434 

Commands details: 
total_CMD = 39186914 
n_nop = 37381536 
Read = 998565 
Write = 0 
L2_Alloc = 0 
L2_WB = 237607 
n_act = 290961 
n_pre = 290945 
n_ref = 0 
n_req = 1078389 
total_req = 1236172 

Dual Bus Interface Util: 
issued_total_row = 581906 
issued_total_col = 1236172 
Row_Bus_Util =  0.014849 
CoL_Bus_Util = 0.031546 
Either_Row_CoL_Bus_Util = 0.046071 
Issued_on_Two_Bus_Simul_Util = 0.000324 
issued_two_Eff = 0.007035 
queue_avg = 0.655610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.65561
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=39186914 n_nop=37390986 n_act=287357 n_pre=287341 n_ref_event=0 n_req=1076053 n_rd=996407 n_rd_L2_A=0 n_write=0 n_wr_bk=237214 bw_util=0.1259
n_activity=22125890 dram_eff=0.223
bk0: 61463a 37785038i bk1: 61665a 37763127i bk2: 63262a 37658967i bk3: 63041a 37670994i bk4: 62254a 37696054i bk5: 62501a 37691190i bk6: 62878a 37583906i bk7: 61974a 37672054i bk8: 62357a 37640589i bk9: 62429a 37652691i bk10: 62177a 37722103i bk11: 62326a 37740030i bk12: 61799a 37727822i bk13: 62159a 37723850i bk14: 62182a 37715568i bk15: 61940a 37743757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732955
Row_Buffer_Locality_read = 0.779325
Row_Buffer_Locality_write = 0.152839
Bank_Level_Parallism = 1.910233
Bank_Level_Parallism_Col = 1.733691
Bank_Level_Parallism_Ready = 1.169636
write_to_read_ratio_blp_rw_average = 0.261128
GrpLevelPara = 1.435284 

BW Util details:
bwutil = 0.125922 
total_CMD = 39186914 
util_bw = 4934484 
Wasted_Col = 5666242 
Wasted_Row = 3651094 
Idle = 24935094 

BW Util Bottlenecks: 
RCDc_limit = 4285906 
RCDWRc_limit = 630525 
WTRc_limit = 1097662 
RTWc_limit = 1504115 
CCDLc_limit = 779537 
rwq = 0 
CCDLc_limit_alone = 639015 
WTRc_limit_alone = 1040141 
RTWc_limit_alone = 1421114 

Commands details: 
total_CMD = 39186914 
n_nop = 37390986 
Read = 996407 
Write = 0 
L2_Alloc = 0 
L2_WB = 237214 
n_act = 287357 
n_pre = 287341 
n_ref = 0 
n_req = 1076053 
total_req = 1233621 

Dual Bus Interface Util: 
issued_total_row = 574698 
issued_total_col = 1233621 
Row_Bus_Util =  0.014666 
CoL_Bus_Util = 0.031480 
Either_Row_CoL_Bus_Util = 0.045830 
Issued_on_Two_Bus_Simul_Util = 0.000316 
issued_two_Eff = 0.006899 
queue_avg = 0.662381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.662381
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=39186914 n_nop=37389979 n_act=287420 n_pre=287404 n_ref_event=0 n_req=1076751 n_rd=997095 n_rd_L2_A=0 n_write=0 n_wr_bk=237563 bw_util=0.126
n_activity=21996158 dram_eff=0.2245
bk0: 61925a 37748576i bk1: 61967a 37737780i bk2: 62983a 37687274i bk3: 63009a 37688016i bk4: 62518a 37688880i bk5: 62818a 37664795i bk6: 62005a 37634379i bk7: 62202a 37602033i bk8: 62281a 37664744i bk9: 62388a 37622143i bk10: 62006a 37743953i bk11: 62629a 37678868i bk12: 61905a 37743902i bk13: 62320a 37703778i bk14: 61880a 37766178i bk15: 62259a 37715156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733069
Row_Buffer_Locality_read = 0.779530
Row_Buffer_Locality_write = 0.151501
Bank_Level_Parallism = 1.923931
Bank_Level_Parallism_Col = 1.741402
Bank_Level_Parallism_Ready = 1.173384
write_to_read_ratio_blp_rw_average = 0.259960
GrpLevelPara = 1.437083 

BW Util details:
bwutil = 0.126028 
total_CMD = 39186914 
util_bw = 4938632 
Wasted_Col = 5643945 
Wasted_Row = 3618518 
Idle = 24985819 

BW Util Bottlenecks: 
RCDc_limit = 4274195 
RCDWRc_limit = 630060 
WTRc_limit = 1097818 
RTWc_limit = 1486926 
CCDLc_limit = 790386 
rwq = 0 
CCDLc_limit_alone = 650311 
WTRc_limit_alone = 1040062 
RTWc_limit_alone = 1404607 

Commands details: 
total_CMD = 39186914 
n_nop = 37389979 
Read = 997095 
Write = 0 
L2_Alloc = 0 
L2_WB = 237563 
n_act = 287420 
n_pre = 287404 
n_ref = 0 
n_req = 1076751 
total_req = 1234658 

Dual Bus Interface Util: 
issued_total_row = 574824 
issued_total_col = 1234658 
Row_Bus_Util =  0.014669 
CoL_Bus_Util = 0.031507 
Either_Row_CoL_Bus_Util = 0.045855 
Issued_on_Two_Bus_Simul_Util = 0.000320 
issued_two_Eff = 0.006982 
queue_avg = 0.671162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.671162
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=39186914 n_nop=37388726 n_act=289134 n_pre=289118 n_ref_event=0 n_req=1075258 n_rd=996040 n_rd_L2_A=0 n_write=0 n_wr_bk=236653 bw_util=0.1258
n_activity=21927970 dram_eff=0.2249
bk0: 61953a 37741070i bk1: 61858a 37749635i bk2: 62329a 37715126i bk3: 62732a 37690233i bk4: 62339a 37684607i bk5: 62497a 37682921i bk6: 62034a 37636503i bk7: 62430a 37581882i bk8: 62560a 37622424i bk9: 62586a 37620669i bk10: 62309a 37692310i bk11: 62287a 37697939i bk12: 62017a 37715845i bk13: 61933a 37722055i bk14: 61959a 37738314i bk15: 62217a 37710928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731105
Row_Buffer_Locality_read = 0.777218
Row_Buffer_Locality_write = 0.151304
Bank_Level_Parallism = 1.922550
Bank_Level_Parallism_Col = 1.740152
Bank_Level_Parallism_Ready = 1.172966
write_to_read_ratio_blp_rw_average = 0.258889
GrpLevelPara = 1.438808 

BW Util details:
bwutil = 0.125827 
total_CMD = 39186914 
util_bw = 4930772 
Wasted_Col = 5673045 
Wasted_Row = 3626147 
Idle = 24956950 

BW Util Bottlenecks: 
RCDc_limit = 4315847 
RCDWRc_limit = 621769 
WTRc_limit = 1106669 
RTWc_limit = 1504602 
CCDLc_limit = 786459 
rwq = 0 
CCDLc_limit_alone = 644982 
WTRc_limit_alone = 1047965 
RTWc_limit_alone = 1421829 

Commands details: 
total_CMD = 39186914 
n_nop = 37388726 
Read = 996040 
Write = 0 
L2_Alloc = 0 
L2_WB = 236653 
n_act = 289134 
n_pre = 289118 
n_ref = 0 
n_req = 1075258 
total_req = 1232693 

Dual Bus Interface Util: 
issued_total_row = 578252 
issued_total_col = 1232693 
Row_Bus_Util =  0.014756 
CoL_Bus_Util = 0.031457 
Either_Row_CoL_Bus_Util = 0.045887 
Issued_on_Two_Bus_Simul_Util = 0.000326 
issued_two_Eff = 0.007094 
queue_avg = 0.657125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.657125
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=39186914 n_nop=37385367 n_act=290126 n_pre=290110 n_ref_event=0 n_req=1076731 n_rd=997228 n_rd_L2_A=0 n_write=0 n_wr_bk=236933 bw_util=0.126
n_activity=21930771 dram_eff=0.2251
bk0: 61767a 37755704i bk1: 61785a 37770829i bk2: 62664a 37708083i bk3: 62807a 37670289i bk4: 63023a 37635382i bk5: 62321a 37672181i bk6: 62078a 37624010i bk7: 62474a 37580182i bk8: 62441a 37627310i bk9: 62437a 37635105i bk10: 62084a 37746120i bk11: 62204a 37738487i bk12: 62180a 37720239i bk13: 62425a 37688997i bk14: 62361a 37702415i bk15: 62177a 37707333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730551
Row_Buffer_Locality_read = 0.776679
Row_Buffer_Locality_write = 0.151957
Bank_Level_Parallism = 1.921393
Bank_Level_Parallism_Col = 1.737178
Bank_Level_Parallism_Ready = 1.171272
write_to_read_ratio_blp_rw_average = 0.258344
GrpLevelPara = 1.439156 

BW Util details:
bwutil = 0.125977 
total_CMD = 39186914 
util_bw = 4936644 
Wasted_Col = 5680862 
Wasted_Row = 3633854 
Idle = 24935554 

BW Util Bottlenecks: 
RCDc_limit = 4324520 
RCDWRc_limit = 626669 
WTRc_limit = 1115221 
RTWc_limit = 1498796 
CCDLc_limit = 786839 
rwq = 0 
CCDLc_limit_alone = 644584 
WTRc_limit_alone = 1056224 
RTWc_limit_alone = 1415538 

Commands details: 
total_CMD = 39186914 
n_nop = 37385367 
Read = 997228 
Write = 0 
L2_Alloc = 0 
L2_WB = 236933 
n_act = 290126 
n_pre = 290110 
n_ref = 0 
n_req = 1076731 
total_req = 1234161 

Dual Bus Interface Util: 
issued_total_row = 580236 
issued_total_col = 1234161 
Row_Bus_Util =  0.014807 
CoL_Bus_Util = 0.031494 
Either_Row_CoL_Bus_Util = 0.045973 
Issued_on_Two_Bus_Simul_Util = 0.000328 
issued_two_Eff = 0.007133 
queue_avg = 0.652692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.652692
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=39186914 n_nop=37381342 n_act=291844 n_pre=291828 n_ref_event=0 n_req=1077279 n_rd=997795 n_rd_L2_A=0 n_write=0 n_wr_bk=236891 bw_util=0.126
n_activity=22110970 dram_eff=0.2234
bk0: 61656a 37766045i bk1: 62078a 37732360i bk2: 62602a 37692568i bk3: 62688a 37685965i bk4: 62295a 37674698i bk5: 62540a 37665222i bk6: 62286a 37601384i bk7: 63217a 37529193i bk8: 62606a 37601734i bk9: 62700a 37605783i bk10: 61922a 37752776i bk11: 62007a 37731192i bk12: 62326a 37690033i bk13: 62369a 37697337i bk14: 62235a 37708780i bk15: 62268a 37717733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729093
Row_Buffer_Locality_read = 0.775101
Row_Buffer_Locality_write = 0.151540
Bank_Level_Parallism = 1.921739
Bank_Level_Parallism_Col = 1.739227
Bank_Level_Parallism_Ready = 1.171973
write_to_read_ratio_blp_rw_average = 0.258170
GrpLevelPara = 1.437011 

BW Util details:
bwutil = 0.126030 
total_CMD = 39186914 
util_bw = 4938744 
Wasted_Col = 5717599 
Wasted_Row = 3675261 
Idle = 24855310 

BW Util Bottlenecks: 
RCDc_limit = 4363724 
RCDWRc_limit = 627358 
WTRc_limit = 1113755 
RTWc_limit = 1512616 
CCDLc_limit = 786721 
rwq = 0 
CCDLc_limit_alone = 642936 
WTRc_limit_alone = 1054307 
RTWc_limit_alone = 1428279 

Commands details: 
total_CMD = 39186914 
n_nop = 37381342 
Read = 997795 
Write = 0 
L2_Alloc = 0 
L2_WB = 236891 
n_act = 291844 
n_pre = 291828 
n_ref = 0 
n_req = 1077279 
total_req = 1234686 

Dual Bus Interface Util: 
issued_total_row = 583672 
issued_total_col = 1234686 
Row_Bus_Util =  0.014895 
CoL_Bus_Util = 0.031508 
Either_Row_CoL_Bus_Util = 0.046076 
Issued_on_Two_Bus_Simul_Util = 0.000326 
issued_two_Eff = 0.007081 
queue_avg = 0.661061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.661061
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=39186914 n_nop=37383166 n_act=291229 n_pre=291213 n_ref_event=0 n_req=1076672 n_rd=996983 n_rd_L2_A=0 n_write=0 n_wr_bk=236940 bw_util=0.126
n_activity=22142760 dram_eff=0.2229
bk0: 61643a 37770894i bk1: 62020a 37722465i bk2: 62694a 37697253i bk3: 62723a 37688181i bk4: 62512a 37676556i bk5: 62566a 37663545i bk6: 62914a 37563527i bk7: 62779a 37563499i bk8: 62381a 37638975i bk9: 61990a 37658890i bk10: 62300a 37718651i bk11: 61782a 37759024i bk12: 61949a 37727037i bk13: 61903a 37734656i bk14: 62132a 37723141i bk15: 62695a 37678998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729512
Row_Buffer_Locality_read = 0.775917
Row_Buffer_Locality_write = 0.148942
Bank_Level_Parallism = 1.910087
Bank_Level_Parallism_Col = 1.726002
Bank_Level_Parallism_Ready = 1.167148
write_to_read_ratio_blp_rw_average = 0.258476
GrpLevelPara = 1.432004 

BW Util details:
bwutil = 0.125953 
total_CMD = 39186914 
util_bw = 4935692 
Wasted_Col = 5731310 
Wasted_Row = 3672924 
Idle = 24846988 

BW Util Bottlenecks: 
RCDc_limit = 4354330 
RCDWRc_limit = 633756 
WTRc_limit = 1107914 
RTWc_limit = 1502583 
CCDLc_limit = 790933 
rwq = 0 
CCDLc_limit_alone = 649634 
WTRc_limit_alone = 1049482 
RTWc_limit_alone = 1419716 

Commands details: 
total_CMD = 39186914 
n_nop = 37383166 
Read = 996983 
Write = 0 
L2_Alloc = 0 
L2_WB = 236940 
n_act = 291229 
n_pre = 291213 
n_ref = 0 
n_req = 1076672 
total_req = 1233923 

Dual Bus Interface Util: 
issued_total_row = 582442 
issued_total_col = 1233923 
Row_Bus_Util =  0.014863 
CoL_Bus_Util = 0.031488 
Either_Row_CoL_Bus_Util = 0.046029 
Issued_on_Two_Bus_Simul_Util = 0.000322 
issued_two_Eff = 0.006995 
queue_avg = 0.652362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.652362
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=39186914 n_nop=37386594 n_act=289746 n_pre=289730 n_ref_event=0 n_req=1076297 n_rd=996923 n_rd_L2_A=0 n_write=0 n_wr_bk=236556 bw_util=0.1259
n_activity=22087998 dram_eff=0.2234
bk0: 61858a 37743979i bk1: 62446a 37706303i bk2: 62684a 37702069i bk3: 62964a 37685988i bk4: 62264a 37690003i bk5: 62806a 37648882i bk6: 62522a 37588954i bk7: 63002a 37557988i bk8: 61853a 37678184i bk9: 62047a 37659852i bk10: 62018a 37741982i bk11: 62640a 37702227i bk12: 61621a 37759048i bk13: 61937a 37734519i bk14: 61961a 37727119i bk15: 62300a 37698945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730796
Row_Buffer_Locality_read = 0.777019
Row_Buffer_Locality_write = 0.150238
Bank_Level_Parallism = 1.916393
Bank_Level_Parallism_Col = 1.734304
Bank_Level_Parallism_Ready = 1.171058
write_to_read_ratio_blp_rw_average = 0.260261
GrpLevelPara = 1.436285 

BW Util details:
bwutil = 0.125907 
total_CMD = 39186914 
util_bw = 4933916 
Wasted_Col = 5701509 
Wasted_Row = 3645953 
Idle = 24905536 

BW Util Bottlenecks: 
RCDc_limit = 4323200 
RCDWRc_limit = 625956 
WTRc_limit = 1132762 
RTWc_limit = 1526366 
CCDLc_limit = 772129 
rwq = 0 
CCDLc_limit_alone = 629624 
WTRc_limit_alone = 1073220 
RTWc_limit_alone = 1443403 

Commands details: 
total_CMD = 39186914 
n_nop = 37386594 
Read = 996923 
Write = 0 
L2_Alloc = 0 
L2_WB = 236556 
n_act = 289746 
n_pre = 289730 
n_ref = 0 
n_req = 1076297 
total_req = 1233479 

Dual Bus Interface Util: 
issued_total_row = 579476 
issued_total_col = 1233479 
Row_Bus_Util =  0.014787 
CoL_Bus_Util = 0.031477 
Either_Row_CoL_Bus_Util = 0.045942 
Issued_on_Two_Bus_Simul_Util = 0.000322 
issued_two_Eff = 0.007018 
queue_avg = 0.639988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.639988
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=39186914 n_nop=37378427 n_act=292309 n_pre=292293 n_ref_event=0 n_req=1079439 n_rd=999600 n_rd_L2_A=0 n_write=0 n_wr_bk=237330 bw_util=0.1263
n_activity=22096481 dram_eff=0.2239
bk0: 62024a 37724340i bk1: 62518a 37689742i bk2: 63023a 37661618i bk3: 62648a 37691581i bk4: 62458a 37668637i bk5: 62632a 37658249i bk6: 62977a 37546130i bk7: 62565a 37586517i bk8: 62714a 37624867i bk9: 62075a 37687328i bk10: 62524a 37692962i bk11: 62539a 37688014i bk12: 61910a 37717007i bk13: 61932a 37724486i bk14: 62597a 37690776i bk15: 62464a 37702171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729205
Row_Buffer_Locality_read = 0.775576
Row_Buffer_Locality_write = 0.148624
Bank_Level_Parallism = 1.931658
Bank_Level_Parallism_Col = 1.746619
Bank_Level_Parallism_Ready = 1.175653
write_to_read_ratio_blp_rw_average = 0.258575
GrpLevelPara = 1.441685 

BW Util details:
bwutil = 0.126260 
total_CMD = 39186914 
util_bw = 4947720 
Wasted_Col = 5710090 
Wasted_Row = 3657720 
Idle = 24871384 

BW Util Bottlenecks: 
RCDc_limit = 4355634 
RCDWRc_limit = 630876 
WTRc_limit = 1125770 
RTWc_limit = 1524508 
CCDLc_limit = 781327 
rwq = 0 
CCDLc_limit_alone = 637905 
WTRc_limit_alone = 1065939 
RTWc_limit_alone = 1440917 

Commands details: 
total_CMD = 39186914 
n_nop = 37378427 
Read = 999600 
Write = 0 
L2_Alloc = 0 
L2_WB = 237330 
n_act = 292309 
n_pre = 292293 
n_ref = 0 
n_req = 1079439 
total_req = 1236930 

Dual Bus Interface Util: 
issued_total_row = 584602 
issued_total_col = 1236930 
Row_Bus_Util =  0.014918 
CoL_Bus_Util = 0.031565 
Either_Row_CoL_Bus_Util = 0.046150 
Issued_on_Two_Bus_Simul_Util = 0.000333 
issued_two_Eff = 0.007213 
queue_avg = 0.651433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.651433
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=39186914 n_nop=37384680 n_act=289492 n_pre=289476 n_ref_event=0 n_req=1078503 n_rd=998632 n_rd_L2_A=0 n_write=0 n_wr_bk=237327 bw_util=0.1262
n_activity=22070417 dram_eff=0.224
bk0: 62555a 37679504i bk1: 62019a 37743071i bk2: 62851a 37676931i bk3: 62685a 37696919i bk4: 62528a 37685524i bk5: 62115a 37701292i bk6: 62692a 37591666i bk7: 63014a 37562678i bk8: 62607a 37627720i bk9: 62369a 37647102i bk10: 62187a 37727601i bk11: 62042a 37735989i bk12: 62324a 37699560i bk13: 62151a 37710062i bk14: 62564a 37690700i bk15: 61929a 37744633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731582
Row_Buffer_Locality_read = 0.778006
Row_Buffer_Locality_write = 0.151131
Bank_Level_Parallism = 1.926514
Bank_Level_Parallism_Col = 1.744800
Bank_Level_Parallism_Ready = 1.173683
write_to_read_ratio_blp_rw_average = 0.261094
GrpLevelPara = 1.439732 

BW Util details:
bwutil = 0.126160 
total_CMD = 39186914 
util_bw = 4943836 
Wasted_Col = 5684598 
Wasted_Row = 3642305 
Idle = 24916175 

BW Util Bottlenecks: 
RCDc_limit = 4310769 
RCDWRc_limit = 631089 
WTRc_limit = 1114127 
RTWc_limit = 1529503 
CCDLc_limit = 782311 
rwq = 0 
CCDLc_limit_alone = 639452 
WTRc_limit_alone = 1055790 
RTWc_limit_alone = 1444981 

Commands details: 
total_CMD = 39186914 
n_nop = 37384680 
Read = 998632 
Write = 0 
L2_Alloc = 0 
L2_WB = 237327 
n_act = 289492 
n_pre = 289476 
n_ref = 0 
n_req = 1078503 
total_req = 1235959 

Dual Bus Interface Util: 
issued_total_row = 578968 
issued_total_col = 1235959 
Row_Bus_Util =  0.014775 
CoL_Bus_Util = 0.031540 
Either_Row_CoL_Bus_Util = 0.045991 
Issued_on_Two_Bus_Simul_Util = 0.000324 
issued_two_Eff = 0.007043 
queue_avg = 0.658413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.658413

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1338597, Miss = 499487, Miss_rate = 0.373, Pending_hits = 56730, Reservation_fails = 2740
L2_cache_bank[1]: Access = 1417420, Miss = 499755, Miss_rate = 0.353, Pending_hits = 56771, Reservation_fails = 2578
L2_cache_bank[2]: Access = 1408060, Miss = 499536, Miss_rate = 0.355, Pending_hits = 57467, Reservation_fails = 2898
L2_cache_bank[3]: Access = 1403494, Miss = 499363, Miss_rate = 0.356, Pending_hits = 57364, Reservation_fails = 2418
L2_cache_bank[4]: Access = 1411458, Miss = 499727, Miss_rate = 0.354, Pending_hits = 57100, Reservation_fails = 4235
L2_cache_bank[5]: Access = 1405124, Miss = 498840, Miss_rate = 0.355, Pending_hits = 58348, Reservation_fails = 2376
L2_cache_bank[6]: Access = 1406077, Miss = 498372, Miss_rate = 0.354, Pending_hits = 58086, Reservation_fails = 1993
L2_cache_bank[7]: Access = 1414026, Miss = 498035, Miss_rate = 0.352, Pending_hits = 56863, Reservation_fails = 1597
L2_cache_bank[8]: Access = 1334397, Miss = 497503, Miss_rate = 0.373, Pending_hits = 58621, Reservation_fails = 1732
L2_cache_bank[9]: Access = 1418380, Miss = 499594, Miss_rate = 0.352, Pending_hits = 57283, Reservation_fails = 3903
L2_cache_bank[10]: Access = 1411143, Miss = 497502, Miss_rate = 0.353, Pending_hits = 56194, Reservation_fails = 2024
L2_cache_bank[11]: Access = 1404837, Miss = 498540, Miss_rate = 0.355, Pending_hits = 56827, Reservation_fails = 2407
L2_cache_bank[12]: Access = 1409574, Miss = 498598, Miss_rate = 0.354, Pending_hits = 56644, Reservation_fails = 2380
L2_cache_bank[13]: Access = 1408352, Miss = 498631, Miss_rate = 0.354, Pending_hits = 56633, Reservation_fails = 1858
L2_cache_bank[14]: Access = 1410569, Miss = 497929, Miss_rate = 0.353, Pending_hits = 57710, Reservation_fails = 3353
L2_cache_bank[15]: Access = 1418371, Miss = 499869, Miss_rate = 0.352, Pending_hits = 57738, Reservation_fails = 1668
L2_cache_bank[16]: Access = 1334080, Miss = 498527, Miss_rate = 0.374, Pending_hits = 56664, Reservation_fails = 1956
L2_cache_bank[17]: Access = 1418075, Miss = 498459, Miss_rate = 0.352, Pending_hits = 57757, Reservation_fails = 2120
L2_cache_bank[18]: Access = 7486631, Miss = 496781, Miss_rate = 0.066, Pending_hits = 57504, Reservation_fails = 1669
L2_cache_bank[19]: Access = 1409908, Miss = 500142, Miss_rate = 0.355, Pending_hits = 57064, Reservation_fails = 1504
L2_cache_bank[20]: Access = 1409705, Miss = 500227, Miss_rate = 0.355, Pending_hits = 58053, Reservation_fails = 2225
L2_cache_bank[21]: Access = 1407833, Miss = 499374, Miss_rate = 0.355, Pending_hits = 56753, Reservation_fails = 2069
L2_cache_bank[22]: Access = 1412319, Miss = 500309, Miss_rate = 0.354, Pending_hits = 56279, Reservation_fails = 3562
L2_cache_bank[23]: Access = 1416284, Miss = 498324, Miss_rate = 0.352, Pending_hits = 57279, Reservation_fails = 1934
L2_total_cache_accesses = 39714714
L2_total_cache_misses = 11973424
L2_total_cache_miss_rate = 0.3015
L2_total_cache_pending_hits = 1373732
L2_total_cache_reservation_fails = 57199
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7229896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1373727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3897490
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57199
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8075916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1373727
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19137662
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20577029
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19137685
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 57199
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=39714714
icnt_total_pkts_simt_to_mem=39714714
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39714714
Req_Network_cycles = 15280717
Req_Network_injected_packets_per_cycle =       2.5990 
Req_Network_conflicts_per_cycle =       2.5657
Req_Network_conflicts_per_cycle_util =       2.9359
Req_Bank_Level_Parallism =       2.9741
Req_Network_in_buffer_full_per_cycle =       0.0003
Req_Network_in_buffer_avg_util =       2.4855
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1096

Reply_Network_injected_packets_num = 39714714
Reply_Network_cycles = 15280717
Reply_Network_injected_packets_per_cycle =        2.5990
Reply_Network_conflicts_per_cycle =        0.5025
Reply_Network_conflicts_per_cycle_util =       0.5727
Reply_Bank_Level_Parallism =       2.9620
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1998
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0866
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 18 hrs, 51 min, 33 sec (154293 sec)
gpgpu_simulation_rate = 41570 (inst/sec)
gpgpu_simulation_rate = 99 (cycle/sec)
gpgpu_silicon_slowdown = 13787878x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8cae420c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae4200..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555c2014fd90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 6877413
gpu_sim_insn = 2889442964
gpu_ipc =     420.1352
gpu_tot_sim_cycle = 22158130
gpu_tot_sim_insn = 9303418911
gpu_tot_ipc =     419.8648
gpu_tot_issued_cta = 52600
gpu_occupancy = 99.9935% 
gpu_tot_occupancy = 99.3824% 
max_total_param_size = 0
gpu_stall_dramfull = 9964
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2823
partiton_level_parallism_total  =       2.1903
partiton_level_parallism_util =       1.7613
partiton_level_parallism_util_total  =       2.6434
L2_BW  =      56.0104 GB/Sec
L2_BW_total  =      95.6735 GB/Sec
gpu_total_sim_rate=42095

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4528166, Miss = 979499, Miss_rate = 0.216, Pending_hits = 1638053, Reservation_fails = 66605
	L1D_cache_core[1]: Access = 4524722, Miss = 979116, Miss_rate = 0.216, Pending_hits = 1638894, Reservation_fails = 65028
	L1D_cache_core[2]: Access = 4527881, Miss = 978656, Miss_rate = 0.216, Pending_hits = 1638990, Reservation_fails = 66748
	L1D_cache_core[3]: Access = 4525988, Miss = 977299, Miss_rate = 0.216, Pending_hits = 1637191, Reservation_fails = 68602
	L1D_cache_core[4]: Access = 4523172, Miss = 978871, Miss_rate = 0.216, Pending_hits = 1639623, Reservation_fails = 67523
	L1D_cache_core[5]: Access = 4525414, Miss = 976961, Miss_rate = 0.216, Pending_hits = 1638177, Reservation_fails = 66858
	L1D_cache_core[6]: Access = 4523913, Miss = 979483, Miss_rate = 0.217, Pending_hits = 1638734, Reservation_fails = 64431
	L1D_cache_core[7]: Access = 4527532, Miss = 977900, Miss_rate = 0.216, Pending_hits = 1640872, Reservation_fails = 65683
	L1D_cache_core[8]: Access = 4535973, Miss = 980174, Miss_rate = 0.216, Pending_hits = 1639871, Reservation_fails = 64477
	L1D_cache_core[9]: Access = 4528455, Miss = 978688, Miss_rate = 0.216, Pending_hits = 1639835, Reservation_fails = 65784
	L1D_cache_core[10]: Access = 4523890, Miss = 979450, Miss_rate = 0.217, Pending_hits = 1639868, Reservation_fails = 65894
	L1D_cache_core[11]: Access = 4528800, Miss = 978241, Miss_rate = 0.216, Pending_hits = 1640976, Reservation_fails = 71523
	L1D_cache_core[12]: Access = 4528446, Miss = 978421, Miss_rate = 0.216, Pending_hits = 1640879, Reservation_fails = 68656
	L1D_cache_core[13]: Access = 4524232, Miss = 978976, Miss_rate = 0.216, Pending_hits = 1640460, Reservation_fails = 65039
	L1D_cache_core[14]: Access = 4537393, Miss = 978292, Miss_rate = 0.216, Pending_hits = 1640812, Reservation_fails = 68094
	L1D_cache_core[15]: Access = 4532389, Miss = 978370, Miss_rate = 0.216, Pending_hits = 1640291, Reservation_fails = 63112
	L1D_cache_core[16]: Access = 4529664, Miss = 978685, Miss_rate = 0.216, Pending_hits = 1639665, Reservation_fails = 64905
	L1D_cache_core[17]: Access = 4524359, Miss = 979538, Miss_rate = 0.217, Pending_hits = 1639924, Reservation_fails = 68212
	L1D_cache_core[18]: Access = 4525300, Miss = 979667, Miss_rate = 0.216, Pending_hits = 1640538, Reservation_fails = 65006
	L1D_cache_core[19]: Access = 4527145, Miss = 978859, Miss_rate = 0.216, Pending_hits = 1639108, Reservation_fails = 66505
	L1D_cache_core[20]: Access = 4528173, Miss = 978692, Miss_rate = 0.216, Pending_hits = 1640176, Reservation_fails = 64693
	L1D_cache_core[21]: Access = 4530491, Miss = 978250, Miss_rate = 0.216, Pending_hits = 1639344, Reservation_fails = 66291
	L1D_cache_core[22]: Access = 4530916, Miss = 979351, Miss_rate = 0.216, Pending_hits = 1639398, Reservation_fails = 65653
	L1D_cache_core[23]: Access = 4530949, Miss = 978910, Miss_rate = 0.216, Pending_hits = 1638366, Reservation_fails = 66472
	L1D_cache_core[24]: Access = 4527769, Miss = 978687, Miss_rate = 0.216, Pending_hits = 1638488, Reservation_fails = 64332
	L1D_cache_core[25]: Access = 4522265, Miss = 978768, Miss_rate = 0.216, Pending_hits = 1640074, Reservation_fails = 67580
	L1D_cache_core[26]: Access = 4529845, Miss = 978851, Miss_rate = 0.216, Pending_hits = 1640055, Reservation_fails = 66913
	L1D_cache_core[27]: Access = 4531283, Miss = 979081, Miss_rate = 0.216, Pending_hits = 1638264, Reservation_fails = 69466
	L1D_cache_core[28]: Access = 4523719, Miss = 977407, Miss_rate = 0.216, Pending_hits = 1637723, Reservation_fails = 65682
	L1D_cache_core[29]: Access = 4525739, Miss = 975750, Miss_rate = 0.216, Pending_hits = 1638963, Reservation_fails = 67882
	L1D_total_cache_accesses = 135833983
	L1D_total_cache_misses = 29358893
	L1D_total_cache_miss_rate = 0.2161
	L1D_total_cache_pending_hits = 49183612
	L1D_total_cache_reservation_fails = 1993649
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38116824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49183612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16343175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1336440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13015628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 49183612
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19174654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 657209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 116659239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19174744

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1336440
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 657209
ctas_completed 52600, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
887051, 891174, 890077, 889809, 890690, 890258, 890017, 887643, 886643, 891462, 890504, 890445, 890887, 890475, 889377, 889079, 886066, 891281, 890341, 890444, 890443, 890741, 890111, 888813, 886741, 890856, 890251, 889504, 890292, 890174, 889780, 887655, 
gpgpu_n_tot_thrd_icount = 27328070976
gpgpu_n_tot_w_icount = 854002218
gpgpu_n_stall_shd_mem = 3536191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 29358803
gpgpu_n_mem_write_global = 19174744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 853538848
gpgpu_n_store_insn = 66898339
gpgpu_n_shmem_insn = 1323925614
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 27207680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2867721
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 668470
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22921833	W0_Idle:608817	W0_Scoreboard:1778179428	W1:21921549	W2:520008002	W3:44745103	W4:6589693	W5:319794	W6:220028	W7:156234	W8:176415	W9:164067	W10:163737	W11:157521	W12:171675	W13:166089	W14:171381	W15:183911	W16:241220	W17:173145	W18:167300	W19:174888	W20:191415	W21:193305	W22:216874	W23:216377	W24:240653	W25:225526	W26:296338	W27:286048	W28:333585	W29:292329	W30:422968	W31:322175	W32:254692873
single_issue_nums: WS0:213278537	WS1:213750958	WS2:213557206	WS3:213415517	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 234870424 {8:29358803,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 766989760 {40:19174744,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1174352120 {40:29358803,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153397952 {8:19174744,}
maxmflatency = 2051 
max_icnt2mem_latency = 1194 
maxmrqlatency = 1229 
max_icnt2sh_latency = 166 
averagemflatency = 305 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 3 
mrq_lat_table:14289054 	259669 	387453 	848689 	1049171 	538085 	321281 	151775 	44990 	3361 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22428700 	24463662 	1602267 	38917 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	41698839 	3596540 	1491748 	1325222 	419040 	2158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	42966031 	2391709 	1475844 	1095216 	523230 	80937 	580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	22081 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35051     30965     28136     27177     33121     37426     42040     45270     25819     29889     42157     33850     25636     42490     42554     33111 
dram[1]:     33199     39464     29826     29599     36219     44093     40109     34435     29898     23857     30296     43466     42915     38391     43195     43378 
dram[2]:     43175     41696     29833     30745     32949     38116     37628     41722     36045     42302     24932     43730     42816     41548     39038     37832 
dram[3]:     32755     32416     31493     45172     43502     44484     34793     40120     42450     42432     44364     44274     44099     44057     38159     29695 
dram[4]:     41584     39674     30900     39834     43327     43707     43586     43204     44482     42462     43868     42536     25541     38506     38639     25134 
dram[5]:     31110     39531     34888     43654     35296     31696     43912     26933     43647     32098     32183     44236     39884     35987     29054     35292 
dram[6]:     35895     36414     28979     30141     41636     37401     41654     20829     25229     30082     40940     34257     40000     43603     39665     39916 
dram[7]:     40301     42987     38622     30299     43751     37461     23057     35250     38068     43103     37331     30455     33233     42587     40319     38177 
dram[8]:     42611     43014     38845     38390     40116     40958     44076     42103     39999     34320     37232     36114     19875     36115     37807     22467 
dram[9]:     35513     40882     24675     33663     34093     28077     34126     41928     43819     26955     36502     41904     39734     43357     37384     41764 
dram[10]:     31563     40036     30412     45903     43716     43682     35387     28846     40558     34045     30095     38838     42960     42711     38711     38676 
dram[11]:     27754     41258     32970     24270     42209     35117     44029     37298     33745     32130     38037     39081     40530     39520     42101     39638 
average row accesses per activate:
dram[0]:  4.097557  4.102705  4.078394  4.016974  4.010796  3.985991  3.595506  3.616971  3.887953  3.866338  4.134170  4.043110  4.085409  4.117809  4.053678  4.118951 
dram[1]:  4.113344  4.174961  4.074815  3.995910  3.923572  3.913857  3.626684  3.578558  3.848869  3.825964  4.126464  4.124584  4.113523  4.052142  4.055662  4.093363 
dram[2]:  4.236621  4.270542  3.974777  4.012660  3.854814  3.941788  3.679298  3.704664  3.846220  3.780794  4.092924  4.116547  3.996398  4.032718  4.035507  4.030682 
dram[3]:  4.262023  4.220621  3.924366  4.019724  4.012023  4.008068  3.614731  3.846339  3.790772  3.817680  4.123957  4.164321  4.079793  4.077220  4.065140  4.106590 
dram[4]:  4.178551  4.204407  4.023107  4.017164  4.028688  3.936487  3.729075  3.632192  3.861153  3.766373  4.206371  4.050647  4.214755  4.043118  4.208303  4.082265 
dram[5]:  4.158545  4.174375  4.067726  4.015265  3.972607  3.952980  3.704987  3.604753  3.730866  3.714002  4.064342  4.080551  4.083153  4.109882  4.157079  4.035503 
dram[6]:  4.204805  4.227260  4.028627  3.952497  3.799960  3.940871  3.704341  3.621236  3.741301  3.783593  4.194021  4.154465  4.103508  3.992807  4.041618  4.049891 
dram[7]:  4.262021  4.163030  4.018180  3.955907  3.952144  3.932035  3.629687  3.499444  3.727744  3.707281  4.177123  4.151903  4.028662  4.001590  4.061705  4.050700 
dram[8]:  4.252043  4.130522  4.006240  3.972639  3.926476  3.882145  3.531163  3.579487  3.783814  3.813469  4.065914  4.204065  4.093490  4.137900  4.094811  3.961052 
dram[9]:  4.149331  4.113983  4.018317  3.999915  3.936866  3.879896  3.610283  3.596840  3.880534  3.842962  4.169149  4.044920  4.226337  4.151467  4.067567  4.059871 
dram[10]:  4.113256  4.028045  3.971015  4.057729  3.943368  3.905936  3.554281  3.641038  3.779296  3.955021  4.042724  4.048199  4.120230  4.133491  4.023721  4.062306 
dram[11]:  4.037558  4.175818  4.045292  4.022168  3.983249  4.034394  3.620655  3.604932  3.791355  3.875442  4.142367  4.167566  4.059309  4.071877  4.041632  4.144263 
average row locality = 17893570/4505695 = 3.971323
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     88004     87926     88502     88784     88180     88465     89525     89261     88224     88348     87842     88137     87797     87547     87559     87654 
dram[1]:     87903     87367     88569     88742     88759     88885     89014     89576     88375     88096     87978     87950     87500     87374     87750     87663 
dram[2]:     86878     86734     88788     88708     89128     88465     88968     88475     88196     88506     87984     87997     88139     87997     88037     88083 
dram[3]:     86926     87238     89396     89023     88033     88287     88845     87524     88119     88262     87839     88089     87318     87757     87805     87541 
dram[4]:     87564     87528     89022     88972     88311     88834     87688     87903     88048     88149     87657     88476     87435     88035     87490     87985 
dram[5]:     87602     87349     88164     88589     88149     88385     87710     88217     88433     88478     88058     88009     87643     87486     87545     87954 
dram[6]:     87278     87304     88625     88786     89144     88162     87732     88223     88249     88278     87738     87928     87795     88167     88026     87865 
dram[7]:     87139     87684     88439     88624     88015     88378     88064     89257     88449     88602     87625     87672     88035     88096     87894     87914 
dram[8]:     87127     87656     88634     88683     88334     88429     88958     88703     88205     87672     88108     87315     87570     87465     87722     88576 
dram[9]:     87397     88214     88618     88946     88028     88751     88338     89026     87474     87754     87678     88530     87051     87505     87650     87984 
dram[10]:     87698     88387     89008     88497     88265     88533     89000     88494     88630     87723     88343     88327     87469     87554     88396     88150 
dram[11]:     88426     87642     88800     88563     88342     87755     88666     89058     88529     88106     87939     87669     87984     87837     88341     87564 
total dram reads = 16920192
bank skew: 89576/86734 = 1.03
chip skew: 1412474/1407771 = 1.00
number of total write accesses:
dram[0]:     15048     15061     15037     15151     15099     15183     15310     15299     15055     15199     14986     14995     15045     15075     14946     15052 
dram[1]:     15032     14910     15137     15043     15216     15288     15256     15280     15082     14984     14981     15002     15006     15003     15081     14985 
dram[2]:     14846     14928     15122     15112     15248     15179     15155     15087     15029     15117     15055     15123     15122     15106     15077     15045 
dram[3]:     14990     15048     15187     15128     15057     15183     15166     14869     15150     15165     15086     15202     14897     14978     15091     14998 
dram[4]:     15130     15041     15175     15134     15075     15141     15000     14992     15140     15156     15077     15234     14963     15113     14953     15026 
dram[5]:     15020     14947     15041     15054     15061     14962     14941     15031     15141     15118     15114     15159     14987     14966     14888     15005 
dram[6]:     14943     15001     15089     15134     15071     15006     14963     15044     15072     15109     15023     15021     14939     15075     15117     15086 
dram[7]:     14966     15026     14975     15107     15034     15145     15016     15189     15082     15031     15046     15062     14970     14982     15016     14966 
dram[8]:     14897     15079     15097     15073     15023     15005     15255     15097     15109     14998     15170     14908     14960     14915     14926     15144 
dram[9]:     14966     15029     15024     15032     15015     15148     15073     15265     15020     14990     14904     15037     14846     14932     15086     15049 
dram[10]:     14992     15109     15048     14952     15142     15072     15267     15185     15160     14982     15186     15071     14879     14996     15051     15001 
dram[11]:     15169     14973     15025     14978     15134     14975     15219     15316     15194     15030     15016     14962     15033     14999     15066     15001 
total dram writes = 2891719
bank skew: 15316/14846 = 1.03
chip skew: 241541/240416 = 1.00
average mf latency per bank:
dram[0]:        631       675       627       672       629       672       625       676       631       676       632       686       636       677       634       681
dram[1]:        672       672       674       669       668       667       678       675       674       678       682       685       674       675       678       674
dram[2]:        676       674       673       671       666       668       678       678       677       673       682       679       672       673       679       678
dram[3]:        675       677       670       675       674       672       678       684       670       673       680       682       675       680       682       685
dram[4]:        628       680       635       684       632       678       637       688       634       679       634       679       634       679       635       683
dram[5]:        677       675       682       677       675       673       682       681       675       670       684       679       679       678       679       676
dram[6]:        681       680       676       674       672       674       685       679       673       675       680       683       675       673       675       676
dram[7]:        678       681       679       681       676       673       682       679       680       675       680       680       676       677       674       682
dram[8]:        630       681       631       677       632       673       630       682       629       681       630       688       635       686       632       679
dram[9]:        691       676       687       678       681       672       690       675       689       680       695       681     15442       681       687       673
dram[10]:        676       674       677       673       672       673       673       674       676       680       680       680       681       678       675       674
dram[11]:        672       678       675       674       676       679       674       676       671       678       681       686       677       678       678       679
maximum mf latency per bank:
dram[0]:       1183      1215      1359      1434      1322      1544      1294      1391      1355      1363      1281      1244      1335      1278      1198      1185
dram[1]:       1378      1263      1507      1604      1521      1386      1538      2051      1426      1435      1441      1311      1306      1524      1319      1258
dram[2]:       1239      1351      1372      1365      1871      1549      1380      1377      1383      1420      1360      1280      1223      1266      1148      1151
dram[3]:       1228      1308      1387      1396      1308      1450      1445      1313      1394      1486      1521      1255      1264      1247      1318      1441
dram[4]:       1275      1501      1407      1554      1728      1430      1285      1299      1385      1407      1476      1328      1272      1328      1267      1284
dram[5]:       1221      1245      1287      1381      1348      1563      1392      1507      1448      1424      1326      1317      1356      1307      1302      1284
dram[6]:       1306      1259      1386      1356      1351      1334      1313      1320      1367      1408      1273      1226      1301      1266      1321      1275
dram[7]:       1246      1202      1389      1403      1187      1399      1321      1310      1400      1396      1226      1276      1304      1359      1305      1320
dram[8]:       1372      1180      1740      1775      1360      1399      1372      1360      1344      1377      1520      1607      1359      1270      1238      1387
dram[9]:       1221      1149      1760      1364      1362      1384      1366      1354      1360      1343      1535      1539      1261      1283      1203      1184
dram[10]:       1240      1203      1170      1295      1653      1413      1386      1402      1342      1373      1550      1543      1250      1273      1175      1154
dram[11]:       1182      1365      1268      1306      1958      1615      1391      1472      1376      1339      1406      1446      1302      1259      1176      1142

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56823823 n_nop=54433876 n_act=375174 n_pre=375158 n_ref_event=0 n_req=1493270 n_rd=1411755 n_rd_L2_A=0 n_write=0 n_wr_bk=241541 bw_util=0.1164
n_activity=31042291 dram_eff=0.213
bk0: 88004a 55053493i bk1: 87926a 55056388i bk2: 88502a 55039388i bk3: 88784a 55012756i bk4: 88180a 55008653i bk5: 88465a 54991745i bk6: 89525a 54837704i bk7: 89261a 54836071i bk8: 88224a 54957792i bk9: 88348a 54956289i bk10: 87842a 55063938i bk11: 88137a 55032301i bk12: 87797a 55040409i bk13: 87547a 55064414i bk14: 87559a 55055871i bk15: 87654a 55067583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.748758
Row_Buffer_Locality_read = 0.783223
Row_Buffer_Locality_write = 0.151862
Bank_Level_Parallism = 1.760388
Bank_Level_Parallism_Col = 1.603631
Bank_Level_Parallism_Ready = 1.134252
write_to_read_ratio_blp_rw_average = 0.204994
GrpLevelPara = 1.363118 

BW Util details:
bwutil = 0.116380 
total_CMD = 56823823 
util_bw = 6613184 
Wasted_Col = 7530626 
Wasted_Row = 5119059 
Idle = 37560954 

BW Util Bottlenecks: 
RCDc_limit = 6110658 
RCDWRc_limit = 645237 
WTRc_limit = 1130181 
RTWc_limit = 1545311 
CCDLc_limit = 972658 
rwq = 0 
CCDLc_limit_alone = 827714 
WTRc_limit_alone = 1070955 
RTWc_limit_alone = 1459593 

Commands details: 
total_CMD = 56823823 
n_nop = 54433876 
Read = 1411755 
Write = 0 
L2_Alloc = 0 
L2_WB = 241541 
n_act = 375174 
n_pre = 375158 
n_ref = 0 
n_req = 1493270 
total_req = 1653296 

Dual Bus Interface Util: 
issued_total_row = 750332 
issued_total_col = 1653296 
Row_Bus_Util =  0.013205 
CoL_Bus_Util = 0.029095 
Either_Row_CoL_Bus_Util = 0.042059 
Issued_on_Two_Bus_Simul_Util = 0.000241 
issued_two_Eff = 0.005724 
queue_avg = 0.495576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495576
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56823823 n_nop=54432628 n_act=376154 n_pre=376138 n_ref_event=0 n_req=1492780 n_rd=1411501 n_rd_L2_A=0 n_write=0 n_wr_bk=241286 bw_util=0.1163
n_activity=31213659 dram_eff=0.2118
bk0: 87903a 55062724i bk1: 87367a 55108813i bk2: 88569a 55037502i bk3: 88742a 55009788i bk4: 88759a 54983774i bk5: 88885a 54971408i bk6: 89014a 54861632i bk7: 89576a 54811421i bk8: 88375a 54940066i bk9: 88096a 54947012i bk10: 87978a 55058378i bk11: 87950a 55053059i bk12: 87500a 55068453i bk13: 87374a 55045588i bk14: 87750a 55055246i bk15: 87663a 55052892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.748019
Row_Buffer_Locality_read = 0.782383
Row_Buffer_Locality_write = 0.151244
Bank_Level_Parallism = 1.752712
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.133438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116345 
total_CMD = 56823823 
util_bw = 6611148 
Wasted_Col = 7562436 
Wasted_Row = 5178938 
Idle = 37471301 

BW Util Bottlenecks: 
RCDc_limit = 6145398 
RCDWRc_limit = 645454 
WTRc_limit = 1125713 
RTWc_limit = 1538955 
CCDLc_limit = 964655 
rwq = 0 
CCDLc_limit_alone = 820874 
WTRc_limit_alone = 1066545 
RTWc_limit_alone = 1454342 

Commands details: 
total_CMD = 56823823 
n_nop = 54432628 
Read = 1411501 
Write = 0 
L2_Alloc = 0 
L2_WB = 241286 
n_act = 376154 
n_pre = 376138 
n_ref = 0 
n_req = 1492780 
total_req = 1652787 

Dual Bus Interface Util: 
issued_total_row = 752292 
issued_total_col = 1652787 
Row_Bus_Util =  0.013239 
CoL_Bus_Util = 0.029086 
Either_Row_CoL_Bus_Util = 0.042081 
Issued_on_Two_Bus_Simul_Util = 0.000244 
issued_two_Eff = 0.005806 
queue_avg = 0.493585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.493585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56823823 n_nop=54432784 n_act=376125 n_pre=376109 n_ref_event=0 n_req=1492325 n_rd=1411083 n_rd_L2_A=0 n_write=0 n_wr_bk=241351 bw_util=0.1163
n_activity=31086380 dram_eff=0.2126
bk0: 86878a 55113819i bk1: 86734a 55132573i bk2: 88788a 55011563i bk3: 88708a 55002233i bk4: 89128a 54948845i bk5: 88465a 54989126i bk6: 88968a 54882039i bk7: 88475a 54897938i bk8: 88196a 54957770i bk9: 88506a 54926466i bk10: 87984a 55044634i bk11: 87997a 55058361i bk12: 88139a 55016425i bk13: 87997a 55018647i bk14: 88037a 55027681i bk15: 88083a 55027089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747962
Row_Buffer_Locality_read = 0.782532
Row_Buffer_Locality_write = 0.147522
Bank_Level_Parallism = 1.757197
Bank_Level_Parallism_Col = 1.601577
Bank_Level_Parallism_Ready = 1.134386
write_to_read_ratio_blp_rw_average = 0.204558
GrpLevelPara = 1.362452 

BW Util details:
bwutil = 0.116320 
total_CMD = 56823823 
util_bw = 6609736 
Wasted_Col = 7549544 
Wasted_Row = 5142297 
Idle = 37522246 

BW Util Bottlenecks: 
RCDc_limit = 6135194 
RCDWRc_limit = 645780 
WTRc_limit = 1121724 
RTWc_limit = 1545715 
CCDLc_limit = 966912 
rwq = 0 
CCDLc_limit_alone = 823363 
WTRc_limit_alone = 1063155 
RTWc_limit_alone = 1460735 

Commands details: 
total_CMD = 56823823 
n_nop = 54432784 
Read = 1411083 
Write = 0 
L2_Alloc = 0 
L2_WB = 241351 
n_act = 376125 
n_pre = 376109 
n_ref = 0 
n_req = 1492325 
total_req = 1652434 

Dual Bus Interface Util: 
issued_total_row = 752234 
issued_total_col = 1652434 
Row_Bus_Util =  0.013238 
CoL_Bus_Util = 0.029080 
Either_Row_CoL_Bus_Util = 0.042078 
Issued_on_Two_Bus_Simul_Util = 0.000240 
issued_two_Eff = 0.005700 
queue_avg = 0.488056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.488056
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56823823 n_nop=54443496 n_act=372248 n_pre=372232 n_ref_event=0 n_req=1489162 n_rd=1408002 n_rd_L2_A=0 n_write=0 n_wr_bk=241195 bw_util=0.1161
n_activity=30935234 dram_eff=0.2132
bk0: 86926a 55130736i bk1: 87238a 55106083i bk2: 89396a 54974986i bk3: 89023a 55000021i bk4: 88033a 55019251i bk5: 88287a 55019690i bk6: 88845a 54858667i bk7: 87524a 54973713i bk8: 88119a 54940925i bk9: 88262a 54944667i bk10: 87839a 55056604i bk11: 88089a 55076556i bk12: 87318a 55061815i bk13: 87757a 55058291i bk14: 87805a 55048470i bk15: 87541a 55073559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750030
Row_Buffer_Locality_read = 0.784465
Row_Buffer_Locality_write = 0.152624
Bank_Level_Parallism = 1.748770
Bank_Level_Parallism_Col = 1.595329
Bank_Level_Parallism_Ready = 1.131760
write_to_read_ratio_blp_rw_average = 0.205793
GrpLevelPara = 1.360479 

BW Util details:
bwutil = 0.116092 
total_CMD = 56823823 
util_bw = 6596788 
Wasted_Col = 7502529 
Wasted_Row = 5114591 
Idle = 37609915 

BW Util Bottlenecks: 
RCDc_limit = 6070402 
RCDWRc_limit = 644545 
WTRc_limit = 1116047 
RTWc_limit = 1536983 
CCDLc_limit = 965443 
rwq = 0 
CCDLc_limit_alone = 823337 
WTRc_limit_alone = 1058020 
RTWc_limit_alone = 1452904 

Commands details: 
total_CMD = 56823823 
n_nop = 54443496 
Read = 1408002 
Write = 0 
L2_Alloc = 0 
L2_WB = 241195 
n_act = 372248 
n_pre = 372232 
n_ref = 0 
n_req = 1489162 
total_req = 1649197 

Dual Bus Interface Util: 
issued_total_row = 744480 
issued_total_col = 1649197 
Row_Bus_Util =  0.013102 
CoL_Bus_Util = 0.029023 
Either_Row_CoL_Bus_Util = 0.041890 
Issued_on_Two_Bus_Simul_Util = 0.000235 
issued_two_Eff = 0.005608 
queue_avg = 0.493067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.493067
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56823823 n_nop=54442357 n_act=372270 n_pre=372254 n_ref_event=0 n_req=1490213 n_rd=1409097 n_rd_L2_A=0 n_write=0 n_wr_bk=241350 bw_util=0.1162
n_activity=30786128 dram_eff=0.2144
bk0: 87564a 55091254i bk1: 87528a 55084086i bk2: 89022a 55010843i bk3: 88972a 55015924i bk4: 88311a 55013678i bk5: 88834a 54977647i bk6: 87688a 54919850i bk7: 87903a 54882166i bk8: 88048a 54966080i bk9: 88149a 54916603i bk10: 87657a 55083404i bk11: 88476a 55011173i bk12: 87435a 55091219i bk13: 88035a 55033240i bk14: 87490a 55107495i bk15: 87985a 55048254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750191
Row_Buffer_Locality_read = 0.784657
Row_Buffer_Locality_write = 0.151474
Bank_Level_Parallism = 1.758961
Bank_Level_Parallism_Col = 1.601133
Bank_Level_Parallism_Ready = 1.134653
write_to_read_ratio_blp_rw_average = 0.204695
GrpLevelPara = 1.361891 

BW Util details:
bwutil = 0.116180 
total_CMD = 56823823 
util_bw = 6601788 
Wasted_Col = 7477623 
Wasted_Row = 5075169 
Idle = 37669243 

BW Util Bottlenecks: 
RCDc_limit = 6056280 
RCDWRc_limit = 643228 
WTRc_limit = 1115859 
RTWc_limit = 1519070 
CCDLc_limit = 977183 
rwq = 0 
CCDLc_limit_alone = 835737 
WTRc_limit_alone = 1057683 
RTWc_limit_alone = 1435800 

Commands details: 
total_CMD = 56823823 
n_nop = 54442357 
Read = 1409097 
Write = 0 
L2_Alloc = 0 
L2_WB = 241350 
n_act = 372270 
n_pre = 372254 
n_ref = 0 
n_req = 1490213 
total_req = 1650447 

Dual Bus Interface Util: 
issued_total_row = 744524 
issued_total_col = 1650447 
Row_Bus_Util =  0.013102 
CoL_Bus_Util = 0.029045 
Either_Row_CoL_Bus_Util = 0.041910 
Issued_on_Two_Bus_Simul_Util = 0.000238 
issued_two_Eff = 0.005671 
queue_avg = 0.499176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.499176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56823823 n_nop=54439078 n_act=375122 n_pre=375106 n_ref_event=0 n_req=1488438 n_rd=1407771 n_rd_L2_A=0 n_write=0 n_wr_bk=240435 bw_util=0.116
n_activity=30733784 dram_eff=0.2145
bk0: 87602a 55079024i bk1: 87349a 55092128i bk2: 88164a 55044052i bk3: 88589a 55018481i bk4: 88149a 55004816i bk5: 88385a 54998407i bk6: 87710a 54922671i bk7: 88217a 54861655i bk8: 88433a 54906974i bk9: 88478a 54902883i bk10: 88058a 55018002i bk11: 88009a 55028450i bk12: 87643a 55048354i bk13: 87486a 55058574i bk14: 87545a 55077687i bk15: 87954a 55037722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747977
Row_Buffer_Locality_read = 0.782188
Row_Buffer_Locality_write = 0.150942
Bank_Level_Parallism = 1.758304
Bank_Level_Parallism_Col = 1.600202
Bank_Level_Parallism_Ready = 1.134165
write_to_read_ratio_blp_rw_average = 0.203630
GrpLevelPara = 1.363397 

BW Util details:
bwutil = 0.116022 
total_CMD = 56823823 
util_bw = 6592824 
Wasted_Col = 7525702 
Wasted_Row = 5099074 
Idle = 37606223 

BW Util Bottlenecks: 
RCDc_limit = 6121769 
RCDWRc_limit = 634921 
WTRc_limit = 1124993 
RTWc_limit = 1537486 
CCDLc_limit = 974105 
rwq = 0 
CCDLc_limit_alone = 831117 
WTRc_limit_alone = 1065846 
RTWc_limit_alone = 1453645 

Commands details: 
total_CMD = 56823823 
n_nop = 54439078 
Read = 1407771 
Write = 0 
L2_Alloc = 0 
L2_WB = 240435 
n_act = 375122 
n_pre = 375106 
n_ref = 0 
n_req = 1488438 
total_req = 1648206 

Dual Bus Interface Util: 
issued_total_row = 750228 
issued_total_col = 1648206 
Row_Bus_Util =  0.013203 
CoL_Bus_Util = 0.029006 
Either_Row_CoL_Bus_Util = 0.041967 
Issued_on_Two_Bus_Simul_Util = 0.000241 
issued_two_Eff = 0.005740 
queue_avg = 0.489759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.489759
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56823823 n_nop=54435359 n_act=376138 n_pre=376122 n_ref_event=0 n_req=1490239 n_rd=1409300 n_rd_L2_A=0 n_write=0 n_wr_bk=240693 bw_util=0.1161
n_activity=30778996 dram_eff=0.2144
bk0: 87278a 55100965i bk1: 87304a 55114522i bk2: 88625a 55031011i bk3: 88786a 54988078i bk4: 89144a 54936596i bk5: 88162a 54988864i bk6: 87732a 54912282i bk7: 88223a 54864659i bk8: 88249a 54917121i bk9: 88278a 54926459i bk10: 87738a 55082901i bk11: 87928a 55072272i bk12: 87795a 55057893i bk13: 88167a 55014095i bk14: 88026a 55036313i bk15: 87865a 55039948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747600
Row_Buffer_Locality_read = 0.781815
Row_Buffer_Locality_write = 0.151855
Bank_Level_Parallism = 1.756154
Bank_Level_Parallism_Col = 1.597115
Bank_Level_Parallism_Ready = 1.132741
write_to_read_ratio_blp_rw_average = 0.203101
GrpLevelPara = 1.363063 

BW Util details:
bwutil = 0.116148 
total_CMD = 56823823 
util_bw = 6599972 
Wasted_Col = 7539458 
Wasted_Row = 5113983 
Idle = 37570410 

BW Util Bottlenecks: 
RCDc_limit = 6133667 
RCDWRc_limit = 639565 
WTRc_limit = 1132896 
RTWc_limit = 1529848 
CCDLc_limit = 974940 
rwq = 0 
CCDLc_limit_alone = 831261 
WTRc_limit_alone = 1073492 
RTWc_limit_alone = 1445573 

Commands details: 
total_CMD = 56823823 
n_nop = 54435359 
Read = 1409300 
Write = 0 
L2_Alloc = 0 
L2_WB = 240693 
n_act = 376138 
n_pre = 376122 
n_ref = 0 
n_req = 1490239 
total_req = 1649993 

Dual Bus Interface Util: 
issued_total_row = 752260 
issued_total_col = 1649993 
Row_Bus_Util =  0.013238 
CoL_Bus_Util = 0.029037 
Either_Row_CoL_Bus_Util = 0.042033 
Issued_on_Two_Bus_Simul_Util = 0.000243 
issued_two_Eff = 0.005773 
queue_avg = 0.487068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.487068
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56823823 n_nop=54431326 n_act=377882 n_pre=377866 n_ref_event=0 n_req=1490811 n_rd=1409887 n_rd_L2_A=0 n_write=0 n_wr_bk=240613 bw_util=0.1162
n_activity=30977151 dram_eff=0.2131
bk0: 87139a 55114458i bk1: 87684a 55076322i bk2: 88439a 55022347i bk3: 88624a 55006220i bk4: 88015a 54996748i bk5: 88378a 54981851i bk6: 88064a 54881316i bk7: 89257a 54794804i bk8: 88449a 54895083i bk9: 88602a 54895771i bk10: 87625a 55087733i bk11: 87672a 55070459i bk12: 88035a 55018480i bk13: 88096a 55025133i bk14: 87894a 55042805i bk15: 87914a 55051235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746527
Row_Buffer_Locality_read = 0.780689
Row_Buffer_Locality_write = 0.151352
Bank_Level_Parallism = 1.755761
Bank_Level_Parallism_Col = 1.598007
Bank_Level_Parallism_Ready = 1.132981
write_to_read_ratio_blp_rw_average = 0.203003
GrpLevelPara = 1.360748 

BW Util details:
bwutil = 0.116184 
total_CMD = 56823823 
util_bw = 6602000 
Wasted_Col = 7580502 
Wasted_Row = 5162939 
Idle = 37478382 

BW Util Bottlenecks: 
RCDc_limit = 6176355 
RCDWRc_limit = 640724 
WTRc_limit = 1130954 
RTWc_limit = 1542487 
CCDLc_limit = 974657 
rwq = 0 
CCDLc_limit_alone = 829294 
WTRc_limit_alone = 1071046 
RTWc_limit_alone = 1457032 

Commands details: 
total_CMD = 56823823 
n_nop = 54431326 
Read = 1409887 
Write = 0 
L2_Alloc = 0 
L2_WB = 240613 
n_act = 377882 
n_pre = 377866 
n_ref = 0 
n_req = 1490811 
total_req = 1650500 

Dual Bus Interface Util: 
issued_total_row = 755748 
issued_total_col = 1650500 
Row_Bus_Util =  0.013300 
CoL_Bus_Util = 0.029046 
Either_Row_CoL_Bus_Util = 0.042104 
Issued_on_Two_Bus_Simul_Util = 0.000242 
issued_two_Eff = 0.005748 
queue_avg = 0.492378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.492378
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56823823 n_nop=54433595 n_act=376991 n_pre=376975 n_ref_event=0 n_req=1490271 n_rd=1409157 n_rd_L2_A=0 n_write=0 n_wr_bk=240656 bw_util=0.1161
n_activity=30980102 dram_eff=0.213
bk0: 87127a 55121921i bk1: 87656a 55062566i bk2: 88634a 55016532i bk3: 88683a 55010260i bk4: 88334a 54993605i bk5: 88429a 54977089i bk6: 88958a 54832810i bk7: 88703a 54840601i bk8: 88205a 54937287i bk9: 87672a 54955960i bk10: 88108a 55043306i bk11: 87315a 55100309i bk12: 87570a 55062313i bk13: 87465a 55077380i bk14: 87722a 55063007i bk15: 88576a 55004685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747033
Row_Buffer_Locality_read = 0.781466
Row_Buffer_Locality_write = 0.148840
Bank_Level_Parallism = 1.748533
Bank_Level_Parallism_Col = 1.588928
Bank_Level_Parallism_Ready = 1.129499
write_to_read_ratio_blp_rw_average = 0.203517
GrpLevelPara = 1.357818 

BW Util details:
bwutil = 0.116135 
total_CMD = 56823823 
util_bw = 6599252 
Wasted_Col = 7586027 
Wasted_Row = 5147718 
Idle = 37490826 

BW Util Bottlenecks: 
RCDc_limit = 6158630 
RCDWRc_limit = 646598 
WTRc_limit = 1125287 
RTWc_limit = 1535036 
CCDLc_limit = 979139 
rwq = 0 
CCDLc_limit_alone = 836261 
WTRc_limit_alone = 1066440 
RTWc_limit_alone = 1451005 

Commands details: 
total_CMD = 56823823 
n_nop = 54433595 
Read = 1409157 
Write = 0 
L2_Alloc = 0 
L2_WB = 240656 
n_act = 376991 
n_pre = 376975 
n_ref = 0 
n_req = 1490271 
total_req = 1649813 

Dual Bus Interface Util: 
issued_total_row = 753966 
issued_total_col = 1649813 
Row_Bus_Util =  0.013268 
CoL_Bus_Util = 0.029034 
Either_Row_CoL_Bus_Util = 0.042064 
Issued_on_Two_Bus_Simul_Util = 0.000238 
issued_two_Eff = 0.005669 
queue_avg = 0.486502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.486502
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56823823 n_nop=54438468 n_act=374782 n_pre=374766 n_ref_event=0 n_req=1489773 n_rd=1408944 n_rd_L2_A=0 n_write=0 n_wr_bk=240416 bw_util=0.1161
n_activity=30918402 dram_eff=0.2134
bk0: 87397a 55087025i bk1: 88214a 55048185i bk2: 88618a 55029003i bk3: 88946a 55011999i bk4: 88028a 55008220i bk5: 88751a 54962852i bk6: 88338a 54869777i bk7: 89026a 54838212i bk8: 87474a 54983782i bk9: 87754a 54962806i bk10: 87678a 55079355i bk11: 88530a 55029015i bk12: 87051a 55109103i bk13: 87505a 55078409i bk14: 87650a 55057127i bk15: 87984a 55035275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.748431
Row_Buffer_Locality_read = 0.782746
Row_Buffer_Locality_write = 0.150293
Bank_Level_Parallism = 1.752539
Bank_Level_Parallism_Col = 1.595471
Bank_Level_Parallism_Ready = 1.132763
write_to_read_ratio_blp_rw_average = 0.204972
GrpLevelPara = 1.360907 

BW Util details:
bwutil = 0.116103 
total_CMD = 56823823 
util_bw = 6597440 
Wasted_Col = 7542616 
Wasted_Row = 5113712 
Idle = 37570055 

BW Util Bottlenecks: 
RCDc_limit = 6113567 
RCDWRc_limit = 639250 
WTRc_limit = 1150062 
RTWc_limit = 1557031 
CCDLc_limit = 958460 
rwq = 0 
CCDLc_limit_alone = 814500 
WTRc_limit_alone = 1089967 
RTWc_limit_alone = 1473166 

Commands details: 
total_CMD = 56823823 
n_nop = 54438468 
Read = 1408944 
Write = 0 
L2_Alloc = 0 
L2_WB = 240416 
n_act = 374782 
n_pre = 374766 
n_ref = 0 
n_req = 1489773 
total_req = 1649360 

Dual Bus Interface Util: 
issued_total_row = 749548 
issued_total_col = 1649360 
Row_Bus_Util =  0.013191 
CoL_Bus_Util = 0.029026 
Either_Row_CoL_Bus_Util = 0.041978 
Issued_on_Two_Bus_Simul_Util = 0.000239 
issued_two_Eff = 0.005682 
queue_avg = 0.476838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.476838
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56823823 n_nop=54428601 n_act=377836 n_pre=377820 n_ref_event=0 n_req=1493781 n_rd=1412474 n_rd_L2_A=0 n_write=0 n_wr_bk=241093 bw_util=0.1164
n_activity=30980573 dram_eff=0.2135
bk0: 87698a 55064088i bk1: 88387a 55021747i bk2: 89008a 54986898i bk3: 88497a 55024228i bk4: 88265a 54992216i bk5: 88533a 54973060i bk6: 89000a 54823551i bk7: 88494a 54869689i bk8: 88630a 54918394i bk9: 87723a 55002568i bk10: 88343a 55022555i bk11: 88327a 55020075i bk12: 87469a 55053078i bk13: 87554a 55060465i bk14: 88396a 55020509i bk15: 88150a 55038382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747062
Row_Buffer_Locality_read = 0.781525
Row_Buffer_Locality_write = 0.148364
Bank_Level_Parallism = 1.763527
Bank_Level_Parallism_Col = 1.604591
Bank_Level_Parallism_Ready = 1.135982
write_to_read_ratio_blp_rw_average = 0.203731
GrpLevelPara = 1.364832 

BW Util details:
bwutil = 0.116400 
total_CMD = 56823823 
util_bw = 6614268 
Wasted_Col = 7562664 
Wasted_Row = 5136211 
Idle = 37510680 

BW Util Bottlenecks: 
RCDc_limit = 6154840 
RCDWRc_limit = 644238 
WTRc_limit = 1143292 
RTWc_limit = 1556834 
CCDLc_limit = 968058 
rwq = 0 
CCDLc_limit_alone = 823146 
WTRc_limit_alone = 1083103 
RTWc_limit_alone = 1472111 

Commands details: 
total_CMD = 56823823 
n_nop = 54428601 
Read = 1412474 
Write = 0 
L2_Alloc = 0 
L2_WB = 241093 
n_act = 377836 
n_pre = 377820 
n_ref = 0 
n_req = 1493781 
total_req = 1653567 

Dual Bus Interface Util: 
issued_total_row = 755656 
issued_total_col = 1653567 
Row_Bus_Util =  0.013298 
CoL_Bus_Util = 0.029100 
Either_Row_CoL_Bus_Util = 0.042152 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.005845 
queue_avg = 0.485199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.485199
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56823823 n_nop=54435171 n_act=374997 n_pre=374981 n_ref_event=0 n_req=1492507 n_rd=1411221 n_rd_L2_A=0 n_write=0 n_wr_bk=241090 bw_util=0.1163
n_activity=30952795 dram_eff=0.2135
bk0: 88426a 55008291i bk1: 87642a 55084465i bk2: 88800a 55006527i bk3: 88563a 55021009i bk4: 88342a 55004002i bk5: 87755a 55027038i bk6: 88666a 54873090i bk7: 89058a 54839004i bk8: 88529a 54922829i bk9: 88106a 54954835i bk10: 87939a 55061283i bk11: 87669a 55074621i bk12: 87984a 55034596i bk13: 87837a 55038292i bk14: 88341a 55024827i bk15: 87564a 55083804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.748748
Row_Buffer_Locality_read = 0.783171
Row_Buffer_Locality_write = 0.151121
Bank_Level_Parallism = 1.759422
Bank_Level_Parallism_Col = 1.602863
Bank_Level_Parallism_Ready = 1.134308
write_to_read_ratio_blp_rw_average = 0.205396
GrpLevelPara = 1.363315 

BW Util details:
bwutil = 0.116311 
total_CMD = 56823823 
util_bw = 6609244 
Wasted_Col = 7536410 
Wasted_Row = 5119868 
Idle = 37558301 

BW Util Bottlenecks: 
RCDc_limit = 6113058 
RCDWRc_limit = 643634 
WTRc_limit = 1131565 
RTWc_limit = 1560294 
CCDLc_limit = 968100 
rwq = 0 
CCDLc_limit_alone = 823819 
WTRc_limit_alone = 1072800 
RTWc_limit_alone = 1474778 

Commands details: 
total_CMD = 56823823 
n_nop = 54435171 
Read = 1411221 
Write = 0 
L2_Alloc = 0 
L2_WB = 241090 
n_act = 374997 
n_pre = 374981 
n_ref = 0 
n_req = 1492507 
total_req = 1652311 

Dual Bus Interface Util: 
issued_total_row = 749978 
issued_total_col = 1652311 
Row_Bus_Util =  0.013198 
CoL_Bus_Util = 0.029078 
Either_Row_CoL_Bus_Util = 0.042036 
Issued_on_Two_Bus_Simul_Util = 0.000240 
issued_two_Eff = 0.005709 
queue_avg = 0.490121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.490121

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1705503, Miss = 705633, Miss_rate = 0.414, Pending_hits = 85750, Reservation_fails = 2874
L2_cache_bank[1]: Access = 1784454, Miss = 706124, Miss_rate = 0.396, Pending_hits = 85935, Reservation_fails = 2784
L2_cache_bank[2]: Access = 1775327, Miss = 705849, Miss_rate = 0.398, Pending_hits = 86612, Reservation_fails = 3072
L2_cache_bank[3]: Access = 1770133, Miss = 705654, Miss_rate = 0.399, Pending_hits = 86822, Reservation_fails = 2437
L2_cache_bank[4]: Access = 1778613, Miss = 706120, Miss_rate = 0.397, Pending_hits = 86534, Reservation_fails = 4533
L2_cache_bank[5]: Access = 1771874, Miss = 704965, Miss_rate = 0.398, Pending_hits = 87656, Reservation_fails = 2398
L2_cache_bank[6]: Access = 1772412, Miss = 704281, Miss_rate = 0.397, Pending_hits = 87098, Reservation_fails = 2024
L2_cache_bank[7]: Access = 1779821, Miss = 703721, Miss_rate = 0.395, Pending_hits = 85958, Reservation_fails = 2074
L2_cache_bank[8]: Access = 1700456, Miss = 703215, Miss_rate = 0.414, Pending_hits = 87647, Reservation_fails = 2023
L2_cache_bank[9]: Access = 1785628, Miss = 705884, Miss_rate = 0.395, Pending_hits = 86389, Reservation_fails = 4175
L2_cache_bank[10]: Access = 1777495, Miss = 703306, Miss_rate = 0.396, Pending_hits = 85338, Reservation_fails = 2268
L2_cache_bank[11]: Access = 1770670, Miss = 704467, Miss_rate = 0.398, Pending_hits = 85869, Reservation_fails = 2641
L2_cache_bank[12]: Access = 1775849, Miss = 704587, Miss_rate = 0.397, Pending_hits = 85692, Reservation_fails = 2604
L2_cache_bank[13]: Access = 1775027, Miss = 704714, Miss_rate = 0.397, Pending_hits = 85838, Reservation_fails = 1911
L2_cache_bank[14]: Access = 1777055, Miss = 703662, Miss_rate = 0.396, Pending_hits = 86695, Reservation_fails = 3657
L2_cache_bank[15]: Access = 1785423, Miss = 706229, Miss_rate = 0.396, Pending_hits = 86818, Reservation_fails = 1813
L2_cache_bank[16]: Access = 1700533, Miss = 704660, Miss_rate = 0.414, Pending_hits = 85652, Reservation_fails = 2020
L2_cache_bank[17]: Access = 1784562, Miss = 704500, Miss_rate = 0.395, Pending_hits = 86898, Reservation_fails = 2343
L2_cache_bank[18]: Access = 7871314, Miss = 702234, Miss_rate = 0.089, Pending_hits = 86531, Reservation_fails = 1781
L2_cache_bank[19]: Access = 1777043, Miss = 706710, Miss_rate = 0.398, Pending_hits = 86232, Reservation_fails = 1831
L2_cache_bank[20]: Access = 1776965, Miss = 706809, Miss_rate = 0.398, Pending_hits = 87116, Reservation_fails = 2558
L2_cache_bank[21]: Access = 1774823, Miss = 705666, Miss_rate = 0.398, Pending_hits = 85761, Reservation_fails = 2352
L2_cache_bank[22]: Access = 1779878, Miss = 707028, Miss_rate = 0.397, Pending_hits = 85467, Reservation_fails = 3804
L2_cache_bank[23]: Access = 1782689, Miss = 704194, Miss_rate = 0.395, Pending_hits = 86297, Reservation_fails = 2110
L2_total_cache_accesses = 48533547
L2_total_cache_misses = 16920212
L2_total_cache_miss_rate = 0.3486
L2_total_cache_pending_hits = 2072605
L2_total_cache_reservation_fails = 62087
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10366011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2072600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5489662
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11430530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2072600
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19174719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29358803
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19174744
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62087
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=48533547
icnt_total_pkts_simt_to_mem=48533547
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 48533547
Req_Network_cycles = 22158130
Req_Network_injected_packets_per_cycle =       2.1903 
Req_Network_conflicts_per_cycle =       1.7905
Req_Network_conflicts_per_cycle_util =       2.1608
Req_Bank_Level_Parallism =       2.6434
Req_Network_in_buffer_full_per_cycle =       0.0002
Req_Network_in_buffer_avg_util =       1.7149
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0922

Reply_Network_injected_packets_num = 48533547
Reply_Network_cycles = 22158130
Reply_Network_injected_packets_per_cycle =        2.1903
Reply_Network_conflicts_per_cycle =        0.3547
Reply_Network_conflicts_per_cycle_util =       0.4257
Reply_Bank_Level_Parallism =       2.6291
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1381
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0730
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 13 hrs, 23 min, 28 sec (221008 sec)
gpgpu_simulation_rate = 42095 (inst/sec)
gpgpu_simulation_rate = 100 (cycle/sec)
gpgpu_silicon_slowdown = 13650000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8cae423c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae4230..

GPGPU-Sim PTX: cudaLaunch for 0x0x555c2014ff0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 261139
gpu_sim_insn = 147056506
gpu_ipc =     563.1350
gpu_tot_sim_cycle = 22419269
gpu_tot_sim_insn = 9450475417
gpu_tot_ipc =     421.5336
gpu_tot_issued_cta = 78720
gpu_occupancy = 88.3904% 
gpu_tot_occupancy = 99.2568% 
max_total_param_size = 0
gpu_stall_dramfull = 11449
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.2909
partiton_level_parallism_total  =       2.2497
partiton_level_parallism_util =       7.4559
partiton_level_parallism_util_total  =       2.7094
L2_BW  =     318.4650 GB/Sec
L2_BW_total  =      98.2685 GB/Sec
gpu_total_sim_rate=42234

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4612207, Miss = 1014904, Miss_rate = 0.220, Pending_hits = 1645471, Reservation_fails = 86748
	L1D_cache_core[1]: Access = 4609273, Miss = 1014399, Miss_rate = 0.220, Pending_hits = 1646603, Reservation_fails = 85699
	L1D_cache_core[2]: Access = 4611962, Miss = 1013936, Miss_rate = 0.220, Pending_hits = 1646551, Reservation_fails = 86757
	L1D_cache_core[3]: Access = 4609948, Miss = 1012629, Miss_rate = 0.220, Pending_hits = 1644901, Reservation_fails = 88716
	L1D_cache_core[4]: Access = 4607505, Miss = 1014270, Miss_rate = 0.220, Pending_hits = 1647009, Reservation_fails = 87115
	L1D_cache_core[5]: Access = 4609897, Miss = 1012180, Miss_rate = 0.220, Pending_hits = 1645743, Reservation_fails = 87477
	L1D_cache_core[6]: Access = 4608075, Miss = 1014869, Miss_rate = 0.220, Pending_hits = 1646182, Reservation_fails = 83713
	L1D_cache_core[7]: Access = 4611561, Miss = 1013148, Miss_rate = 0.220, Pending_hits = 1648173, Reservation_fails = 84833
	L1D_cache_core[8]: Access = 4619881, Miss = 1015545, Miss_rate = 0.220, Pending_hits = 1647323, Reservation_fails = 84603
	L1D_cache_core[9]: Access = 4612434, Miss = 1014239, Miss_rate = 0.220, Pending_hits = 1647458, Reservation_fails = 87485
	L1D_cache_core[10]: Access = 4607782, Miss = 1014704, Miss_rate = 0.220, Pending_hits = 1647300, Reservation_fails = 84845
	L1D_cache_core[11]: Access = 4612941, Miss = 1013720, Miss_rate = 0.220, Pending_hits = 1648509, Reservation_fails = 91657
	L1D_cache_core[12]: Access = 4612599, Miss = 1014009, Miss_rate = 0.220, Pending_hits = 1648418, Reservation_fails = 88451
	L1D_cache_core[13]: Access = 4609092, Miss = 1014676, Miss_rate = 0.220, Pending_hits = 1648094, Reservation_fails = 84974
	L1D_cache_core[14]: Access = 4621207, Miss = 1013529, Miss_rate = 0.219, Pending_hits = 1648178, Reservation_fails = 87601
	L1D_cache_core[15]: Access = 4617585, Miss = 1013929, Miss_rate = 0.220, Pending_hits = 1647820, Reservation_fails = 82864
	L1D_cache_core[16]: Access = 4614237, Miss = 1014207, Miss_rate = 0.220, Pending_hits = 1647184, Reservation_fails = 86657
	L1D_cache_core[17]: Access = 4608346, Miss = 1014946, Miss_rate = 0.220, Pending_hits = 1647446, Reservation_fails = 88706
	L1D_cache_core[18]: Access = 4609381, Miss = 1014719, Miss_rate = 0.220, Pending_hits = 1647968, Reservation_fails = 85841
	L1D_cache_core[19]: Access = 4611367, Miss = 1014079, Miss_rate = 0.220, Pending_hits = 1646707, Reservation_fails = 86880
	L1D_cache_core[20]: Access = 4612585, Miss = 1014079, Miss_rate = 0.220, Pending_hits = 1647551, Reservation_fails = 84942
	L1D_cache_core[21]: Access = 4615348, Miss = 1013740, Miss_rate = 0.220, Pending_hits = 1646959, Reservation_fails = 85939
	L1D_cache_core[22]: Access = 4615208, Miss = 1014635, Miss_rate = 0.220, Pending_hits = 1646721, Reservation_fails = 85868
	L1D_cache_core[23]: Access = 4615043, Miss = 1014199, Miss_rate = 0.220, Pending_hits = 1645544, Reservation_fails = 87207
	L1D_cache_core[24]: Access = 4611941, Miss = 1014014, Miss_rate = 0.220, Pending_hits = 1645939, Reservation_fails = 84697
	L1D_cache_core[25]: Access = 4606042, Miss = 1013906, Miss_rate = 0.220, Pending_hits = 1647379, Reservation_fails = 87883
	L1D_cache_core[26]: Access = 4614468, Miss = 1014172, Miss_rate = 0.220, Pending_hits = 1647638, Reservation_fails = 87660
	L1D_cache_core[27]: Access = 4615028, Miss = 1014295, Miss_rate = 0.220, Pending_hits = 1645727, Reservation_fails = 90405
	L1D_cache_core[28]: Access = 4608646, Miss = 1012994, Miss_rate = 0.220, Pending_hits = 1645136, Reservation_fails = 85310
	L1D_cache_core[29]: Access = 4610202, Miss = 1011411, Miss_rate = 0.219, Pending_hits = 1646386, Reservation_fails = 87703
	L1D_total_cache_accesses = 138361791
	L1D_total_cache_misses = 30420082
	L1D_total_cache_miss_rate = 0.2199
	L1D_total_cache_pending_hits = 49408018
	L1D_total_cache_reservation_fails = 2599236
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38516297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49408018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16767538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1853215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13652454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 49408018
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20017394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 746021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118344307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20017484

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1853215
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 746021
ctas_completed 78720, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
892500, 896630, 895512, 895300, 896188, 895728, 895459, 893120, 892257, 897041, 896062, 896024, 896452, 896061, 894984, 894630, 891550, 896765, 895804, 895921, 895892, 896211, 895602, 894346, 892186, 896294, 895682, 894956, 895730, 895640, 895260, 893121, 
gpgpu_n_tot_thrd_icount = 27498156128
gpgpu_n_tot_w_icount = 859317379
gpgpu_n_stall_shd_mem = 3681398
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30419992
gpgpu_n_mem_write_global = 20017484
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 873457547
gpgpu_n_store_insn = 73444052
gpgpu_n_shmem_insn = 1323925614
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40581120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3009940
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 671458
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23167333	W0_Idle:669234	W0_Scoreboard:1803254142	W1:21931573	W2:520018012	W3:44753720	W4:6597386	W5:327690	W6:227707	W7:163269	W8:183674	W9:171011	W10:170849	W11:164381	W12:178115	W13:172284	W14:178017	W15:190806	W16:248535	W17:180110	W18:174195	W19:181958	W20:199213	W21:201033	W22:224336	W23:224882	W24:249718	W25:234766	W26:305830	W27:296443	W28:345128	W29:304482	W30:439726	W31:343532	W32:259734998
single_issue_nums: WS0:214606943	WS1:215079937	WS2:214886353	WS3:214744146	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 243359936 {8:30419992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 800699360 {40:20017484,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1216799680 {40:30419992,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 160139872 {8:20017484,}
maxmflatency = 2051 
max_icnt2mem_latency = 1194 
maxmrqlatency = 1229 
max_icnt2sh_latency = 166 
averagemflatency = 306 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 3 
mrq_lat_table:14519976 	293983 	431039 	909094 	1157388 	697966 	551152 	299518 	57615 	3490 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23276648 	25414993 	1706917 	38917 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	43440891 	3755784 	1493968 	1325635 	419040 	2158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	44117389 	2740904 	1706508 	1228038 	560756 	83294 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	22337 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35051     30965     28136     27177     33121     37426     42040     45270     25819     29889     42157     33850     25636     42490     42554     33111 
dram[1]:     33199     39464     29826     29599     36219     44093     40109     34435     29898     23857     30296     43466     42915     38391     43195     43378 
dram[2]:     43175     41696     29833     30745     32949     38116     37628     41722     36045     42302     24932     43730     42816     41548     39038     37832 
dram[3]:     32755     32416     31493     45172     43502     44484     34793     40120     42450     42432     44364     44274     44099     44057     38159     29695 
dram[4]:     41584     39674     30900     39834     43327     43707     43586     43204     44482     42462     43868     42536     25541     38506     38639     25134 
dram[5]:     31110     39531     34888     43654     35296     31696     43912     26933     43647     32098     32183     44236     39884     35987     29054     35292 
dram[6]:     35895     36414     28979     30141     41636     37401     41654     20829     25229     30082     40940     34257     40000     43603     39665     39916 
dram[7]:     40301     42987     38622     30299     43751     37461     23057     35250     38068     43103     37331     30455     33233     42587     40319     38177 
dram[8]:     42611     43014     38845     38390     40116     40958     44076     42103     39999     34320     37232     36114     19875     36115     37807     22467 
dram[9]:     35513     40882     24675     33663     34093     28077     34126     41928     43819     26955     36502     41904     39734     43357     37384     41764 
dram[10]:     31563     40036     30412     45903     43716     43682     35387     28846     40558     34045     30095     38838     42960     42711     38711     38676 
dram[11]:     27754     41258     32970     24270     42209     35117     44029     37298     33745     32130     38037     39081     40530     39520     42101     39638 
average row accesses per activate:
dram[0]:  4.220169  4.226659  4.201265  4.139742  4.134225  4.111633  3.714837  3.738684  4.008414  3.990104  4.257118  4.168802  4.209987  4.247486  4.185016  4.247541 
dram[1]:  4.239733  4.290124  4.198372  4.114547  4.051206  4.032834  3.749464  3.688968  3.967424  3.938505  4.253599  4.250562  4.242107  4.172877  4.178270  4.215035 
dram[2]:  4.364682  4.405495  4.092082  4.140728  3.971760  4.065212  3.796435  3.827710  3.969645  3.902071  4.217004  4.247561  4.118262  4.157746  4.152431  4.155761 
dram[3]:  4.389355  4.347421  4.049352  4.142120  4.129693  4.140616  3.730742  3.973635  3.917892  3.940338  4.253062  4.286982  4.204332  4.209052  4.191925  4.232878 
dram[4]:  4.311845  4.322692  4.148375  4.129676  4.166189  4.048793  3.859515  3.746722  3.990637  3.882293  4.342842  4.172060  4.350578  4.153713  4.345998  4.203256 
dram[5]:  4.280918  4.301793  4.186035  4.139512  4.096581  4.073927  3.825332  3.724091  3.852462  3.835582  4.186668  4.209989  4.210110  4.238704  4.275913  4.160018 
dram[6]:  4.337054  4.351811  4.146163  4.075029  3.916365  4.058932  3.826489  3.738126  3.870253  3.908274  4.318848  4.281850  4.223614  4.116152  4.168049  4.173778 
dram[7]:  4.388776  4.288563  4.145656  4.075920  4.075655  4.049939  3.750533  3.617689  3.846591  3.828417  4.300943  4.279336  4.149319  4.119224  4.183772  4.172603 
dram[8]:  4.379512  4.254771  4.130404  4.099632  4.053098  4.005630  3.653928  3.699295  3.914362  3.940940  4.196799  4.333156  4.228023  4.265428  4.226809  4.085905 
dram[9]:  4.275583  4.241889  4.147489  4.122459  4.057737  4.006538  3.731886  3.716220  4.007989  3.969342  4.300882  4.172657  4.351095  4.280915  4.197637  4.188913 
dram[10]:  4.232447  4.154561  4.091957  4.185566  4.066024  4.029715  3.672323  3.764191  3.895792  4.076242  4.170823  4.174635  4.232210  4.258256  4.145020  4.194831 
dram[11]:  4.170098  4.307442  4.171747  4.149086  4.105834  4.161316  3.744508  3.727732  3.920022  3.998012  4.275195  4.297984  4.191042  4.199179  4.170961  4.262297 
average row locality = 18921263/4619852 = 4.095643
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     92414     92314     92922     93200     92573     92870     93941     93664     92626     92740     92259     92563     92211     91944     91940     92049 
dram[1]:     92299     91755     92995     93148     93149     93286     93414     94009     92783     92498     92400     92350     91892     91776     92156     92077 
dram[2]:     91287     91116     93210     93111     93537     92872     93365     92878     92597     92922     92382     92405     92534     92408     92452     92496 
dram[3]:     91316     91651     93811     93433     92442     92675     93282     91915     92504     92663     92255     92502     91724     92148     92208     91938 
dram[4]:     91958     91932     93454     93397     92723     93254     92096     92311     92441     92548     92058     92883     91838     92458     91886     92404 
dram[5]:     91990     91732     92565     92996     92566     92786     92124     92616     92834     92866     92487     92419     92050     91882     91944     92368 
dram[6]:     91662     91721     93047     93196     93555     92591     92141     92641     92633     92662     92161     92343     92194     92574     92427     92266 
dram[7]:     91534     92087     92830     93035     92409     92789     92469     93657     92854     92998     92038     92084     92452     92516     92314     92328 
dram[8]:     91533     92059     93047     93083     92759     92845     93379     93101     92583     92070     92508     91728     91981     91885     92133     92980 
dram[9]:     91800     92598     93019     93372     92442     93156     92758     93440     91877     92154     92078     92949     91442     91907     92050     92373 
dram[10]:     92096     92781     93407     92891     92656     92948     93403     92912     93049     92151     92744     92736     91919     91974     92814     92546 
dram[11]:     92812     92011     93215     92961     92754     92160     93065     93454     92926     92509     92330     92083     92369     92228     92735     91998 
total dram reads = 17766056
bank skew: 94009/91116 = 1.03
chip skew: 1483027/1478225 = 1.00
number of total write accesses:
dram[0]:     18699     18734     18693     18791     18803     18887     19092     19065     18702     18827     18684     18687     18779     18816     18682     18789 
dram[1]:     18692     18578     18821     18713     18936     18971     18993     19027     18716     18627     18667     18682     18750     18744     18784     18680 
dram[2]:     18526     18643     18781     18769     18937     18871     18973     18836     18655     18762     18742     18794     18875     18807     18809     18795 
dram[3]:     18656     18717     18848     18773     18764     18900     18933     18607     18822     18762     18800     18898     18570     18708     18850     18749 
dram[4]:     18843     18787     18815     18811     18768     18851     18722     18719     18796     18839     18757     18921     18723     18874     18683     18781 
dram[5]:     18734     18609     18702     18716     18772     18671     18672     18765     18810     18806     18787     18833     18740     18663     18630     18727 
dram[6]:     18561     18668     18768     18782     18808     18766     18711     18821     18734     18785     18699     18725     18665     18832     18837     18830 
dram[7]:     18674     18684     18641     18780     18780     18893     18726     18930     18766     18706     18739     18740     18718     18734     18791     18723 
dram[8]:     18582     18718     18700     18723     18725     18704     18970     18840     18774     18674     18859     18553     18680     18686     18704     18888 
dram[9]:     18620     18650     18700     18690     18742     18878     18805     19005     18698     18648     18551     18708     18606     18689     18811     18797 
dram[10]:     18634     18782     18708     18608     18842     18771     19020     18928     18824     18690     18876     18781     18621     18749     18770     18739 
dram[11]:     18823     18655     18705     18666     18836     18680     18976     19089     18867     18689     18694     18659     18815     18765     18778     18735 
total dram writes = 3602540
bank skew: 19092/18526 = 1.03
chip skew: 300730/299598 = 1.00
average mf latency per bank:
dram[0]:        612       654       612       654       614       652       608       656       613       655       615       664       621       655       617       661
dram[1]:        651       652       657       650       647       648       658       655       653       657       661       665       654       656       657       655
dram[2]:        655       652       656       653       648       648       656       657       658       653       661       659       654       655       659       657
dram[3]:        653       656       652       656       656       653       658       662       650       653       659       661       657       660       662       664
dram[4]:        611       659       620       665       615       658       619       667       617       658       617       658       618       660       617       662
dram[5]:        656       654       664       659       655       653       661       661       655       650       663       659       661       659       658       656
dram[6]:        659       659       658       655       653       654       664       658       652       654       659       662       654       652       654       656
dram[7]:        657       660       659       665       656       653       661       658       660       655       660       660       656       657       653       661
dram[8]:        611       659       617       657       615       652       612       662       611       660       613       668       620       666       614       659
dram[9]:        669       656       667       659       660       652       669       655       667       658       674       662     14329       661       667       653
dram[10]:        655       654       659       655       652       655       652       655       655       658       658       659       660       658       656       652
dram[11]:        652       656       656       655       656       658       654       656       650       658       660       664       657       659       658       659
maximum mf latency per bank:
dram[0]:       1183      1215      1359      1434      1322      1544      1294      1391      1355      1363      1281      1244      1335      1278      1198      1185
dram[1]:       1378      1263      1507      1604      1521      1386      1538      2051      1426      1435      1441      1311      1306      1524      1319      1258
dram[2]:       1239      1351      1372      1365      1871      1549      1380      1377      1383      1420      1360      1280      1223      1266      1148      1151
dram[3]:       1228      1308      1387      1396      1308      1450      1445      1313      1394      1486      1521      1255      1264      1247      1318      1441
dram[4]:       1275      1501      1407      1554      1728      1430      1285      1299      1385      1407      1476      1328      1272      1328      1267      1284
dram[5]:       1221      1245      1287      1381      1348      1563      1392      1507      1448      1424      1326      1317      1356      1307      1302      1284
dram[6]:       1306      1259      1386      1356      1351      1334      1313      1320      1367      1408      1273      1226      1301      1266      1321      1275
dram[7]:       1246      1202      1389      1403      1187      1399      1321      1310      1400      1396      1226      1276      1304      1359      1305      1320
dram[8]:       1372      1180      1740      1775      1360      1399      1372      1360      1344      1377      1520      1607      1359      1270      1238      1387
dram[9]:       1221      1149      1760      1364      1362      1384      1366      1354      1360      1343      1535      1539      1261      1283      1203      1184
dram[10]:       1240      1203      1170      1295      1653      1413      1386      1402      1342      1373      1550      1543      1250      1273      1175      1154
dram[11]:       1182      1365      1268      1306      1958      1615      1391      1472      1376      1339      1406      1446      1302      1259      1176      1142

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=57493504 n_nop=54956444 n_act=384664 n_pre=384648 n_ref_event=0 n_req=1578910 n_rd=1482230 n_rd_L2_A=0 n_write=0 n_wr_bk=300730 bw_util=0.124
n_activity=31674635 dram_eff=0.2252
bk0: 92414a 55521371i bk1: 92314a 55527459i bk2: 92922a 55510030i bk3: 93200a 55482506i bk4: 92573a 55477966i bk5: 92870a 55457932i bk6: 93941a 55307240i bk7: 93664a 55305481i bk8: 92626a 55426761i bk9: 92740a 55430330i bk10: 92259a 55535637i bk11: 92563a 55498829i bk12: 92211a 55511451i bk13: 91944a 55531287i bk14: 91940a 55533267i bk15: 92049a 55539840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756375
Row_Buffer_Locality_read = 0.791980
Row_Buffer_Locality_write = 0.210509
Bank_Level_Parallism = 1.883728
Bank_Level_Parallism_Col = 1.761162
Bank_Level_Parallism_Ready = 1.170703
write_to_read_ratio_blp_rw_average = 0.223148
GrpLevelPara = 1.457320 

BW Util details:
bwutil = 0.124046 
total_CMD = 57493504 
util_bw = 7131840 
Wasted_Col = 7627478 
Wasted_Row = 5121603 
Idle = 37612583 

BW Util Bottlenecks: 
RCDc_limit = 6122749 
RCDWRc_limit = 665695 
WTRc_limit = 1233857 
RTWc_limit = 1719757 
CCDLc_limit = 1031327 
rwq = 0 
CCDLc_limit_alone = 872399 
WTRc_limit_alone = 1169072 
RTWc_limit_alone = 1625614 

Commands details: 
total_CMD = 57493504 
n_nop = 54956444 
Read = 1482230 
Write = 0 
L2_Alloc = 0 
L2_WB = 300730 
n_act = 384664 
n_pre = 384648 
n_ref = 0 
n_req = 1578910 
total_req = 1782960 

Dual Bus Interface Util: 
issued_total_row = 769312 
issued_total_col = 1782960 
Row_Bus_Util =  0.013381 
CoL_Bus_Util = 0.031012 
Either_Row_CoL_Bus_Util = 0.044128 
Issued_on_Two_Bus_Simul_Util = 0.000265 
issued_two_Eff = 0.005996 
queue_avg = 0.714801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.714801
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=57493504 n_nop=54954906 n_act=385928 n_pre=385912 n_ref_event=0 n_req=1578406 n_rd=1481987 n_rd_L2_A=0 n_write=0 n_wr_bk=300381 bw_util=0.124
n_activity=31846481 dram_eff=0.2239
bk0: 92299a 55538750i bk1: 91755a 55573075i bk2: 92995a 55503724i bk3: 93148a 55473477i bk4: 93149a 55454629i bk5: 93286a 55428533i bk6: 93414a 55328671i bk7: 94009a 55271798i bk8: 92783a 55410624i bk9: 92498a 55416155i bk10: 92400a 55531779i bk11: 92350a 55521707i bk12: 91892a 55543419i bk13: 91776a 55506835i bk14: 92156a 55526200i bk15: 92077a 55521727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755496
Row_Buffer_Locality_read = 0.791166
Row_Buffer_Locality_write = 0.207252
Bank_Level_Parallism = 1.878101
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.171644
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.124005 
total_CMD = 57493504 
util_bw = 7129472 
Wasted_Col = 7658157 
Wasted_Row = 5182143 
Idle = 37523732 

BW Util Bottlenecks: 
RCDc_limit = 6158872 
RCDWRc_limit = 665736 
WTRc_limit = 1225705 
RTWc_limit = 1716911 
CCDLc_limit = 1022506 
rwq = 0 
CCDLc_limit_alone = 864966 
WTRc_limit_alone = 1161251 
RTWc_limit_alone = 1623825 

Commands details: 
total_CMD = 57493504 
n_nop = 54954906 
Read = 1481987 
Write = 0 
L2_Alloc = 0 
L2_WB = 300381 
n_act = 385928 
n_pre = 385912 
n_ref = 0 
n_req = 1578406 
total_req = 1782368 

Dual Bus Interface Util: 
issued_total_row = 771840 
issued_total_col = 1782368 
Row_Bus_Util =  0.013425 
CoL_Bus_Util = 0.031001 
Either_Row_CoL_Bus_Util = 0.044155 
Issued_on_Two_Bus_Simul_Util = 0.000272 
issued_two_Eff = 0.006149 
queue_avg = 0.718813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.718813
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=57493504 n_nop=54955171 n_act=385695 n_pre=385679 n_ref_event=0 n_req=1577950 n_rd=1481572 n_rd_L2_A=0 n_write=0 n_wr_bk=300575 bw_util=0.124
n_activity=31717259 dram_eff=0.2248
bk0: 91287a 55585503i bk1: 91116a 55604476i bk2: 93210a 55475878i bk3: 93111a 55474752i bk4: 93537a 55415422i bk5: 92872a 55459782i bk6: 93365a 55352161i bk7: 92878a 55365402i bk8: 92597a 55430910i bk9: 92922a 55399772i bk10: 92382a 55520408i bk11: 92405a 55529337i bk12: 92534a 55481050i bk13: 92408a 55483681i bk14: 92452a 55491393i bk15: 92496a 55489519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755573
Row_Buffer_Locality_read = 0.791318
Row_Buffer_Locality_write = 0.206084
Bank_Level_Parallism = 1.881608
Bank_Level_Parallism_Col = 1.760344
Bank_Level_Parallism_Ready = 1.171907
write_to_read_ratio_blp_rw_average = 0.222962
GrpLevelPara = 1.456433 

BW Util details:
bwutil = 0.123989 
total_CMD = 57493504 
util_bw = 7128588 
Wasted_Col = 7644166 
Wasted_Row = 5145281 
Idle = 37575469 

BW Util Bottlenecks: 
RCDc_limit = 6148030 
RCDWRc_limit = 665004 
WTRc_limit = 1220924 
RTWc_limit = 1723791 
CCDLc_limit = 1023476 
rwq = 0 
CCDLc_limit_alone = 865595 
WTRc_limit_alone = 1157166 
RTWc_limit_alone = 1629668 

Commands details: 
total_CMD = 57493504 
n_nop = 54955171 
Read = 1481572 
Write = 0 
L2_Alloc = 0 
L2_WB = 300575 
n_act = 385695 
n_pre = 385679 
n_ref = 0 
n_req = 1577950 
total_req = 1782147 

Dual Bus Interface Util: 
issued_total_row = 771374 
issued_total_col = 1782147 
Row_Bus_Util =  0.013417 
CoL_Bus_Util = 0.030997 
Either_Row_CoL_Bus_Util = 0.044150 
Issued_on_Two_Bus_Simul_Util = 0.000264 
issued_two_Eff = 0.005983 
queue_avg = 0.704779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.704779
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=57493504 n_nop=54966291 n_act=381674 n_pre=381658 n_ref_event=0 n_req=1574752 n_rd=1478467 n_rd_L2_A=0 n_write=0 n_wr_bk=300357 bw_util=0.1238
n_activity=31567900 dram_eff=0.2254
bk0: 91316a 55604023i bk1: 91651a 55576065i bk2: 93811a 55440627i bk3: 93433a 55468576i bk4: 92442a 55481390i bk5: 92675a 55489801i bk6: 93282a 55318897i bk7: 91915a 55442427i bk8: 92504a 55418134i bk9: 92663a 55412112i bk10: 92255a 55527158i bk11: 92502a 55546991i bk12: 91724a 55528780i bk13: 92148a 55527614i bk14: 92208a 55520954i bk15: 91938a 55544503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757630
Row_Buffer_Locality_read = 0.793204
Row_Buffer_Locality_write = 0.211393
Bank_Level_Parallism = 1.873945
Bank_Level_Parallism_Col = 1.755728
Bank_Level_Parallism_Ready = 1.170209
write_to_read_ratio_blp_rw_average = 0.224278
GrpLevelPara = 1.455421 

BW Util details:
bwutil = 0.123758 
total_CMD = 57493504 
util_bw = 7115296 
Wasted_Col = 7598467 
Wasted_Row = 5117881 
Idle = 37661860 

BW Util Bottlenecks: 
RCDc_limit = 6083419 
RCDWRc_limit = 664061 
WTRc_limit = 1216439 
RTWc_limit = 1716538 
CCDLc_limit = 1022888 
rwq = 0 
CCDLc_limit_alone = 866428 
WTRc_limit_alone = 1152613 
RTWc_limit_alone = 1623904 

Commands details: 
total_CMD = 57493504 
n_nop = 54966291 
Read = 1478467 
Write = 0 
L2_Alloc = 0 
L2_WB = 300357 
n_act = 381674 
n_pre = 381658 
n_ref = 0 
n_req = 1574752 
total_req = 1778824 

Dual Bus Interface Util: 
issued_total_row = 763332 
issued_total_col = 1778824 
Row_Bus_Util =  0.013277 
CoL_Bus_Util = 0.030940 
Either_Row_CoL_Bus_Util = 0.043956 
Issued_on_Two_Bus_Simul_Util = 0.000260 
issued_two_Eff = 0.005913 
queue_avg = 0.710096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.710096
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=57493504 n_nop=54964623 n_act=381816 n_pre=381800 n_ref_event=0 n_req=1575928 n_rd=1479641 n_rd_L2_A=0 n_write=0 n_wr_bk=300690 bw_util=0.1239
n_activity=31418806 dram_eff=0.2267
bk0: 91958a 55562150i bk1: 91932a 55547256i bk2: 93454a 55479586i bk3: 93397a 55480869i bk4: 92723a 55484720i bk5: 93254a 55440897i bk6: 92096a 55388154i bk7: 92311a 55343520i bk8: 92441a 55440079i bk9: 92548a 55376173i bk10: 92058a 55557844i bk11: 92883a 55476787i bk12: 91838a 55565868i bk13: 92458a 55487497i bk14: 91886a 55584818i bk15: 92404a 55514988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757721
Row_Buffer_Locality_read = 0.793355
Row_Buffer_Locality_write = 0.210143
Bank_Level_Parallism = 1.885463
Bank_Level_Parallism_Col = 1.762866
Bank_Level_Parallism_Ready = 1.173747
write_to_read_ratio_blp_rw_average = 0.223113
GrpLevelPara = 1.456852 

BW Util details:
bwutil = 0.123863 
total_CMD = 57493504 
util_bw = 7121324 
Wasted_Col = 7573400 
Wasted_Row = 5077972 
Idle = 37720808 

BW Util Bottlenecks: 
RCDc_limit = 6068672 
RCDWRc_limit = 662960 
WTRc_limit = 1218970 
RTWc_limit = 1694412 
CCDLc_limit = 1036951 
rwq = 0 
CCDLc_limit_alone = 880319 
WTRc_limit_alone = 1155094 
RTWc_limit_alone = 1601656 

Commands details: 
total_CMD = 57493504 
n_nop = 54964623 
Read = 1479641 
Write = 0 
L2_Alloc = 0 
L2_WB = 300690 
n_act = 381816 
n_pre = 381800 
n_ref = 0 
n_req = 1575928 
total_req = 1780331 

Dual Bus Interface Util: 
issued_total_row = 763616 
issued_total_col = 1780331 
Row_Bus_Util =  0.013282 
CoL_Bus_Util = 0.030966 
Either_Row_CoL_Bus_Util = 0.043986 
Issued_on_Two_Bus_Simul_Util = 0.000262 
issued_two_Eff = 0.005958 
queue_avg = 0.720300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.7203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=57493504 n_nop=54961494 n_act=384740 n_pre=384724 n_ref_event=0 n_req=1574048 n_rd=1478225 n_rd_L2_A=0 n_write=0 n_wr_bk=299637 bw_util=0.1237
n_activity=31366746 dram_eff=0.2267
bk0: 91990a 55543879i bk1: 91732a 55555963i bk2: 92565a 55509400i bk3: 92996a 55483171i bk4: 92566a 55465299i bk5: 92786a 55461533i bk6: 92124a 55385190i bk7: 92616a 55325216i bk8: 92834a 55368384i bk9: 92866a 55363924i bk10: 92487a 55485881i bk11: 92419a 55500216i bk12: 92050a 55513686i bk13: 91882a 55525714i bk14: 91944a 55547416i bk15: 92368a 55505525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755574
Row_Buffer_Locality_read = 0.791032
Row_Buffer_Locality_write = 0.208582
Bank_Level_Parallism = 1.886397
Bank_Level_Parallism_Col = 1.763676
Bank_Level_Parallism_Ready = 1.174388
write_to_read_ratio_blp_rw_average = 0.222216
GrpLevelPara = 1.458467 

BW Util details:
bwutil = 0.123691 
total_CMD = 57493504 
util_bw = 7111448 
Wasted_Col = 7621211 
Wasted_Row = 5102699 
Idle = 37658146 

BW Util Bottlenecks: 
RCDc_limit = 6134322 
RCDWRc_limit = 655314 
WTRc_limit = 1224859 
RTWc_limit = 1723502 
CCDLc_limit = 1032596 
rwq = 0 
CCDLc_limit_alone = 874982 
WTRc_limit_alone = 1160538 
RTWc_limit_alone = 1630209 

Commands details: 
total_CMD = 57493504 
n_nop = 54961494 
Read = 1478225 
Write = 0 
L2_Alloc = 0 
L2_WB = 299637 
n_act = 384740 
n_pre = 384724 
n_ref = 0 
n_req = 1574048 
total_req = 1777862 

Dual Bus Interface Util: 
issued_total_row = 769464 
issued_total_col = 1777862 
Row_Bus_Util =  0.013383 
CoL_Bus_Util = 0.030923 
Either_Row_CoL_Bus_Util = 0.044040 
Issued_on_Two_Bus_Simul_Util = 0.000266 
issued_two_Eff = 0.006049 
queue_avg = 0.717529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.717529
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=57493504 n_nop=54957633 n_act=385763 n_pre=385747 n_ref_event=0 n_req=1575913 n_rd=1479814 n_rd_L2_A=0 n_write=0 n_wr_bk=299992 bw_util=0.1238
n_activity=31410485 dram_eff=0.2267
bk0: 91662a 55578425i bk1: 91721a 55578882i bk2: 93047a 55497290i bk3: 93196a 55453833i bk4: 93555a 55403635i bk5: 92591a 55449226i bk6: 92141a 55379734i bk7: 92641a 55322755i bk8: 92633a 55394828i bk9: 92662a 55396846i bk10: 92161a 55551846i bk11: 92343a 55542078i bk12: 92194a 55521076i bk13: 92574a 55476611i bk14: 92427a 55505196i bk15: 92266a 55505554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755214
Row_Buffer_Locality_read = 0.790672
Row_Buffer_Locality_write = 0.209211
Bank_Level_Parallism = 1.882375
Bank_Level_Parallism_Col = 1.758313
Bank_Level_Parallism_Ready = 1.171883
write_to_read_ratio_blp_rw_average = 0.221371
GrpLevelPara = 1.457717 

BW Util details:
bwutil = 0.123827 
total_CMD = 57493504 
util_bw = 7119224 
Wasted_Col = 7633440 
Wasted_Row = 5117233 
Idle = 37623607 

BW Util Bottlenecks: 
RCDc_limit = 6146413 
RCDWRc_limit = 659665 
WTRc_limit = 1236956 
RTWc_limit = 1702287 
CCDLc_limit = 1032122 
rwq = 0 
CCDLc_limit_alone = 873968 
WTRc_limit_alone = 1172074 
RTWc_limit_alone = 1609015 

Commands details: 
total_CMD = 57493504 
n_nop = 54957633 
Read = 1479814 
Write = 0 
L2_Alloc = 0 
L2_WB = 299992 
n_act = 385763 
n_pre = 385747 
n_ref = 0 
n_req = 1575913 
total_req = 1779806 

Dual Bus Interface Util: 
issued_total_row = 771510 
issued_total_col = 1779806 
Row_Bus_Util =  0.013419 
CoL_Bus_Util = 0.030957 
Either_Row_CoL_Bus_Util = 0.044107 
Issued_on_Two_Bus_Simul_Util = 0.000269 
issued_two_Eff = 0.006091 
queue_avg = 0.712241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.712241
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=57493504 n_nop=54953264 n_act=387591 n_pre=387575 n_ref_event=0 n_req=1576514 n_rd=1480394 n_rd_L2_A=0 n_write=0 n_wr_bk=300025 bw_util=0.1239
n_activity=31609410 dram_eff=0.2253
bk0: 91534a 55587186i bk1: 92087a 55546058i bk2: 92830a 55493727i bk3: 93035a 55476438i bk4: 92409a 55469950i bk5: 92789a 55441451i bk6: 92469a 55353046i bk7: 93657a 55263279i bk8: 92854a 55362601i bk9: 92998a 55361967i bk10: 92038a 55558379i bk11: 92084a 55544316i bk12: 92452a 55480876i bk13: 92516a 55488307i bk14: 92314a 55514471i bk15: 92328a 55518738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754148
Row_Buffer_Locality_read = 0.789557
Row_Buffer_Locality_write = 0.208801
Bank_Level_Parallism = 1.880006
Bank_Level_Parallism_Col = 1.756117
Bank_Level_Parallism_Ready = 1.170644
write_to_read_ratio_blp_rw_average = 0.221561
GrpLevelPara = 1.454979 

BW Util details:
bwutil = 0.123869 
total_CMD = 57493504 
util_bw = 7121676 
Wasted_Col = 7674990 
Wasted_Row = 5165660 
Idle = 37531178 

BW Util Bottlenecks: 
RCDc_limit = 6188985 
RCDWRc_limit = 660897 
WTRc_limit = 1229782 
RTWc_limit = 1718861 
CCDLc_limit = 1030248 
rwq = 0 
CCDLc_limit_alone = 871476 
WTRc_limit_alone = 1164574 
RTWc_limit_alone = 1625297 

Commands details: 
total_CMD = 57493504 
n_nop = 54953264 
Read = 1480394 
Write = 0 
L2_Alloc = 0 
L2_WB = 300025 
n_act = 387591 
n_pre = 387575 
n_ref = 0 
n_req = 1576514 
total_req = 1780419 

Dual Bus Interface Util: 
issued_total_row = 775166 
issued_total_col = 1780419 
Row_Bus_Util =  0.013483 
CoL_Bus_Util = 0.030967 
Either_Row_CoL_Bus_Util = 0.044183 
Issued_on_Two_Bus_Simul_Util = 0.000267 
issued_two_Eff = 0.006041 
queue_avg = 0.715522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.715522
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=57493504 n_nop=54956652 n_act=386227 n_pre=386211 n_ref_event=0 n_req=1575909 n_rd=1479674 n_rd_L2_A=0 n_write=0 n_wr_bk=299780 bw_util=0.1238
n_activity=31611441 dram_eff=0.2252
bk0: 91533a 55594507i bk1: 92059a 55528421i bk2: 93047a 55486829i bk3: 93083a 55490454i bk4: 92759a 55463350i bk5: 92845a 55444337i bk6: 93379a 55308853i bk7: 93101a 55309321i bk8: 92583a 55416676i bk9: 92070a 55429183i bk10: 92508a 55518646i bk11: 91728a 55574472i bk12: 91981a 55533410i bk13: 91885a 55545082i bk14: 92133a 55534926i bk15: 92980a 55473670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754919
Row_Buffer_Locality_read = 0.790325
Row_Buffer_Locality_write = 0.210526
Bank_Level_Parallism = 1.870078
Bank_Level_Parallism_Col = 1.745361
Bank_Level_Parallism_Ready = 1.166908
write_to_read_ratio_blp_rw_average = 0.221749
GrpLevelPara = 1.450990 

BW Util details:
bwutil = 0.123802 
total_CMD = 57493504 
util_bw = 7117816 
Wasted_Col = 7681354 
Wasted_Row = 5150804 
Idle = 37543530 

BW Util Bottlenecks: 
RCDc_limit = 6171558 
RCDWRc_limit = 665428 
WTRc_limit = 1224488 
RTWc_limit = 1707630 
CCDLc_limit = 1036863 
rwq = 0 
CCDLc_limit_alone = 880388 
WTRc_limit_alone = 1160320 
RTWc_limit_alone = 1615323 

Commands details: 
total_CMD = 57493504 
n_nop = 54956652 
Read = 1479674 
Write = 0 
L2_Alloc = 0 
L2_WB = 299780 
n_act = 386227 
n_pre = 386211 
n_ref = 0 
n_req = 1575909 
total_req = 1779454 

Dual Bus Interface Util: 
issued_total_row = 772438 
issued_total_col = 1779454 
Row_Bus_Util =  0.013435 
CoL_Bus_Util = 0.030951 
Either_Row_CoL_Bus_Util = 0.044124 
Issued_on_Two_Bus_Simul_Util = 0.000262 
issued_two_Eff = 0.005929 
queue_avg = 0.706166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.706166
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=57493504 n_nop=54961334 n_act=384108 n_pre=384092 n_ref_event=0 n_req=1575387 n_rd=1479415 n_rd_L2_A=0 n_write=0 n_wr_bk=299598 bw_util=0.1238
n_activity=31550076 dram_eff=0.2255
bk0: 91800a 55555517i bk1: 92598a 55520235i bk2: 93019a 55497916i bk3: 93372a 55472267i bk4: 92442a 55472116i bk5: 93156a 55430835i bk6: 92758a 55341151i bk7: 93440a 55309196i bk8: 91877a 55455863i bk9: 92154a 55434490i bk10: 92078a 55553110i bk11: 92949a 55495393i bk12: 91442a 55576474i bk13: 91907a 55546766i bk14: 92050a 55533646i bk15: 92373a 55510014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756183
Row_Buffer_Locality_read = 0.791574
Row_Buffer_Locality_write = 0.210634
Bank_Level_Parallism = 1.876675
Bank_Level_Parallism_Col = 1.754673
Bank_Level_Parallism_Ready = 1.170716
write_to_read_ratio_blp_rw_average = 0.223160
GrpLevelPara = 1.455570 

BW Util details:
bwutil = 0.123771 
total_CMD = 57493504 
util_bw = 7116052 
Wasted_Col = 7638055 
Wasted_Row = 5116670 
Idle = 37622727 

BW Util Bottlenecks: 
RCDc_limit = 6125952 
RCDWRc_limit = 658482 
WTRc_limit = 1252847 
RTWc_limit = 1730873 
CCDLc_limit = 1016497 
rwq = 0 
CCDLc_limit_alone = 858666 
WTRc_limit_alone = 1186961 
RTWc_limit_alone = 1638928 

Commands details: 
total_CMD = 57493504 
n_nop = 54961334 
Read = 1479415 
Write = 0 
L2_Alloc = 0 
L2_WB = 299598 
n_act = 384108 
n_pre = 384092 
n_ref = 0 
n_req = 1575387 
total_req = 1779013 

Dual Bus Interface Util: 
issued_total_row = 768200 
issued_total_col = 1779013 
Row_Bus_Util =  0.013362 
CoL_Bus_Util = 0.030943 
Either_Row_CoL_Bus_Util = 0.044043 
Issued_on_Two_Bus_Simul_Util = 0.000262 
issued_two_Eff = 0.005941 
queue_avg = 0.697602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.697602
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=57493504 n_nop=54950844 n_act=387468 n_pre=387452 n_ref_event=0 n_req=1579498 n_rd=1483027 n_rd_L2_A=0 n_write=0 n_wr_bk=300343 bw_util=0.1241
n_activity=31611267 dram_eff=0.2257
bk0: 92096a 55530236i bk1: 92781a 55488665i bk2: 93407a 55454315i bk3: 92891a 55490539i bk4: 92656a 55466020i bk5: 92948a 55444242i bk6: 93403a 55291728i bk7: 92912a 55333830i bk8: 93049a 55388137i bk9: 92151a 55467532i bk10: 92744a 55496138i bk11: 92736a 55492096i bk12: 91919a 55511155i bk13: 91974a 55528431i bk14: 92814a 55491418i bk15: 92546a 55513620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754690
Row_Buffer_Locality_read = 0.790343
Row_Buffer_Locality_write = 0.206611
Bank_Level_Parallism = 1.887891
Bank_Level_Parallism_Col = 1.763036
Bank_Level_Parallism_Ready = 1.173376
write_to_read_ratio_blp_rw_average = 0.221941
GrpLevelPara = 1.459141 

BW Util details:
bwutil = 0.124075 
total_CMD = 57493504 
util_bw = 7133480 
Wasted_Col = 7657061 
Wasted_Row = 5139108 
Idle = 37563855 

BW Util Bottlenecks: 
RCDc_limit = 6167686 
RCDWRc_limit = 664018 
WTRc_limit = 1246536 
RTWc_limit = 1729150 
CCDLc_limit = 1024544 
rwq = 0 
CCDLc_limit_alone = 865615 
WTRc_limit_alone = 1180810 
RTWc_limit_alone = 1635947 

Commands details: 
total_CMD = 57493504 
n_nop = 54950844 
Read = 1483027 
Write = 0 
L2_Alloc = 0 
L2_WB = 300343 
n_act = 387468 
n_pre = 387452 
n_ref = 0 
n_req = 1579498 
total_req = 1783370 

Dual Bus Interface Util: 
issued_total_row = 774920 
issued_total_col = 1783370 
Row_Bus_Util =  0.013478 
CoL_Bus_Util = 0.031019 
Either_Row_CoL_Bus_Util = 0.044225 
Issued_on_Two_Bus_Simul_Util = 0.000272 
issued_two_Eff = 0.006147 
queue_avg = 0.705813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.705813
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=57493504 n_nop=54958254 n_act=384202 n_pre=384186 n_ref_event=0 n_req=1578048 n_rd=1481610 n_rd_L2_A=0 n_write=0 n_wr_bk=300432 bw_util=0.124
n_activity=31585014 dram_eff=0.2257
bk0: 92812a 55483061i bk1: 92011a 55557139i bk2: 93215a 55479598i bk3: 92961a 55488336i bk4: 92754a 55473776i bk5: 92160a 55499088i bk6: 93065a 55346089i bk7: 93454a 55309570i bk8: 92926a 55400557i bk9: 92509a 55426571i bk10: 92330a 55539680i bk11: 92083a 55546225i bk12: 92369a 55507689i bk13: 92228a 55505079i bk14: 92735a 55494348i bk15: 91998a 55541504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756535
Row_Buffer_Locality_read = 0.792003
Row_Buffer_Locality_write = 0.211628
Bank_Level_Parallism = 1.881894
Bank_Level_Parallism_Col = 1.759984
Bank_Level_Parallism_Ready = 1.171535
write_to_read_ratio_blp_rw_average = 0.223752
GrpLevelPara = 1.457346 

BW Util details:
bwutil = 0.123982 
total_CMD = 57493504 
util_bw = 7128168 
Wasted_Col = 7631746 
Wasted_Row = 5122734 
Idle = 37610856 

BW Util Bottlenecks: 
RCDc_limit = 6125806 
RCDWRc_limit = 662692 
WTRc_limit = 1231321 
RTWc_limit = 1733879 
CCDLc_limit = 1023375 
rwq = 0 
CCDLc_limit_alone = 866491 
WTRc_limit_alone = 1167508 
RTWc_limit_alone = 1640808 

Commands details: 
total_CMD = 57493504 
n_nop = 54958254 
Read = 1481610 
Write = 0 
L2_Alloc = 0 
L2_WB = 300432 
n_act = 384202 
n_pre = 384186 
n_ref = 0 
n_req = 1578048 
total_req = 1782042 

Dual Bus Interface Util: 
issued_total_row = 768388 
issued_total_col = 1782042 
Row_Bus_Util =  0.013365 
CoL_Bus_Util = 0.030996 
Either_Row_CoL_Bus_Util = 0.044096 
Issued_on_Two_Bus_Simul_Util = 0.000264 
issued_two_Eff = 0.005988 
queue_avg = 0.712418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.712418

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1785628, Miss = 740886, Miss_rate = 0.415, Pending_hits = 85904, Reservation_fails = 4157
L2_cache_bank[1]: Access = 1862598, Miss = 741346, Miss_rate = 0.398, Pending_hits = 86077, Reservation_fails = 3426
L2_cache_bank[2]: Access = 1853980, Miss = 741089, Miss_rate = 0.400, Pending_hits = 86747, Reservation_fails = 3645
L2_cache_bank[3]: Access = 1849789, Miss = 740900, Miss_rate = 0.401, Pending_hits = 86991, Reservation_fails = 2508
L2_cache_bank[4]: Access = 1859360, Miss = 741366, Miss_rate = 0.399, Pending_hits = 86684, Reservation_fails = 5005
L2_cache_bank[5]: Access = 1850563, Miss = 740208, Miss_rate = 0.400, Pending_hits = 87807, Reservation_fails = 2857
L2_cache_bank[6]: Access = 1853022, Miss = 739542, Miss_rate = 0.399, Pending_hits = 87291, Reservation_fails = 2852
L2_cache_bank[7]: Access = 1858073, Miss = 738925, Miss_rate = 0.398, Pending_hits = 86087, Reservation_fails = 2405
L2_cache_bank[8]: Access = 1780805, Miss = 738454, Miss_rate = 0.415, Pending_hits = 87785, Reservation_fails = 2259
L2_cache_bank[9]: Access = 1865873, Miss = 741189, Miss_rate = 0.397, Pending_hits = 86602, Reservation_fails = 5651
L2_cache_bank[10]: Access = 1858817, Miss = 738562, Miss_rate = 0.397, Pending_hits = 85498, Reservation_fails = 2604
L2_cache_bank[11]: Access = 1849605, Miss = 739665, Miss_rate = 0.400, Pending_hits = 86024, Reservation_fails = 3572
L2_cache_bank[12]: Access = 1853931, Miss = 739820, Miss_rate = 0.399, Pending_hits = 85842, Reservation_fails = 3417
L2_cache_bank[13]: Access = 1853099, Miss = 739995, Miss_rate = 0.399, Pending_hits = 85984, Reservation_fails = 2042
L2_cache_bank[14]: Access = 1856486, Miss = 738902, Miss_rate = 0.398, Pending_hits = 86873, Reservation_fails = 4338
L2_cache_bank[15]: Access = 1865032, Miss = 741496, Miss_rate = 0.398, Pending_hits = 86981, Reservation_fails = 2127
L2_cache_bank[16]: Access = 1779927, Miss = 739925, Miss_rate = 0.416, Pending_hits = 85807, Reservation_fails = 2913
L2_cache_bank[17]: Access = 1864721, Miss = 739752, Miss_rate = 0.397, Pending_hits = 87059, Reservation_fails = 3055
L2_cache_bank[18]: Access = 7950953, Miss = 737466, Miss_rate = 0.093, Pending_hits = 86677, Reservation_fails = 2297
L2_cache_bank[19]: Access = 1855740, Miss = 741949, Miss_rate = 0.400, Pending_hits = 86388, Reservation_fails = 2213
L2_cache_bank[20]: Access = 1855217, Miss = 742088, Miss_rate = 0.400, Pending_hits = 87284, Reservation_fails = 4058
L2_cache_bank[21]: Access = 1854994, Miss = 740940, Miss_rate = 0.399, Pending_hits = 85924, Reservation_fails = 2706
L2_cache_bank[22]: Access = 1858659, Miss = 742207, Miss_rate = 0.399, Pending_hits = 85591, Reservation_fails = 4113
L2_cache_bank[23]: Access = 1860604, Miss = 739404, Miss_rate = 0.397, Pending_hits = 86456, Reservation_fails = 3021
L2_total_cache_accesses = 50437476
L2_total_cache_misses = 17766076
L2_total_cache_miss_rate = 0.3522
L2_total_cache_pending_hits = 2076363
L2_total_cache_reservation_fails = 77241
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10577578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2076358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5708390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12057666
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2076358
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20017459
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30419992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20017484
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 77241
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=50437476
icnt_total_pkts_simt_to_mem=50437476
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 50437476
Req_Network_cycles = 22419269
Req_Network_injected_packets_per_cycle =       2.2497 
Req_Network_conflicts_per_cycle =       1.7934
Req_Network_conflicts_per_cycle_util =       2.1598
Req_Bank_Level_Parallism =       2.7094
Req_Network_in_buffer_full_per_cycle =       0.0002
Req_Network_in_buffer_avg_util =       1.7051
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0947

Reply_Network_injected_packets_num = 50437476
Reply_Network_cycles = 22419269
Reply_Network_injected_packets_per_cycle =        2.2497
Reply_Network_conflicts_per_cycle =        0.4056
Reply_Network_conflicts_per_cycle_util =       0.4858
Reply_Bank_Level_Parallism =       2.6950
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1507
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0750
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 14 hrs, 9 min, 20 sec (223760 sec)
gpgpu_simulation_rate = 42234 (inst/sec)
gpgpu_simulation_rate = 100 (cycle/sec)
gpgpu_silicon_slowdown = 13650000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8cae420c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae4200..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555c2014fd90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 7: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 7 
gpu_sim_cycle = 6875584
gpu_sim_insn = 2888790002
gpu_ipc =     420.1519
gpu_tot_sim_cycle = 29294853
gpu_tot_sim_insn = 12339265419
gpu_tot_ipc =     421.2094
gpu_tot_issued_cta = 78840
gpu_occupancy = 99.9879% 
gpu_tot_occupancy = 99.4285% 
max_total_param_size = 0
gpu_stall_dramfull = 11449
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2708
partiton_level_parallism_total  =       2.0200
partiton_level_parallism_util =       1.7537
partiton_level_parallism_util_total  =       2.5076
L2_BW  =      55.5083 GB/Sec
L2_BW_total  =      88.2326 GB/Sec
gpu_total_sim_rate=42522

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5691994, Miss = 1306617, Miss_rate = 0.230, Pending_hits = 2189219, Reservation_fails = 86748
	L1D_cache_core[1]: Access = 5688894, Miss = 1305599, Miss_rate = 0.229, Pending_hits = 2191599, Reservation_fails = 85699
	L1D_cache_core[2]: Access = 5692439, Miss = 1305894, Miss_rate = 0.229, Pending_hits = 2191079, Reservation_fails = 86757
	L1D_cache_core[3]: Access = 5689836, Miss = 1303897, Miss_rate = 0.229, Pending_hits = 2189287, Reservation_fails = 88716
	L1D_cache_core[4]: Access = 5687199, Miss = 1305581, Miss_rate = 0.230, Pending_hits = 2191049, Reservation_fails = 87115
	L1D_cache_core[5]: Access = 5689075, Miss = 1303422, Miss_rate = 0.229, Pending_hits = 2190145, Reservation_fails = 87477
	L1D_cache_core[6]: Access = 5687310, Miss = 1305941, Miss_rate = 0.230, Pending_hits = 2190256, Reservation_fails = 83713
	L1D_cache_core[7]: Access = 5690756, Miss = 1304312, Miss_rate = 0.229, Pending_hits = 2191984, Reservation_fails = 84833
	L1D_cache_core[8]: Access = 5698815, Miss = 1306425, Miss_rate = 0.229, Pending_hits = 2191635, Reservation_fails = 84603
	L1D_cache_core[9]: Access = 5691440, Miss = 1305430, Miss_rate = 0.229, Pending_hits = 2191266, Reservation_fails = 87485
	L1D_cache_core[10]: Access = 5686666, Miss = 1305645, Miss_rate = 0.230, Pending_hits = 2191146, Reservation_fails = 84845
	L1D_cache_core[11]: Access = 5692335, Miss = 1305002, Miss_rate = 0.229, Pending_hits = 2192121, Reservation_fails = 91657
	L1D_cache_core[12]: Access = 5691607, Miss = 1305027, Miss_rate = 0.229, Pending_hits = 2193009, Reservation_fails = 88451
	L1D_cache_core[13]: Access = 5688293, Miss = 1305932, Miss_rate = 0.230, Pending_hits = 2192532, Reservation_fails = 84974
	L1D_cache_core[14]: Access = 5700794, Miss = 1304845, Miss_rate = 0.229, Pending_hits = 2192613, Reservation_fails = 87601
	L1D_cache_core[15]: Access = 5696814, Miss = 1304971, Miss_rate = 0.229, Pending_hits = 2191845, Reservation_fails = 82864
	L1D_cache_core[16]: Access = 5693773, Miss = 1305386, Miss_rate = 0.229, Pending_hits = 2191880, Reservation_fails = 86657
	L1D_cache_core[17]: Access = 5687835, Miss = 1306462, Miss_rate = 0.230, Pending_hits = 2191644, Reservation_fails = 88706
	L1D_cache_core[18]: Access = 5688386, Miss = 1305899, Miss_rate = 0.230, Pending_hits = 2192170, Reservation_fails = 85841
	L1D_cache_core[19]: Access = 5690485, Miss = 1305301, Miss_rate = 0.229, Pending_hits = 2191034, Reservation_fails = 86880
	L1D_cache_core[20]: Access = 5690957, Miss = 1304638, Miss_rate = 0.229, Pending_hits = 2192111, Reservation_fails = 84942
	L1D_cache_core[21]: Access = 5693936, Miss = 1304463, Miss_rate = 0.229, Pending_hits = 2190912, Reservation_fails = 85939
	L1D_cache_core[22]: Access = 5694166, Miss = 1305683, Miss_rate = 0.229, Pending_hits = 2190453, Reservation_fails = 85868
	L1D_cache_core[23]: Access = 5693907, Miss = 1305393, Miss_rate = 0.229, Pending_hits = 2189789, Reservation_fails = 87207
	L1D_cache_core[24]: Access = 5691086, Miss = 1305194, Miss_rate = 0.229, Pending_hits = 2190223, Reservation_fails = 84697
	L1D_cache_core[25]: Access = 5684703, Miss = 1304963, Miss_rate = 0.230, Pending_hits = 2191616, Reservation_fails = 87883
	L1D_cache_core[26]: Access = 5693767, Miss = 1305324, Miss_rate = 0.229, Pending_hits = 2192010, Reservation_fails = 87660
	L1D_cache_core[27]: Access = 5693945, Miss = 1305430, Miss_rate = 0.229, Pending_hits = 2189326, Reservation_fails = 90405
	L1D_cache_core[28]: Access = 5687759, Miss = 1304140, Miss_rate = 0.229, Pending_hits = 2189258, Reservation_fails = 85310
	L1D_cache_core[29]: Access = 5689474, Miss = 1302468, Miss_rate = 0.229, Pending_hits = 2190919, Reservation_fails = 87703
	L1D_total_cache_accesses = 170738446
	L1D_total_cache_misses = 39155284
	L1D_total_cache_miss_rate = 0.2293
	L1D_total_cache_pending_hits = 65734130
	L1D_total_cache_reservation_fails = 2599236
	L1D_cache_data_port_util = 0.075
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45829380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65734130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21657499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1853215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17497665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 65734130
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20019652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 746021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150718674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20019772

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1853215
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 746021
ctas_completed 78840, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1157652, 1161684, 1160452, 1160248, 1161162, 1160774, 1160457, 1158180, 1157315, 1161961, 1160984, 1160936, 1161356, 1161011, 1159944, 1159590, 1156512, 1161725, 1160724, 1160955, 1160878, 1161189, 1160546, 1159346, 1157170, 1161342, 1160624, 1159926, 1160634, 1160526, 1160186, 1158059, 
gpgpu_n_tot_thrd_icount = 35638122528
gpgpu_n_tot_w_icount = 1113691329
gpgpu_n_stall_shd_mem = 4103574
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 39155164
gpgpu_n_mem_write_global = 20019772
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1128887196
gpgpu_n_store_insn = 73446366
gpgpu_n_shmem_insn = 1765234152
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40734720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3432011
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 671563
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28093995	W0_Idle:682818	W0_Scoreboard:-1926622362	W1:25594372	W2:675306895	W3:57947393	W4:8507323	W5:371706	W6:233272	W7:163500	W8:183863	W9:171032	W10:170849	W11:164381	W12:178115	W13:172284	W14:178017	W15:190806	W16:248535	W17:180110	W18:174195	W19:181958	W20:199213	W21:201033	W22:224336	W23:224882	W24:249718	W25:234766	W26:305830	W27:296443	W28:345128	W29:304482	W30:439726	W31:343532	W32:340003634
single_issue_nums: WS0:278209247	WS1:278673791	WS2:278470765	WS3:278337526	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 313241312 {8:39155164,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 800790880 {40:20019772,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1566206560 {40:39155164,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 160158176 {8:20019772,}
maxmflatency = 2051 
max_icnt2mem_latency = 1194 
maxmrqlatency = 1229 
max_icnt2sh_latency = 166 
averagemflatency = 306 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 3 
mrq_lat_table:18783601 	361941 	528552 	1153981 	1389251 	743349 	552925 	299529 	57615 	3490 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26461232 	30967862 	1706924 	38917 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	52178351 	3755784 	1493968 	1325635 	419040 	2158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	52844095 	2751643 	1706523 	1228038 	560756 	83294 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	29207 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35051     30965     31341     27177     33121     37426     42040     45270     25819     29889     42157     33850     25756     42490     42554     33111 
dram[1]:     33199     39464     29826     29844     36219     44093     40109     34435     29898     23857     30296     43466     42915     38391     43195     43378 
dram[2]:     43175     41696     29833     31757     32949     38116     37628     41722     36045     42302     24932     43730     42816     41548     39038     37832 
dram[3]:     32755     32416     31493     45172     43502     44484     34793     40120     42450     42432     44364     44274     44099     44057     38159     29695 
dram[4]:     41584     39674     30900     39834     43327     43707     43586     43204     44482     42462     43868     42536     27411     38506     38639     25134 
dram[5]:     31110     39531     34888     43654     35296     31696     43912     27732     43647     32098     32183     44236     39884     35987     29054     35292 
dram[6]:     35895     36414     28979     30141     41636     37401     41654     20829     25229     30082     40940     34257     40000     43603     39665     39916 
dram[7]:     40301     42987     38622     30299     43751     37461     23057     35250     38068     43103     37331     30455     33233     42587     40319     38177 
dram[8]:     42611     43014     38845     38390     40116     40958     44076     42103     39999     34320     37232     36114     19875     36115     37807     22467 
dram[9]:     35513     40882     24733     33663     34093     28077     34126     41928     43819     26955     36502     41904     39734     43357     37384     41764 
dram[10]:     31563     40036     30412     45903     43716     43682     35387     28846     40558     34045     30095     38838     42960     42711     38711     38676 
dram[11]:     27754     41258     32970     25017     42209     35117     44029     37298     33745     32130     38037     39081     40530     39520     42101     39638 
average row accesses per activate:
dram[0]:  4.370052  4.374996  4.354113  4.285607  4.278659  4.267807  3.827797  3.847700  4.147666  4.112353  4.405110  4.329412  4.369228  4.394539  4.347113  4.412579 
dram[1]:  4.385168  4.458638  4.362316  4.274374  4.182762  4.171968  3.878130  3.813360  4.102363  4.079467  4.409776  4.417040  4.398988  4.334423  4.345815  4.378000 
dram[2]:  4.537116  4.575324  4.253779  4.298856  4.115743  4.213912  3.913212  3.944172  4.094530  4.015014  4.375278  4.404233  4.286261  4.319787  4.319843  4.326321 
dram[3]:  4.552078  4.513941  4.194764  4.305489  4.289804  4.281497  3.847610  4.092983  4.052695  4.051829  4.421828  4.453064  4.363247  4.363076  4.364495  4.391815 
dram[4]:  4.474873  4.502516  4.296574  4.281447  4.308916  4.191018  3.969085  3.853778  4.104822  3.998715  4.502383  4.328597  4.510472  4.300745  4.496284  4.362790 
dram[5]:  4.445519  4.467121  4.342504  4.288678  4.235416  4.202239  3.935608  3.835495  3.954573  3.948878  4.345305  4.372862  4.340057  4.390050  4.430904  4.311749 
dram[6]:  4.507855  4.516127  4.291371  4.232573  4.044963  4.199926  3.928884  3.849940  3.986109  4.010716  4.484009  4.439714  4.380406  4.267822  4.321954  4.333718 
dram[7]:  4.561355  4.447840  4.296930  4.224106  4.221497  4.197260  3.861174  3.728288  3.964315  3.956030  4.459983  4.438891  4.302238  4.281112  4.351463  4.333986 
dram[8]:  4.555539  4.426569  4.279317  4.255179  4.207295  4.149885  3.760436  3.814370  4.036238  4.082091  4.355584  4.507958  4.390188  4.425476  4.381539  4.245250 
dram[9]:  4.446476  4.402959  4.306908  4.277440  4.208467  4.142673  3.868239  3.827157  4.155019  4.103604  4.478061  4.325089  4.528477  4.453611  4.366552  4.352625 
dram[10]:  4.395963  4.315811  4.239495  4.338421  4.205101  4.171035  3.788797  3.890155  4.030483  4.217360  4.328509  4.330494  4.401813  4.405936  4.291169  4.343903 
dram[11]:  4.326606  4.477396  4.331430  4.293398  4.249813  4.316689  3.853972  3.844355  4.052696  4.127647  4.424055  4.460014  4.344497  4.336471  4.319172  4.433007 
average row locality = 23874276/5628461 = 4.241706
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    118083    117960    118676    119044    118278    118613    120035    119659    118326    118536    117863    118232    117762    117484    117479    117592 
dram[1]:    117964    117259    118762    118976    119061    119211    119310    120048    118525    118176    118037    117983    117369    117227    117707    117631 
dram[2]:    116661    116488    119041    118936    119486    118688    119245    118678    118271    118746    118022    118082    118183    118045    118042    118108 
dram[3]:    116740    117117    119860    119321    118109    118419    119153    117421    118244    118416    117875    118204    117238    117746    117753    117459 
dram[4]:    117537    117425    119421    119253    118460    119147    117672    117921    118152    118263    117635    118658    117341    118094    117422    118049 
dram[5]:    117538    117197    118271    118775    118287    118576    117692    118346    118662    118715    118138    118078    117639    117398    117445    117975 
dram[6]:    117108    117175    118914    119060    119527    118249    117671    118303    118399    118451    117751    118012    117744    118260    118038    117869 
dram[7]:    116953    117649    118615    118891    118026    118535    118131    119613    118601    118824    117649    117717    118082    118173    117900    117891 
dram[8]:    116954    117638    118939    118940    118456    118618    119313    118972    118348    117670    118286    117201    117529    117354    117644    118759 
dram[9]:    117288    118319    118843    119209    118128    119013    118463    119396    117424    117790    117664    118769    116837    117408    117620    117980 
dram[10]:    117666    118547    119338    118677    118426    118746    119354    118749    118863    117730    118505    118454    117365    117544    118510    118179 
dram[11]:    118612    117577    119040    118809    118430    117719    118952    119444    118769    118192    118025    117641    117984    117861    118439    117540 
total dram reads = 22698087
bank skew: 120048/116488 = 1.03
chip skew: 1894653/1888732 = 1.00
number of total write accesses:
dram[0]:     19136     19170     19142     19228     19195     19278     19499     19475     19160     19298     19124     19137     19165     19178     19070     19180 
dram[1]:     19126     19007     19242     19156     19326     19374     19415     19428     19197     19078     19125     19141     19115     19128     19173     19057 
dram[2]:     18954     19049     19240     19223     19357     19291     19346     19240     19134     19233     19202     19265     19240     19195     19179     19163 
dram[3]:     19077     19160     19292     19220     19190     19307     19342     19018     19272     19250     19247     19364     18970     19093     19209     19106 
dram[4]:     19264     19188     19262     19241     19161     19256     19154     19144     19273     19297     19214     19363     19096     19243     19061     19161 
dram[5]:     19140     19035     19141     19178     19172     19087     19063     19188     19284     19270     19256     19282     19099     19046     18991     19100 
dram[6]:     18996     19069     19217     19222     19213     19161     19129     19211     19225     19244     19148     19171     19012     19196     19210     19205 
dram[7]:     19060     19104     19097     19224     19195     19291     19130     19341     19223     19183     19185     19202     19087     19083     19149     19083 
dram[8]:     18982     19155     19166     19169     19141     19107     19389     19243     19259     19172     19304     19033     19070     19052     19059     19281 
dram[9]:     19037     19101     19131     19139     19147     19288     19234     19416     19143     19128     19023     19186     19017     19056     19208     19175 
dram[10]:     19077     19216     19148     19048     19244     19204     19426     19333     19310     19143     19331     19214     18973     19114     19169     19116 
dram[11]:     19263     19060     19132     19086     19266     19099     19399     19508     19346     19145     19166     19109     19174     19134     19165     19113 
total dram writes = 3683169
bank skew: 19508/18954 = 1.03
chip skew: 307435/306332 = 1.00
average mf latency per bank:
dram[0]:        597       630       596       630       599       629       593       632       597       631       599       639       604       632       601       636
dram[1]:        628       629       633       626       625       626       634       632       630       633       636       639       631       632       633       632
dram[2]:        631       628       631       629       625       626       632       633       634       630       635       634       631       631       634       634
dram[3]:        629       632       628       631       632       630       634       637       627       629       634       635       634       636       637       639
dram[4]:        595       634       603       639       599       634       603       641       601       634       600       634       602       635       601       638
dram[5]:        632       630       638       634       632       630       637       636       631       627       638       634       637       635       634       632
dram[6]:        634       635       633       631       629       631       639       634       628       630       634       637       631       629       631       632
dram[7]:        633       635       634       639       632       629       636       634       636       631       635       635       632       633       630       636
dram[8]:        596       634       600       632       599       629       597       638       595       635       597       641       604       641       599       635
dram[9]:        643       632       640       634       635       629       643       631       641       634       646       637     11710       637       641       630
dram[10]:        631       630       634       632       628       631       629       631       631       634       634       635       635       634       632       629
dram[11]:        628       632       632       631       632       634       630       632       627       634       635       638       633       635       634       635
maximum mf latency per bank:
dram[0]:       1183      1215      1359      1434      1322      1544      1294      1391      1355      1363      1281      1244      1335      1278      1198      1185
dram[1]:       1378      1263      1507      1604      1521      1386      1538      2051      1426      1435      1441      1311      1306      1524      1319      1258
dram[2]:       1239      1351      1372      1365      1871      1549      1380      1377      1383      1420      1360      1280      1223      1266      1148      1151
dram[3]:       1228      1308      1387      1396      1308      1450      1445      1313      1394      1486      1521      1255      1264      1247      1318      1441
dram[4]:       1275      1501      1407      1554      1728      1430      1285      1299      1385      1407      1476      1328      1272      1328      1267      1284
dram[5]:       1221      1245      1287      1381      1348      1563      1392      1507      1448      1424      1326      1317      1356      1307      1302      1284
dram[6]:       1306      1259      1386      1356      1351      1334      1313      1320      1367      1408      1273      1226      1301      1266      1321      1275
dram[7]:       1246      1202      1389      1403      1187      1399      1321      1310      1400      1396      1226      1276      1304      1359      1305      1320
dram[8]:       1372      1180      1740      1775      1360      1399      1372      1360      1344      1377      1520      1607      1359      1270      1238      1387
dram[9]:       1221      1149      1760      1364      1362      1384      1366      1354      1360      1343      1535      1539      1261      1283      1203      1184
dram[10]:       1240      1203      1170      1295      1653      1413      1386      1402      1342      1373      1550      1543      1250      1273      1175      1154
dram[11]:       1182      1365      1268      1306      1958      1615      1391      1472      1376      1339      1406      1446      1302      1259      1176      1142

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75125723 n_nop=72003099 n_act=468860 n_pre=468844 n_ref_event=0 n_req=1992047 n_rd=1893622 n_rd_L2_A=0 n_write=0 n_wr_bk=307435 bw_util=0.1172
n_activity=40441908 dram_eff=0.2177
bk0: 118083a 72847931i bk1: 117960a 72854913i bk2: 118676a 72835865i bk3: 119044a 72802462i bk4: 118278a 72798187i bk5: 118613a 72781670i bk6: 120035a 72579233i bk7: 119659a 72579362i bk8: 118326a 72731577i bk9: 118536a 72728924i bk10: 117863a 72863171i bk11: 118232a 72825749i bk12: 117762a 72842797i bk13: 117484a 72861507i bk14: 117479a 72865541i bk15: 117592a 72876816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764635
Row_Buffer_Locality_read = 0.793383
Row_Buffer_Locality_write = 0.211552
Bank_Level_Parallism = 1.765533
Bank_Level_Parallism_Col = 1.650730
Bank_Level_Parallism_Ready = 1.142140
write_to_read_ratio_blp_rw_average = 0.187201
GrpLevelPara = 1.396913 

BW Util details:
bwutil = 0.117193 
total_CMD = 75125723 
util_bw = 8804228 
Wasted_Col = 9447501 
Wasted_Row = 6566804 
Idle = 50307190 

BW Util Bottlenecks: 
RCDc_limit = 7891538 
RCDWRc_limit = 677771 
WTRc_limit = 1255847 
RTWc_limit = 1750906 
CCDLc_limit = 1223900 
rwq = 0 
CCDLc_limit_alone = 1063516 
WTRc_limit_alone = 1190341 
RTWc_limit_alone = 1656028 

Commands details: 
total_CMD = 75125723 
n_nop = 72003099 
Read = 1893622 
Write = 0 
L2_Alloc = 0 
L2_WB = 307435 
n_act = 468860 
n_pre = 468844 
n_ref = 0 
n_req = 1992047 
total_req = 2201057 

Dual Bus Interface Util: 
issued_total_row = 937704 
issued_total_col = 2201057 
Row_Bus_Util =  0.012482 
CoL_Bus_Util = 0.029298 
Either_Row_CoL_Bus_Util = 0.041565 
Issued_on_Two_Bus_Simul_Util = 0.000215 
issued_two_Eff = 0.005168 
queue_avg = 0.575704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.575704
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75125723 n_nop=72002484 n_act=469723 n_pre=469707 n_ref_event=0 n_req=1991405 n_rd=1893246 n_rd_L2_A=0 n_write=0 n_wr_bk=307088 bw_util=0.1172
n_activity=40598041 dram_eff=0.2168
bk0: 117964a 72864418i bk1: 117259a 72911684i bk2: 118762a 72834400i bk3: 118976a 72797797i bk4: 119061a 72764657i bk5: 119211a 72740480i bk6: 119310a 72613574i bk7: 120048a 72548442i bk8: 118525a 72711116i bk9: 118176a 72722033i bk10: 118037a 72859983i bk11: 117983a 72853574i bk12: 117369a 72876036i bk13: 117227a 72837665i bk14: 117707a 72857329i bk15: 117631a 72855354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764126
Row_Buffer_Locality_read = 0.792945
Row_Buffer_Locality_write = 0.208274
Bank_Level_Parallism = 1.761379
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.142860
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117155 
total_CMD = 75125723 
util_bw = 8801336 
Wasted_Col = 9472961 
Wasted_Row = 6620968 
Idle = 50230458 

BW Util Bottlenecks: 
RCDc_limit = 7919442 
RCDWRc_limit = 678263 
WTRc_limit = 1248727 
RTWc_limit = 1747900 
CCDLc_limit = 1215754 
rwq = 0 
CCDLc_limit_alone = 1056596 
WTRc_limit_alone = 1183378 
RTWc_limit_alone = 1654091 

Commands details: 
total_CMD = 75125723 
n_nop = 72002484 
Read = 1893246 
Write = 0 
L2_Alloc = 0 
L2_WB = 307088 
n_act = 469723 
n_pre = 469707 
n_ref = 0 
n_req = 1991405 
total_req = 2200334 

Dual Bus Interface Util: 
issued_total_row = 939430 
issued_total_col = 2200334 
Row_Bus_Util =  0.012505 
CoL_Bus_Util = 0.029289 
Either_Row_CoL_Bus_Util = 0.041573 
Issued_on_Two_Bus_Simul_Util = 0.000220 
issued_two_Eff = 0.005291 
queue_avg = 0.578675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.578675
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75125723 n_nop=72002803 n_act=469499 n_pre=469483 n_ref_event=0 n_req=1990848 n_rd=1892722 n_rd_L2_A=0 n_write=0 n_wr_bk=307311 bw_util=0.1171
n_activity=40440727 dram_eff=0.2176
bk0: 116661a 72929213i bk1: 116488a 72950839i bk2: 119041a 72800404i bk3: 118936a 72799329i bk4: 119486a 72723589i bk5: 118688a 72776746i bk6: 119245a 72636001i bk7: 118678a 72651056i bk8: 118271a 72729004i bk9: 118746a 72686285i bk10: 118022a 72847625i bk11: 118082a 72856849i bk12: 118183a 72809601i bk13: 118045a 72814526i bk14: 118042a 72821846i bk15: 118108a 72821893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764172
Row_Buffer_Locality_read = 0.793070
Row_Buffer_Locality_write = 0.206765
Bank_Level_Parallism = 1.764156
Bank_Level_Parallism_Col = 1.650359
Bank_Level_Parallism_Ready = 1.143210
write_to_read_ratio_blp_rw_average = 0.187196
GrpLevelPara = 1.396272 

BW Util details:
bwutil = 0.117139 
total_CMD = 75125723 
util_bw = 8800132 
Wasted_Col = 9456691 
Wasted_Row = 6583240 
Idle = 50285660 

BW Util Bottlenecks: 
RCDc_limit = 7905707 
RCDWRc_limit = 677931 
WTRc_limit = 1242931 
RTWc_limit = 1755601 
CCDLc_limit = 1216500 
rwq = 0 
CCDLc_limit_alone = 1057028 
WTRc_limit_alone = 1178405 
RTWc_limit_alone = 1660655 

Commands details: 
total_CMD = 75125723 
n_nop = 72002803 
Read = 1892722 
Write = 0 
L2_Alloc = 0 
L2_WB = 307311 
n_act = 469499 
n_pre = 469483 
n_ref = 0 
n_req = 1990848 
total_req = 2200033 

Dual Bus Interface Util: 
issued_total_row = 938982 
issued_total_col = 2200033 
Row_Bus_Util =  0.012499 
CoL_Bus_Util = 0.029285 
Either_Row_CoL_Bus_Util = 0.041569 
Issued_on_Two_Bus_Simul_Util = 0.000214 
issued_two_Eff = 0.005154 
queue_avg = 0.567561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.567561
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75125723 n_nop=72015714 n_act=464851 n_pre=464835 n_ref_event=0 n_req=1987118 n_rd=1889075 n_rd_L2_A=0 n_write=0 n_wr_bk=307117 bw_util=0.1169
n_activity=40236506 dram_eff=0.2183
bk0: 116740a 72945712i bk1: 117117a 72917237i bk2: 119860a 72753381i bk3: 119321a 72795041i bk4: 118109a 72806406i bk5: 118419a 72809326i bk6: 119153a 72595489i bk7: 117421a 72738874i bk8: 118244a 72716929i bk9: 118416a 72698613i bk10: 117875a 72860685i bk11: 118204a 72881921i bk12: 117238a 72857050i bk13: 117746a 72855008i bk14: 117753a 72856716i bk15: 117459a 72877319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766069
Row_Buffer_Locality_read = 0.794831
Row_Buffer_Locality_write = 0.211887
Bank_Level_Parallism = 1.757994
Bank_Level_Parallism_Col = 1.646577
Bank_Level_Parallism_Ready = 1.142017
write_to_read_ratio_blp_rw_average = 0.188282
GrpLevelPara = 1.395418 

BW Util details:
bwutil = 0.116934 
total_CMD = 75125723 
util_bw = 8784768 
Wasted_Col = 9399618 
Wasted_Row = 6546252 
Idle = 50395085 

BW Util Bottlenecks: 
RCDc_limit = 7827181 
RCDWRc_limit = 677118 
WTRc_limit = 1239703 
RTWc_limit = 1748380 
CCDLc_limit = 1216724 
rwq = 0 
CCDLc_limit_alone = 1058716 
WTRc_limit_alone = 1175083 
RTWc_limit_alone = 1654992 

Commands details: 
total_CMD = 75125723 
n_nop = 72015714 
Read = 1889075 
Write = 0 
L2_Alloc = 0 
L2_WB = 307117 
n_act = 464851 
n_pre = 464835 
n_ref = 0 
n_req = 1987118 
total_req = 2196192 

Dual Bus Interface Util: 
issued_total_row = 929686 
issued_total_col = 2196192 
Row_Bus_Util =  0.012375 
CoL_Bus_Util = 0.029234 
Either_Row_CoL_Bus_Util = 0.041397 
Issued_on_Two_Bus_Simul_Util = 0.000211 
issued_two_Eff = 0.005103 
queue_avg = 0.572107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.572107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75125723 n_nop=72012586 n_act=465668 n_pre=465652 n_ref_event=0 n_req=1988485 n_rd=1890450 n_rd_L2_A=0 n_write=0 n_wr_bk=307378 bw_util=0.117
n_activity=40060555 dram_eff=0.2195
bk0: 117537a 72898855i bk1: 117425a 72891431i bk2: 119421a 72798141i bk3: 119253a 72800823i bk4: 118460a 72803352i bk5: 119147a 72752408i bk6: 117672a 72672785i bk7: 117921a 72618520i bk8: 118152a 72730004i bk9: 118263a 72663450i bk10: 117635a 72892609i bk11: 118658a 72800788i bk12: 117341a 72904139i bk13: 118094a 72810799i bk14: 117422a 72917934i bk15: 118049a 72844315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765819
Row_Buffer_Locality_read = 0.794595
Row_Buffer_Locality_write = 0.210914
Bank_Level_Parallism = 1.767209
Bank_Level_Parallism_Col = 1.652093
Bank_Level_Parallism_Ready = 1.145041
write_to_read_ratio_blp_rw_average = 0.187120
GrpLevelPara = 1.396544 

BW Util details:
bwutil = 0.117021 
total_CMD = 75125723 
util_bw = 8791312 
Wasted_Col = 9384651 
Wasted_Row = 6513224 
Idle = 50436536 

BW Util Bottlenecks: 
RCDc_limit = 7823472 
RCDWRc_limit = 676008 
WTRc_limit = 1241859 
RTWc_limit = 1726466 
CCDLc_limit = 1232746 
rwq = 0 
CCDLc_limit_alone = 1074591 
WTRc_limit_alone = 1177140 
RTWc_limit_alone = 1633030 

Commands details: 
total_CMD = 75125723 
n_nop = 72012586 
Read = 1890450 
Write = 0 
L2_Alloc = 0 
L2_WB = 307378 
n_act = 465668 
n_pre = 465652 
n_ref = 0 
n_req = 1988485 
total_req = 2197828 

Dual Bus Interface Util: 
issued_total_row = 931320 
issued_total_col = 2197828 
Row_Bus_Util =  0.012397 
CoL_Bus_Util = 0.029255 
Either_Row_CoL_Bus_Util = 0.041439 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.005143 
queue_avg = 0.580623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.580623
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75125723 n_nop=72007826 n_act=469554 n_pre=469538 n_ref_event=0 n_req=1986299 n_rd=1888732 n_rd_L2_A=0 n_write=0 n_wr_bk=306332 bw_util=0.1169
n_activity=40094670 dram_eff=0.219
bk0: 117538a 72878601i bk1: 117197a 72893027i bk2: 118271a 72836080i bk3: 118775a 72805182i bk4: 118287a 72782004i bk5: 118576a 72771677i bk6: 117692a 72670955i bk7: 118346a 72600308i bk8: 118662a 72646342i bk9: 118715a 72644770i bk10: 118138a 72810806i bk11: 118078a 72830702i bk12: 117639a 72832933i bk13: 117398a 72856443i bk14: 117445a 72880199i bk15: 117975a 72832233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763605
Row_Buffer_Locality_read = 0.792228
Row_Buffer_Locality_write = 0.209497
Bank_Level_Parallism = 1.766999
Bank_Level_Parallism_Col = 1.652323
Bank_Level_Parallism_Ready = 1.145222
write_to_read_ratio_blp_rw_average = 0.186195
GrpLevelPara = 1.397425 

BW Util details:
bwutil = 0.116874 
total_CMD = 75125723 
util_bw = 8780256 
Wasted_Col = 9453537 
Wasted_Row = 6561612 
Idle = 50330318 

BW Util Bottlenecks: 
RCDc_limit = 7914613 
RCDWRc_limit = 668066 
WTRc_limit = 1247252 
RTWc_limit = 1753988 
CCDLc_limit = 1225922 
rwq = 0 
CCDLc_limit_alone = 1066835 
WTRc_limit_alone = 1182137 
RTWc_limit_alone = 1660016 

Commands details: 
total_CMD = 75125723 
n_nop = 72007826 
Read = 1888732 
Write = 0 
L2_Alloc = 0 
L2_WB = 306332 
n_act = 469554 
n_pre = 469538 
n_ref = 0 
n_req = 1986299 
total_req = 2195064 

Dual Bus Interface Util: 
issued_total_row = 939092 
issued_total_col = 2195064 
Row_Bus_Util =  0.012500 
CoL_Bus_Util = 0.029219 
Either_Row_CoL_Bus_Util = 0.041502 
Issued_on_Two_Bus_Simul_Util = 0.000216 
issued_two_Eff = 0.005215 
queue_avg = 0.578327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.578327
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75125723 n_nop=72004040 n_act=470476 n_pre=470460 n_ref_event=0 n_req=1988356 n_rd=1890531 n_rd_L2_A=0 n_write=0 n_wr_bk=306629 bw_util=0.117
n_activity=40119436 dram_eff=0.2191
bk0: 117108a 72919657i bk1: 117175a 72920977i bk2: 118914a 72816913i bk3: 119060a 72774911i bk4: 119527a 72702426i bk5: 118249a 72764107i bk6: 117671a 72660077i bk7: 118303a 72600044i bk8: 118399a 72680561i bk9: 118451a 72679249i bk10: 117751a 72887266i bk11: 118012a 72873951i bk12: 117744a 72852084i bk13: 118260a 72800158i bk14: 118038a 72831932i bk15: 117869a 72834275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763385
Row_Buffer_Locality_read = 0.792029
Row_Buffer_Locality_write = 0.209834
Bank_Level_Parallism = 1.764384
Bank_Level_Parallism_Col = 1.647927
Bank_Level_Parallism_Ready = 1.143092
write_to_read_ratio_blp_rw_average = 0.185616
GrpLevelPara = 1.396887 

BW Util details:
bwutil = 0.116986 
total_CMD = 75125723 
util_bw = 8788640 
Wasted_Col = 9463097 
Wasted_Row = 6567116 
Idle = 50306870 

BW Util Bottlenecks: 
RCDc_limit = 7923781 
RCDWRc_limit = 671893 
WTRc_limit = 1258629 
RTWc_limit = 1733930 
CCDLc_limit = 1227313 
rwq = 0 
CCDLc_limit_alone = 1067597 
WTRc_limit_alone = 1192956 
RTWc_limit_alone = 1639887 

Commands details: 
total_CMD = 75125723 
n_nop = 72004040 
Read = 1890531 
Write = 0 
L2_Alloc = 0 
L2_WB = 306629 
n_act = 470476 
n_pre = 470460 
n_ref = 0 
n_req = 1988356 
total_req = 2197160 

Dual Bus Interface Util: 
issued_total_row = 940936 
issued_total_col = 2197160 
Row_Bus_Util =  0.012525 
CoL_Bus_Util = 0.029246 
Either_Row_CoL_Bus_Util = 0.041553 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.005258 
queue_avg = 0.574659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.574659
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75125723 n_nop=71999829 n_act=472147 n_pre=472131 n_ref_event=0 n_req=1989108 n_rd=1891250 n_rd_L2_A=0 n_write=0 n_wr_bk=306637 bw_util=0.117
n_activity=40336439 dram_eff=0.218
bk0: 116953a 72931826i bk1: 117649a 72883050i bk2: 118615a 72816946i bk3: 118891a 72794637i bk4: 118026a 72787109i bk5: 118535a 72758860i bk6: 118131a 72631882i bk7: 119613a 72528624i bk8: 118601a 72648002i bk9: 118824a 72650919i bk10: 117649a 72888414i bk11: 117717a 72874974i bk12: 118082a 72804568i bk13: 118173a 72814142i bk14: 117900a 72845509i bk15: 117891a 72851545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762635
Row_Buffer_Locality_read = 0.791265
Row_Buffer_Locality_write = 0.209324
Bank_Level_Parallism = 1.762997
Bank_Level_Parallism_Col = 1.646496
Bank_Level_Parallism_Ready = 1.142106
write_to_read_ratio_blp_rw_average = 0.186000
GrpLevelPara = 1.394787 

BW Util details:
bwutil = 0.117024 
total_CMD = 75125723 
util_bw = 8791548 
Wasted_Col = 9501847 
Wasted_Row = 6614405 
Idle = 50217923 

BW Util Bottlenecks: 
RCDc_limit = 7961328 
RCDWRc_limit = 673670 
WTRc_limit = 1250480 
RTWc_limit = 1752002 
CCDLc_limit = 1224884 
rwq = 0 
CCDLc_limit_alone = 1064625 
WTRc_limit_alone = 1184657 
RTWc_limit_alone = 1657566 

Commands details: 
total_CMD = 75125723 
n_nop = 71999829 
Read = 1891250 
Write = 0 
L2_Alloc = 0 
L2_WB = 306637 
n_act = 472147 
n_pre = 472131 
n_ref = 0 
n_req = 1989108 
total_req = 2197887 

Dual Bus Interface Util: 
issued_total_row = 944278 
issued_total_col = 2197887 
Row_Bus_Util =  0.012569 
CoL_Bus_Util = 0.029256 
Either_Row_CoL_Bus_Util = 0.041609 
Issued_on_Two_Bus_Simul_Util = 0.000217 
issued_two_Eff = 0.005205 
queue_avg = 0.576510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.57651
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75125723 n_nop=72004053 n_act=470251 n_pre=470235 n_ref_event=0 n_req=1988624 n_rd=1890621 n_rd_L2_A=0 n_write=0 n_wr_bk=306582 bw_util=0.117
n_activity=40331622 dram_eff=0.2179
bk0: 116954a 72939985i bk1: 117638a 72866072i bk2: 118939a 72806532i bk3: 118940a 72812552i bk4: 118456a 72783088i bk5: 118618a 72757791i bk6: 119313a 72575401i bk7: 118972a 72582061i bk8: 118348a 72709001i bk9: 117670a 72731522i bk10: 118286a 72843756i bk11: 117201a 72914238i bk12: 117529a 72866483i bk13: 117354a 72881380i bk14: 117644a 72866995i bk15: 118759a 72796817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763530
Row_Buffer_Locality_read = 0.792141
Row_Buffer_Locality_write = 0.211596
Bank_Level_Parallism = 1.755649
Bank_Level_Parallism_Col = 1.638149
Bank_Level_Parallism_Ready = 1.138918
write_to_read_ratio_blp_rw_average = 0.186244
GrpLevelPara = 1.391903 

BW Util details:
bwutil = 0.116988 
total_CMD = 75125723 
util_bw = 8788812 
Wasted_Col = 9497927 
Wasted_Row = 6586688 
Idle = 50252296 

BW Util Bottlenecks: 
RCDc_limit = 7934608 
RCDWRc_limit = 678215 
WTRc_limit = 1247401 
RTWc_limit = 1739679 
CCDLc_limit = 1231082 
rwq = 0 
CCDLc_limit_alone = 1073184 
WTRc_limit_alone = 1182508 
RTWc_limit_alone = 1646674 

Commands details: 
total_CMD = 75125723 
n_nop = 72004053 
Read = 1890621 
Write = 0 
L2_Alloc = 0 
L2_WB = 306582 
n_act = 470251 
n_pre = 470235 
n_ref = 0 
n_req = 1988624 
total_req = 2197203 

Dual Bus Interface Util: 
issued_total_row = 940486 
issued_total_col = 2197203 
Row_Bus_Util =  0.012519 
CoL_Bus_Util = 0.029247 
Either_Row_CoL_Bus_Util = 0.041553 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.005132 
queue_avg = 0.568636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.568636
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75125723 n_nop=72010714 n_act=467221 n_pre=467205 n_ref_event=0 n_req=1987900 n_rd=1890151 n_rd_L2_A=0 n_write=0 n_wr_bk=306429 bw_util=0.117
n_activity=40225542 dram_eff=0.2184
bk0: 117288a 72894254i bk1: 118319a 72853003i bk2: 118843a 72822091i bk3: 119209a 72794328i bk4: 118128a 72789632i bk5: 119013a 72738231i bk6: 118463a 72627850i bk7: 119396a 72581897i bk8: 117424a 72766102i bk9: 117790a 72735667i bk10: 117664a 72891419i bk11: 118769a 72817525i bk12: 116837a 72920320i bk13: 117408a 72887777i bk14: 117620a 72866606i bk15: 117980a 72842323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764969
Row_Buffer_Locality_read = 0.793594
Row_Buffer_Locality_write = 0.211450
Bank_Level_Parallism = 1.761484
Bank_Level_Parallism_Col = 1.646606
Bank_Level_Parallism_Ready = 1.142147
write_to_read_ratio_blp_rw_average = 0.187664
GrpLevelPara = 1.396253 

BW Util details:
bwutil = 0.116955 
total_CMD = 75125723 
util_bw = 8786320 
Wasted_Col = 9432776 
Wasted_Row = 6538029 
Idle = 50368598 

BW Util Bottlenecks: 
RCDc_limit = 7865581 
RCDWRc_limit = 671270 
WTRc_limit = 1275017 
RTWc_limit = 1765126 
CCDLc_limit = 1209902 
rwq = 0 
CCDLc_limit_alone = 1050499 
WTRc_limit_alone = 1208459 
RTWc_limit_alone = 1672281 

Commands details: 
total_CMD = 75125723 
n_nop = 72010714 
Read = 1890151 
Write = 0 
L2_Alloc = 0 
L2_WB = 306429 
n_act = 467221 
n_pre = 467205 
n_ref = 0 
n_req = 1987900 
total_req = 2196580 

Dual Bus Interface Util: 
issued_total_row = 934426 
issued_total_col = 2196580 
Row_Bus_Util =  0.012438 
CoL_Bus_Util = 0.029239 
Either_Row_CoL_Bus_Util = 0.041464 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.005135 
queue_avg = 0.561926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.561926
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75125723 n_nop=71996679 n_act=471968 n_pre=471952 n_ref_event=0 n_req=1992874 n_rd=1894653 n_rd_L2_A=0 n_write=0 n_wr_bk=307066 bw_util=0.1172
n_activity=40360634 dram_eff=0.2182
bk0: 117666a 72863358i bk1: 118547a 72816121i bk2: 119338a 72769923i bk3: 118677a 72815889i bk4: 118426a 72779924i bk5: 118746a 72756804i bk6: 119354a 72564188i bk7: 118749a 72618272i bk8: 118863a 72682188i bk9: 117730a 72778001i bk10: 118505a 72821595i bk11: 118454a 72817605i bk12: 117365a 72848676i bk13: 117544a 72858425i bk14: 118510a 72811326i bk15: 118179a 72839770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763173
Row_Buffer_Locality_read = 0.791990
Row_Buffer_Locality_write = 0.207308
Bank_Level_Parallism = 1.768636
Bank_Level_Parallism_Col = 1.651924
Bank_Level_Parallism_Ready = 1.144408
write_to_read_ratio_blp_rw_average = 0.186156
GrpLevelPara = 1.397975 

BW Util details:
bwutil = 0.117229 
total_CMD = 75125723 
util_bw = 8806876 
Wasted_Col = 9486889 
Wasted_Row = 6588719 
Idle = 50243239 

BW Util Bottlenecks: 
RCDc_limit = 7941186 
RCDWRc_limit = 676881 
WTRc_limit = 1268660 
RTWc_limit = 1760398 
CCDLc_limit = 1219004 
rwq = 0 
CCDLc_limit_alone = 1058683 
WTRc_limit_alone = 1202255 
RTWc_limit_alone = 1666482 

Commands details: 
total_CMD = 75125723 
n_nop = 71996679 
Read = 1894653 
Write = 0 
L2_Alloc = 0 
L2_WB = 307066 
n_act = 471968 
n_pre = 471952 
n_ref = 0 
n_req = 1992874 
total_req = 2201719 

Dual Bus Interface Util: 
issued_total_row = 943920 
issued_total_col = 2201719 
Row_Bus_Util =  0.012565 
CoL_Bus_Util = 0.029307 
Either_Row_CoL_Bus_Util = 0.041651 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.005304 
queue_avg = 0.568995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.568995
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75125723 n_nop=72005112 n_act=468267 n_pre=468251 n_ref_event=0 n_req=1991212 n_rd=1893034 n_rd_L2_A=0 n_write=0 n_wr_bk=307165 bw_util=0.1171
n_activity=40369546 dram_eff=0.218
bk0: 118612a 72808310i bk1: 117577a 72896542i bk2: 119040a 72806817i bk3: 118809a 72810290i bk4: 118430a 72792741i bk5: 117719a 72826570i bk6: 118952a 72622826i bk7: 119444a 72587699i bk8: 118769a 72696408i bk9: 118192a 72727096i bk10: 118025a 72866786i bk11: 117641a 72881622i bk12: 117984a 72836305i bk13: 117861a 72827836i bk14: 118439a 72816131i bk15: 117540a 72879320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764834
Row_Buffer_Locality_read = 0.793470
Row_Buffer_Locality_write = 0.212695
Bank_Level_Parallism = 1.764099
Bank_Level_Parallism_Col = 1.649740
Bank_Level_Parallism_Ready = 1.142767
write_to_read_ratio_blp_rw_average = 0.187811
GrpLevelPara = 1.396707 

BW Util details:
bwutil = 0.117148 
total_CMD = 75125723 
util_bw = 8800796 
Wasted_Col = 9452938 
Wasted_Row = 6566645 
Idle = 50305344 

BW Util Bottlenecks: 
RCDc_limit = 7894741 
RCDWRc_limit = 674858 
WTRc_limit = 1252442 
RTWc_limit = 1767012 
CCDLc_limit = 1214620 
rwq = 0 
CCDLc_limit_alone = 1056229 
WTRc_limit_alone = 1187929 
RTWc_limit_alone = 1673134 

Commands details: 
total_CMD = 75125723 
n_nop = 72005112 
Read = 1893034 
Write = 0 
L2_Alloc = 0 
L2_WB = 307165 
n_act = 468267 
n_pre = 468251 
n_ref = 0 
n_req = 1991212 
total_req = 2200199 

Dual Bus Interface Util: 
issued_total_row = 936518 
issued_total_col = 2200199 
Row_Bus_Util =  0.012466 
CoL_Bus_Util = 0.029287 
Either_Row_CoL_Bus_Util = 0.041539 
Issued_on_Two_Bus_Simul_Util = 0.000214 
issued_two_Eff = 0.005161 
queue_avg = 0.573359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.573359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2150185, Miss = 946502, Miss_rate = 0.440, Pending_hits = 115531, Reservation_fails = 4192
L2_cache_bank[1]: Access = 2226985, Miss = 947122, Miss_rate = 0.425, Pending_hits = 115909, Reservation_fails = 3668
L2_cache_bank[2]: Access = 2218312, Miss = 946736, Miss_rate = 0.427, Pending_hits = 116263, Reservation_fails = 3764
L2_cache_bank[3]: Access = 2213308, Miss = 946512, Miss_rate = 0.428, Pending_hits = 116518, Reservation_fails = 2560
L2_cache_bank[4]: Access = 2222869, Miss = 946953, Miss_rate = 0.426, Pending_hits = 116505, Reservation_fails = 5226
L2_cache_bank[5]: Access = 2214894, Miss = 945771, Miss_rate = 0.427, Pending_hits = 117313, Reservation_fails = 3032
L2_cache_bank[6]: Access = 2217319, Miss = 944972, Miss_rate = 0.426, Pending_hits = 116890, Reservation_fails = 2972
L2_cache_bank[7]: Access = 2221317, Miss = 944103, Miss_rate = 0.425, Pending_hits = 115843, Reservation_fails = 2631
L2_cache_bank[8]: Access = 2144701, Miss = 943640, Miss_rate = 0.440, Pending_hits = 117055, Reservation_fails = 2765
L2_cache_bank[9]: Access = 2230244, Miss = 946812, Miss_rate = 0.425, Pending_hits = 115957, Reservation_fails = 5862
L2_cache_bank[10]: Access = 2222698, Miss = 943674, Miss_rate = 0.425, Pending_hits = 115199, Reservation_fails = 2803
L2_cache_bank[11]: Access = 2212963, Miss = 945060, Miss_rate = 0.427, Pending_hits = 115424, Reservation_fails = 3982
L2_cache_bank[12]: Access = 2217248, Miss = 945152, Miss_rate = 0.426, Pending_hits = 115387, Reservation_fails = 3590
L2_cache_bank[13]: Access = 2216565, Miss = 945380, Miss_rate = 0.427, Pending_hits = 115572, Reservation_fails = 2220
L2_cache_bank[14]: Access = 2219871, Miss = 943959, Miss_rate = 0.425, Pending_hits = 116367, Reservation_fails = 4456
L2_cache_bank[15]: Access = 2229711, Miss = 947295, Miss_rate = 0.425, Pending_hits = 116530, Reservation_fails = 2277
L2_cache_bank[16]: Access = 2144797, Miss = 945471, Miss_rate = 0.441, Pending_hits = 115299, Reservation_fails = 3135
L2_cache_bank[17]: Access = 2228563, Miss = 945153, Miss_rate = 0.424, Pending_hits = 116598, Reservation_fails = 3111
L2_cache_bank[18]: Access = 8315303, Miss = 942277, Miss_rate = 0.113, Pending_hits = 116051, Reservation_fails = 2312
L2_cache_bank[19]: Access = 2220212, Miss = 947884, Miss_rate = 0.427, Pending_hits = 116056, Reservation_fails = 2443
L2_cache_bank[20]: Access = 2219404, Miss = 948027, Miss_rate = 0.427, Pending_hits = 116766, Reservation_fails = 4169
L2_cache_bank[21]: Access = 2219590, Miss = 946627, Miss_rate = 0.426, Pending_hits = 115245, Reservation_fails = 2819
L2_cache_bank[22]: Access = 2223129, Miss = 948252, Miss_rate = 0.427, Pending_hits = 115142, Reservation_fails = 4340
L2_cache_bank[23]: Access = 2224748, Miss = 944783, Miss_rate = 0.425, Pending_hits = 116066, Reservation_fails = 3050
L2_total_cache_accesses = 59174936
L2_total_cache_misses = 22698117
L2_total_cache_miss_rate = 0.3836
L2_total_cache_pending_hits = 2785486
L2_total_cache_reservation_fails = 81379
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13671596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2785481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7288852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 81379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15409235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2785481
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20019737
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39155164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20019772
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 81379
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=59174936
icnt_total_pkts_simt_to_mem=59174936
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 59174936
Req_Network_cycles = 29294853
Req_Network_injected_packets_per_cycle =       2.0200 
Req_Network_conflicts_per_cycle =       1.3888
Req_Network_conflicts_per_cycle_util =       1.7240
Req_Bank_Level_Parallism =       2.5076
Req_Network_in_buffer_full_per_cycle =       0.0001
Req_Network_in_buffer_avg_util =       1.3055
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0849

Reply_Network_injected_packets_num = 59174936
Reply_Network_cycles = 29294853
Reply_Network_injected_packets_per_cycle =        2.0200
Reply_Network_conflicts_per_cycle =        0.3164
Reply_Network_conflicts_per_cycle_util =       0.3904
Reply_Bank_Level_Parallism =       2.4924
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1156
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0673
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 3 days, 8 hrs, 36 min, 19 sec (290179 sec)
gpgpu_simulation_rate = 42522 (inst/sec)
gpgpu_simulation_rate = 100 (cycle/sec)
gpgpu_silicon_slowdown = 13650000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8cae423c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae4230..

GPGPU-Sim PTX: cudaLaunch for 0x0x555c2014ff0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z8shortcutiPi'
Destroy streams for kernel 8: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 8 
gpu_sim_cycle = 231082
gpu_sim_insn = 144279925
gpu_ipc =     624.3668
gpu_tot_sim_cycle = 29525935
gpu_tot_sim_insn = 12483545344
gpu_tot_ipc =     422.7993
gpu_tot_issued_cta = 104960
gpu_occupancy = 87.4909% 
gpu_tot_occupancy = 99.3371% 
max_total_param_size = 0
gpu_stall_dramfull = 11449
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.1254
partiton_level_parallism_total  =       2.0599
partiton_level_parallism_util =       7.3075
partiton_level_parallism_util_total  =       2.5530
L2_BW  =     311.2356 GB/Sec
L2_BW_total  =      89.9779 GB/Sec
gpu_total_sim_rate=42653

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5766839, Miss = 1335629, Miss_rate = 0.232, Pending_hits = 2190643, Reservation_fails = 104454
	L1D_cache_core[1]: Access = 5763600, Miss = 1334559, Miss_rate = 0.232, Pending_hits = 2193036, Reservation_fails = 104323
	L1D_cache_core[2]: Access = 5768012, Miss = 1334778, Miss_rate = 0.231, Pending_hits = 2192581, Reservation_fails = 105798
	L1D_cache_core[3]: Access = 5764906, Miss = 1332823, Miss_rate = 0.231, Pending_hits = 2190781, Reservation_fails = 106222
	L1D_cache_core[4]: Access = 5762234, Miss = 1334458, Miss_rate = 0.232, Pending_hits = 2192582, Reservation_fails = 105341
	L1D_cache_core[5]: Access = 5763929, Miss = 1332328, Miss_rate = 0.231, Pending_hits = 2191681, Reservation_fails = 106347
	L1D_cache_core[6]: Access = 5762498, Miss = 1334981, Miss_rate = 0.232, Pending_hits = 2191834, Reservation_fails = 102101
	L1D_cache_core[7]: Access = 5765908, Miss = 1333403, Miss_rate = 0.231, Pending_hits = 2193460, Reservation_fails = 102753
	L1D_cache_core[8]: Access = 5773828, Miss = 1335255, Miss_rate = 0.231, Pending_hits = 2193201, Reservation_fails = 103582
	L1D_cache_core[9]: Access = 5766796, Miss = 1334595, Miss_rate = 0.231, Pending_hits = 2192841, Reservation_fails = 105895
	L1D_cache_core[10]: Access = 5761205, Miss = 1334339, Miss_rate = 0.232, Pending_hits = 2192610, Reservation_fails = 102758
	L1D_cache_core[11]: Access = 5767495, Miss = 1333981, Miss_rate = 0.231, Pending_hits = 2193665, Reservation_fails = 109388
	L1D_cache_core[12]: Access = 5766615, Miss = 1333824, Miss_rate = 0.231, Pending_hits = 2194653, Reservation_fails = 106954
	L1D_cache_core[13]: Access = 5763459, Miss = 1334932, Miss_rate = 0.232, Pending_hits = 2194154, Reservation_fails = 103188
	L1D_cache_core[14]: Access = 5775732, Miss = 1333749, Miss_rate = 0.231, Pending_hits = 2194105, Reservation_fails = 105289
	L1D_cache_core[15]: Access = 5771476, Miss = 1333920, Miss_rate = 0.231, Pending_hits = 2193408, Reservation_fails = 101272
	L1D_cache_core[16]: Access = 5769056, Miss = 1334552, Miss_rate = 0.231, Pending_hits = 2193356, Reservation_fails = 104910
	L1D_cache_core[17]: Access = 5762221, Miss = 1335362, Miss_rate = 0.232, Pending_hits = 2193195, Reservation_fails = 107190
	L1D_cache_core[18]: Access = 5763576, Miss = 1334923, Miss_rate = 0.232, Pending_hits = 2193728, Reservation_fails = 104166
	L1D_cache_core[19]: Access = 5765794, Miss = 1334222, Miss_rate = 0.231, Pending_hits = 2192545, Reservation_fails = 105203
	L1D_cache_core[20]: Access = 5765989, Miss = 1333686, Miss_rate = 0.231, Pending_hits = 2193630, Reservation_fails = 103242
	L1D_cache_core[21]: Access = 5769767, Miss = 1333576, Miss_rate = 0.231, Pending_hits = 2192286, Reservation_fails = 103725
	L1D_cache_core[22]: Access = 5769088, Miss = 1334596, Miss_rate = 0.231, Pending_hits = 2191935, Reservation_fails = 103764
	L1D_cache_core[23]: Access = 5768792, Miss = 1334471, Miss_rate = 0.231, Pending_hits = 2191262, Reservation_fails = 105161
	L1D_cache_core[24]: Access = 5766671, Miss = 1334199, Miss_rate = 0.231, Pending_hits = 2191700, Reservation_fails = 102882
	L1D_cache_core[25]: Access = 5759428, Miss = 1333874, Miss_rate = 0.232, Pending_hits = 2193236, Reservation_fails = 106715
	L1D_cache_core[26]: Access = 5768913, Miss = 1334420, Miss_rate = 0.231, Pending_hits = 2193632, Reservation_fails = 106524
	L1D_cache_core[27]: Access = 5768306, Miss = 1334295, Miss_rate = 0.231, Pending_hits = 2190789, Reservation_fails = 108276
	L1D_cache_core[28]: Access = 5762975, Miss = 1333160, Miss_rate = 0.231, Pending_hits = 2190756, Reservation_fails = 102734
	L1D_cache_core[29]: Access = 5764808, Miss = 1331593, Miss_rate = 0.231, Pending_hits = 2192480, Reservation_fails = 105479
	L1D_total_cache_accesses = 172989916
	L1D_total_cache_misses = 40024483
	L1D_total_cache_miss_rate = 0.2314
	L1D_total_cache_pending_hits = 65779765
	L1D_total_cache_reservation_fails = 3145636
	L1D_cache_data_port_util = 0.076
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46388673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65779765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21898451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2351262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18125912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 65779765
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20796995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 794374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 152192801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20797115

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2351262
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 794374
ctas_completed 104960, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1163057, 1167061, 1165843, 1165653, 1166567, 1166200, 1165869, 1163592, 1162745, 1167412, 1166407, 1166387, 1166807, 1166448, 1165381, 1164999, 1161955, 1167139, 1166089, 1166320, 1166243, 1166540, 1165890, 1164711, 1162525, 1166690, 1165979, 1165274, 1165975, 1165839, 1165499, 1163400, 
gpgpu_n_tot_thrd_icount = 35803333216
gpgpu_n_tot_w_icount = 1118854163
gpgpu_n_stall_shd_mem = 4174765
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 40024363
gpgpu_n_mem_write_global = 20797115
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1148366036
gpgpu_n_store_insn = 79552220
gpgpu_n_shmem_insn = 1765234152
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 54108160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3502427
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 672338
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28361730	W0_Idle:859147	W0_Scoreboard:-1905134856	W1:25597690	W2:675310325	W3:57950571	W4:8510508	W5:374996	W6:236667	W7:166755	W8:187258	W9:174525	W10:174482	W11:168343	W12:182147	W13:176239	W14:182210	W15:195006	W16:252847	W17:185024	W18:178983	W19:187096	W20:204659	W21:206899	W22:230419	W23:231532	W24:256767	W25:242221	W26:314069	W27:304969	W28:354669	W29:314948	W30:452928	W31:357224	W32:344991187
single_issue_nums: WS0:279500014	WS1:279964480	WS2:279761587	WS3:279628082	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 320194904 {8:40024363,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 831884600 {40:20797115,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1600974520 {40:40024363,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 166376920 {8:20797115,}
maxmflatency = 2051 
max_icnt2mem_latency = 1194 
maxmrqlatency = 1229 
max_icnt2sh_latency = 166 
averagemflatency = 307 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 3 
mrq_lat_table:18939146 	387461 	561578 	1198962 	1469935 	883164 	777096 	558956 	104221 	4184 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27158615 	31681442 	1942416 	39004 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	53688438 	3889728 	1496234 	1325880 	419040 	2158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	53952508 	3019275 	1868806 	1312165 	583264 	84873 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	29433 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35051     30965     31341     27177     33121     37426     42040     45270     25819     29889     42157     33850     25756     42490     42554     33111 
dram[1]:     33199     39464     29826     29844     36219     44093     40109     34435     29898     23857     30296     43466     42915     38391     43195     43378 
dram[2]:     43175     41696     29833     31757     32949     38116     37628     41722     36045     42302     24932     43730     42816     41548     39038     37832 
dram[3]:     32755     32416     31493     45172     43502     44484     34793     40120     42450     42432     44364     44274     44099     44057     38159     29695 
dram[4]:     41584     39674     30900     39834     43327     43707     43586     43204     44482     42462     43868     42536     27411     38506     38639     25134 
dram[5]:     31110     39531     34888     43654     35296     31696     43912     27732     43647     32098     32183     44236     39884     35987     29054     35292 
dram[6]:     35895     36414     28979     30141     41636     37401     41654     20829     25229     30082     40940     34257     40000     43603     39665     39916 
dram[7]:     40301     42987     38622     30299     43751     37461     23057     35250     38068     43103     37331     30455     33233     42587     40319     38177 
dram[8]:     42611     43014     38845     38390     40116     40958     44076     42103     39999     34320     37232     36114     19875     36115     37807     22467 
dram[9]:     35513     40882     24733     33663     34093     28077     34126     41928     43819     26955     36502     41904     39734     43357     37384     41764 
dram[10]:     31563     40036     30412     45903     43716     43682     35387     28846     40558     34045     30095     38838     42960     42711     38711     38676 
dram[11]:     27754     41258     32970     25017     42209     35117     44029     37298     33745     32130     38037     39081     40530     39520     42101     39638 
average row accesses per activate:
dram[0]:  4.520039  4.529204  4.505855  4.438127  4.428332  4.422083  3.965613  3.992972  4.290062  4.257790  4.558641  4.486708  4.522271  4.554362  4.504791  4.577787 
dram[1]:  4.537757  4.615393  4.517700  4.427121  4.329332  4.318826  4.022438  3.953819  4.246045  4.223393  4.567424  4.575614  4.553224  4.488550  4.505619  4.538881 
dram[2]:  4.698494  4.735312  4.406971  4.451457  4.263274  4.363097  4.059794  4.090615  4.241062  4.156457  4.534405  4.562407  4.442832  4.473589  4.482386  4.485641 
dram[3]:  4.709557  4.672425  4.343706  4.458488  4.441069  4.434216  3.989436  4.244533  4.194599  4.194839  4.577924  4.612169  4.518600  4.518871  4.523646  4.552857 
dram[4]:  4.627158  4.655373  4.446384  4.430504  4.459034  4.338250  4.114998  3.996167  4.246264  4.137225  4.660417  4.480277  4.667332  4.451973  4.656609  4.521209 
dram[5]:  4.601236  4.625949  4.500885  4.444354  4.389503  4.354538  4.080245  3.980975  4.095617  4.089903  4.502329  4.532290  4.496740  4.550446  4.593163  4.474689 
dram[6]:  4.668570  4.676397  4.445464  4.384628  4.191096  4.350693  4.078044  3.994888  4.129426  4.153497  4.646815  4.600491  4.539330  4.420274  4.482793  4.496122 
dram[7]:  4.720696  4.598888  4.449979  4.370611  4.374341  4.342644  4.007830  3.862551  4.103908  4.092517  4.618096  4.592080  4.458287  4.431039  4.514106  4.486356 
dram[8]:  4.715625  4.577605  4.431782  4.405725  4.356484  4.294435  3.899595  3.953806  4.177779  4.221357  4.511841  4.666545  4.544614  4.578597  4.542886  4.396001 
dram[9]:  4.603179  4.558117  4.461931  4.431024  4.360242  4.291732  4.014616  3.970768  4.303447  4.250428  4.641193  4.479687  4.692524  4.614552  4.528947  4.515394 
dram[10]:  4.552547  4.465744  4.392362  4.491589  4.356855  4.317963  3.931749  4.034175  4.174637  4.365267  4.485970  4.483717  4.563620  4.563899  4.451885  4.504052 
dram[11]:  4.476058  4.637290  4.486069  4.448937  4.402231  4.475535  3.998866  3.989069  4.195695  4.276093  4.582557  4.623432  4.498818  4.496224  4.478796  4.600535 
average row locality = 24884745/5663319 = 4.394021
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    122430    122303    123032    123402    122630    122964    124392    124010    122675    122883    122224    122584    122121    121839    121829    121947 
dram[1]:    122310    121607    123114    123327    123408    123557    123663    124395    122878    122527    122391    122341    121724    121583    122063    121985 
dram[2]:    121013    120838    123393    123289    123840    123039    123596    123031    122624    123102    122378    122441    122534    122397    122393    122461 
dram[3]:    121089    121473    124211    123674    122456    122775    123502    121773    122596    122767    122235    122558    121588    122093    122105    121808 
dram[4]:    121890    121776    123776    123606    122811    123503    122022    122265    122503    122611    121998    123019    121695    122447    121773    122402 
dram[5]:    121885    121545    122622    123124    122640    122927    122051    122693    123014    123062    122498    122438    121996    121750    121797    122324 
dram[6]:    121457    121525    123267    123410    123880    122595    122023    122656    122752    122802    122113    122375    122099    122615    122395    122214 
dram[7]:    121298    122002    122961    123240    122382    122883    122479    123961    122958    123177    122014    122079    122440    122525    122252    122247 
dram[8]:    121306    121984    123288    123292    122812    122967    123668    123320    122698    122026    122643    121561    121884    121711    121996    123113 
dram[9]:    121641    122666    123196    123559    122482    123364    122814    123743    121776    122142    122023    123135    121186    121766    121970    122332 
dram[10]:    122013    122891    123692    123028    122779    123097    123705    123098    123212    122084    122863    122814    121717    121891    122864    122529 
dram[11]:    122960    121917    123397    123158    122780    122071    123303    123794    123121    122546    122383    122000    122336    122205    122790    121890 
total dram reads = 23533741
bank skew: 124395/120838 = 1.03
chip skew: 1964277/1958366 = 1.00
number of total write accesses:
dram[0]:     22712     22732     22605     22673     22749     22828     23119     23061     22653     22825     22555     22591     22724     22774     22660     22778 
dram[1]:     22709     22560     22693     22651     22907     22962     22983     22997     22719     22615     22582     22635     22680     22675     22773     22621 
dram[2]:     22516     22628     22766     22684     22903     22862     22918     22814     22682     22764     22702     22771     22750     22725     22748     22738 
dram[3]:     22632     22742     22798     22746     22807     22875     22896     22570     22789     22775     22746     22819     22509     22639     22783     22657 
dram[4]:     22833     22708     22778     22799     22727     22843     22726     22732     22783     22807     22702     22878     22653     22802     22647     22769 
dram[5]:     22654     22594     22675     22722     22793     22694     22661     22708     22798     22799     22749     22746     22668     22586     22622     22716 
dram[6]:     22559     22663     22749     22751     22815     22746     22659     22736     22753     22754     22639     22641     22594     22776     22792     22772 
dram[7]:     22671     22716     22606     22758     22810     22872     22694     22920     22734     22660     22675     22663     22657     22673     22713     22674 
dram[8]:     22613     22759     22711     22706     22691     22646     22945     22776     22723     22650     22776     22466     22677     22664     22613     22833 
dram[9]:     22649     22724     22678     22697     22686     22838     22783     22979     22620     22599     22453     22638     22619     22672     22762     22743 
dram[10]:     22651     22741     22672     22546     22730     22725     22989     22881     22797     22633     22836     22690     22584     22709     22714     22631 
dram[11]:     22797     22614     22597     22566     22807     22674     22953     23076     22868     22652     22651     22543     22768     22671     22729     22684 
total dram writes = 4363390
bank skew: 23119/22453 = 1.03
chip skew: 364187/363140 = 1.00
average mf latency per bank:
dram[0]:        584       617       584       617       587       615       582       618       586       617       587       625       592       618       589       621
dram[1]:        614       615       620       614       611       613       620       619       616       619       623       626       617       620       619       619
dram[2]:        617       614       618       617       612       612       619       620       620       616       622       621       618       618       620       620
dram[3]:        616       618       615       619       618       617       621       624       614       616       621       623       621       623       624       626
dram[4]:        583       621       593       627       587       620       591       628       589       620       589       621       590       622       589       624
dram[5]:        618       616       625       621       618       616       623       623       618       613       625       621       624       622       620       619
dram[6]:        620       621       620       618       615       617       625       620       614       617       620       624       616       615       617       619
dram[7]:        619       621       622       628       618       617       623       621       622       618       622       623       619       621       617       624
dram[8]:        583       620       590       619       587       615       585       625       584       622       586       629       592       627       587       621
dram[9]:        628       619       626       621       621       616       629       618       627       620       633       624     11085       623       627       616
dram[10]:        617       617       620       619       615       618       615       618       617       620       620       621       621       620       619       616
dram[11]:        615       619       618       619       618       620       616       618       613       620       621       625       620       621       621       621
maximum mf latency per bank:
dram[0]:       1183      1215      1359      1434      1322      1544      1294      1391      1355      1363      1281      1244      1335      1278      1198      1185
dram[1]:       1378      1263      1507      1604      1521      1386      1538      2051      1426      1435      1441      1311      1306      1524      1319      1258
dram[2]:       1239      1351      1372      1365      1871      1549      1380      1377      1383      1420      1360      1280      1223      1266      1148      1151
dram[3]:       1228      1308      1387      1396      1308      1450      1445      1313      1394      1486      1521      1255      1264      1247      1318      1441
dram[4]:       1275      1501      1407      1554      1728      1430      1285      1299      1385      1407      1476      1328      1272      1328      1267      1284
dram[5]:       1221      1245      1287      1381      1348      1563      1392      1507      1448      1424      1326      1317      1356      1307      1302      1284
dram[6]:       1306      1259      1386      1356      1351      1334      1313      1320      1367      1408      1273      1226      1301      1266      1321      1275
dram[7]:       1246      1202      1389      1403      1187      1399      1321      1310      1400      1396      1226      1276      1304      1359      1305      1320
dram[8]:       1372      1180      1740      1775      1360      1399      1372      1360      1344      1377      1520      1607      1359      1270      1238      1387
dram[9]:       1221      1149      1760      1364      1362      1384      1366      1354      1360      1343      1535      1539      1261      1283      1203      1184
dram[10]:       1240      1203      1170      1295      1653      1413      1386      1402      1342      1373      1550      1543      1250      1273      1175      1154
dram[11]:       1182      1365      1268      1306      1958      1615      1391      1472      1376      1339      1406      1446      1302      1259      1176      1142

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75718324 n_nop=72463789 n_act=471833 n_pre=471817 n_ref_event=0 n_req=2076253 n_rd=1963265 n_rd_L2_A=0 n_write=0 n_wr_bk=364039 bw_util=0.1229
n_activity=41005212 dram_eff=0.227
bk0: 122430a 73267021i bk1: 122303a 73274469i bk2: 123032a 73258226i bk3: 123402a 73232076i bk4: 122630a 73226718i bk5: 122964a 73213815i bk6: 124392a 72999920i bk7: 124010a 73005391i bk8: 122675a 73150189i bk9: 122883a 73147204i bk10: 122224a 73287044i bk11: 122584a 73254552i bk12: 122121a 73267145i bk13: 121839a 73292808i bk14: 121829a 73284385i bk15: 121947a 73300197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772749
Row_Buffer_Locality_read = 0.800105
Row_Buffer_Locality_write = 0.297403
Bank_Level_Parallism = 1.845725
Bank_Level_Parallism_Col = 1.767367
Bank_Level_Parallism_Ready = 1.174032
write_to_read_ratio_blp_rw_average = 0.200847
GrpLevelPara = 1.472592 

BW Util details:
bwutil = 0.122945 
total_CMD = 75718324 
util_bw = 9309216 
Wasted_Col = 9494379 
Wasted_Row = 6568507 
Idle = 50346222 

BW Util Bottlenecks: 
RCDc_limit = 7896960 
RCDWRc_limit = 680143 
WTRc_limit = 1298533 
RTWc_limit = 1841401 
CCDLc_limit = 1252872 
rwq = 0 
CCDLc_limit_alone = 1084531 
WTRc_limit_alone = 1230396 
RTWc_limit_alone = 1741197 

Commands details: 
total_CMD = 75718324 
n_nop = 72463789 
Read = 1963265 
Write = 0 
L2_Alloc = 0 
L2_WB = 364039 
n_act = 471833 
n_pre = 471817 
n_ref = 0 
n_req = 2076253 
total_req = 2327304 

Dual Bus Interface Util: 
issued_total_row = 943650 
issued_total_col = 2327304 
Row_Bus_Util =  0.012463 
CoL_Bus_Util = 0.030736 
Either_Row_CoL_Bus_Util = 0.042982 
Issued_on_Two_Bus_Simul_Util = 0.000217 
issued_two_Eff = 0.005045 
queue_avg = 0.821510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.82151
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75718324 n_nop=72463146 n_act=472675 n_pre=472659 n_ref_event=0 n_req=2075574 n_rd=1962873 n_rd_L2_A=0 n_write=0 n_wr_bk=363762 bw_util=0.1229
n_activity=41162315 dram_eff=0.2261
bk0: 122310a 73281818i bk1: 121607a 73323106i bk2: 123114a 73257191i bk3: 123327a 73217572i bk4: 123408a 73193418i bk5: 123557a 73162089i bk6: 123663a 73039238i bk7: 124395a 72962558i bk8: 122878a 73131848i bk9: 122527a 73135922i bk10: 122391a 73289465i bk11: 122341a 73272672i bk12: 121724a 73309008i bk13: 121583a 73261956i bk14: 122063a 73277147i bk15: 121985a 73274075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772269
Row_Buffer_Locality_read = 0.799699
Row_Buffer_Locality_write = 0.294532
Bank_Level_Parallism = 1.843443
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.175059
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.122910 
total_CMD = 75718324 
util_bw = 9306540 
Wasted_Col = 9519671 
Wasted_Row = 6622634 
Idle = 50269479 

BW Util Bottlenecks: 
RCDc_limit = 7924820 
RCDWRc_limit = 680870 
WTRc_limit = 1286668 
RTWc_limit = 1848881 
CCDLc_limit = 1245976 
rwq = 0 
CCDLc_limit_alone = 1077972 
WTRc_limit_alone = 1219070 
RTWc_limit_alone = 1748475 

Commands details: 
total_CMD = 75718324 
n_nop = 72463146 
Read = 1962873 
Write = 0 
L2_Alloc = 0 
L2_WB = 363762 
n_act = 472675 
n_pre = 472659 
n_ref = 0 
n_req = 2075574 
total_req = 2326635 

Dual Bus Interface Util: 
issued_total_row = 945334 
issued_total_col = 2326635 
Row_Bus_Util =  0.012485 
CoL_Bus_Util = 0.030728 
Either_Row_CoL_Bus_Util = 0.042991 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.005158 
queue_avg = 0.838502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.838502
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75718324 n_nop=72463760 n_act=472291 n_pre=472275 n_ref_event=0 n_req=2075052 n_rd=1962369 n_rd_L2_A=0 n_write=0 n_wr_bk=363971 bw_util=0.1229
n_activity=41002366 dram_eff=0.2269
bk0: 121013a 73362791i bk1: 120838a 73369862i bk2: 123393a 73235935i bk3: 123289a 73229089i bk4: 123840a 73157710i bk5: 123039a 73207757i bk6: 123596a 73068581i bk7: 123031a 73078522i bk8: 122624a 73160988i bk9: 123102a 73106128i bk10: 122378a 73288595i bk11: 122441a 73290313i bk12: 122534a 73250065i bk13: 122397a 73247915i bk14: 122393a 73256670i bk15: 122461a 73251451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772397
Row_Buffer_Locality_read = 0.799809
Row_Buffer_Locality_write = 0.295005
Bank_Level_Parallism = 1.838964
Bank_Level_Parallism_Col = 1.759458
Bank_Level_Parallism_Ready = 1.170643
write_to_read_ratio_blp_rw_average = 0.200361
GrpLevelPara = 1.471395 

BW Util details:
bwutil = 0.122894 
total_CMD = 75718324 
util_bw = 9305360 
Wasted_Col = 9501829 
Wasted_Row = 6585043 
Idle = 50326092 

BW Util Bottlenecks: 
RCDc_limit = 7911468 
RCDWRc_limit = 679882 
WTRc_limit = 1283600 
RTWc_limit = 1835719 
CCDLc_limit = 1240715 
rwq = 0 
CCDLc_limit_alone = 1075087 
WTRc_limit_alone = 1216557 
RTWc_limit_alone = 1737134 

Commands details: 
total_CMD = 75718324 
n_nop = 72463760 
Read = 1962369 
Write = 0 
L2_Alloc = 0 
L2_WB = 363971 
n_act = 472291 
n_pre = 472275 
n_ref = 0 
n_req = 2075052 
total_req = 2326340 

Dual Bus Interface Util: 
issued_total_row = 944566 
issued_total_col = 2326340 
Row_Bus_Util =  0.012475 
CoL_Bus_Util = 0.030724 
Either_Row_CoL_Bus_Util = 0.042983 
Issued_on_Two_Bus_Simul_Util = 0.000216 
issued_two_Eff = 0.005021 
queue_avg = 0.808484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.808484
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75718324 n_nop=72476314 n_act=467828 n_pre=467812 n_ref_event=0 n_req=2071298 n_rd=1958703 n_rd_L2_A=0 n_write=0 n_wr_bk=363783 bw_util=0.1227
n_activity=40799833 dram_eff=0.2277
bk0: 121089a 73362100i bk1: 121473a 73328942i bk2: 124211a 73171973i bk3: 123674a 73217600i bk4: 122456a 73227167i bk5: 122775a 73239436i bk6: 123502a 73011463i bk7: 121773a 73159019i bk8: 122596a 73131050i bk9: 122767a 73113984i bk10: 122235a 73285483i bk11: 122558a 73310513i bk12: 121588a 73282582i bk13: 122093a 73282464i bk14: 122105a 73270930i bk15: 121808a 73297856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774139
Row_Buffer_Locality_read = 0.801522
Row_Buffer_Locality_write = 0.297784
Bank_Level_Parallism = 1.841250
Bank_Level_Parallism_Col = 1.767582
Bank_Level_Parallism_Ready = 1.176712
write_to_read_ratio_blp_rw_average = 0.202525
GrpLevelPara = 1.471984 

BW Util details:
bwutil = 0.122691 
total_CMD = 75718324 
util_bw = 9289944 
Wasted_Col = 9446449 
Wasted_Row = 6547697 
Idle = 50434234 

BW Util Bottlenecks: 
RCDc_limit = 7832841 
RCDWRc_limit = 679548 
WTRc_limit = 1277745 
RTWc_limit = 1848807 
CCDLc_limit = 1248200 
rwq = 0 
CCDLc_limit_alone = 1081098 
WTRc_limit_alone = 1210663 
RTWc_limit_alone = 1748787 

Commands details: 
total_CMD = 75718324 
n_nop = 72476314 
Read = 1958703 
Write = 0 
L2_Alloc = 0 
L2_WB = 363783 
n_act = 467828 
n_pre = 467812 
n_ref = 0 
n_req = 2071298 
total_req = 2322486 

Dual Bus Interface Util: 
issued_total_row = 935640 
issued_total_col = 2322486 
Row_Bus_Util =  0.012357 
CoL_Bus_Util = 0.030673 
Either_Row_CoL_Bus_Util = 0.042817 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.004971 
queue_avg = 0.842152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.842152
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75718324 n_nop=72472585 n_act=468903 n_pre=468887 n_ref_event=0 n_req=2072738 n_rd=1960097 n_rd_L2_A=0 n_write=0 n_wr_bk=364187 bw_util=0.1228
n_activity=40624085 dram_eff=0.2289
bk0: 121890a 73299017i bk1: 121776a 73290941i bk2: 123776a 73207812i bk3: 123606a 73205872i bk4: 122811a 73213334i bk5: 123503a 73162721i bk6: 122022a 73085911i bk7: 122265a 73027086i bk8: 122503a 73130893i bk9: 122611a 73066824i bk10: 121998a 73303078i bk11: 123019a 73209668i bk12: 121695a 73317750i bk13: 122447a 73227372i bk14: 121773a 73324220i bk15: 122402a 73250245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773777
Row_Buffer_Locality_read = 0.801288
Row_Buffer_Locality_write = 0.295052
Bank_Level_Parallism = 1.859352
Bank_Level_Parallism_Col = 1.785159
Bank_Level_Parallism_Ready = 1.186295
write_to_read_ratio_blp_rw_average = 0.201892
GrpLevelPara = 1.474198 

BW Util details:
bwutil = 0.122786 
total_CMD = 75718324 
util_bw = 9297136 
Wasted_Col = 9431230 
Wasted_Row = 6514919 
Idle = 50475039 

BW Util Bottlenecks: 
RCDc_limit = 7828839 
RCDWRc_limit = 679162 
WTRc_limit = 1278532 
RTWc_limit = 1837181 
CCDLc_limit = 1265687 
rwq = 0 
CCDLc_limit_alone = 1097406 
WTRc_limit_alone = 1211339 
RTWc_limit_alone = 1736093 

Commands details: 
total_CMD = 75718324 
n_nop = 72472585 
Read = 1960097 
Write = 0 
L2_Alloc = 0 
L2_WB = 364187 
n_act = 468903 
n_pre = 468887 
n_ref = 0 
n_req = 2072738 
total_req = 2324284 

Dual Bus Interface Util: 
issued_total_row = 937790 
issued_total_col = 2324284 
Row_Bus_Util =  0.012385 
CoL_Bus_Util = 0.030696 
Either_Row_CoL_Bus_Util = 0.042866 
Issued_on_Two_Bus_Simul_Util = 0.000216 
issued_two_Eff = 0.005033 
queue_avg = 0.860266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.860266
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75718324 n_nop=72468722 n_act=472288 n_pre=472272 n_ref_event=0 n_req=2070528 n_rd=1958366 n_rd_L2_A=0 n_write=0 n_wr_bk=363185 bw_util=0.1226
n_activity=40658461 dram_eff=0.2284
bk0: 121885a 73303657i bk1: 121545a 73326759i bk2: 122622a 73260107i bk3: 123124a 73237600i bk4: 122640a 73212989i bk5: 122927a 73208680i bk6: 122051a 73095634i bk7: 122693a 73036428i bk8: 123014a 73070390i bk9: 123062a 73072974i bk10: 122498a 73235296i bk11: 122438a 73261662i bk12: 121996a 73265280i bk13: 121750a 73294493i bk14: 121797a 73298761i bk15: 122324a 73262022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771901
Row_Buffer_Locality_read = 0.799023
Row_Buffer_Locality_write = 0.298345
Bank_Level_Parallism = 1.843319
Bank_Level_Parallism_Col = 1.763907
Bank_Level_Parallism_Ready = 1.175200
write_to_read_ratio_blp_rw_average = 0.199467
GrpLevelPara = 1.472809 

BW Util details:
bwutil = 0.122641 
total_CMD = 75718324 
util_bw = 9286204 
Wasted_Col = 9499213 
Wasted_Row = 6563015 
Idle = 50369892 

BW Util Bottlenecks: 
RCDc_limit = 7919883 
RCDWRc_limit = 670267 
WTRc_limit = 1288011 
RTWc_limit = 1836612 
CCDLc_limit = 1252328 
rwq = 0 
CCDLc_limit_alone = 1086349 
WTRc_limit_alone = 1220282 
RTWc_limit_alone = 1738362 

Commands details: 
total_CMD = 75718324 
n_nop = 72468722 
Read = 1958366 
Write = 0 
L2_Alloc = 0 
L2_WB = 363185 
n_act = 472288 
n_pre = 472272 
n_ref = 0 
n_req = 2070528 
total_req = 2321551 

Dual Bus Interface Util: 
issued_total_row = 944560 
issued_total_col = 2321551 
Row_Bus_Util =  0.012475 
CoL_Bus_Util = 0.030660 
Either_Row_CoL_Bus_Util = 0.042917 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.005080 
queue_avg = 0.825563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.825563
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75718324 n_nop=72464984 n_act=473204 n_pre=473188 n_ref_event=0 n_req=2072595 n_rd=1960178 n_rd_L2_A=0 n_write=0 n_wr_bk=363399 bw_util=0.1227
n_activity=40681567 dram_eff=0.2285
bk0: 121457a 73351671i bk1: 121525a 73343558i bk2: 123267a 73248324i bk3: 123410a 73202808i bk4: 123880a 73139139i bk5: 122595a 73198859i bk6: 122023a 73096240i bk7: 122656a 73029892i bk8: 122752a 73111827i bk9: 122802a 73108229i bk10: 122113a 73322711i bk11: 122375a 73306767i bk12: 122099a 73288529i bk13: 122615a 73232537i bk14: 122395a 73263231i bk15: 122214a 73264727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771686
Row_Buffer_Locality_read = 0.798809
Row_Buffer_Locality_write = 0.298763
Bank_Level_Parallism = 1.839006
Bank_Level_Parallism_Col = 1.757033
Bank_Level_Parallism_Ready = 1.171533
write_to_read_ratio_blp_rw_average = 0.198690
GrpLevelPara = 1.471865 

BW Util details:
bwutil = 0.122748 
total_CMD = 75718324 
util_bw = 9294308 
Wasted_Col = 9507728 
Wasted_Row = 6568759 
Idle = 50347529 

BW Util Bottlenecks: 
RCDc_limit = 7929190 
RCDWRc_limit = 673775 
WTRc_limit = 1297778 
RTWc_limit = 1816476 
CCDLc_limit = 1251114 
rwq = 0 
CCDLc_limit_alone = 1085224 
WTRc_limit_alone = 1230021 
RTWc_limit_alone = 1718343 

Commands details: 
total_CMD = 75718324 
n_nop = 72464984 
Read = 1960178 
Write = 0 
L2_Alloc = 0 
L2_WB = 363399 
n_act = 473204 
n_pre = 473188 
n_ref = 0 
n_req = 2072595 
total_req = 2323577 

Dual Bus Interface Util: 
issued_total_row = 946392 
issued_total_col = 2323577 
Row_Bus_Util =  0.012499 
CoL_Bus_Util = 0.030687 
Either_Row_CoL_Bus_Util = 0.042966 
Issued_on_Two_Bus_Simul_Util = 0.000220 
issued_two_Eff = 0.005111 
queue_avg = 0.810398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.810398
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75718324 n_nop=72459952 n_act=475275 n_pre=475259 n_ref_event=0 n_req=2073368 n_rd=1960898 n_rd_L2_A=0 n_write=0 n_wr_bk=363496 bw_util=0.1228
n_activity=40900138 dram_eff=0.2273
bk0: 121298a 73338430i bk1: 122002a 73288020i bk2: 122961a 73235363i bk3: 123240a 73209727i bk4: 122382a 73206573i bk5: 122883a 73176362i bk6: 122479a 73052729i bk7: 123961a 72939936i bk8: 122958a 73058439i bk9: 123177a 73063083i bk10: 122014a 73310710i bk11: 122079a 73292543i bk12: 122440a 73225073i bk13: 122525a 73227883i bk14: 122252a 73264763i bk15: 122247a 73265196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770772
Row_Buffer_Locality_read = 0.798065
Row_Buffer_Locality_write = 0.294932
Bank_Level_Parallism = 1.849070
Bank_Level_Parallism_Col = 1.771607
Bank_Level_Parallism_Ready = 1.179915
write_to_read_ratio_blp_rw_average = 0.200542
GrpLevelPara = 1.471536 

BW Util details:
bwutil = 0.122792 
total_CMD = 75718324 
util_bw = 9297576 
Wasted_Col = 9547606 
Wasted_Row = 6616282 
Idle = 50256860 

BW Util Bottlenecks: 
RCDc_limit = 7966863 
RCDWRc_limit = 676560 
WTRc_limit = 1285913 
RTWc_limit = 1855153 
CCDLc_limit = 1257550 
rwq = 0 
CCDLc_limit_alone = 1087600 
WTRc_limit_alone = 1217661 
RTWc_limit_alone = 1753455 

Commands details: 
total_CMD = 75718324 
n_nop = 72459952 
Read = 1960898 
Write = 0 
L2_Alloc = 0 
L2_WB = 363496 
n_act = 475275 
n_pre = 475259 
n_ref = 0 
n_req = 2073368 
total_req = 2324394 

Dual Bus Interface Util: 
issued_total_row = 950534 
issued_total_col = 2324394 
Row_Bus_Util =  0.012554 
CoL_Bus_Util = 0.030698 
Either_Row_CoL_Bus_Util = 0.043033 
Issued_on_Two_Bus_Simul_Util = 0.000219 
issued_two_Eff = 0.005081 
queue_avg = 0.864198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.864198
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75718324 n_nop=72464408 n_act=473386 n_pre=473370 n_ref_event=0 n_req=2072825 n_rd=1960269 n_rd_L2_A=0 n_write=0 n_wr_bk=363249 bw_util=0.1227
n_activity=40894588 dram_eff=0.2273
bk0: 121306a 73353875i bk1: 121984a 73276396i bk2: 123288a 73225521i bk3: 123292a 73233443i bk4: 122812a 73207599i bk5: 122967a 73177958i bk6: 123668a 72992311i bk7: 123320a 73002212i bk8: 122698a 73125649i bk9: 122026a 73142867i bk10: 122643a 73269202i bk11: 121561a 73341239i bk12: 121884a 73283153i bk13: 121711a 73302496i bk14: 121996a 73287290i bk15: 123113a 73212806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771624
Row_Buffer_Locality_read = 0.798920
Row_Buffer_Locality_write = 0.296226
Bank_Level_Parallism = 1.839558
Bank_Level_Parallism_Col = 1.759857
Bank_Level_Parallism_Ready = 1.174499
write_to_read_ratio_blp_rw_average = 0.200256
GrpLevelPara = 1.468181 

BW Util details:
bwutil = 0.122745 
total_CMD = 75718324 
util_bw = 9294072 
Wasted_Col = 9544147 
Wasted_Row = 6588282 
Idle = 50291823 

BW Util Bottlenecks: 
RCDc_limit = 7939769 
RCDWRc_limit = 680944 
WTRc_limit = 1285512 
RTWc_limit = 1839962 
CCDLc_limit = 1261378 
rwq = 0 
CCDLc_limit_alone = 1094779 
WTRc_limit_alone = 1218236 
RTWc_limit_alone = 1740639 

Commands details: 
total_CMD = 75718324 
n_nop = 72464408 
Read = 1960269 
Write = 0 
L2_Alloc = 0 
L2_WB = 363249 
n_act = 473386 
n_pre = 473370 
n_ref = 0 
n_req = 2072825 
total_req = 2323518 

Dual Bus Interface Util: 
issued_total_row = 946756 
issued_total_col = 2323518 
Row_Bus_Util =  0.012504 
CoL_Bus_Util = 0.030686 
Either_Row_CoL_Bus_Util = 0.042974 
Issued_on_Two_Bus_Simul_Util = 0.000216 
issued_two_Eff = 0.005027 
queue_avg = 0.832636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.832636
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75718324 n_nop=72471714 n_act=469958 n_pre=469942 n_ref_event=0 n_req=2072137 n_rd=1959795 n_rd_L2_A=0 n_write=0 n_wr_bk=363140 bw_util=0.1227
n_activity=40789059 dram_eff=0.2278
bk0: 121641a 73308967i bk1: 122666a 73270214i bk2: 123196a 73249409i bk3: 123559a 73224995i bk4: 122482a 73225899i bk5: 123364a 73174381i bk6: 122814a 73057441i bk7: 123743a 73008748i bk8: 121776a 73190631i bk9: 122142a 73155637i bk10: 122023a 73322662i bk11: 123135a 73242322i bk12: 121186a 73351827i bk13: 121766a 73318632i bk14: 121970a 73295201i bk15: 122332a 73270219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773202
Row_Buffer_Locality_read = 0.800328
Row_Buffer_Locality_write = 0.300004
Bank_Level_Parallism = 1.839608
Bank_Level_Parallism_Col = 1.760938
Bank_Level_Parallism_Ready = 1.174242
write_to_read_ratio_blp_rw_average = 0.201412
GrpLevelPara = 1.472043 

BW Util details:
bwutil = 0.122715 
total_CMD = 75718324 
util_bw = 9291740 
Wasted_Col = 9478903 
Wasted_Row = 6539668 
Idle = 50408013 

BW Util Bottlenecks: 
RCDc_limit = 7871010 
RCDWRc_limit = 673514 
WTRc_limit = 1312833 
RTWc_limit = 1857301 
CCDLc_limit = 1237868 
rwq = 0 
CCDLc_limit_alone = 1070608 
WTRc_limit_alone = 1244016 
RTWc_limit_alone = 1758858 

Commands details: 
total_CMD = 75718324 
n_nop = 72471714 
Read = 1959795 
Write = 0 
L2_Alloc = 0 
L2_WB = 363140 
n_act = 469958 
n_pre = 469942 
n_ref = 0 
n_req = 2072137 
total_req = 2322935 

Dual Bus Interface Util: 
issued_total_row = 939900 
issued_total_col = 2322935 
Row_Bus_Util =  0.012413 
CoL_Bus_Util = 0.030679 
Either_Row_CoL_Bus_Util = 0.042877 
Issued_on_Two_Bus_Simul_Util = 0.000214 
issued_two_Eff = 0.004998 
queue_avg = 0.818736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.818736
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75718324 n_nop=72457877 n_act=474754 n_pre=474738 n_ref_event=0 n_req=2077015 n_rd=1964277 n_rd_L2_A=0 n_write=0 n_wr_bk=363529 bw_util=0.123
n_activity=40922342 dram_eff=0.2275
bk0: 122013a 73292419i bk1: 122891a 73237273i bk2: 123692a 73205765i bk3: 123028a 73244919i bk4: 122779a 73219384i bk5: 123097a 73191012i bk6: 123705a 73000924i bk7: 123098a 73046755i bk8: 123212a 73116496i bk9: 122084a 73202173i bk10: 122863a 73261900i bk11: 122814a 73241241i bk12: 121717a 73290637i bk13: 121891a 73291723i bk14: 122864a 73247785i bk15: 122529a 73261232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771426
Row_Buffer_Locality_read = 0.798766
Row_Buffer_Locality_write = 0.295074
Bank_Level_Parallism = 1.843049
Bank_Level_Parallism_Col = 1.760567
Bank_Level_Parallism_Ready = 1.172290
write_to_read_ratio_blp_rw_average = 0.199245
GrpLevelPara = 1.472877 

BW Util details:
bwutil = 0.122972 
total_CMD = 75718324 
util_bw = 9311224 
Wasted_Col = 9532925 
Wasted_Row = 6590359 
Idle = 50283816 

BW Util Bottlenecks: 
RCDc_limit = 7946681 
RCDWRc_limit = 678919 
WTRc_limit = 1308798 
RTWc_limit = 1843785 
CCDLc_limit = 1243661 
rwq = 0 
CCDLc_limit_alone = 1077117 
WTRc_limit_alone = 1240370 
RTWc_limit_alone = 1745669 

Commands details: 
total_CMD = 75718324 
n_nop = 72457877 
Read = 1964277 
Write = 0 
L2_Alloc = 0 
L2_WB = 363529 
n_act = 474754 
n_pre = 474738 
n_ref = 0 
n_req = 2077015 
total_req = 2327806 

Dual Bus Interface Util: 
issued_total_row = 949492 
issued_total_col = 2327806 
Row_Bus_Util =  0.012540 
CoL_Bus_Util = 0.030743 
Either_Row_CoL_Bus_Util = 0.043060 
Issued_on_Two_Bus_Simul_Util = 0.000223 
issued_two_Eff = 0.005168 
queue_avg = 0.804195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.804195
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=75718324 n_nop=72466493 n_act=470948 n_pre=470932 n_ref_event=0 n_req=2075362 n_rd=1962651 n_rd_L2_A=0 n_write=0 n_wr_bk=363650 bw_util=0.1229
n_activity=40932518 dram_eff=0.2273
bk0: 122960a 73242035i bk1: 121917a 73325286i bk2: 123397a 73248840i bk3: 123158a 73252890i bk4: 122780a 73240053i bk5: 122071a 73271387i bk6: 123303a 73058547i bk7: 123794a 73025884i bk8: 123121a 73127399i bk9: 122546a 73156086i bk10: 122383a 73306050i bk11: 122000a 73321467i bk12: 122336a 73276511i bk13: 122205a 73271282i bk14: 122790a 73251840i bk15: 121890a 73317573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773078
Row_Buffer_Locality_read = 0.800207
Row_Buffer_Locality_write = 0.300672
Bank_Level_Parallism = 1.834446
Bank_Level_Parallism_Col = 1.752557
Bank_Level_Parallism_Ready = 1.168737
write_to_read_ratio_blp_rw_average = 0.200865
GrpLevelPara = 1.470792 

BW Util details:
bwutil = 0.122892 
total_CMD = 75718324 
util_bw = 9305204 
Wasted_Col = 9499180 
Wasted_Row = 6568427 
Idle = 50345513 

BW Util Bottlenecks: 
RCDc_limit = 7900249 
RCDWRc_limit = 676747 
WTRc_limit = 1292394 
RTWc_limit = 1842647 
CCDLc_limit = 1239129 
rwq = 0 
CCDLc_limit_alone = 1074879 
WTRc_limit_alone = 1225633 
RTWc_limit_alone = 1745158 

Commands details: 
total_CMD = 75718324 
n_nop = 72466493 
Read = 1962651 
Write = 0 
L2_Alloc = 0 
L2_WB = 363650 
n_act = 470948 
n_pre = 470932 
n_ref = 0 
n_req = 2075362 
total_req = 2326301 

Dual Bus Interface Util: 
issued_total_row = 941880 
issued_total_col = 2326301 
Row_Bus_Util =  0.012439 
CoL_Bus_Util = 0.030723 
Either_Row_CoL_Bus_Util = 0.042946 
Issued_on_Two_Bus_Simul_Util = 0.000216 
issued_two_Eff = 0.005028 
queue_avg = 0.812813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.812813

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2219316, Miss = 981333, Miss_rate = 0.442, Pending_hits = 115540, Reservation_fails = 4192
L2_cache_bank[1]: Access = 2295202, Miss = 981934, Miss_rate = 0.428, Pending_hits = 115912, Reservation_fails = 3668
L2_cache_bank[2]: Access = 2286840, Miss = 981552, Miss_rate = 0.429, Pending_hits = 116268, Reservation_fails = 3764
L2_cache_bank[3]: Access = 2282042, Miss = 981323, Miss_rate = 0.430, Pending_hits = 116519, Reservation_fails = 2560
L2_cache_bank[4]: Access = 2290898, Miss = 981773, Miss_rate = 0.429, Pending_hits = 116512, Reservation_fails = 5226
L2_cache_bank[5]: Access = 2283334, Miss = 980598, Miss_rate = 0.429, Pending_hits = 117316, Reservation_fails = 3032
L2_cache_bank[6]: Access = 2286365, Miss = 979782, Miss_rate = 0.429, Pending_hits = 116898, Reservation_fails = 2972
L2_cache_bank[7]: Access = 2289656, Miss = 978921, Miss_rate = 0.428, Pending_hits = 115847, Reservation_fails = 2631
L2_cache_bank[8]: Access = 2214592, Miss = 978468, Miss_rate = 0.442, Pending_hits = 117065, Reservation_fails = 2883
L2_cache_bank[9]: Access = 2298955, Miss = 981631, Miss_rate = 0.427, Pending_hits = 115978, Reservation_fails = 5918
L2_cache_bank[10]: Access = 2291804, Miss = 978505, Miss_rate = 0.427, Pending_hits = 115202, Reservation_fails = 2803
L2_cache_bank[11]: Access = 2281288, Miss = 979863, Miss_rate = 0.430, Pending_hits = 115425, Reservation_fails = 3982
L2_cache_bank[12]: Access = 2285260, Miss = 979986, Miss_rate = 0.429, Pending_hits = 115405, Reservation_fails = 3635
L2_cache_bank[13]: Access = 2284796, Miss = 980193, Miss_rate = 0.429, Pending_hits = 115576, Reservation_fails = 2220
L2_cache_bank[14]: Access = 2288347, Miss = 978786, Miss_rate = 0.428, Pending_hits = 116380, Reservation_fails = 4685
L2_cache_bank[15]: Access = 2298576, Miss = 982116, Miss_rate = 0.427, Pending_hits = 116537, Reservation_fails = 2277
L2_cache_bank[16]: Access = 2214150, Miss = 980297, Miss_rate = 0.443, Pending_hits = 115313, Reservation_fails = 3191
L2_cache_bank[17]: Access = 2297467, Miss = 979975, Miss_rate = 0.427, Pending_hits = 116609, Reservation_fails = 3142
L2_cache_bank[18]: Access = 8383893, Miss = 977098, Miss_rate = 0.117, Pending_hits = 116056, Reservation_fails = 2312
L2_cache_bank[19]: Access = 2288547, Miss = 982707, Miss_rate = 0.429, Pending_hits = 116060, Reservation_fails = 2443
L2_cache_bank[20]: Access = 2287518, Miss = 982845, Miss_rate = 0.430, Pending_hits = 116779, Reservation_fails = 4336
L2_cache_bank[21]: Access = 2288324, Miss = 981433, Miss_rate = 0.429, Pending_hits = 115248, Reservation_fails = 2819
L2_cache_bank[22]: Access = 2291078, Miss = 983071, Miss_rate = 0.429, Pending_hits = 115154, Reservation_fails = 4340
L2_cache_bank[23]: Access = 2293230, Miss = 979581, Miss_rate = 0.427, Pending_hits = 116070, Reservation_fails = 3050
L2_total_cache_accesses = 60821478
L2_total_cache_misses = 23533771
L2_total_cache_miss_rate = 0.3869
L2_total_cache_pending_hits = 2785669
L2_total_cache_reservation_fails = 82081
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13704958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2785664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7497783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 82081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16035958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2785664
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20797080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 40024363
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20797115
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 82081
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=60821478
icnt_total_pkts_simt_to_mem=60821478
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 60821478
Req_Network_cycles = 29525935
Req_Network_injected_packets_per_cycle =       2.0599 
Req_Network_conflicts_per_cycle =       1.3936
Req_Network_conflicts_per_cycle_util =       1.7271
Req_Bank_Level_Parallism =       2.5530
Req_Network_in_buffer_full_per_cycle =       0.0001
Req_Network_in_buffer_avg_util =       1.3016
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0865

Reply_Network_injected_packets_num = 60821478
Reply_Network_cycles = 29525935
Reply_Network_injected_packets_per_cycle =        2.0599
Reply_Network_conflicts_per_cycle =        0.3432
Reply_Network_conflicts_per_cycle_util =       0.4228
Reply_Bank_Level_Parallism =       2.5376
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1219
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0687
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 3 days, 9 hrs, 17 min, 52 sec (292672 sec)
gpgpu_simulation_rate = 42653 (inst/sec)
gpgpu_simulation_rate = 100 (cycle/sec)
gpgpu_silicon_slowdown = 13650000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8cae420c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae4200..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8cae41e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555c2014fd90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
