INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sim_1/new/Tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tester
