set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow Model"} {FPGA_exam3.vo FPGA_exam3_v.sdo}}
}
