$date
	Fri Sep 26 13:58:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module D_flip_flop_tb $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$var reg 1 % reset_n $end
$scope module uut $end
$var wire 1 # D $end
$var wire 1 $ clk $end
$var wire 1 % reset_n $end
$var wire 1 & n1 $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$scope module master_latch $end
$var wire 1 # D $end
$var wire 1 ' Dn $end
$var wire 1 ( clk $end
$var wire 1 ) r1 $end
$var wire 1 % reset_n $end
$var wire 1 * s1 $end
$var wire 1 + Qn $end
$var wire 1 & Q $end
$scope module sr_latch $end
$var wire 1 + Qn $end
$var wire 1 ) R $end
$var wire 1 * S $end
$var wire 1 % reset_n $end
$var reg 1 & Q $end
$upscope $end
$upscope $end
$scope module slave_latch $end
$var wire 1 & D $end
$var wire 1 , Dn $end
$var wire 1 $ clk $end
$var wire 1 - r1 $end
$var wire 1 % reset_n $end
$var wire 1 . s1 $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$scope module sr_latch $end
$var wire 1 ! Qn $end
$var wire 1 - R $end
$var wire 1 . S $end
$var wire 1 % reset_n $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
0-
1,
1+
0*
1)
1(
1'
0&
0%
0$
0#
0"
1!
$end
#5000
0)
0(
1-
1$
#10000
1)
1(
0-
0$
#12000
1%
#15000
0)
0(
1-
1$
#20000
1)
1(
0-
0$
#22000
0,
0+
1&
0)
0'
1*
1#
#25000
0!
0*
1"
0(
1.
1$
#30000
1*
1(
0.
0$
#32000
1,
1+
0&
1)
1'
0*
0#
#35000
1!
0)
0"
0(
1-
1$
#40000
1)
1(
0-
0$
#42000
0,
0+
1&
0)
0'
1*
1#
#45000
0!
0*
1"
0(
1.
1$
#50000
1*
1(
0.
0$
#52000
1,
1+
0&
1)
1'
0*
0#
#55000
1!
0)
0"
0(
1-
1$
#60000
1)
1(
0-
0$
#62000
