

================================================================
== Vitis HLS Report for 'max_pool1_layer_Pipeline_loop_over_rows28'
================================================================
* Date:           Sun Dec  1 17:09:28 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        SP_CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.538 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      119|      119|  1.190 us|  1.190 us|  119|  119|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_over_rows  |      117|      117|        27|          7|          1|    14|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 7, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.20>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 30 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln14_17_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln14_17"   --->   Operation 31 'read' 'zext_ln14_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add_ln12_7_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln12_7"   --->   Operation 32 'read' 'add_ln12_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln14_17_cast1 = zext i5 %zext_ln14_17_read"   --->   Operation 33 'zext' 'zext_ln14_17_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln14_17_cast = zext i5 %zext_ln14_17_read"   --->   Operation 34 'zext' 'zext_ln14_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_features, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_features, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %r"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body19.9"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%r_1 = load i5 %r" [pool.cc:14]   --->   Operation 39 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%icmp_ln14 = icmp_ult  i5 %r_1, i5 28" [pool.cc:14]   --->   Operation 40 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc55.9.exitStub, void %for.body19.9.split" [pool.cc:14]   --->   Operation 41 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i5 %r_1" [pool.cc:18]   --->   Operation 42 'zext' 'zext_ln18' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %r_1, i5 0" [pool.cc:18]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i10 %tmp_s" [pool.cc:18]   --->   Operation 44 'zext' 'zext_ln18_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %r_1, i2 0" [pool.cc:18]   --->   Operation 45 'bitconcatenate' 'tmp_88' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i7 %tmp_88" [pool.cc:18]   --->   Operation 46 'zext' 'zext_ln18_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%sub_ln18 = sub i11 %zext_ln18_1, i11 %zext_ln18_2" [pool.cc:18]   --->   Operation 47 'sub' 'sub_ln18' <Predicate = (icmp_ln14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.14ns)   --->   "%mul_ln18 = mul i15 %zext_ln18, i15 560" [pool.cc:18]   --->   Operation 48 'mul' 'mul_ln18' <Predicate = (icmp_ln14)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i15 %mul_ln18" [pool.cc:18]   --->   Operation 49 'trunc' 'trunc_ln18' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1871_cast = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln18, i32 5, i32 13" [pool.cc:18]   --->   Operation 50 'partselect' 'tmp_1871_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %tmp_1871_cast, i5 %add_ln12_7_read" [pool.cc:18]   --->   Operation 51 'bitconcatenate' 'tmp_89' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i14 %tmp_89" [pool.cc:18]   --->   Operation 52 'zext' 'zext_ln18_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in_features_addr = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_3" [pool.cc:18]   --->   Operation 53 'getelementptr' 'in_features_addr' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln22 = or i11 %sub_ln18, i11 1" [pool.cc:22]   --->   Operation 54 'or' 'or_ln22' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i11 %or_ln22" [pool.cc:22]   --->   Operation 55 'trunc' 'trunc_ln22' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln22, i4 0" [pool.cc:22]   --->   Operation 56 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln22, i2 0" [pool.cc:22]   --->   Operation 57 'bitconcatenate' 'tmp' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i13 %tmp" [pool.cc:22]   --->   Operation 58 'sext' 'sext_ln22' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22 = add i14 %p_shl, i14 %sext_ln22" [pool.cc:22]   --->   Operation 59 'add' 'add_ln22' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_1 = add i14 %add_ln22, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 60 'add' 'add_ln22_1' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i14 %add_ln22_1" [pool.cc:22]   --->   Operation 61 'zext' 'zext_ln22' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%in_features_addr_38 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22" [pool.cc:22]   --->   Operation 62 'getelementptr' 'in_features_addr_38' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln18 = or i11 %sub_ln18, i11 2" [pool.cc:18]   --->   Operation 63 'or' 'or_ln18' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i11 %or_ln18" [pool.cc:18]   --->   Operation 64 'trunc' 'trunc_ln18_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln18_1, i4 0" [pool.cc:18]   --->   Operation 65 'bitconcatenate' 'p_shl1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln18, i2 0" [pool.cc:18]   --->   Operation 66 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i13 %tmp_1" [pool.cc:18]   --->   Operation 67 'sext' 'sext_ln18' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18 = add i14 %p_shl1, i14 %sext_ln18" [pool.cc:18]   --->   Operation 68 'add' 'add_ln18' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 69 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_1 = add i14 %add_ln18, i14 %zext_ln14_17_cast" [pool.cc:18]   --->   Operation 69 'add' 'add_ln18_1' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i14 %add_ln18_1" [pool.cc:18]   --->   Operation 70 'zext' 'zext_ln18_4' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%in_features_addr_39 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_4" [pool.cc:18]   --->   Operation 71 'getelementptr' 'in_features_addr_39' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln22_1 = or i11 %sub_ln18, i11 3" [pool.cc:22]   --->   Operation 72 'or' 'or_ln22_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i11 %or_ln22_1" [pool.cc:22]   --->   Operation 73 'trunc' 'trunc_ln22_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln22_1, i4 0" [pool.cc:22]   --->   Operation 74 'bitconcatenate' 'p_shl2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln22_1, i2 0" [pool.cc:22]   --->   Operation 75 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i13 %tmp_2" [pool.cc:22]   --->   Operation 76 'sext' 'sext_ln22_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_2 = add i14 %p_shl2, i14 %sext_ln22_1" [pool.cc:22]   --->   Operation 77 'add' 'add_ln22_2' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_3 = add i14 %add_ln22_2, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 78 'add' 'add_ln22_3' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i14 %add_ln22_3" [pool.cc:22]   --->   Operation 79 'zext' 'zext_ln22_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%in_features_addr_40 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_1" [pool.cc:22]   --->   Operation 80 'getelementptr' 'in_features_addr_40' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln18_1 = or i11 %sub_ln18, i11 4" [pool.cc:18]   --->   Operation 81 'or' 'or_ln18_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = trunc i11 %or_ln18_1" [pool.cc:18]   --->   Operation 82 'trunc' 'trunc_ln18_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln18_2, i4 0" [pool.cc:18]   --->   Operation 83 'bitconcatenate' 'p_shl3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln18_1, i2 0" [pool.cc:18]   --->   Operation 84 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i13 %tmp_3" [pool.cc:18]   --->   Operation 85 'sext' 'sext_ln18_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_2 = add i14 %p_shl3, i14 %sext_ln18_1" [pool.cc:18]   --->   Operation 86 'add' 'add_ln18_2' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 87 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_3 = add i14 %add_ln18_2, i14 %zext_ln14_17_cast" [pool.cc:18]   --->   Operation 87 'add' 'add_ln18_3' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i14 %add_ln18_3" [pool.cc:18]   --->   Operation 88 'zext' 'zext_ln18_5' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%in_features_addr_41 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_5" [pool.cc:18]   --->   Operation 89 'getelementptr' 'in_features_addr_41' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln22_2 = or i11 %sub_ln18, i11 5" [pool.cc:22]   --->   Operation 90 'or' 'or_ln22_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = trunc i11 %or_ln22_2" [pool.cc:22]   --->   Operation 91 'trunc' 'trunc_ln22_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln22_2, i4 0" [pool.cc:22]   --->   Operation 92 'bitconcatenate' 'p_shl4' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln22_2, i2 0" [pool.cc:22]   --->   Operation 93 'bitconcatenate' 'tmp_4' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i13 %tmp_4" [pool.cc:22]   --->   Operation 94 'sext' 'sext_ln22_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_4 = add i14 %p_shl4, i14 %sext_ln22_2" [pool.cc:22]   --->   Operation 95 'add' 'add_ln22_4' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 96 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_5 = add i14 %add_ln22_4, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 96 'add' 'add_ln22_5' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i14 %add_ln22_5" [pool.cc:22]   --->   Operation 97 'zext' 'zext_ln22_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%in_features_addr_42 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_2" [pool.cc:22]   --->   Operation 98 'getelementptr' 'in_features_addr_42' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln18_2 = or i11 %sub_ln18, i11 6" [pool.cc:18]   --->   Operation 99 'or' 'or_ln18_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln18_3 = trunc i11 %or_ln18_2" [pool.cc:18]   --->   Operation 100 'trunc' 'trunc_ln18_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln18_3, i4 0" [pool.cc:18]   --->   Operation 101 'bitconcatenate' 'p_shl5' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln18_2, i2 0" [pool.cc:18]   --->   Operation 102 'bitconcatenate' 'tmp_5' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i13 %tmp_5" [pool.cc:18]   --->   Operation 103 'sext' 'sext_ln18_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_4 = add i14 %p_shl5, i14 %sext_ln18_2" [pool.cc:18]   --->   Operation 104 'add' 'add_ln18_4' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 105 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_5 = add i14 %add_ln18_4, i14 %zext_ln14_17_cast" [pool.cc:18]   --->   Operation 105 'add' 'add_ln18_5' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i14 %add_ln18_5" [pool.cc:18]   --->   Operation 106 'zext' 'zext_ln18_6' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%in_features_addr_43 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_6" [pool.cc:18]   --->   Operation 107 'getelementptr' 'in_features_addr_43' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln22_3 = or i11 %sub_ln18, i11 7" [pool.cc:22]   --->   Operation 108 'or' 'or_ln22_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = trunc i11 %or_ln22_3" [pool.cc:22]   --->   Operation 109 'trunc' 'trunc_ln22_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln22_3, i4 0" [pool.cc:22]   --->   Operation 110 'bitconcatenate' 'p_shl6' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln22_3, i2 0" [pool.cc:22]   --->   Operation 111 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln22_3 = sext i13 %tmp_6" [pool.cc:22]   --->   Operation 112 'sext' 'sext_ln22_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_6 = add i14 %p_shl6, i14 %sext_ln22_3" [pool.cc:22]   --->   Operation 113 'add' 'add_ln22_6' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 114 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_7 = add i14 %add_ln22_6, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 114 'add' 'add_ln22_7' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i14 %add_ln22_7" [pool.cc:22]   --->   Operation 115 'zext' 'zext_ln22_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%in_features_addr_44 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_3" [pool.cc:22]   --->   Operation 116 'getelementptr' 'in_features_addr_44' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.83ns)   --->   "%add_ln18_6 = add i14 %trunc_ln18, i14 160" [pool.cc:18]   --->   Operation 117 'add' 'add_ln18_6' <Predicate = (icmp_ln14)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1888_cast = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln18_6, i32 5, i32 13" [pool.cc:18]   --->   Operation 118 'partselect' 'tmp_1888_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %tmp_1888_cast, i5 %add_ln12_7_read" [pool.cc:18]   --->   Operation 119 'bitconcatenate' 'tmp_90' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i14 %tmp_90" [pool.cc:18]   --->   Operation 120 'zext' 'zext_ln18_7' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%in_features_addr_45 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_7" [pool.cc:18]   --->   Operation 121 'getelementptr' 'in_features_addr_45' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_8 = add i14 %trunc_ln18, i14 180" [pool.cc:22]   --->   Operation 122 'add' 'add_ln22_8' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 123 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_9 = add i14 %add_ln22_8, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 123 'add' 'add_ln22_9' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i14 %add_ln22_9" [pool.cc:22]   --->   Operation 124 'zext' 'zext_ln22_4' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%in_features_addr_46 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_4" [pool.cc:22]   --->   Operation 125 'getelementptr' 'in_features_addr_46' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_7 = add i14 %trunc_ln18, i14 200" [pool.cc:18]   --->   Operation 126 'add' 'add_ln18_7' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 127 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_8 = add i14 %add_ln18_7, i14 %zext_ln14_17_cast" [pool.cc:18]   --->   Operation 127 'add' 'add_ln18_8' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i14 %add_ln18_8" [pool.cc:18]   --->   Operation 128 'zext' 'zext_ln18_8' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%in_features_addr_47 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_8" [pool.cc:18]   --->   Operation 129 'getelementptr' 'in_features_addr_47' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_10 = add i14 %trunc_ln18, i14 220" [pool.cc:22]   --->   Operation 130 'add' 'add_ln22_10' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 131 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_11 = add i14 %add_ln22_10, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 131 'add' 'add_ln22_11' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i14 %add_ln22_11" [pool.cc:22]   --->   Operation 132 'zext' 'zext_ln22_5' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%in_features_addr_48 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_5" [pool.cc:22]   --->   Operation 133 'getelementptr' 'in_features_addr_48' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_9 = add i14 %trunc_ln18, i14 240" [pool.cc:18]   --->   Operation 134 'add' 'add_ln18_9' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 135 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_10 = add i14 %add_ln18_9, i14 %zext_ln14_17_cast" [pool.cc:18]   --->   Operation 135 'add' 'add_ln18_10' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i14 %add_ln18_10" [pool.cc:18]   --->   Operation 136 'zext' 'zext_ln18_9' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%in_features_addr_49 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_9" [pool.cc:18]   --->   Operation 137 'getelementptr' 'in_features_addr_49' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_12 = add i14 %trunc_ln18, i14 260" [pool.cc:22]   --->   Operation 138 'add' 'add_ln22_12' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 139 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_13 = add i14 %add_ln22_12, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 139 'add' 'add_ln22_13' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln22_6 = zext i14 %add_ln22_13" [pool.cc:22]   --->   Operation 140 'zext' 'zext_ln22_6' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%in_features_addr_50 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_6" [pool.cc:22]   --->   Operation 141 'getelementptr' 'in_features_addr_50' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (1.23ns)   --->   "%max = load i14 %in_features_addr" [pool.cc:18]   --->   Operation 142 'load' 'max' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 143 [2/2] (1.23ns)   --->   "%max_65 = load i14 %in_features_addr_38" [pool.cc:22]   --->   Operation 143 'load' 'max_65' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 144 [2/2] (1.23ns)   --->   "%max_71 = load i14 %in_features_addr_39" [pool.cc:18]   --->   Operation 144 'load' 'max_71' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 145 [2/2] (1.23ns)   --->   "%max_72 = load i14 %in_features_addr_40" [pool.cc:22]   --->   Operation 145 'load' 'max_72' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 146 [2/2] (1.23ns)   --->   "%max_78 = load i14 %in_features_addr_41" [pool.cc:18]   --->   Operation 146 'load' 'max_78' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 147 [2/2] (1.23ns)   --->   "%max_79 = load i14 %in_features_addr_42" [pool.cc:22]   --->   Operation 147 'load' 'max_79' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 148 [2/2] (1.23ns)   --->   "%max_85 = load i14 %in_features_addr_43" [pool.cc:18]   --->   Operation 148 'load' 'max_85' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 149 [2/2] (1.23ns)   --->   "%max_86 = load i14 %in_features_addr_44" [pool.cc:22]   --->   Operation 149 'load' 'max_86' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 150 [2/2] (1.23ns)   --->   "%max_92 = load i14 %in_features_addr_45" [pool.cc:18]   --->   Operation 150 'load' 'max_92' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 151 [2/2] (1.23ns)   --->   "%max_93 = load i14 %in_features_addr_46" [pool.cc:22]   --->   Operation 151 'load' 'max_93' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 152 [2/2] (1.23ns)   --->   "%max_99 = load i14 %in_features_addr_47" [pool.cc:18]   --->   Operation 152 'load' 'max_99' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 153 [2/2] (1.23ns)   --->   "%max_100 = load i14 %in_features_addr_48" [pool.cc:22]   --->   Operation 153 'load' 'max_100' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 154 [2/2] (1.23ns)   --->   "%max_106 = load i14 %in_features_addr_49" [pool.cc:18]   --->   Operation 154 'load' 'max_106' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 155 [2/2] (1.23ns)   --->   "%max_107 = load i14 %in_features_addr_50" [pool.cc:22]   --->   Operation 155 'load' 'max_107' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_1 : Operation 156 [1/1] (0.78ns)   --->   "%add_ln14 = add i5 %r_1, i5 2" [pool.cc:14]   --->   Operation 156 'add' 'add_ln14' <Predicate = (icmp_ln14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.42ns)   --->   "%store_ln14 = store i5 %add_ln14, i5 %r" [pool.cc:14]   --->   Operation 157 'store' 'store_ln14' <Predicate = (icmp_ln14)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_11 = add i14 %trunc_ln18, i14 280" [pool.cc:18]   --->   Operation 158 'add' 'add_ln18_11' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 159 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_12 = add i14 %add_ln18_11, i14 %zext_ln14_17_cast" [pool.cc:18]   --->   Operation 159 'add' 'add_ln18_12' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i14 %add_ln18_12" [pool.cc:18]   --->   Operation 160 'zext' 'zext_ln18_10' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%in_features_addr_51 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_10" [pool.cc:18]   --->   Operation 161 'getelementptr' 'in_features_addr_51' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_14 = add i14 %trunc_ln18, i14 300" [pool.cc:22]   --->   Operation 162 'add' 'add_ln22_14' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 163 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_15 = add i14 %add_ln22_14, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 163 'add' 'add_ln22_15' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln22_7 = zext i14 %add_ln22_15" [pool.cc:22]   --->   Operation 164 'zext' 'zext_ln22_7' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%in_features_addr_52 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_7" [pool.cc:22]   --->   Operation 165 'getelementptr' 'in_features_addr_52' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.83ns)   --->   "%add_ln18_13 = add i14 %trunc_ln18, i14 320" [pool.cc:18]   --->   Operation 166 'add' 'add_ln18_13' <Predicate = (icmp_ln14)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_1891_cast = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln18_13, i32 5, i32 13" [pool.cc:18]   --->   Operation 167 'partselect' 'tmp_1891_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %tmp_1891_cast, i5 %add_ln12_7_read" [pool.cc:18]   --->   Operation 168 'bitconcatenate' 'tmp_91' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i14 %tmp_91" [pool.cc:18]   --->   Operation 169 'zext' 'zext_ln18_11' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%in_features_addr_53 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_11" [pool.cc:18]   --->   Operation 170 'getelementptr' 'in_features_addr_53' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_16 = add i14 %trunc_ln18, i14 340" [pool.cc:22]   --->   Operation 171 'add' 'add_ln22_16' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 172 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_17 = add i14 %add_ln22_16, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 172 'add' 'add_ln22_17' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln22_8 = zext i14 %add_ln22_17" [pool.cc:22]   --->   Operation 173 'zext' 'zext_ln22_8' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%in_features_addr_54 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_8" [pool.cc:22]   --->   Operation 174 'getelementptr' 'in_features_addr_54' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_14 = add i14 %trunc_ln18, i14 360" [pool.cc:18]   --->   Operation 175 'add' 'add_ln18_14' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 176 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_15 = add i14 %add_ln18_14, i14 %zext_ln14_17_cast" [pool.cc:18]   --->   Operation 176 'add' 'add_ln18_15' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i14 %add_ln18_15" [pool.cc:18]   --->   Operation 177 'zext' 'zext_ln18_12' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%in_features_addr_55 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_12" [pool.cc:18]   --->   Operation 178 'getelementptr' 'in_features_addr_55' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_18 = add i14 %trunc_ln18, i14 380" [pool.cc:22]   --->   Operation 179 'add' 'add_ln22_18' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 180 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_19 = add i14 %add_ln22_18, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 180 'add' 'add_ln22_19' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln22_9 = zext i14 %add_ln22_19" [pool.cc:22]   --->   Operation 181 'zext' 'zext_ln22_9' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%in_features_addr_56 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_9" [pool.cc:22]   --->   Operation 182 'getelementptr' 'in_features_addr_56' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_16 = add i14 %trunc_ln18, i14 400" [pool.cc:18]   --->   Operation 183 'add' 'add_ln18_16' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 184 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_17 = add i14 %add_ln18_16, i14 %zext_ln14_17_cast" [pool.cc:18]   --->   Operation 184 'add' 'add_ln18_17' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i14 %add_ln18_17" [pool.cc:18]   --->   Operation 185 'zext' 'zext_ln18_13' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%in_features_addr_57 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_13" [pool.cc:18]   --->   Operation 186 'getelementptr' 'in_features_addr_57' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_20 = add i14 %trunc_ln18, i14 420" [pool.cc:22]   --->   Operation 187 'add' 'add_ln22_20' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 188 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_21 = add i14 %add_ln22_20, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 188 'add' 'add_ln22_21' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln22_10 = zext i14 %add_ln22_21" [pool.cc:22]   --->   Operation 189 'zext' 'zext_ln22_10' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%in_features_addr_58 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_10" [pool.cc:22]   --->   Operation 190 'getelementptr' 'in_features_addr_58' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_18 = add i14 %trunc_ln18, i14 440" [pool.cc:18]   --->   Operation 191 'add' 'add_ln18_18' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 192 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_19 = add i14 %add_ln18_18, i14 %zext_ln14_17_cast" [pool.cc:18]   --->   Operation 192 'add' 'add_ln18_19' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i14 %add_ln18_19" [pool.cc:18]   --->   Operation 193 'zext' 'zext_ln18_14' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%in_features_addr_59 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_14" [pool.cc:18]   --->   Operation 194 'getelementptr' 'in_features_addr_59' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_22 = add i14 %trunc_ln18, i14 460" [pool.cc:22]   --->   Operation 195 'add' 'add_ln22_22' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 196 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_23 = add i14 %add_ln22_22, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 196 'add' 'add_ln22_23' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln22_11 = zext i14 %add_ln22_23" [pool.cc:22]   --->   Operation 197 'zext' 'zext_ln22_11' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%in_features_addr_60 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_11" [pool.cc:22]   --->   Operation 198 'getelementptr' 'in_features_addr_60' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.83ns)   --->   "%add_ln18_20 = add i14 %trunc_ln18, i14 480" [pool.cc:18]   --->   Operation 199 'add' 'add_ln18_20' <Predicate = (icmp_ln14)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_1894_cast = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln18_20, i32 5, i32 13" [pool.cc:18]   --->   Operation 200 'partselect' 'tmp_1894_cast' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %tmp_1894_cast, i5 %add_ln12_7_read" [pool.cc:18]   --->   Operation 201 'bitconcatenate' 'tmp_92' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i14 %tmp_92" [pool.cc:18]   --->   Operation 202 'zext' 'zext_ln18_15' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%in_features_addr_61 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_15" [pool.cc:18]   --->   Operation 203 'getelementptr' 'in_features_addr_61' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_24 = add i14 %trunc_ln18, i14 500" [pool.cc:22]   --->   Operation 204 'add' 'add_ln22_24' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 205 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_25 = add i14 %add_ln22_24, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 205 'add' 'add_ln22_25' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln22_12 = zext i14 %add_ln22_25" [pool.cc:22]   --->   Operation 206 'zext' 'zext_ln22_12' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%in_features_addr_62 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_12" [pool.cc:22]   --->   Operation 207 'getelementptr' 'in_features_addr_62' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_21 = add i14 %trunc_ln18, i14 520" [pool.cc:18]   --->   Operation 208 'add' 'add_ln18_21' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 209 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln18_22 = add i14 %add_ln18_21, i14 %zext_ln14_17_cast" [pool.cc:18]   --->   Operation 209 'add' 'add_ln18_22' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i14 %add_ln18_22" [pool.cc:18]   --->   Operation 210 'zext' 'zext_ln18_16' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%in_features_addr_63 = getelementptr i32 %in_features, i64 0, i64 %zext_ln18_16" [pool.cc:18]   --->   Operation 211 'getelementptr' 'in_features_addr_63' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_26 = add i14 %trunc_ln18, i14 540" [pool.cc:22]   --->   Operation 212 'add' 'add_ln22_26' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 213 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_27 = add i14 %add_ln22_26, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 213 'add' 'add_ln22_27' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln22_13 = zext i14 %add_ln22_27" [pool.cc:22]   --->   Operation 214 'zext' 'zext_ln22_13' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%in_features_addr_64 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_13" [pool.cc:22]   --->   Operation 215 'getelementptr' 'in_features_addr_64' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %r_1, i32 1, i32 4" [pool.cc:14]   --->   Operation 216 'partselect' 'tmp_93' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 217 [1/2] (1.23ns)   --->   "%max = load i14 %in_features_addr" [pool.cc:18]   --->   Operation 217 'load' 'max' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 218 [1/2] (1.23ns)   --->   "%max_65 = load i14 %in_features_addr_38" [pool.cc:22]   --->   Operation 218 'load' 'max_65' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %max_65" [pool.cc:22]   --->   Operation 219 'bitcast' 'bitcast_ln22' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22, i32 23, i32 30" [pool.cc:22]   --->   Operation 220 'partselect' 'tmp_96' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln22_4 = trunc i32 %bitcast_ln22" [pool.cc:22]   --->   Operation 221 'trunc' 'trunc_ln22_4' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i32 %max" [pool.cc:22]   --->   Operation 222 'bitcast' 'bitcast_ln22_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_1, i32 23, i32 30" [pool.cc:22]   --->   Operation 223 'partselect' 'tmp_97' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = trunc i32 %bitcast_ln22_1" [pool.cc:22]   --->   Operation 224 'trunc' 'trunc_ln22_5' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.76ns)   --->   "%icmp_ln22 = icmp_ne  i8 %tmp_96, i8 255" [pool.cc:22]   --->   Operation 225 'icmp' 'icmp_ln22' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.92ns)   --->   "%icmp_ln22_1 = icmp_eq  i23 %trunc_ln22_4, i23 0" [pool.cc:22]   --->   Operation 226 'icmp' 'icmp_ln22_1' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.76ns)   --->   "%icmp_ln22_2 = icmp_ne  i8 %tmp_97, i8 255" [pool.cc:22]   --->   Operation 227 'icmp' 'icmp_ln22_2' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.92ns)   --->   "%icmp_ln22_3 = icmp_eq  i23 %trunc_ln22_5, i23 0" [pool.cc:22]   --->   Operation 228 'icmp' 'icmp_ln22_3' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.60ns)   --->   Input mux for Operation 229 '%tmp_98 = fcmp_ogt  i32 %max_65, i32 %max'
ST_2 : Operation 229 [2/2] (1.17ns)   --->   "%tmp_98 = fcmp_ogt  i32 %max_65, i32 %max" [pool.cc:22]   --->   Operation 229 'fcmp' 'tmp_98' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%empty = or i5 %r_1, i5 1" [pool.cc:14]   --->   Operation 230 'or' 'empty' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln22_15 = zext i5 %empty" [pool.cc:22]   --->   Operation 231 'zext' 'zext_ln22_15' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (2.14ns)   --->   "%mul_ln22 = mul i14 %zext_ln22_15, i14 560" [pool.cc:22]   --->   Operation 232 'mul' 'mul_ln22' <Predicate = (icmp_ln14)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/2] (1.23ns)   --->   "%max_71 = load i14 %in_features_addr_39" [pool.cc:18]   --->   Operation 233 'load' 'max_71' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 234 [1/2] (1.23ns)   --->   "%max_72 = load i14 %in_features_addr_40" [pool.cc:22]   --->   Operation 234 'load' 'max_72' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln22_6 = bitcast i32 %max_72" [pool.cc:22]   --->   Operation 235 'bitcast' 'bitcast_ln22_6' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_6, i32 23, i32 30" [pool.cc:22]   --->   Operation 236 'partselect' 'tmp_107' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln22_13 = trunc i32 %bitcast_ln22_6" [pool.cc:22]   --->   Operation 237 'trunc' 'trunc_ln22_13' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln22_7 = bitcast i32 %max_71" [pool.cc:22]   --->   Operation 238 'bitcast' 'bitcast_ln22_7' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_7, i32 23, i32 30" [pool.cc:22]   --->   Operation 239 'partselect' 'tmp_108' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln22_14 = trunc i32 %bitcast_ln22_7" [pool.cc:22]   --->   Operation 240 'trunc' 'trunc_ln22_14' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.76ns)   --->   "%icmp_ln22_12 = icmp_ne  i8 %tmp_107, i8 255" [pool.cc:22]   --->   Operation 241 'icmp' 'icmp_ln22_12' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.92ns)   --->   "%icmp_ln22_13 = icmp_eq  i23 %trunc_ln22_13, i23 0" [pool.cc:22]   --->   Operation 242 'icmp' 'icmp_ln22_13' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.76ns)   --->   "%icmp_ln22_14 = icmp_ne  i8 %tmp_108, i8 255" [pool.cc:22]   --->   Operation 243 'icmp' 'icmp_ln22_14' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.92ns)   --->   "%icmp_ln22_15 = icmp_eq  i23 %trunc_ln22_14, i23 0" [pool.cc:22]   --->   Operation 244 'icmp' 'icmp_ln22_15' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.60ns)   --->   Input mux for Operation 245 '%tmp_109 = fcmp_ogt  i32 %max_72, i32 %max_71'
ST_2 : Operation 245 [2/2] (1.17ns)   --->   "%tmp_109 = fcmp_ogt  i32 %max_72, i32 %max_71" [pool.cc:22]   --->   Operation 245 'fcmp' 'tmp_109' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/2] (1.23ns)   --->   "%max_78 = load i14 %in_features_addr_41" [pool.cc:18]   --->   Operation 246 'load' 'max_78' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 247 [1/2] (1.23ns)   --->   "%max_79 = load i14 %in_features_addr_42" [pool.cc:22]   --->   Operation 247 'load' 'max_79' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln22_12 = bitcast i32 %max_79" [pool.cc:22]   --->   Operation 248 'bitcast' 'bitcast_ln22_12' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_12, i32 23, i32 30" [pool.cc:22]   --->   Operation 249 'partselect' 'tmp_116' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln22_19 = trunc i32 %bitcast_ln22_12" [pool.cc:22]   --->   Operation 250 'trunc' 'trunc_ln22_19' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln22_13 = bitcast i32 %max_78" [pool.cc:22]   --->   Operation 251 'bitcast' 'bitcast_ln22_13' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_13, i32 23, i32 30" [pool.cc:22]   --->   Operation 252 'partselect' 'tmp_117' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln22_20 = trunc i32 %bitcast_ln22_13" [pool.cc:22]   --->   Operation 253 'trunc' 'trunc_ln22_20' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.76ns)   --->   "%icmp_ln22_24 = icmp_ne  i8 %tmp_116, i8 255" [pool.cc:22]   --->   Operation 254 'icmp' 'icmp_ln22_24' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.92ns)   --->   "%icmp_ln22_25 = icmp_eq  i23 %trunc_ln22_19, i23 0" [pool.cc:22]   --->   Operation 255 'icmp' 'icmp_ln22_25' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.76ns)   --->   "%icmp_ln22_26 = icmp_ne  i8 %tmp_117, i8 255" [pool.cc:22]   --->   Operation 256 'icmp' 'icmp_ln22_26' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.92ns)   --->   "%icmp_ln22_27 = icmp_eq  i23 %trunc_ln22_20, i23 0" [pool.cc:22]   --->   Operation 257 'icmp' 'icmp_ln22_27' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.60ns)   --->   Input mux for Operation 258 '%tmp_118 = fcmp_ogt  i32 %max_79, i32 %max_78'
ST_2 : Operation 258 [2/2] (1.17ns)   --->   "%tmp_118 = fcmp_ogt  i32 %max_79, i32 %max_78" [pool.cc:22]   --->   Operation 258 'fcmp' 'tmp_118' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/2] (1.23ns)   --->   "%max_85 = load i14 %in_features_addr_43" [pool.cc:18]   --->   Operation 259 'load' 'max_85' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 260 [1/2] (1.23ns)   --->   "%max_86 = load i14 %in_features_addr_44" [pool.cc:22]   --->   Operation 260 'load' 'max_86' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln22_18 = bitcast i32 %max_86" [pool.cc:22]   --->   Operation 261 'bitcast' 'bitcast_ln22_18' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_18, i32 23, i32 30" [pool.cc:22]   --->   Operation 262 'partselect' 'tmp_125' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln22_25 = trunc i32 %bitcast_ln22_18" [pool.cc:22]   --->   Operation 263 'trunc' 'trunc_ln22_25' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%bitcast_ln22_19 = bitcast i32 %max_85" [pool.cc:22]   --->   Operation 264 'bitcast' 'bitcast_ln22_19' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_19, i32 23, i32 30" [pool.cc:22]   --->   Operation 265 'partselect' 'tmp_126' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln22_26 = trunc i32 %bitcast_ln22_19" [pool.cc:22]   --->   Operation 266 'trunc' 'trunc_ln22_26' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.76ns)   --->   "%icmp_ln22_36 = icmp_ne  i8 %tmp_125, i8 255" [pool.cc:22]   --->   Operation 267 'icmp' 'icmp_ln22_36' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.92ns)   --->   "%icmp_ln22_37 = icmp_eq  i23 %trunc_ln22_25, i23 0" [pool.cc:22]   --->   Operation 268 'icmp' 'icmp_ln22_37' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.76ns)   --->   "%icmp_ln22_38 = icmp_ne  i8 %tmp_126, i8 255" [pool.cc:22]   --->   Operation 269 'icmp' 'icmp_ln22_38' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.92ns)   --->   "%icmp_ln22_39 = icmp_eq  i23 %trunc_ln22_26, i23 0" [pool.cc:22]   --->   Operation 270 'icmp' 'icmp_ln22_39' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.60ns)   --->   Input mux for Operation 271 '%tmp_127 = fcmp_ogt  i32 %max_86, i32 %max_85'
ST_2 : Operation 271 [2/2] (1.17ns)   --->   "%tmp_127 = fcmp_ogt  i32 %max_86, i32 %max_85" [pool.cc:22]   --->   Operation 271 'fcmp' 'tmp_127' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/2] (1.23ns)   --->   "%max_92 = load i14 %in_features_addr_45" [pool.cc:18]   --->   Operation 272 'load' 'max_92' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 273 [1/2] (1.23ns)   --->   "%max_93 = load i14 %in_features_addr_46" [pool.cc:22]   --->   Operation 273 'load' 'max_93' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln22_24 = bitcast i32 %max_93" [pool.cc:22]   --->   Operation 274 'bitcast' 'bitcast_ln22_24' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_24, i32 23, i32 30" [pool.cc:22]   --->   Operation 275 'partselect' 'tmp_134' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln22_31 = trunc i32 %bitcast_ln22_24" [pool.cc:22]   --->   Operation 276 'trunc' 'trunc_ln22_31' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%bitcast_ln22_25 = bitcast i32 %max_92" [pool.cc:22]   --->   Operation 277 'bitcast' 'bitcast_ln22_25' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_25, i32 23, i32 30" [pool.cc:22]   --->   Operation 278 'partselect' 'tmp_135' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln22_32 = trunc i32 %bitcast_ln22_25" [pool.cc:22]   --->   Operation 279 'trunc' 'trunc_ln22_32' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.76ns)   --->   "%icmp_ln22_48 = icmp_ne  i8 %tmp_134, i8 255" [pool.cc:22]   --->   Operation 280 'icmp' 'icmp_ln22_48' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.92ns)   --->   "%icmp_ln22_49 = icmp_eq  i23 %trunc_ln22_31, i23 0" [pool.cc:22]   --->   Operation 281 'icmp' 'icmp_ln22_49' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.76ns)   --->   "%icmp_ln22_50 = icmp_ne  i8 %tmp_135, i8 255" [pool.cc:22]   --->   Operation 282 'icmp' 'icmp_ln22_50' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.92ns)   --->   "%icmp_ln22_51 = icmp_eq  i23 %trunc_ln22_32, i23 0" [pool.cc:22]   --->   Operation 283 'icmp' 'icmp_ln22_51' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.60ns)   --->   Input mux for Operation 284 '%tmp_136 = fcmp_ogt  i32 %max_93, i32 %max_92'
ST_2 : Operation 284 [2/2] (1.17ns)   --->   "%tmp_136 = fcmp_ogt  i32 %max_93, i32 %max_92" [pool.cc:22]   --->   Operation 284 'fcmp' 'tmp_136' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/2] (1.23ns)   --->   "%max_99 = load i14 %in_features_addr_47" [pool.cc:18]   --->   Operation 285 'load' 'max_99' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 286 [1/2] (1.23ns)   --->   "%max_100 = load i14 %in_features_addr_48" [pool.cc:22]   --->   Operation 286 'load' 'max_100' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln22_30 = bitcast i32 %max_100" [pool.cc:22]   --->   Operation 287 'bitcast' 'bitcast_ln22_30' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_30, i32 23, i32 30" [pool.cc:22]   --->   Operation 288 'partselect' 'tmp_143' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln22_37 = trunc i32 %bitcast_ln22_30" [pool.cc:22]   --->   Operation 289 'trunc' 'trunc_ln22_37' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln22_31 = bitcast i32 %max_99" [pool.cc:22]   --->   Operation 290 'bitcast' 'bitcast_ln22_31' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_31, i32 23, i32 30" [pool.cc:22]   --->   Operation 291 'partselect' 'tmp_144' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln22_38 = trunc i32 %bitcast_ln22_31" [pool.cc:22]   --->   Operation 292 'trunc' 'trunc_ln22_38' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.76ns)   --->   "%icmp_ln22_60 = icmp_ne  i8 %tmp_143, i8 255" [pool.cc:22]   --->   Operation 293 'icmp' 'icmp_ln22_60' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.92ns)   --->   "%icmp_ln22_61 = icmp_eq  i23 %trunc_ln22_37, i23 0" [pool.cc:22]   --->   Operation 294 'icmp' 'icmp_ln22_61' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.76ns)   --->   "%icmp_ln22_62 = icmp_ne  i8 %tmp_144, i8 255" [pool.cc:22]   --->   Operation 295 'icmp' 'icmp_ln22_62' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.92ns)   --->   "%icmp_ln22_63 = icmp_eq  i23 %trunc_ln22_38, i23 0" [pool.cc:22]   --->   Operation 296 'icmp' 'icmp_ln22_63' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.60ns)   --->   Input mux for Operation 297 '%tmp_145 = fcmp_ogt  i32 %max_100, i32 %max_99'
ST_2 : Operation 297 [2/2] (1.17ns)   --->   "%tmp_145 = fcmp_ogt  i32 %max_100, i32 %max_99" [pool.cc:22]   --->   Operation 297 'fcmp' 'tmp_145' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/2] (1.23ns)   --->   "%max_106 = load i14 %in_features_addr_49" [pool.cc:18]   --->   Operation 298 'load' 'max_106' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 299 [1/2] (1.23ns)   --->   "%max_107 = load i14 %in_features_addr_50" [pool.cc:22]   --->   Operation 299 'load' 'max_107' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 300 [2/2] (1.23ns)   --->   "%max_113 = load i14 %in_features_addr_51" [pool.cc:18]   --->   Operation 300 'load' 'max_113' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 301 [2/2] (1.23ns)   --->   "%max_114 = load i14 %in_features_addr_52" [pool.cc:22]   --->   Operation 301 'load' 'max_114' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 302 [2/2] (1.23ns)   --->   "%max_120 = load i14 %in_features_addr_53" [pool.cc:18]   --->   Operation 302 'load' 'max_120' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 303 [2/2] (1.23ns)   --->   "%max_121 = load i14 %in_features_addr_54" [pool.cc:22]   --->   Operation 303 'load' 'max_121' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 304 [2/2] (1.23ns)   --->   "%max_127 = load i14 %in_features_addr_55" [pool.cc:18]   --->   Operation 304 'load' 'max_127' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 305 [2/2] (1.23ns)   --->   "%max_128 = load i14 %in_features_addr_56" [pool.cc:22]   --->   Operation 305 'load' 'max_128' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 306 [2/2] (1.23ns)   --->   "%max_134 = load i14 %in_features_addr_57" [pool.cc:18]   --->   Operation 306 'load' 'max_134' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 307 [2/2] (1.23ns)   --->   "%max_135 = load i14 %in_features_addr_58" [pool.cc:22]   --->   Operation 307 'load' 'max_135' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 308 [2/2] (1.23ns)   --->   "%max_141 = load i14 %in_features_addr_59" [pool.cc:18]   --->   Operation 308 'load' 'max_141' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 309 [2/2] (1.23ns)   --->   "%max_142 = load i14 %in_features_addr_60" [pool.cc:22]   --->   Operation 309 'load' 'max_142' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 310 [2/2] (1.23ns)   --->   "%max_148 = load i14 %in_features_addr_61" [pool.cc:18]   --->   Operation 310 'load' 'max_148' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 311 [2/2] (1.23ns)   --->   "%max_149 = load i14 %in_features_addr_62" [pool.cc:22]   --->   Operation 311 'load' 'max_149' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 312 [2/2] (1.23ns)   --->   "%max_155 = load i14 %in_features_addr_63" [pool.cc:18]   --->   Operation 312 'load' 'max_155' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_2 : Operation 313 [2/2] (1.23ns)   --->   "%max_156 = load i14 %in_features_addr_64" [pool.cc:22]   --->   Operation 313 'load' 'max_156' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_1)   --->   "%or_ln22_4 = or i1 %icmp_ln22_1, i1 %icmp_ln22" [pool.cc:22]   --->   Operation 314 'or' 'or_ln22_4' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_1)   --->   "%or_ln22_5 = or i1 %icmp_ln22_3, i1 %icmp_ln22_2" [pool.cc:22]   --->   Operation 315 'or' 'or_ln22_5' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_1)   --->   "%and_ln22 = and i1 %or_ln22_4, i1 %or_ln22_5" [pool.cc:22]   --->   Operation 316 'and' 'and_ln22' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/2] (2.78ns)   --->   "%tmp_98 = fcmp_ogt  i32 %max_65, i32 %max" [pool.cc:22]   --->   Operation 317 'fcmp' 'tmp_98' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_1 = and i1 %and_ln22, i1 %tmp_98" [pool.cc:22]   --->   Operation 318 'and' 'and_ln22_1' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %and_ln22_1, i14 %add_ln22_1, i14 %tmp_89" [pool.cc:22]   --->   Operation 319 'select' 'select_ln22' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_99 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [pool.cc:22]   --->   Operation 320 'bitconcatenate' 'tmp_99' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln22_16 = zext i10 %tmp_99" [pool.cc:22]   --->   Operation 321 'zext' 'zext_ln22_16' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_100 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty, i2 0" [pool.cc:22]   --->   Operation 322 'bitconcatenate' 'tmp_100' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln22_17 = zext i7 %tmp_100" [pool.cc:22]   --->   Operation 323 'zext' 'zext_ln22_17' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.78ns)   --->   "%sub_ln22 = sub i11 %zext_ln22_16, i11 %zext_ln22_17" [pool.cc:22]   --->   Operation 324 'sub' 'sub_ln22' <Predicate = (icmp_ln14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.83ns)   --->   "%add_ln22_28 = add i14 %mul_ln22, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 325 'add' 'add_ln22_28' <Predicate = (icmp_ln14)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln22_18 = zext i14 %add_ln22_28" [pool.cc:22]   --->   Operation 326 'zext' 'zext_ln22_18' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%in_features_addr_66 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_18" [pool.cc:22]   --->   Operation 327 'getelementptr' 'in_features_addr_66' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%or_ln22_7 = or i11 %sub_ln22, i11 2" [pool.cc:22]   --->   Operation 328 'or' 'or_ln22_7' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = trunc i11 %or_ln22_7" [pool.cc:22]   --->   Operation 329 'trunc' 'trunc_ln22_7' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln22_7, i4 0" [pool.cc:22]   --->   Operation 330 'bitconcatenate' 'p_shl9' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln22_7, i2 0" [pool.cc:22]   --->   Operation 331 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln22_5 = sext i13 %tmp_9" [pool.cc:22]   --->   Operation 332 'sext' 'sext_ln22_5' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_31 = add i14 %p_shl9, i14 %sext_ln22_5" [pool.cc:22]   --->   Operation 333 'add' 'add_ln22_31' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 334 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_32 = add i14 %add_ln22_31, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 334 'add' 'add_ln22_32' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln22_20 = zext i14 %add_ln22_32" [pool.cc:22]   --->   Operation 335 'zext' 'zext_ln22_20' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%in_features_addr_68 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_20" [pool.cc:22]   --->   Operation 336 'getelementptr' 'in_features_addr_68' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_35 = add i14 %mul_ln22, i14 80" [pool.cc:22]   --->   Operation 337 'add' 'add_ln22_35' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 338 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_36 = add i14 %add_ln22_35, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 338 'add' 'add_ln22_36' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln22_22 = zext i14 %add_ln22_36" [pool.cc:22]   --->   Operation 339 'zext' 'zext_ln22_22' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%in_features_addr_70 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_22" [pool.cc:22]   --->   Operation 340 'getelementptr' 'in_features_addr_70' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_39 = add i14 %mul_ln22, i14 120" [pool.cc:22]   --->   Operation 341 'add' 'add_ln22_39' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 342 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_40 = add i14 %add_ln22_39, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 342 'add' 'add_ln22_40' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln22_24 = zext i14 %add_ln22_40" [pool.cc:22]   --->   Operation 343 'zext' 'zext_ln22_24' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%in_features_addr_72 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_24" [pool.cc:22]   --->   Operation 344 'getelementptr' 'in_features_addr_72' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_43 = add i14 %mul_ln22, i14 160" [pool.cc:22]   --->   Operation 345 'add' 'add_ln22_43' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 346 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_44 = add i14 %add_ln22_43, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 346 'add' 'add_ln22_44' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln22_26 = zext i14 %add_ln22_44" [pool.cc:22]   --->   Operation 347 'zext' 'zext_ln22_26' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%in_features_addr_74 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_26" [pool.cc:22]   --->   Operation 348 'getelementptr' 'in_features_addr_74' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_47 = add i14 %mul_ln22, i14 200" [pool.cc:22]   --->   Operation 349 'add' 'add_ln22_47' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 350 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_48 = add i14 %add_ln22_47, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 350 'add' 'add_ln22_48' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln22_28 = zext i14 %add_ln22_48" [pool.cc:22]   --->   Operation 351 'zext' 'zext_ln22_28' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%in_features_addr_76 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_28" [pool.cc:22]   --->   Operation 352 'getelementptr' 'in_features_addr_76' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_51 = add i14 %mul_ln22, i14 240" [pool.cc:22]   --->   Operation 353 'add' 'add_ln22_51' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 354 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_52 = add i14 %add_ln22_51, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 354 'add' 'add_ln22_52' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln22_30 = zext i14 %add_ln22_52" [pool.cc:22]   --->   Operation 355 'zext' 'zext_ln22_30' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%in_features_addr_78 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_30" [pool.cc:22]   --->   Operation 356 'getelementptr' 'in_features_addr_78' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_55 = add i14 %mul_ln22, i14 280" [pool.cc:22]   --->   Operation 357 'add' 'add_ln22_55' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 358 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_56 = add i14 %add_ln22_55, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 358 'add' 'add_ln22_56' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln22_32 = zext i14 %add_ln22_56" [pool.cc:22]   --->   Operation 359 'zext' 'zext_ln22_32' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%in_features_addr_80 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_32" [pool.cc:22]   --->   Operation 360 'getelementptr' 'in_features_addr_80' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_59 = add i14 %mul_ln22, i14 320" [pool.cc:22]   --->   Operation 361 'add' 'add_ln22_59' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 362 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_60 = add i14 %add_ln22_59, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 362 'add' 'add_ln22_60' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln22_34 = zext i14 %add_ln22_60" [pool.cc:22]   --->   Operation 363 'zext' 'zext_ln22_34' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%in_features_addr_82 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_34" [pool.cc:22]   --->   Operation 364 'getelementptr' 'in_features_addr_82' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_63 = add i14 %mul_ln22, i14 360" [pool.cc:22]   --->   Operation 365 'add' 'add_ln22_63' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 366 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_64 = add i14 %add_ln22_63, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 366 'add' 'add_ln22_64' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln22_36 = zext i14 %add_ln22_64" [pool.cc:22]   --->   Operation 367 'zext' 'zext_ln22_36' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%in_features_addr_84 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_36" [pool.cc:22]   --->   Operation 368 'getelementptr' 'in_features_addr_84' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_67 = add i14 %mul_ln22, i14 400" [pool.cc:22]   --->   Operation 369 'add' 'add_ln22_67' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 370 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_68 = add i14 %add_ln22_67, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 370 'add' 'add_ln22_68' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln22_38 = zext i14 %add_ln22_68" [pool.cc:22]   --->   Operation 371 'zext' 'zext_ln22_38' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%in_features_addr_86 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_38" [pool.cc:22]   --->   Operation 372 'getelementptr' 'in_features_addr_86' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_71 = add i14 %mul_ln22, i14 440" [pool.cc:22]   --->   Operation 373 'add' 'add_ln22_71' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 374 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_72 = add i14 %add_ln22_71, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 374 'add' 'add_ln22_72' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln22_40 = zext i14 %add_ln22_72" [pool.cc:22]   --->   Operation 375 'zext' 'zext_ln22_40' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%in_features_addr_88 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_40" [pool.cc:22]   --->   Operation 376 'getelementptr' 'in_features_addr_88' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_75 = add i14 %mul_ln22, i14 480" [pool.cc:22]   --->   Operation 377 'add' 'add_ln22_75' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 378 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_76 = add i14 %add_ln22_75, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 378 'add' 'add_ln22_76' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln22_42 = zext i14 %add_ln22_76" [pool.cc:22]   --->   Operation 379 'zext' 'zext_ln22_42' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%in_features_addr_90 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_42" [pool.cc:22]   --->   Operation 380 'getelementptr' 'in_features_addr_90' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_79 = add i14 %mul_ln22, i14 520" [pool.cc:22]   --->   Operation 381 'add' 'add_ln22_79' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 382 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_80 = add i14 %add_ln22_79, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 382 'add' 'add_ln22_80' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln22_44 = zext i14 %add_ln22_80" [pool.cc:22]   --->   Operation 383 'zext' 'zext_ln22_44' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%in_features_addr_92 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_44" [pool.cc:22]   --->   Operation 384 'getelementptr' 'in_features_addr_92' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 385 [2/2] (1.23ns)   --->   "%max_67 = load i14 %in_features_addr_66" [pool.cc:22]   --->   Operation 385 'load' 'max_67' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_7)   --->   "%or_ln22_13 = or i1 %icmp_ln22_13, i1 %icmp_ln22_12" [pool.cc:22]   --->   Operation 386 'or' 'or_ln22_13' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_7)   --->   "%or_ln22_14 = or i1 %icmp_ln22_15, i1 %icmp_ln22_14" [pool.cc:22]   --->   Operation 387 'or' 'or_ln22_14' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_7)   --->   "%and_ln22_6 = and i1 %or_ln22_13, i1 %or_ln22_14" [pool.cc:22]   --->   Operation 388 'and' 'and_ln22_6' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/2] (2.78ns)   --->   "%tmp_109 = fcmp_ogt  i32 %max_72, i32 %max_71" [pool.cc:22]   --->   Operation 389 'fcmp' 'tmp_109' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_7 = and i1 %and_ln22_6, i1 %tmp_109" [pool.cc:22]   --->   Operation 390 'and' 'and_ln22_7' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_3 = select i1 %and_ln22_7, i14 %add_ln22_3, i14 %add_ln18_1" [pool.cc:22]   --->   Operation 391 'select' 'select_ln22_3' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 392 [2/2] (1.23ns)   --->   "%max_74 = load i14 %in_features_addr_68" [pool.cc:22]   --->   Operation 392 'load' 'max_74' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_13)   --->   "%or_ln22_19 = or i1 %icmp_ln22_25, i1 %icmp_ln22_24" [pool.cc:22]   --->   Operation 393 'or' 'or_ln22_19' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_13)   --->   "%or_ln22_20 = or i1 %icmp_ln22_27, i1 %icmp_ln22_26" [pool.cc:22]   --->   Operation 394 'or' 'or_ln22_20' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_13)   --->   "%and_ln22_12 = and i1 %or_ln22_19, i1 %or_ln22_20" [pool.cc:22]   --->   Operation 395 'and' 'and_ln22_12' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/2] (2.78ns)   --->   "%tmp_118 = fcmp_ogt  i32 %max_79, i32 %max_78" [pool.cc:22]   --->   Operation 396 'fcmp' 'tmp_118' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_13 = and i1 %and_ln22_12, i1 %tmp_118" [pool.cc:22]   --->   Operation 397 'and' 'and_ln22_13' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_6 = select i1 %and_ln22_13, i14 %add_ln22_5, i14 %add_ln18_3" [pool.cc:22]   --->   Operation 398 'select' 'select_ln22_6' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 399 [2/2] (1.23ns)   --->   "%max_81 = load i14 %in_features_addr_70" [pool.cc:22]   --->   Operation 399 'load' 'max_81' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_19)   --->   "%or_ln22_25 = or i1 %icmp_ln22_37, i1 %icmp_ln22_36" [pool.cc:22]   --->   Operation 400 'or' 'or_ln22_25' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_19)   --->   "%or_ln22_26 = or i1 %icmp_ln22_39, i1 %icmp_ln22_38" [pool.cc:22]   --->   Operation 401 'or' 'or_ln22_26' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_19)   --->   "%and_ln22_18 = and i1 %or_ln22_25, i1 %or_ln22_26" [pool.cc:22]   --->   Operation 402 'and' 'and_ln22_18' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/2] (2.78ns)   --->   "%tmp_127 = fcmp_ogt  i32 %max_86, i32 %max_85" [pool.cc:22]   --->   Operation 403 'fcmp' 'tmp_127' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_19 = and i1 %and_ln22_18, i1 %tmp_127" [pool.cc:22]   --->   Operation 404 'and' 'and_ln22_19' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_9 = select i1 %and_ln22_19, i14 %add_ln22_7, i14 %add_ln18_5" [pool.cc:22]   --->   Operation 405 'select' 'select_ln22_9' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 406 [2/2] (1.23ns)   --->   "%max_88 = load i14 %in_features_addr_72" [pool.cc:22]   --->   Operation 406 'load' 'max_88' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_25)   --->   "%or_ln22_31 = or i1 %icmp_ln22_49, i1 %icmp_ln22_48" [pool.cc:22]   --->   Operation 407 'or' 'or_ln22_31' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_25)   --->   "%or_ln22_32 = or i1 %icmp_ln22_51, i1 %icmp_ln22_50" [pool.cc:22]   --->   Operation 408 'or' 'or_ln22_32' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_25)   --->   "%and_ln22_24 = and i1 %or_ln22_31, i1 %or_ln22_32" [pool.cc:22]   --->   Operation 409 'and' 'and_ln22_24' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/2] (2.78ns)   --->   "%tmp_136 = fcmp_ogt  i32 %max_93, i32 %max_92" [pool.cc:22]   --->   Operation 410 'fcmp' 'tmp_136' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_25 = and i1 %and_ln22_24, i1 %tmp_136" [pool.cc:22]   --->   Operation 411 'and' 'and_ln22_25' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_12 = select i1 %and_ln22_25, i14 %add_ln22_9, i14 %tmp_90" [pool.cc:22]   --->   Operation 412 'select' 'select_ln22_12' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 413 [2/2] (1.23ns)   --->   "%max_95 = load i14 %in_features_addr_74" [pool.cc:22]   --->   Operation 413 'load' 'max_95' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_31)   --->   "%or_ln22_37 = or i1 %icmp_ln22_61, i1 %icmp_ln22_60" [pool.cc:22]   --->   Operation 414 'or' 'or_ln22_37' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_31)   --->   "%or_ln22_38 = or i1 %icmp_ln22_63, i1 %icmp_ln22_62" [pool.cc:22]   --->   Operation 415 'or' 'or_ln22_38' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_31)   --->   "%and_ln22_30 = and i1 %or_ln22_37, i1 %or_ln22_38" [pool.cc:22]   --->   Operation 416 'and' 'and_ln22_30' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/2] (2.78ns)   --->   "%tmp_145 = fcmp_ogt  i32 %max_100, i32 %max_99" [pool.cc:22]   --->   Operation 417 'fcmp' 'tmp_145' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_31 = and i1 %and_ln22_30, i1 %tmp_145" [pool.cc:22]   --->   Operation 418 'and' 'and_ln22_31' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_15 = select i1 %and_ln22_31, i14 %add_ln22_11, i14 %add_ln18_8" [pool.cc:22]   --->   Operation 419 'select' 'select_ln22_15' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 420 [2/2] (1.23ns)   --->   "%max_102 = load i14 %in_features_addr_76" [pool.cc:22]   --->   Operation 420 'load' 'max_102' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%bitcast_ln22_36 = bitcast i32 %max_107" [pool.cc:22]   --->   Operation 421 'bitcast' 'bitcast_ln22_36' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_36, i32 23, i32 30" [pool.cc:22]   --->   Operation 422 'partselect' 'tmp_152' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln22_43 = trunc i32 %bitcast_ln22_36" [pool.cc:22]   --->   Operation 423 'trunc' 'trunc_ln22_43' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%bitcast_ln22_37 = bitcast i32 %max_106" [pool.cc:22]   --->   Operation 424 'bitcast' 'bitcast_ln22_37' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_37, i32 23, i32 30" [pool.cc:22]   --->   Operation 425 'partselect' 'tmp_153' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln22_44 = trunc i32 %bitcast_ln22_37" [pool.cc:22]   --->   Operation 426 'trunc' 'trunc_ln22_44' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.76ns)   --->   "%icmp_ln22_72 = icmp_ne  i8 %tmp_152, i8 255" [pool.cc:22]   --->   Operation 427 'icmp' 'icmp_ln22_72' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.92ns)   --->   "%icmp_ln22_73 = icmp_eq  i23 %trunc_ln22_43, i23 0" [pool.cc:22]   --->   Operation 428 'icmp' 'icmp_ln22_73' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.76ns)   --->   "%icmp_ln22_74 = icmp_ne  i8 %tmp_153, i8 255" [pool.cc:22]   --->   Operation 429 'icmp' 'icmp_ln22_74' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.92ns)   --->   "%icmp_ln22_75 = icmp_eq  i23 %trunc_ln22_44, i23 0" [pool.cc:22]   --->   Operation 430 'icmp' 'icmp_ln22_75' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.60ns)   --->   Input mux for Operation 431 '%tmp_154 = fcmp_ogt  i32 %max_107, i32 %max_106'
ST_3 : Operation 431 [2/2] (1.17ns)   --->   "%tmp_154 = fcmp_ogt  i32 %max_107, i32 %max_106" [pool.cc:22]   --->   Operation 431 'fcmp' 'tmp_154' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [2/2] (1.23ns)   --->   "%max_109 = load i14 %in_features_addr_78" [pool.cc:22]   --->   Operation 432 'load' 'max_109' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 433 [1/2] (1.23ns)   --->   "%max_113 = load i14 %in_features_addr_51" [pool.cc:18]   --->   Operation 433 'load' 'max_113' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 434 [1/2] (1.23ns)   --->   "%max_114 = load i14 %in_features_addr_52" [pool.cc:22]   --->   Operation 434 'load' 'max_114' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%bitcast_ln22_42 = bitcast i32 %max_114" [pool.cc:22]   --->   Operation 435 'bitcast' 'bitcast_ln22_42' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_42, i32 23, i32 30" [pool.cc:22]   --->   Operation 436 'partselect' 'tmp_161' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln22_49 = trunc i32 %bitcast_ln22_42" [pool.cc:22]   --->   Operation 437 'trunc' 'trunc_ln22_49' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln22_43 = bitcast i32 %max_113" [pool.cc:22]   --->   Operation 438 'bitcast' 'bitcast_ln22_43' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_43, i32 23, i32 30" [pool.cc:22]   --->   Operation 439 'partselect' 'tmp_162' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln22_50 = trunc i32 %bitcast_ln22_43" [pool.cc:22]   --->   Operation 440 'trunc' 'trunc_ln22_50' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.76ns)   --->   "%icmp_ln22_84 = icmp_ne  i8 %tmp_161, i8 255" [pool.cc:22]   --->   Operation 441 'icmp' 'icmp_ln22_84' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.92ns)   --->   "%icmp_ln22_85 = icmp_eq  i23 %trunc_ln22_49, i23 0" [pool.cc:22]   --->   Operation 442 'icmp' 'icmp_ln22_85' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.76ns)   --->   "%icmp_ln22_86 = icmp_ne  i8 %tmp_162, i8 255" [pool.cc:22]   --->   Operation 443 'icmp' 'icmp_ln22_86' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (0.92ns)   --->   "%icmp_ln22_87 = icmp_eq  i23 %trunc_ln22_50, i23 0" [pool.cc:22]   --->   Operation 444 'icmp' 'icmp_ln22_87' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.60ns)   --->   Input mux for Operation 445 '%tmp_163 = fcmp_ogt  i32 %max_114, i32 %max_113'
ST_3 : Operation 445 [2/2] (1.17ns)   --->   "%tmp_163 = fcmp_ogt  i32 %max_114, i32 %max_113" [pool.cc:22]   --->   Operation 445 'fcmp' 'tmp_163' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [2/2] (1.23ns)   --->   "%max_116 = load i14 %in_features_addr_80" [pool.cc:22]   --->   Operation 446 'load' 'max_116' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 447 [1/2] (1.23ns)   --->   "%max_120 = load i14 %in_features_addr_53" [pool.cc:18]   --->   Operation 447 'load' 'max_120' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 448 [1/2] (1.23ns)   --->   "%max_121 = load i14 %in_features_addr_54" [pool.cc:22]   --->   Operation 448 'load' 'max_121' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln22_48 = bitcast i32 %max_121" [pool.cc:22]   --->   Operation 449 'bitcast' 'bitcast_ln22_48' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_48, i32 23, i32 30" [pool.cc:22]   --->   Operation 450 'partselect' 'tmp_170' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln22_55 = trunc i32 %bitcast_ln22_48" [pool.cc:22]   --->   Operation 451 'trunc' 'trunc_ln22_55' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln22_49 = bitcast i32 %max_120" [pool.cc:22]   --->   Operation 452 'bitcast' 'bitcast_ln22_49' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_49, i32 23, i32 30" [pool.cc:22]   --->   Operation 453 'partselect' 'tmp_171' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln22_56 = trunc i32 %bitcast_ln22_49" [pool.cc:22]   --->   Operation 454 'trunc' 'trunc_ln22_56' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.76ns)   --->   "%icmp_ln22_96 = icmp_ne  i8 %tmp_170, i8 255" [pool.cc:22]   --->   Operation 455 'icmp' 'icmp_ln22_96' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.92ns)   --->   "%icmp_ln22_97 = icmp_eq  i23 %trunc_ln22_55, i23 0" [pool.cc:22]   --->   Operation 456 'icmp' 'icmp_ln22_97' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.76ns)   --->   "%icmp_ln22_98 = icmp_ne  i8 %tmp_171, i8 255" [pool.cc:22]   --->   Operation 457 'icmp' 'icmp_ln22_98' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.92ns)   --->   "%icmp_ln22_99 = icmp_eq  i23 %trunc_ln22_56, i23 0" [pool.cc:22]   --->   Operation 458 'icmp' 'icmp_ln22_99' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.60ns)   --->   Input mux for Operation 459 '%tmp_172 = fcmp_ogt  i32 %max_121, i32 %max_120'
ST_3 : Operation 459 [2/2] (1.17ns)   --->   "%tmp_172 = fcmp_ogt  i32 %max_121, i32 %max_120" [pool.cc:22]   --->   Operation 459 'fcmp' 'tmp_172' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [2/2] (1.23ns)   --->   "%max_123 = load i14 %in_features_addr_82" [pool.cc:22]   --->   Operation 460 'load' 'max_123' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 461 [1/2] (1.23ns)   --->   "%max_127 = load i14 %in_features_addr_55" [pool.cc:18]   --->   Operation 461 'load' 'max_127' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 462 [1/2] (1.23ns)   --->   "%max_128 = load i14 %in_features_addr_56" [pool.cc:22]   --->   Operation 462 'load' 'max_128' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%bitcast_ln22_54 = bitcast i32 %max_128" [pool.cc:22]   --->   Operation 463 'bitcast' 'bitcast_ln22_54' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_54, i32 23, i32 30" [pool.cc:22]   --->   Operation 464 'partselect' 'tmp_179' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln22_61 = trunc i32 %bitcast_ln22_54" [pool.cc:22]   --->   Operation 465 'trunc' 'trunc_ln22_61' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%bitcast_ln22_55 = bitcast i32 %max_127" [pool.cc:22]   --->   Operation 466 'bitcast' 'bitcast_ln22_55' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_55, i32 23, i32 30" [pool.cc:22]   --->   Operation 467 'partselect' 'tmp_180' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln22_62 = trunc i32 %bitcast_ln22_55" [pool.cc:22]   --->   Operation 468 'trunc' 'trunc_ln22_62' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.76ns)   --->   "%icmp_ln22_108 = icmp_ne  i8 %tmp_179, i8 255" [pool.cc:22]   --->   Operation 469 'icmp' 'icmp_ln22_108' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.92ns)   --->   "%icmp_ln22_109 = icmp_eq  i23 %trunc_ln22_61, i23 0" [pool.cc:22]   --->   Operation 470 'icmp' 'icmp_ln22_109' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.76ns)   --->   "%icmp_ln22_110 = icmp_ne  i8 %tmp_180, i8 255" [pool.cc:22]   --->   Operation 471 'icmp' 'icmp_ln22_110' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.92ns)   --->   "%icmp_ln22_111 = icmp_eq  i23 %trunc_ln22_62, i23 0" [pool.cc:22]   --->   Operation 472 'icmp' 'icmp_ln22_111' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.60ns)   --->   Input mux for Operation 473 '%tmp_181 = fcmp_ogt  i32 %max_128, i32 %max_127'
ST_3 : Operation 473 [2/2] (1.17ns)   --->   "%tmp_181 = fcmp_ogt  i32 %max_128, i32 %max_127" [pool.cc:22]   --->   Operation 473 'fcmp' 'tmp_181' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [2/2] (1.23ns)   --->   "%max_130 = load i14 %in_features_addr_84" [pool.cc:22]   --->   Operation 474 'load' 'max_130' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 475 [1/2] (1.23ns)   --->   "%max_134 = load i14 %in_features_addr_57" [pool.cc:18]   --->   Operation 475 'load' 'max_134' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 476 [1/2] (1.23ns)   --->   "%max_135 = load i14 %in_features_addr_58" [pool.cc:22]   --->   Operation 476 'load' 'max_135' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%bitcast_ln22_60 = bitcast i32 %max_135" [pool.cc:22]   --->   Operation 477 'bitcast' 'bitcast_ln22_60' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_60, i32 23, i32 30" [pool.cc:22]   --->   Operation 478 'partselect' 'tmp_188' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln22_67 = trunc i32 %bitcast_ln22_60" [pool.cc:22]   --->   Operation 479 'trunc' 'trunc_ln22_67' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%bitcast_ln22_61 = bitcast i32 %max_134" [pool.cc:22]   --->   Operation 480 'bitcast' 'bitcast_ln22_61' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_61, i32 23, i32 30" [pool.cc:22]   --->   Operation 481 'partselect' 'tmp_189' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln22_68 = trunc i32 %bitcast_ln22_61" [pool.cc:22]   --->   Operation 482 'trunc' 'trunc_ln22_68' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.76ns)   --->   "%icmp_ln22_120 = icmp_ne  i8 %tmp_188, i8 255" [pool.cc:22]   --->   Operation 483 'icmp' 'icmp_ln22_120' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.92ns)   --->   "%icmp_ln22_121 = icmp_eq  i23 %trunc_ln22_67, i23 0" [pool.cc:22]   --->   Operation 484 'icmp' 'icmp_ln22_121' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.76ns)   --->   "%icmp_ln22_122 = icmp_ne  i8 %tmp_189, i8 255" [pool.cc:22]   --->   Operation 485 'icmp' 'icmp_ln22_122' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.92ns)   --->   "%icmp_ln22_123 = icmp_eq  i23 %trunc_ln22_68, i23 0" [pool.cc:22]   --->   Operation 486 'icmp' 'icmp_ln22_123' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.60ns)   --->   Input mux for Operation 487 '%tmp_190 = fcmp_ogt  i32 %max_135, i32 %max_134'
ST_3 : Operation 487 [2/2] (1.17ns)   --->   "%tmp_190 = fcmp_ogt  i32 %max_135, i32 %max_134" [pool.cc:22]   --->   Operation 487 'fcmp' 'tmp_190' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 488 [2/2] (1.23ns)   --->   "%max_137 = load i14 %in_features_addr_86" [pool.cc:22]   --->   Operation 488 'load' 'max_137' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 489 [1/2] (1.23ns)   --->   "%max_141 = load i14 %in_features_addr_59" [pool.cc:18]   --->   Operation 489 'load' 'max_141' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 490 [1/2] (1.23ns)   --->   "%max_142 = load i14 %in_features_addr_60" [pool.cc:22]   --->   Operation 490 'load' 'max_142' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%bitcast_ln22_66 = bitcast i32 %max_142" [pool.cc:22]   --->   Operation 491 'bitcast' 'bitcast_ln22_66' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_66, i32 23, i32 30" [pool.cc:22]   --->   Operation 492 'partselect' 'tmp_197' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln22_73 = trunc i32 %bitcast_ln22_66" [pool.cc:22]   --->   Operation 493 'trunc' 'trunc_ln22_73' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%bitcast_ln22_67 = bitcast i32 %max_141" [pool.cc:22]   --->   Operation 494 'bitcast' 'bitcast_ln22_67' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_67, i32 23, i32 30" [pool.cc:22]   --->   Operation 495 'partselect' 'tmp_198' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln22_74 = trunc i32 %bitcast_ln22_67" [pool.cc:22]   --->   Operation 496 'trunc' 'trunc_ln22_74' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.76ns)   --->   "%icmp_ln22_132 = icmp_ne  i8 %tmp_197, i8 255" [pool.cc:22]   --->   Operation 497 'icmp' 'icmp_ln22_132' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.92ns)   --->   "%icmp_ln22_133 = icmp_eq  i23 %trunc_ln22_73, i23 0" [pool.cc:22]   --->   Operation 498 'icmp' 'icmp_ln22_133' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.76ns)   --->   "%icmp_ln22_134 = icmp_ne  i8 %tmp_198, i8 255" [pool.cc:22]   --->   Operation 499 'icmp' 'icmp_ln22_134' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.92ns)   --->   "%icmp_ln22_135 = icmp_eq  i23 %trunc_ln22_74, i23 0" [pool.cc:22]   --->   Operation 500 'icmp' 'icmp_ln22_135' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.60ns)   --->   Input mux for Operation 501 '%tmp_199 = fcmp_ogt  i32 %max_142, i32 %max_141'
ST_3 : Operation 501 [2/2] (1.17ns)   --->   "%tmp_199 = fcmp_ogt  i32 %max_142, i32 %max_141" [pool.cc:22]   --->   Operation 501 'fcmp' 'tmp_199' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [2/2] (1.23ns)   --->   "%max_144 = load i14 %in_features_addr_88" [pool.cc:22]   --->   Operation 502 'load' 'max_144' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 503 [1/2] (1.23ns)   --->   "%max_148 = load i14 %in_features_addr_61" [pool.cc:18]   --->   Operation 503 'load' 'max_148' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 504 [1/2] (1.23ns)   --->   "%max_149 = load i14 %in_features_addr_62" [pool.cc:22]   --->   Operation 504 'load' 'max_149' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 505 [2/2] (1.23ns)   --->   "%max_151 = load i14 %in_features_addr_90" [pool.cc:22]   --->   Operation 505 'load' 'max_151' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 506 [1/2] (1.23ns)   --->   "%max_155 = load i14 %in_features_addr_63" [pool.cc:18]   --->   Operation 506 'load' 'max_155' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 507 [1/2] (1.23ns)   --->   "%max_156 = load i14 %in_features_addr_64" [pool.cc:22]   --->   Operation 507 'load' 'max_156' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 508 [2/2] (1.23ns)   --->   "%max_158 = load i14 %in_features_addr_92" [pool.cc:22]   --->   Operation 508 'load' 'max_158' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 4 <SV = 3> <Delay = 4.53>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln22_14 = zext i14 %select_ln22" [pool.cc:22]   --->   Operation 509 'zext' 'zext_ln22_14' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%in_features_addr_65 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_14" [pool.cc:22]   --->   Operation 510 'getelementptr' 'in_features_addr_65' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 511 [2/2] (1.23ns)   --->   "%max_66 = load i14 %in_features_addr_65" [pool.cc:22]   --->   Operation 511 'load' 'max_66' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%or_ln22_6 = or i11 %sub_ln22, i11 1" [pool.cc:22]   --->   Operation 512 'or' 'or_ln22_6' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = trunc i11 %or_ln22_6" [pool.cc:22]   --->   Operation 513 'trunc' 'trunc_ln22_6' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln22_6, i4 0" [pool.cc:22]   --->   Operation 514 'bitconcatenate' 'p_shl8' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln22_6, i2 0" [pool.cc:22]   --->   Operation 515 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln22_4 = sext i13 %tmp_8" [pool.cc:22]   --->   Operation 516 'sext' 'sext_ln22_4' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_29 = add i14 %p_shl8, i14 %sext_ln22_4" [pool.cc:22]   --->   Operation 517 'add' 'add_ln22_29' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 518 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_30 = add i14 %add_ln22_29, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 518 'add' 'add_ln22_30' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln22_19 = zext i14 %add_ln22_30" [pool.cc:22]   --->   Operation 519 'zext' 'zext_ln22_19' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%in_features_addr_67 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_19" [pool.cc:22]   --->   Operation 520 'getelementptr' 'in_features_addr_67' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%or_ln22_8 = or i11 %sub_ln22, i11 3" [pool.cc:22]   --->   Operation 521 'or' 'or_ln22_8' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln22_8 = trunc i11 %or_ln22_8" [pool.cc:22]   --->   Operation 522 'trunc' 'trunc_ln22_8' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln22_8, i4 0" [pool.cc:22]   --->   Operation 523 'bitconcatenate' 'p_shl10' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %or_ln22_8, i2 0" [pool.cc:22]   --->   Operation 524 'bitconcatenate' 'tmp_10' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln22_6 = sext i13 %tmp_10" [pool.cc:22]   --->   Operation 525 'sext' 'sext_ln22_6' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_33 = add i14 %p_shl10, i14 %sext_ln22_6" [pool.cc:22]   --->   Operation 526 'add' 'add_ln22_33' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 527 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_34 = add i14 %add_ln22_33, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 527 'add' 'add_ln22_34' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln22_21 = zext i14 %add_ln22_34" [pool.cc:22]   --->   Operation 528 'zext' 'zext_ln22_21' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%in_features_addr_69 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_21" [pool.cc:22]   --->   Operation 529 'getelementptr' 'in_features_addr_69' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 530 [1/2] (1.23ns)   --->   "%max_67 = load i14 %in_features_addr_66" [pool.cc:22]   --->   Operation 530 'load' 'max_67' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 531 [2/2] (1.23ns)   --->   "%max_69 = load i14 %in_features_addr_67" [pool.cc:22]   --->   Operation 531 'load' 'max_69' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln22_48 = zext i14 %select_ln22_3" [pool.cc:22]   --->   Operation 532 'zext' 'zext_ln22_48' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%in_features_addr_96 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_48" [pool.cc:22]   --->   Operation 533 'getelementptr' 'in_features_addr_96' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 534 [2/2] (1.23ns)   --->   "%max_73 = load i14 %in_features_addr_96" [pool.cc:22]   --->   Operation 534 'load' 'max_73' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 535 [1/2] (1.23ns)   --->   "%max_74 = load i14 %in_features_addr_68" [pool.cc:22]   --->   Operation 535 'load' 'max_74' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 536 [2/2] (1.23ns)   --->   "%max_76 = load i14 %in_features_addr_69" [pool.cc:22]   --->   Operation 536 'load' 'max_76' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln22_51 = zext i14 %select_ln22_6" [pool.cc:22]   --->   Operation 537 'zext' 'zext_ln22_51' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%in_features_addr_99 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_51" [pool.cc:22]   --->   Operation 538 'getelementptr' 'in_features_addr_99' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 539 [2/2] (1.23ns)   --->   "%max_80 = load i14 %in_features_addr_99" [pool.cc:22]   --->   Operation 539 'load' 'max_80' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 540 [1/2] (1.23ns)   --->   "%max_81 = load i14 %in_features_addr_70" [pool.cc:22]   --->   Operation 540 'load' 'max_81' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln22_54 = zext i14 %select_ln22_9" [pool.cc:22]   --->   Operation 541 'zext' 'zext_ln22_54' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%in_features_addr_102 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_54" [pool.cc:22]   --->   Operation 542 'getelementptr' 'in_features_addr_102' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 543 [2/2] (1.23ns)   --->   "%max_87 = load i14 %in_features_addr_102" [pool.cc:22]   --->   Operation 543 'load' 'max_87' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 544 [1/2] (1.23ns)   --->   "%max_88 = load i14 %in_features_addr_72" [pool.cc:22]   --->   Operation 544 'load' 'max_88' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln22_57 = zext i14 %select_ln22_12" [pool.cc:22]   --->   Operation 545 'zext' 'zext_ln22_57' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%in_features_addr_105 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_57" [pool.cc:22]   --->   Operation 546 'getelementptr' 'in_features_addr_105' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 547 [2/2] (1.23ns)   --->   "%max_94 = load i14 %in_features_addr_105" [pool.cc:22]   --->   Operation 547 'load' 'max_94' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 548 [1/2] (1.23ns)   --->   "%max_95 = load i14 %in_features_addr_74" [pool.cc:22]   --->   Operation 548 'load' 'max_95' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln22_60 = zext i14 %select_ln22_15" [pool.cc:22]   --->   Operation 549 'zext' 'zext_ln22_60' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%in_features_addr_108 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_60" [pool.cc:22]   --->   Operation 550 'getelementptr' 'in_features_addr_108' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 551 [2/2] (1.23ns)   --->   "%max_101 = load i14 %in_features_addr_108" [pool.cc:22]   --->   Operation 551 'load' 'max_101' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 552 [1/2] (1.23ns)   --->   "%max_102 = load i14 %in_features_addr_76" [pool.cc:22]   --->   Operation 552 'load' 'max_102' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_37)   --->   "%or_ln22_43 = or i1 %icmp_ln22_73, i1 %icmp_ln22_72" [pool.cc:22]   --->   Operation 553 'or' 'or_ln22_43' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_37)   --->   "%or_ln22_44 = or i1 %icmp_ln22_75, i1 %icmp_ln22_74" [pool.cc:22]   --->   Operation 554 'or' 'or_ln22_44' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_37)   --->   "%and_ln22_36 = and i1 %or_ln22_43, i1 %or_ln22_44" [pool.cc:22]   --->   Operation 555 'and' 'and_ln22_36' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 556 [1/2] (2.78ns)   --->   "%tmp_154 = fcmp_ogt  i32 %max_107, i32 %max_106" [pool.cc:22]   --->   Operation 556 'fcmp' 'tmp_154' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 557 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_37 = and i1 %and_ln22_36, i1 %tmp_154" [pool.cc:22]   --->   Operation 557 'and' 'and_ln22_37' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 558 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_18 = select i1 %and_ln22_37, i14 %add_ln22_13, i14 %add_ln18_10" [pool.cc:22]   --->   Operation 558 'select' 'select_ln22_18' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln22_63 = zext i14 %select_ln22_18" [pool.cc:22]   --->   Operation 559 'zext' 'zext_ln22_63' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%in_features_addr_111 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_63" [pool.cc:22]   --->   Operation 560 'getelementptr' 'in_features_addr_111' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 561 [2/2] (1.23ns)   --->   "%max_108 = load i14 %in_features_addr_111" [pool.cc:22]   --->   Operation 561 'load' 'max_108' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 562 [1/2] (1.23ns)   --->   "%max_109 = load i14 %in_features_addr_78" [pool.cc:22]   --->   Operation 562 'load' 'max_109' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_43)   --->   "%or_ln22_49 = or i1 %icmp_ln22_85, i1 %icmp_ln22_84" [pool.cc:22]   --->   Operation 563 'or' 'or_ln22_49' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_43)   --->   "%or_ln22_50 = or i1 %icmp_ln22_87, i1 %icmp_ln22_86" [pool.cc:22]   --->   Operation 564 'or' 'or_ln22_50' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_43)   --->   "%and_ln22_42 = and i1 %or_ln22_49, i1 %or_ln22_50" [pool.cc:22]   --->   Operation 565 'and' 'and_ln22_42' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 566 [1/2] (2.78ns)   --->   "%tmp_163 = fcmp_ogt  i32 %max_114, i32 %max_113" [pool.cc:22]   --->   Operation 566 'fcmp' 'tmp_163' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 567 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_43 = and i1 %and_ln22_42, i1 %tmp_163" [pool.cc:22]   --->   Operation 567 'and' 'and_ln22_43' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 568 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_21 = select i1 %and_ln22_43, i14 %add_ln22_15, i14 %add_ln18_12" [pool.cc:22]   --->   Operation 568 'select' 'select_ln22_21' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln22_66 = zext i14 %select_ln22_21" [pool.cc:22]   --->   Operation 569 'zext' 'zext_ln22_66' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%in_features_addr_114 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_66" [pool.cc:22]   --->   Operation 570 'getelementptr' 'in_features_addr_114' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 571 [2/2] (1.23ns)   --->   "%max_115 = load i14 %in_features_addr_114" [pool.cc:22]   --->   Operation 571 'load' 'max_115' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 572 [1/2] (1.23ns)   --->   "%max_116 = load i14 %in_features_addr_80" [pool.cc:22]   --->   Operation 572 'load' 'max_116' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_49)   --->   "%or_ln22_55 = or i1 %icmp_ln22_97, i1 %icmp_ln22_96" [pool.cc:22]   --->   Operation 573 'or' 'or_ln22_55' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_49)   --->   "%or_ln22_56 = or i1 %icmp_ln22_99, i1 %icmp_ln22_98" [pool.cc:22]   --->   Operation 574 'or' 'or_ln22_56' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_49)   --->   "%and_ln22_48 = and i1 %or_ln22_55, i1 %or_ln22_56" [pool.cc:22]   --->   Operation 575 'and' 'and_ln22_48' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 576 [1/2] (2.78ns)   --->   "%tmp_172 = fcmp_ogt  i32 %max_121, i32 %max_120" [pool.cc:22]   --->   Operation 576 'fcmp' 'tmp_172' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 577 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_49 = and i1 %and_ln22_48, i1 %tmp_172" [pool.cc:22]   --->   Operation 577 'and' 'and_ln22_49' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 578 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_24 = select i1 %and_ln22_49, i14 %add_ln22_17, i14 %tmp_91" [pool.cc:22]   --->   Operation 578 'select' 'select_ln22_24' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln22_69 = zext i14 %select_ln22_24" [pool.cc:22]   --->   Operation 579 'zext' 'zext_ln22_69' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%in_features_addr_117 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_69" [pool.cc:22]   --->   Operation 580 'getelementptr' 'in_features_addr_117' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 581 [2/2] (1.23ns)   --->   "%max_122 = load i14 %in_features_addr_117" [pool.cc:22]   --->   Operation 581 'load' 'max_122' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 582 [1/2] (1.23ns)   --->   "%max_123 = load i14 %in_features_addr_82" [pool.cc:22]   --->   Operation 582 'load' 'max_123' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_55)   --->   "%or_ln22_61 = or i1 %icmp_ln22_109, i1 %icmp_ln22_108" [pool.cc:22]   --->   Operation 583 'or' 'or_ln22_61' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_55)   --->   "%or_ln22_62 = or i1 %icmp_ln22_111, i1 %icmp_ln22_110" [pool.cc:22]   --->   Operation 584 'or' 'or_ln22_62' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_55)   --->   "%and_ln22_54 = and i1 %or_ln22_61, i1 %or_ln22_62" [pool.cc:22]   --->   Operation 585 'and' 'and_ln22_54' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 586 [1/2] (2.78ns)   --->   "%tmp_181 = fcmp_ogt  i32 %max_128, i32 %max_127" [pool.cc:22]   --->   Operation 586 'fcmp' 'tmp_181' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 587 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_55 = and i1 %and_ln22_54, i1 %tmp_181" [pool.cc:22]   --->   Operation 587 'and' 'and_ln22_55' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 588 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_27 = select i1 %and_ln22_55, i14 %add_ln22_19, i14 %add_ln18_15" [pool.cc:22]   --->   Operation 588 'select' 'select_ln22_27' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln22_72 = zext i14 %select_ln22_27" [pool.cc:22]   --->   Operation 589 'zext' 'zext_ln22_72' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 590 [1/1] (0.00ns)   --->   "%in_features_addr_120 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_72" [pool.cc:22]   --->   Operation 590 'getelementptr' 'in_features_addr_120' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 591 [2/2] (1.23ns)   --->   "%max_129 = load i14 %in_features_addr_120" [pool.cc:22]   --->   Operation 591 'load' 'max_129' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 592 [1/2] (1.23ns)   --->   "%max_130 = load i14 %in_features_addr_84" [pool.cc:22]   --->   Operation 592 'load' 'max_130' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_61)   --->   "%or_ln22_67 = or i1 %icmp_ln22_121, i1 %icmp_ln22_120" [pool.cc:22]   --->   Operation 593 'or' 'or_ln22_67' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_61)   --->   "%or_ln22_68 = or i1 %icmp_ln22_123, i1 %icmp_ln22_122" [pool.cc:22]   --->   Operation 594 'or' 'or_ln22_68' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_61)   --->   "%and_ln22_60 = and i1 %or_ln22_67, i1 %or_ln22_68" [pool.cc:22]   --->   Operation 595 'and' 'and_ln22_60' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 596 [1/2] (2.78ns)   --->   "%tmp_190 = fcmp_ogt  i32 %max_135, i32 %max_134" [pool.cc:22]   --->   Operation 596 'fcmp' 'tmp_190' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 597 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_61 = and i1 %and_ln22_60, i1 %tmp_190" [pool.cc:22]   --->   Operation 597 'and' 'and_ln22_61' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 598 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_30 = select i1 %and_ln22_61, i14 %add_ln22_21, i14 %add_ln18_17" [pool.cc:22]   --->   Operation 598 'select' 'select_ln22_30' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln22_75 = zext i14 %select_ln22_30" [pool.cc:22]   --->   Operation 599 'zext' 'zext_ln22_75' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 600 [1/1] (0.00ns)   --->   "%in_features_addr_123 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_75" [pool.cc:22]   --->   Operation 600 'getelementptr' 'in_features_addr_123' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 601 [2/2] (1.23ns)   --->   "%max_136 = load i14 %in_features_addr_123" [pool.cc:22]   --->   Operation 601 'load' 'max_136' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 602 [1/2] (1.23ns)   --->   "%max_137 = load i14 %in_features_addr_86" [pool.cc:22]   --->   Operation 602 'load' 'max_137' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_67)   --->   "%or_ln22_73 = or i1 %icmp_ln22_133, i1 %icmp_ln22_132" [pool.cc:22]   --->   Operation 603 'or' 'or_ln22_73' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_67)   --->   "%or_ln22_74 = or i1 %icmp_ln22_135, i1 %icmp_ln22_134" [pool.cc:22]   --->   Operation 604 'or' 'or_ln22_74' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_67)   --->   "%and_ln22_66 = and i1 %or_ln22_73, i1 %or_ln22_74" [pool.cc:22]   --->   Operation 605 'and' 'and_ln22_66' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 606 [1/2] (2.78ns)   --->   "%tmp_199 = fcmp_ogt  i32 %max_142, i32 %max_141" [pool.cc:22]   --->   Operation 606 'fcmp' 'tmp_199' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 607 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_67 = and i1 %and_ln22_66, i1 %tmp_199" [pool.cc:22]   --->   Operation 607 'and' 'and_ln22_67' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 608 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_33 = select i1 %and_ln22_67, i14 %add_ln22_23, i14 %add_ln18_19" [pool.cc:22]   --->   Operation 608 'select' 'select_ln22_33' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln22_78 = zext i14 %select_ln22_33" [pool.cc:22]   --->   Operation 609 'zext' 'zext_ln22_78' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%in_features_addr_126 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_78" [pool.cc:22]   --->   Operation 610 'getelementptr' 'in_features_addr_126' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 611 [2/2] (1.23ns)   --->   "%max_143 = load i14 %in_features_addr_126" [pool.cc:22]   --->   Operation 611 'load' 'max_143' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 612 [1/2] (1.23ns)   --->   "%max_144 = load i14 %in_features_addr_88" [pool.cc:22]   --->   Operation 612 'load' 'max_144' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%bitcast_ln22_72 = bitcast i32 %max_149" [pool.cc:22]   --->   Operation 613 'bitcast' 'bitcast_ln22_72' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_72, i32 23, i32 30" [pool.cc:22]   --->   Operation 614 'partselect' 'tmp_206' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln22_79 = trunc i32 %bitcast_ln22_72" [pool.cc:22]   --->   Operation 615 'trunc' 'trunc_ln22_79' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "%bitcast_ln22_73 = bitcast i32 %max_148" [pool.cc:22]   --->   Operation 616 'bitcast' 'bitcast_ln22_73' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_73, i32 23, i32 30" [pool.cc:22]   --->   Operation 617 'partselect' 'tmp_207' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln22_80 = trunc i32 %bitcast_ln22_73" [pool.cc:22]   --->   Operation 618 'trunc' 'trunc_ln22_80' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (0.76ns)   --->   "%icmp_ln22_144 = icmp_ne  i8 %tmp_206, i8 255" [pool.cc:22]   --->   Operation 619 'icmp' 'icmp_ln22_144' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 620 [1/1] (0.92ns)   --->   "%icmp_ln22_145 = icmp_eq  i23 %trunc_ln22_79, i23 0" [pool.cc:22]   --->   Operation 620 'icmp' 'icmp_ln22_145' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 621 [1/1] (0.76ns)   --->   "%icmp_ln22_146 = icmp_ne  i8 %tmp_207, i8 255" [pool.cc:22]   --->   Operation 621 'icmp' 'icmp_ln22_146' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 622 [1/1] (0.92ns)   --->   "%icmp_ln22_147 = icmp_eq  i23 %trunc_ln22_80, i23 0" [pool.cc:22]   --->   Operation 622 'icmp' 'icmp_ln22_147' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.60ns)   --->   Input mux for Operation 623 '%tmp_208 = fcmp_ogt  i32 %max_149, i32 %max_148'
ST_4 : Operation 623 [2/2] (1.17ns)   --->   "%tmp_208 = fcmp_ogt  i32 %max_149, i32 %max_148" [pool.cc:22]   --->   Operation 623 'fcmp' 'tmp_208' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 624 [1/2] (1.23ns)   --->   "%max_151 = load i14 %in_features_addr_90" [pool.cc:22]   --->   Operation 624 'load' 'max_151' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%bitcast_ln22_78 = bitcast i32 %max_156" [pool.cc:22]   --->   Operation 625 'bitcast' 'bitcast_ln22_78' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_78, i32 23, i32 30" [pool.cc:22]   --->   Operation 626 'partselect' 'tmp_215' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln22_85 = trunc i32 %bitcast_ln22_78" [pool.cc:22]   --->   Operation 627 'trunc' 'trunc_ln22_85' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%bitcast_ln22_79 = bitcast i32 %max_155" [pool.cc:22]   --->   Operation 628 'bitcast' 'bitcast_ln22_79' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_79, i32 23, i32 30" [pool.cc:22]   --->   Operation 629 'partselect' 'tmp_216' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln22_86 = trunc i32 %bitcast_ln22_79" [pool.cc:22]   --->   Operation 630 'trunc' 'trunc_ln22_86' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 631 [1/1] (0.76ns)   --->   "%icmp_ln22_156 = icmp_ne  i8 %tmp_215, i8 255" [pool.cc:22]   --->   Operation 631 'icmp' 'icmp_ln22_156' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 632 [1/1] (0.92ns)   --->   "%icmp_ln22_157 = icmp_eq  i23 %trunc_ln22_85, i23 0" [pool.cc:22]   --->   Operation 632 'icmp' 'icmp_ln22_157' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 633 [1/1] (0.76ns)   --->   "%icmp_ln22_158 = icmp_ne  i8 %tmp_216, i8 255" [pool.cc:22]   --->   Operation 633 'icmp' 'icmp_ln22_158' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 634 [1/1] (0.92ns)   --->   "%icmp_ln22_159 = icmp_eq  i23 %trunc_ln22_86, i23 0" [pool.cc:22]   --->   Operation 634 'icmp' 'icmp_ln22_159' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.60ns)   --->   Input mux for Operation 635 '%tmp_217 = fcmp_ogt  i32 %max_156, i32 %max_155'
ST_4 : Operation 635 [2/2] (1.17ns)   --->   "%tmp_217 = fcmp_ogt  i32 %max_156, i32 %max_155" [pool.cc:22]   --->   Operation 635 'fcmp' 'tmp_217' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 636 [1/2] (1.23ns)   --->   "%max_158 = load i14 %in_features_addr_92" [pool.cc:22]   --->   Operation 636 'load' 'max_158' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 5 <SV = 4> <Delay = 4.53>
ST_5 : Operation 637 [1/2] (1.23ns)   --->   "%max_66 = load i14 %in_features_addr_65" [pool.cc:22]   --->   Operation 637 'load' 'max_66' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_37 = add i14 %mul_ln22, i14 100" [pool.cc:22]   --->   Operation 638 'add' 'add_ln22_37' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 639 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_38 = add i14 %add_ln22_37, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 639 'add' 'add_ln22_38' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln22_23 = zext i14 %add_ln22_38" [pool.cc:22]   --->   Operation 640 'zext' 'zext_ln22_23' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 641 [1/1] (0.00ns)   --->   "%in_features_addr_71 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_23" [pool.cc:22]   --->   Operation 641 'getelementptr' 'in_features_addr_71' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_41 = add i14 %mul_ln22, i14 140" [pool.cc:22]   --->   Operation 642 'add' 'add_ln22_41' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 643 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_42 = add i14 %add_ln22_41, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 643 'add' 'add_ln22_42' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln22_25 = zext i14 %add_ln22_42" [pool.cc:22]   --->   Operation 644 'zext' 'zext_ln22_25' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%in_features_addr_73 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_25" [pool.cc:22]   --->   Operation 645 'getelementptr' 'in_features_addr_73' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_45 = add i14 %mul_ln22, i14 180" [pool.cc:22]   --->   Operation 646 'add' 'add_ln22_45' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 647 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_46 = add i14 %add_ln22_45, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 647 'add' 'add_ln22_46' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln22_27 = zext i14 %add_ln22_46" [pool.cc:22]   --->   Operation 648 'zext' 'zext_ln22_27' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%in_features_addr_75 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_27" [pool.cc:22]   --->   Operation 649 'getelementptr' 'in_features_addr_75' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_49 = add i14 %mul_ln22, i14 220" [pool.cc:22]   --->   Operation 650 'add' 'add_ln22_49' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 651 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_50 = add i14 %add_ln22_49, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 651 'add' 'add_ln22_50' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln22_29 = zext i14 %add_ln22_50" [pool.cc:22]   --->   Operation 652 'zext' 'zext_ln22_29' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%in_features_addr_77 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_29" [pool.cc:22]   --->   Operation 653 'getelementptr' 'in_features_addr_77' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_53 = add i14 %mul_ln22, i14 260" [pool.cc:22]   --->   Operation 654 'add' 'add_ln22_53' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 655 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_54 = add i14 %add_ln22_53, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 655 'add' 'add_ln22_54' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln22_31 = zext i14 %add_ln22_54" [pool.cc:22]   --->   Operation 656 'zext' 'zext_ln22_31' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%in_features_addr_79 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_31" [pool.cc:22]   --->   Operation 657 'getelementptr' 'in_features_addr_79' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_57 = add i14 %mul_ln22, i14 300" [pool.cc:22]   --->   Operation 658 'add' 'add_ln22_57' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 659 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_58 = add i14 %add_ln22_57, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 659 'add' 'add_ln22_58' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln22_33 = zext i14 %add_ln22_58" [pool.cc:22]   --->   Operation 660 'zext' 'zext_ln22_33' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 661 [1/1] (0.00ns)   --->   "%in_features_addr_81 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_33" [pool.cc:22]   --->   Operation 661 'getelementptr' 'in_features_addr_81' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_61 = add i14 %mul_ln22, i14 340" [pool.cc:22]   --->   Operation 662 'add' 'add_ln22_61' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 663 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_62 = add i14 %add_ln22_61, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 663 'add' 'add_ln22_62' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln22_35 = zext i14 %add_ln22_62" [pool.cc:22]   --->   Operation 664 'zext' 'zext_ln22_35' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "%in_features_addr_83 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_35" [pool.cc:22]   --->   Operation 665 'getelementptr' 'in_features_addr_83' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_65 = add i14 %mul_ln22, i14 380" [pool.cc:22]   --->   Operation 666 'add' 'add_ln22_65' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 667 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_66 = add i14 %add_ln22_65, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 667 'add' 'add_ln22_66' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln22_37 = zext i14 %add_ln22_66" [pool.cc:22]   --->   Operation 668 'zext' 'zext_ln22_37' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%in_features_addr_85 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_37" [pool.cc:22]   --->   Operation 669 'getelementptr' 'in_features_addr_85' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_69 = add i14 %mul_ln22, i14 420" [pool.cc:22]   --->   Operation 670 'add' 'add_ln22_69' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 671 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_70 = add i14 %add_ln22_69, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 671 'add' 'add_ln22_70' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln22_39 = zext i14 %add_ln22_70" [pool.cc:22]   --->   Operation 672 'zext' 'zext_ln22_39' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 673 [1/1] (0.00ns)   --->   "%in_features_addr_87 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_39" [pool.cc:22]   --->   Operation 673 'getelementptr' 'in_features_addr_87' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_73 = add i14 %mul_ln22, i14 460" [pool.cc:22]   --->   Operation 674 'add' 'add_ln22_73' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 675 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_74 = add i14 %add_ln22_73, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 675 'add' 'add_ln22_74' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln22_41 = zext i14 %add_ln22_74" [pool.cc:22]   --->   Operation 676 'zext' 'zext_ln22_41' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "%in_features_addr_89 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_41" [pool.cc:22]   --->   Operation 677 'getelementptr' 'in_features_addr_89' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 678 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_77 = add i14 %mul_ln22, i14 500" [pool.cc:22]   --->   Operation 678 'add' 'add_ln22_77' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 679 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_78 = add i14 %add_ln22_77, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 679 'add' 'add_ln22_78' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln22_43 = zext i14 %add_ln22_78" [pool.cc:22]   --->   Operation 680 'zext' 'zext_ln22_43' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 681 [1/1] (0.00ns)   --->   "%in_features_addr_91 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_43" [pool.cc:22]   --->   Operation 681 'getelementptr' 'in_features_addr_91' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_81 = add i14 %mul_ln22, i14 540" [pool.cc:22]   --->   Operation 682 'add' 'add_ln22_81' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 683 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln22_82 = add i14 %add_ln22_81, i14 %zext_ln14_17_cast" [pool.cc:22]   --->   Operation 683 'add' 'add_ln22_82' <Predicate = (icmp_ln14)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln22_45 = zext i14 %add_ln22_82" [pool.cc:22]   --->   Operation 684 'zext' 'zext_ln22_45' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 685 [1/1] (0.00ns)   --->   "%in_features_addr_93 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_45" [pool.cc:22]   --->   Operation 685 'getelementptr' 'in_features_addr_93' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 686 [1/1] (0.00ns)   --->   "%bitcast_ln22_2 = bitcast i32 %max_67" [pool.cc:22]   --->   Operation 686 'bitcast' 'bitcast_ln22_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_2, i32 23, i32 30" [pool.cc:22]   --->   Operation 687 'partselect' 'tmp_101' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln22_9 = trunc i32 %bitcast_ln22_2" [pool.cc:22]   --->   Operation 688 'trunc' 'trunc_ln22_9' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "%bitcast_ln22_3 = bitcast i32 %max_66" [pool.cc:22]   --->   Operation 689 'bitcast' 'bitcast_ln22_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_3, i32 23, i32 30" [pool.cc:22]   --->   Operation 690 'partselect' 'tmp_102' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln22_10 = trunc i32 %bitcast_ln22_3" [pool.cc:22]   --->   Operation 691 'trunc' 'trunc_ln22_10' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 692 [1/1] (0.76ns)   --->   "%icmp_ln22_4 = icmp_ne  i8 %tmp_101, i8 255" [pool.cc:22]   --->   Operation 692 'icmp' 'icmp_ln22_4' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 693 [1/1] (0.92ns)   --->   "%icmp_ln22_5 = icmp_eq  i23 %trunc_ln22_9, i23 0" [pool.cc:22]   --->   Operation 693 'icmp' 'icmp_ln22_5' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 694 [1/1] (0.76ns)   --->   "%icmp_ln22_6 = icmp_ne  i8 %tmp_102, i8 255" [pool.cc:22]   --->   Operation 694 'icmp' 'icmp_ln22_6' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 695 [1/1] (0.92ns)   --->   "%icmp_ln22_7 = icmp_eq  i23 %trunc_ln22_10, i23 0" [pool.cc:22]   --->   Operation 695 'icmp' 'icmp_ln22_7' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.60ns)   --->   Input mux for Operation 696 '%tmp_103 = fcmp_ogt  i32 %max_67, i32 %max_66'
ST_5 : Operation 696 [2/2] (1.17ns)   --->   "%tmp_103 = fcmp_ogt  i32 %max_67, i32 %max_66" [pool.cc:22]   --->   Operation 696 'fcmp' 'tmp_103' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 697 [1/2] (1.23ns)   --->   "%max_69 = load i14 %in_features_addr_67" [pool.cc:22]   --->   Operation 697 'load' 'max_69' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 698 [1/2] (1.23ns)   --->   "%max_73 = load i14 %in_features_addr_96" [pool.cc:22]   --->   Operation 698 'load' 'max_73' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 699 [1/1] (0.00ns)   --->   "%bitcast_ln22_8 = bitcast i32 %max_74" [pool.cc:22]   --->   Operation 699 'bitcast' 'bitcast_ln22_8' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_8, i32 23, i32 30" [pool.cc:22]   --->   Operation 700 'partselect' 'tmp_110' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln22_15 = trunc i32 %bitcast_ln22_8" [pool.cc:22]   --->   Operation 701 'trunc' 'trunc_ln22_15' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 702 [1/1] (0.00ns)   --->   "%bitcast_ln22_9 = bitcast i32 %max_73" [pool.cc:22]   --->   Operation 702 'bitcast' 'bitcast_ln22_9' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_9, i32 23, i32 30" [pool.cc:22]   --->   Operation 703 'partselect' 'tmp_111' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln22_16 = trunc i32 %bitcast_ln22_9" [pool.cc:22]   --->   Operation 704 'trunc' 'trunc_ln22_16' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 705 [1/1] (0.76ns)   --->   "%icmp_ln22_16 = icmp_ne  i8 %tmp_110, i8 255" [pool.cc:22]   --->   Operation 705 'icmp' 'icmp_ln22_16' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 706 [1/1] (0.92ns)   --->   "%icmp_ln22_17 = icmp_eq  i23 %trunc_ln22_15, i23 0" [pool.cc:22]   --->   Operation 706 'icmp' 'icmp_ln22_17' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 707 [1/1] (0.76ns)   --->   "%icmp_ln22_18 = icmp_ne  i8 %tmp_111, i8 255" [pool.cc:22]   --->   Operation 707 'icmp' 'icmp_ln22_18' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 708 [1/1] (0.92ns)   --->   "%icmp_ln22_19 = icmp_eq  i23 %trunc_ln22_16, i23 0" [pool.cc:22]   --->   Operation 708 'icmp' 'icmp_ln22_19' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.60ns)   --->   Input mux for Operation 709 '%tmp_112 = fcmp_ogt  i32 %max_74, i32 %max_73'
ST_5 : Operation 709 [2/2] (1.17ns)   --->   "%tmp_112 = fcmp_ogt  i32 %max_74, i32 %max_73" [pool.cc:22]   --->   Operation 709 'fcmp' 'tmp_112' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 710 [1/2] (1.23ns)   --->   "%max_76 = load i14 %in_features_addr_69" [pool.cc:22]   --->   Operation 710 'load' 'max_76' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 711 [1/2] (1.23ns)   --->   "%max_80 = load i14 %in_features_addr_99" [pool.cc:22]   --->   Operation 711 'load' 'max_80' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 712 [1/1] (0.00ns)   --->   "%bitcast_ln22_14 = bitcast i32 %max_81" [pool.cc:22]   --->   Operation 712 'bitcast' 'bitcast_ln22_14' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_14, i32 23, i32 30" [pool.cc:22]   --->   Operation 713 'partselect' 'tmp_119' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln22_21 = trunc i32 %bitcast_ln22_14" [pool.cc:22]   --->   Operation 714 'trunc' 'trunc_ln22_21' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 715 [1/1] (0.00ns)   --->   "%bitcast_ln22_15 = bitcast i32 %max_80" [pool.cc:22]   --->   Operation 715 'bitcast' 'bitcast_ln22_15' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_15, i32 23, i32 30" [pool.cc:22]   --->   Operation 716 'partselect' 'tmp_120' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln22_22 = trunc i32 %bitcast_ln22_15" [pool.cc:22]   --->   Operation 717 'trunc' 'trunc_ln22_22' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 718 [1/1] (0.76ns)   --->   "%icmp_ln22_28 = icmp_ne  i8 %tmp_119, i8 255" [pool.cc:22]   --->   Operation 718 'icmp' 'icmp_ln22_28' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 719 [1/1] (0.92ns)   --->   "%icmp_ln22_29 = icmp_eq  i23 %trunc_ln22_21, i23 0" [pool.cc:22]   --->   Operation 719 'icmp' 'icmp_ln22_29' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 720 [1/1] (0.76ns)   --->   "%icmp_ln22_30 = icmp_ne  i8 %tmp_120, i8 255" [pool.cc:22]   --->   Operation 720 'icmp' 'icmp_ln22_30' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 721 [1/1] (0.92ns)   --->   "%icmp_ln22_31 = icmp_eq  i23 %trunc_ln22_22, i23 0" [pool.cc:22]   --->   Operation 721 'icmp' 'icmp_ln22_31' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.60ns)   --->   Input mux for Operation 722 '%tmp_121 = fcmp_ogt  i32 %max_81, i32 %max_80'
ST_5 : Operation 722 [2/2] (1.17ns)   --->   "%tmp_121 = fcmp_ogt  i32 %max_81, i32 %max_80" [pool.cc:22]   --->   Operation 722 'fcmp' 'tmp_121' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 723 [2/2] (1.23ns)   --->   "%max_83 = load i14 %in_features_addr_71" [pool.cc:22]   --->   Operation 723 'load' 'max_83' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 724 [1/2] (1.23ns)   --->   "%max_87 = load i14 %in_features_addr_102" [pool.cc:22]   --->   Operation 724 'load' 'max_87' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 725 [1/1] (0.00ns)   --->   "%bitcast_ln22_20 = bitcast i32 %max_88" [pool.cc:22]   --->   Operation 725 'bitcast' 'bitcast_ln22_20' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_20, i32 23, i32 30" [pool.cc:22]   --->   Operation 726 'partselect' 'tmp_128' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln22_27 = trunc i32 %bitcast_ln22_20" [pool.cc:22]   --->   Operation 727 'trunc' 'trunc_ln22_27' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 728 [1/1] (0.00ns)   --->   "%bitcast_ln22_21 = bitcast i32 %max_87" [pool.cc:22]   --->   Operation 728 'bitcast' 'bitcast_ln22_21' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_21, i32 23, i32 30" [pool.cc:22]   --->   Operation 729 'partselect' 'tmp_129' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln22_28 = trunc i32 %bitcast_ln22_21" [pool.cc:22]   --->   Operation 730 'trunc' 'trunc_ln22_28' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 731 [1/1] (0.76ns)   --->   "%icmp_ln22_40 = icmp_ne  i8 %tmp_128, i8 255" [pool.cc:22]   --->   Operation 731 'icmp' 'icmp_ln22_40' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 732 [1/1] (0.92ns)   --->   "%icmp_ln22_41 = icmp_eq  i23 %trunc_ln22_27, i23 0" [pool.cc:22]   --->   Operation 732 'icmp' 'icmp_ln22_41' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 733 [1/1] (0.76ns)   --->   "%icmp_ln22_42 = icmp_ne  i8 %tmp_129, i8 255" [pool.cc:22]   --->   Operation 733 'icmp' 'icmp_ln22_42' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 734 [1/1] (0.92ns)   --->   "%icmp_ln22_43 = icmp_eq  i23 %trunc_ln22_28, i23 0" [pool.cc:22]   --->   Operation 734 'icmp' 'icmp_ln22_43' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.60ns)   --->   Input mux for Operation 735 '%tmp_130 = fcmp_ogt  i32 %max_88, i32 %max_87'
ST_5 : Operation 735 [2/2] (1.17ns)   --->   "%tmp_130 = fcmp_ogt  i32 %max_88, i32 %max_87" [pool.cc:22]   --->   Operation 735 'fcmp' 'tmp_130' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 736 [2/2] (1.23ns)   --->   "%max_90 = load i14 %in_features_addr_73" [pool.cc:22]   --->   Operation 736 'load' 'max_90' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 737 [1/2] (1.23ns)   --->   "%max_94 = load i14 %in_features_addr_105" [pool.cc:22]   --->   Operation 737 'load' 'max_94' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 738 [1/1] (0.00ns)   --->   "%bitcast_ln22_26 = bitcast i32 %max_95" [pool.cc:22]   --->   Operation 738 'bitcast' 'bitcast_ln22_26' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_26, i32 23, i32 30" [pool.cc:22]   --->   Operation 739 'partselect' 'tmp_137' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln22_33 = trunc i32 %bitcast_ln22_26" [pool.cc:22]   --->   Operation 740 'trunc' 'trunc_ln22_33' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 741 [1/1] (0.00ns)   --->   "%bitcast_ln22_27 = bitcast i32 %max_94" [pool.cc:22]   --->   Operation 741 'bitcast' 'bitcast_ln22_27' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_27, i32 23, i32 30" [pool.cc:22]   --->   Operation 742 'partselect' 'tmp_138' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln22_34 = trunc i32 %bitcast_ln22_27" [pool.cc:22]   --->   Operation 743 'trunc' 'trunc_ln22_34' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 744 [1/1] (0.76ns)   --->   "%icmp_ln22_52 = icmp_ne  i8 %tmp_137, i8 255" [pool.cc:22]   --->   Operation 744 'icmp' 'icmp_ln22_52' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 745 [1/1] (0.92ns)   --->   "%icmp_ln22_53 = icmp_eq  i23 %trunc_ln22_33, i23 0" [pool.cc:22]   --->   Operation 745 'icmp' 'icmp_ln22_53' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 746 [1/1] (0.76ns)   --->   "%icmp_ln22_54 = icmp_ne  i8 %tmp_138, i8 255" [pool.cc:22]   --->   Operation 746 'icmp' 'icmp_ln22_54' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 747 [1/1] (0.92ns)   --->   "%icmp_ln22_55 = icmp_eq  i23 %trunc_ln22_34, i23 0" [pool.cc:22]   --->   Operation 747 'icmp' 'icmp_ln22_55' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.60ns)   --->   Input mux for Operation 748 '%tmp_139 = fcmp_ogt  i32 %max_95, i32 %max_94'
ST_5 : Operation 748 [2/2] (1.17ns)   --->   "%tmp_139 = fcmp_ogt  i32 %max_95, i32 %max_94" [pool.cc:22]   --->   Operation 748 'fcmp' 'tmp_139' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 749 [2/2] (1.23ns)   --->   "%max_97 = load i14 %in_features_addr_75" [pool.cc:22]   --->   Operation 749 'load' 'max_97' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 750 [1/2] (1.23ns)   --->   "%max_101 = load i14 %in_features_addr_108" [pool.cc:22]   --->   Operation 750 'load' 'max_101' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 751 [1/1] (0.00ns)   --->   "%bitcast_ln22_32 = bitcast i32 %max_102" [pool.cc:22]   --->   Operation 751 'bitcast' 'bitcast_ln22_32' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_32, i32 23, i32 30" [pool.cc:22]   --->   Operation 752 'partselect' 'tmp_146' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln22_39 = trunc i32 %bitcast_ln22_32" [pool.cc:22]   --->   Operation 753 'trunc' 'trunc_ln22_39' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 754 [1/1] (0.00ns)   --->   "%bitcast_ln22_33 = bitcast i32 %max_101" [pool.cc:22]   --->   Operation 754 'bitcast' 'bitcast_ln22_33' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_33, i32 23, i32 30" [pool.cc:22]   --->   Operation 755 'partselect' 'tmp_147' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln22_40 = trunc i32 %bitcast_ln22_33" [pool.cc:22]   --->   Operation 756 'trunc' 'trunc_ln22_40' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 757 [1/1] (0.76ns)   --->   "%icmp_ln22_64 = icmp_ne  i8 %tmp_146, i8 255" [pool.cc:22]   --->   Operation 757 'icmp' 'icmp_ln22_64' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 758 [1/1] (0.92ns)   --->   "%icmp_ln22_65 = icmp_eq  i23 %trunc_ln22_39, i23 0" [pool.cc:22]   --->   Operation 758 'icmp' 'icmp_ln22_65' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 759 [1/1] (0.76ns)   --->   "%icmp_ln22_66 = icmp_ne  i8 %tmp_147, i8 255" [pool.cc:22]   --->   Operation 759 'icmp' 'icmp_ln22_66' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 760 [1/1] (0.92ns)   --->   "%icmp_ln22_67 = icmp_eq  i23 %trunc_ln22_40, i23 0" [pool.cc:22]   --->   Operation 760 'icmp' 'icmp_ln22_67' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.60ns)   --->   Input mux for Operation 761 '%tmp_148 = fcmp_ogt  i32 %max_102, i32 %max_101'
ST_5 : Operation 761 [2/2] (1.17ns)   --->   "%tmp_148 = fcmp_ogt  i32 %max_102, i32 %max_101" [pool.cc:22]   --->   Operation 761 'fcmp' 'tmp_148' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 762 [2/2] (1.23ns)   --->   "%max_104 = load i14 %in_features_addr_77" [pool.cc:22]   --->   Operation 762 'load' 'max_104' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 763 [1/2] (1.23ns)   --->   "%max_108 = load i14 %in_features_addr_111" [pool.cc:22]   --->   Operation 763 'load' 'max_108' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 764 [2/2] (1.23ns)   --->   "%max_111 = load i14 %in_features_addr_79" [pool.cc:22]   --->   Operation 764 'load' 'max_111' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 765 [1/2] (1.23ns)   --->   "%max_115 = load i14 %in_features_addr_114" [pool.cc:22]   --->   Operation 765 'load' 'max_115' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 766 [2/2] (1.23ns)   --->   "%max_118 = load i14 %in_features_addr_81" [pool.cc:22]   --->   Operation 766 'load' 'max_118' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 767 [1/2] (1.23ns)   --->   "%max_122 = load i14 %in_features_addr_117" [pool.cc:22]   --->   Operation 767 'load' 'max_122' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 768 [2/2] (1.23ns)   --->   "%max_125 = load i14 %in_features_addr_83" [pool.cc:22]   --->   Operation 768 'load' 'max_125' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 769 [1/2] (1.23ns)   --->   "%max_129 = load i14 %in_features_addr_120" [pool.cc:22]   --->   Operation 769 'load' 'max_129' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 770 [2/2] (1.23ns)   --->   "%max_132 = load i14 %in_features_addr_85" [pool.cc:22]   --->   Operation 770 'load' 'max_132' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 771 [1/2] (1.23ns)   --->   "%max_136 = load i14 %in_features_addr_123" [pool.cc:22]   --->   Operation 771 'load' 'max_136' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 772 [2/2] (1.23ns)   --->   "%max_139 = load i14 %in_features_addr_87" [pool.cc:22]   --->   Operation 772 'load' 'max_139' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 773 [1/2] (1.23ns)   --->   "%max_143 = load i14 %in_features_addr_126" [pool.cc:22]   --->   Operation 773 'load' 'max_143' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 774 [2/2] (1.23ns)   --->   "%max_146 = load i14 %in_features_addr_89" [pool.cc:22]   --->   Operation 774 'load' 'max_146' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_73)   --->   "%or_ln22_79 = or i1 %icmp_ln22_145, i1 %icmp_ln22_144" [pool.cc:22]   --->   Operation 775 'or' 'or_ln22_79' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_73)   --->   "%or_ln22_80 = or i1 %icmp_ln22_147, i1 %icmp_ln22_146" [pool.cc:22]   --->   Operation 776 'or' 'or_ln22_80' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_73)   --->   "%and_ln22_72 = and i1 %or_ln22_79, i1 %or_ln22_80" [pool.cc:22]   --->   Operation 777 'and' 'and_ln22_72' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 778 [1/2] (2.78ns)   --->   "%tmp_208 = fcmp_ogt  i32 %max_149, i32 %max_148" [pool.cc:22]   --->   Operation 778 'fcmp' 'tmp_208' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 779 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_73 = and i1 %and_ln22_72, i1 %tmp_208" [pool.cc:22]   --->   Operation 779 'and' 'and_ln22_73' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 780 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_36 = select i1 %and_ln22_73, i14 %add_ln22_25, i14 %tmp_92" [pool.cc:22]   --->   Operation 780 'select' 'select_ln22_36' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln22_81 = zext i14 %select_ln22_36" [pool.cc:22]   --->   Operation 781 'zext' 'zext_ln22_81' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 782 [1/1] (0.00ns)   --->   "%in_features_addr_129 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_81" [pool.cc:22]   --->   Operation 782 'getelementptr' 'in_features_addr_129' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 783 [2/2] (1.23ns)   --->   "%max_150 = load i14 %in_features_addr_129" [pool.cc:22]   --->   Operation 783 'load' 'max_150' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 784 [2/2] (1.23ns)   --->   "%max_153 = load i14 %in_features_addr_91" [pool.cc:22]   --->   Operation 784 'load' 'max_153' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_79)   --->   "%or_ln22_85 = or i1 %icmp_ln22_157, i1 %icmp_ln22_156" [pool.cc:22]   --->   Operation 785 'or' 'or_ln22_85' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_79)   --->   "%or_ln22_86 = or i1 %icmp_ln22_159, i1 %icmp_ln22_158" [pool.cc:22]   --->   Operation 786 'or' 'or_ln22_86' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_79)   --->   "%and_ln22_78 = and i1 %or_ln22_85, i1 %or_ln22_86" [pool.cc:22]   --->   Operation 787 'and' 'and_ln22_78' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 788 [1/2] (2.78ns)   --->   "%tmp_217 = fcmp_ogt  i32 %max_156, i32 %max_155" [pool.cc:22]   --->   Operation 788 'fcmp' 'tmp_217' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 789 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_79 = and i1 %and_ln22_78, i1 %tmp_217" [pool.cc:22]   --->   Operation 789 'and' 'and_ln22_79' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 790 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_39 = select i1 %and_ln22_79, i14 %add_ln22_27, i14 %add_ln18_22" [pool.cc:22]   --->   Operation 790 'select' 'select_ln22_39' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln22_84 = zext i14 %select_ln22_39" [pool.cc:22]   --->   Operation 791 'zext' 'zext_ln22_84' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 792 [1/1] (0.00ns)   --->   "%in_features_addr_132 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_84" [pool.cc:22]   --->   Operation 792 'getelementptr' 'in_features_addr_132' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 793 [2/2] (1.23ns)   --->   "%max_157 = load i14 %in_features_addr_132" [pool.cc:22]   --->   Operation 793 'load' 'max_157' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_5 : Operation 794 [2/2] (1.23ns)   --->   "%max_160 = load i14 %in_features_addr_93" [pool.cc:22]   --->   Operation 794 'load' 'max_160' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 6 <SV = 5> <Delay = 4.53>
ST_6 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_3)   --->   "%or_ln22_9 = or i1 %icmp_ln22_5, i1 %icmp_ln22_4" [pool.cc:22]   --->   Operation 795 'or' 'or_ln22_9' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_3)   --->   "%or_ln22_10 = or i1 %icmp_ln22_7, i1 %icmp_ln22_6" [pool.cc:22]   --->   Operation 796 'or' 'or_ln22_10' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_3)   --->   "%and_ln22_2 = and i1 %or_ln22_9, i1 %or_ln22_10" [pool.cc:22]   --->   Operation 797 'and' 'and_ln22_2' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 798 [1/2] (2.78ns)   --->   "%tmp_103 = fcmp_ogt  i32 %max_67, i32 %max_66" [pool.cc:22]   --->   Operation 798 'fcmp' 'tmp_103' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 799 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_3 = and i1 %and_ln22_2, i1 %tmp_103" [pool.cc:22]   --->   Operation 799 'and' 'and_ln22_3' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 800 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_1 = select i1 %and_ln22_3, i14 %add_ln22_28, i14 %select_ln22" [pool.cc:22]   --->   Operation 800 'select' 'select_ln22_1' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln22_46 = zext i14 %select_ln22_1" [pool.cc:22]   --->   Operation 801 'zext' 'zext_ln22_46' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 802 [1/1] (0.00ns)   --->   "%in_features_addr_94 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_46" [pool.cc:22]   --->   Operation 802 'getelementptr' 'in_features_addr_94' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 803 [2/2] (1.23ns)   --->   "%max_68 = load i14 %in_features_addr_94" [pool.cc:22]   --->   Operation 803 'load' 'max_68' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_9)   --->   "%or_ln22_15 = or i1 %icmp_ln22_17, i1 %icmp_ln22_16" [pool.cc:22]   --->   Operation 804 'or' 'or_ln22_15' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_9)   --->   "%or_ln22_16 = or i1 %icmp_ln22_19, i1 %icmp_ln22_18" [pool.cc:22]   --->   Operation 805 'or' 'or_ln22_16' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_9)   --->   "%and_ln22_8 = and i1 %or_ln22_15, i1 %or_ln22_16" [pool.cc:22]   --->   Operation 806 'and' 'and_ln22_8' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 807 [1/2] (2.78ns)   --->   "%tmp_112 = fcmp_ogt  i32 %max_74, i32 %max_73" [pool.cc:22]   --->   Operation 807 'fcmp' 'tmp_112' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 808 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_9 = and i1 %and_ln22_8, i1 %tmp_112" [pool.cc:22]   --->   Operation 808 'and' 'and_ln22_9' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 809 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_4 = select i1 %and_ln22_9, i14 %add_ln22_32, i14 %select_ln22_3" [pool.cc:22]   --->   Operation 809 'select' 'select_ln22_4' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln22_49 = zext i14 %select_ln22_4" [pool.cc:22]   --->   Operation 810 'zext' 'zext_ln22_49' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 811 [1/1] (0.00ns)   --->   "%in_features_addr_97 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_49" [pool.cc:22]   --->   Operation 811 'getelementptr' 'in_features_addr_97' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 812 [2/2] (1.23ns)   --->   "%max_75 = load i14 %in_features_addr_97" [pool.cc:22]   --->   Operation 812 'load' 'max_75' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_15)   --->   "%or_ln22_21 = or i1 %icmp_ln22_29, i1 %icmp_ln22_28" [pool.cc:22]   --->   Operation 813 'or' 'or_ln22_21' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_15)   --->   "%or_ln22_22 = or i1 %icmp_ln22_31, i1 %icmp_ln22_30" [pool.cc:22]   --->   Operation 814 'or' 'or_ln22_22' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_15)   --->   "%and_ln22_14 = and i1 %or_ln22_21, i1 %or_ln22_22" [pool.cc:22]   --->   Operation 815 'and' 'and_ln22_14' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 816 [1/2] (2.78ns)   --->   "%tmp_121 = fcmp_ogt  i32 %max_81, i32 %max_80" [pool.cc:22]   --->   Operation 816 'fcmp' 'tmp_121' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 817 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_15 = and i1 %and_ln22_14, i1 %tmp_121" [pool.cc:22]   --->   Operation 817 'and' 'and_ln22_15' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 818 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_7 = select i1 %and_ln22_15, i14 %add_ln22_36, i14 %select_ln22_6" [pool.cc:22]   --->   Operation 818 'select' 'select_ln22_7' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln22_52 = zext i14 %select_ln22_7" [pool.cc:22]   --->   Operation 819 'zext' 'zext_ln22_52' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 820 [1/1] (0.00ns)   --->   "%in_features_addr_100 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_52" [pool.cc:22]   --->   Operation 820 'getelementptr' 'in_features_addr_100' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 821 [2/2] (1.23ns)   --->   "%max_82 = load i14 %in_features_addr_100" [pool.cc:22]   --->   Operation 821 'load' 'max_82' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 822 [1/2] (1.23ns)   --->   "%max_83 = load i14 %in_features_addr_71" [pool.cc:22]   --->   Operation 822 'load' 'max_83' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_21)   --->   "%or_ln22_27 = or i1 %icmp_ln22_41, i1 %icmp_ln22_40" [pool.cc:22]   --->   Operation 823 'or' 'or_ln22_27' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_21)   --->   "%or_ln22_28 = or i1 %icmp_ln22_43, i1 %icmp_ln22_42" [pool.cc:22]   --->   Operation 824 'or' 'or_ln22_28' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_21)   --->   "%and_ln22_20 = and i1 %or_ln22_27, i1 %or_ln22_28" [pool.cc:22]   --->   Operation 825 'and' 'and_ln22_20' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 826 [1/2] (2.78ns)   --->   "%tmp_130 = fcmp_ogt  i32 %max_88, i32 %max_87" [pool.cc:22]   --->   Operation 826 'fcmp' 'tmp_130' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 827 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_21 = and i1 %and_ln22_20, i1 %tmp_130" [pool.cc:22]   --->   Operation 827 'and' 'and_ln22_21' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 828 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_10 = select i1 %and_ln22_21, i14 %add_ln22_40, i14 %select_ln22_9" [pool.cc:22]   --->   Operation 828 'select' 'select_ln22_10' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln22_55 = zext i14 %select_ln22_10" [pool.cc:22]   --->   Operation 829 'zext' 'zext_ln22_55' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 830 [1/1] (0.00ns)   --->   "%in_features_addr_103 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_55" [pool.cc:22]   --->   Operation 830 'getelementptr' 'in_features_addr_103' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 831 [2/2] (1.23ns)   --->   "%max_89 = load i14 %in_features_addr_103" [pool.cc:22]   --->   Operation 831 'load' 'max_89' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 832 [1/2] (1.23ns)   --->   "%max_90 = load i14 %in_features_addr_73" [pool.cc:22]   --->   Operation 832 'load' 'max_90' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_27)   --->   "%or_ln22_33 = or i1 %icmp_ln22_53, i1 %icmp_ln22_52" [pool.cc:22]   --->   Operation 833 'or' 'or_ln22_33' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_27)   --->   "%or_ln22_34 = or i1 %icmp_ln22_55, i1 %icmp_ln22_54" [pool.cc:22]   --->   Operation 834 'or' 'or_ln22_34' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_27)   --->   "%and_ln22_26 = and i1 %or_ln22_33, i1 %or_ln22_34" [pool.cc:22]   --->   Operation 835 'and' 'and_ln22_26' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 836 [1/2] (2.78ns)   --->   "%tmp_139 = fcmp_ogt  i32 %max_95, i32 %max_94" [pool.cc:22]   --->   Operation 836 'fcmp' 'tmp_139' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 837 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_27 = and i1 %and_ln22_26, i1 %tmp_139" [pool.cc:22]   --->   Operation 837 'and' 'and_ln22_27' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 838 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_13 = select i1 %and_ln22_27, i14 %add_ln22_44, i14 %select_ln22_12" [pool.cc:22]   --->   Operation 838 'select' 'select_ln22_13' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln22_58 = zext i14 %select_ln22_13" [pool.cc:22]   --->   Operation 839 'zext' 'zext_ln22_58' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 840 [1/1] (0.00ns)   --->   "%in_features_addr_106 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_58" [pool.cc:22]   --->   Operation 840 'getelementptr' 'in_features_addr_106' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 841 [2/2] (1.23ns)   --->   "%max_96 = load i14 %in_features_addr_106" [pool.cc:22]   --->   Operation 841 'load' 'max_96' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 842 [1/2] (1.23ns)   --->   "%max_97 = load i14 %in_features_addr_75" [pool.cc:22]   --->   Operation 842 'load' 'max_97' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_33)   --->   "%or_ln22_39 = or i1 %icmp_ln22_65, i1 %icmp_ln22_64" [pool.cc:22]   --->   Operation 843 'or' 'or_ln22_39' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_33)   --->   "%or_ln22_40 = or i1 %icmp_ln22_67, i1 %icmp_ln22_66" [pool.cc:22]   --->   Operation 844 'or' 'or_ln22_40' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_33)   --->   "%and_ln22_32 = and i1 %or_ln22_39, i1 %or_ln22_40" [pool.cc:22]   --->   Operation 845 'and' 'and_ln22_32' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 846 [1/2] (2.78ns)   --->   "%tmp_148 = fcmp_ogt  i32 %max_102, i32 %max_101" [pool.cc:22]   --->   Operation 846 'fcmp' 'tmp_148' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 847 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_33 = and i1 %and_ln22_32, i1 %tmp_148" [pool.cc:22]   --->   Operation 847 'and' 'and_ln22_33' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 848 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_16 = select i1 %and_ln22_33, i14 %add_ln22_48, i14 %select_ln22_15" [pool.cc:22]   --->   Operation 848 'select' 'select_ln22_16' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln22_61 = zext i14 %select_ln22_16" [pool.cc:22]   --->   Operation 849 'zext' 'zext_ln22_61' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 850 [1/1] (0.00ns)   --->   "%in_features_addr_109 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_61" [pool.cc:22]   --->   Operation 850 'getelementptr' 'in_features_addr_109' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 851 [2/2] (1.23ns)   --->   "%max_103 = load i14 %in_features_addr_109" [pool.cc:22]   --->   Operation 851 'load' 'max_103' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 852 [1/2] (1.23ns)   --->   "%max_104 = load i14 %in_features_addr_77" [pool.cc:22]   --->   Operation 852 'load' 'max_104' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 853 [1/1] (0.00ns)   --->   "%bitcast_ln22_38 = bitcast i32 %max_109" [pool.cc:22]   --->   Operation 853 'bitcast' 'bitcast_ln22_38' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_38, i32 23, i32 30" [pool.cc:22]   --->   Operation 854 'partselect' 'tmp_155' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln22_45 = trunc i32 %bitcast_ln22_38" [pool.cc:22]   --->   Operation 855 'trunc' 'trunc_ln22_45' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 856 [1/1] (0.00ns)   --->   "%bitcast_ln22_39 = bitcast i32 %max_108" [pool.cc:22]   --->   Operation 856 'bitcast' 'bitcast_ln22_39' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_39, i32 23, i32 30" [pool.cc:22]   --->   Operation 857 'partselect' 'tmp_156' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 858 [1/1] (0.00ns)   --->   "%trunc_ln22_46 = trunc i32 %bitcast_ln22_39" [pool.cc:22]   --->   Operation 858 'trunc' 'trunc_ln22_46' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 859 [1/1] (0.76ns)   --->   "%icmp_ln22_76 = icmp_ne  i8 %tmp_155, i8 255" [pool.cc:22]   --->   Operation 859 'icmp' 'icmp_ln22_76' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 860 [1/1] (0.92ns)   --->   "%icmp_ln22_77 = icmp_eq  i23 %trunc_ln22_45, i23 0" [pool.cc:22]   --->   Operation 860 'icmp' 'icmp_ln22_77' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 861 [1/1] (0.76ns)   --->   "%icmp_ln22_78 = icmp_ne  i8 %tmp_156, i8 255" [pool.cc:22]   --->   Operation 861 'icmp' 'icmp_ln22_78' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 862 [1/1] (0.92ns)   --->   "%icmp_ln22_79 = icmp_eq  i23 %trunc_ln22_46, i23 0" [pool.cc:22]   --->   Operation 862 'icmp' 'icmp_ln22_79' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.60ns)   --->   Input mux for Operation 863 '%tmp_157 = fcmp_ogt  i32 %max_109, i32 %max_108'
ST_6 : Operation 863 [2/2] (1.17ns)   --->   "%tmp_157 = fcmp_ogt  i32 %max_109, i32 %max_108" [pool.cc:22]   --->   Operation 863 'fcmp' 'tmp_157' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 864 [1/2] (1.23ns)   --->   "%max_111 = load i14 %in_features_addr_79" [pool.cc:22]   --->   Operation 864 'load' 'max_111' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 865 [1/1] (0.00ns)   --->   "%bitcast_ln22_44 = bitcast i32 %max_116" [pool.cc:22]   --->   Operation 865 'bitcast' 'bitcast_ln22_44' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_44, i32 23, i32 30" [pool.cc:22]   --->   Operation 866 'partselect' 'tmp_164' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln22_51 = trunc i32 %bitcast_ln22_44" [pool.cc:22]   --->   Operation 867 'trunc' 'trunc_ln22_51' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 868 [1/1] (0.00ns)   --->   "%bitcast_ln22_45 = bitcast i32 %max_115" [pool.cc:22]   --->   Operation 868 'bitcast' 'bitcast_ln22_45' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_45, i32 23, i32 30" [pool.cc:22]   --->   Operation 869 'partselect' 'tmp_165' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln22_52 = trunc i32 %bitcast_ln22_45" [pool.cc:22]   --->   Operation 870 'trunc' 'trunc_ln22_52' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 871 [1/1] (0.76ns)   --->   "%icmp_ln22_88 = icmp_ne  i8 %tmp_164, i8 255" [pool.cc:22]   --->   Operation 871 'icmp' 'icmp_ln22_88' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 872 [1/1] (0.92ns)   --->   "%icmp_ln22_89 = icmp_eq  i23 %trunc_ln22_51, i23 0" [pool.cc:22]   --->   Operation 872 'icmp' 'icmp_ln22_89' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 873 [1/1] (0.76ns)   --->   "%icmp_ln22_90 = icmp_ne  i8 %tmp_165, i8 255" [pool.cc:22]   --->   Operation 873 'icmp' 'icmp_ln22_90' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 874 [1/1] (0.92ns)   --->   "%icmp_ln22_91 = icmp_eq  i23 %trunc_ln22_52, i23 0" [pool.cc:22]   --->   Operation 874 'icmp' 'icmp_ln22_91' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.60ns)   --->   Input mux for Operation 875 '%tmp_166 = fcmp_ogt  i32 %max_116, i32 %max_115'
ST_6 : Operation 875 [2/2] (1.17ns)   --->   "%tmp_166 = fcmp_ogt  i32 %max_116, i32 %max_115" [pool.cc:22]   --->   Operation 875 'fcmp' 'tmp_166' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 876 [1/2] (1.23ns)   --->   "%max_118 = load i14 %in_features_addr_81" [pool.cc:22]   --->   Operation 876 'load' 'max_118' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 877 [1/1] (0.00ns)   --->   "%bitcast_ln22_50 = bitcast i32 %max_123" [pool.cc:22]   --->   Operation 877 'bitcast' 'bitcast_ln22_50' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_50, i32 23, i32 30" [pool.cc:22]   --->   Operation 878 'partselect' 'tmp_173' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 879 [1/1] (0.00ns)   --->   "%trunc_ln22_57 = trunc i32 %bitcast_ln22_50" [pool.cc:22]   --->   Operation 879 'trunc' 'trunc_ln22_57' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 880 [1/1] (0.00ns)   --->   "%bitcast_ln22_51 = bitcast i32 %max_122" [pool.cc:22]   --->   Operation 880 'bitcast' 'bitcast_ln22_51' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_51, i32 23, i32 30" [pool.cc:22]   --->   Operation 881 'partselect' 'tmp_174' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln22_58 = trunc i32 %bitcast_ln22_51" [pool.cc:22]   --->   Operation 882 'trunc' 'trunc_ln22_58' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 883 [1/1] (0.76ns)   --->   "%icmp_ln22_100 = icmp_ne  i8 %tmp_173, i8 255" [pool.cc:22]   --->   Operation 883 'icmp' 'icmp_ln22_100' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 884 [1/1] (0.92ns)   --->   "%icmp_ln22_101 = icmp_eq  i23 %trunc_ln22_57, i23 0" [pool.cc:22]   --->   Operation 884 'icmp' 'icmp_ln22_101' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 885 [1/1] (0.76ns)   --->   "%icmp_ln22_102 = icmp_ne  i8 %tmp_174, i8 255" [pool.cc:22]   --->   Operation 885 'icmp' 'icmp_ln22_102' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 886 [1/1] (0.92ns)   --->   "%icmp_ln22_103 = icmp_eq  i23 %trunc_ln22_58, i23 0" [pool.cc:22]   --->   Operation 886 'icmp' 'icmp_ln22_103' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.60ns)   --->   Input mux for Operation 887 '%tmp_175 = fcmp_ogt  i32 %max_123, i32 %max_122'
ST_6 : Operation 887 [2/2] (1.17ns)   --->   "%tmp_175 = fcmp_ogt  i32 %max_123, i32 %max_122" [pool.cc:22]   --->   Operation 887 'fcmp' 'tmp_175' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 888 [1/2] (1.23ns)   --->   "%max_125 = load i14 %in_features_addr_83" [pool.cc:22]   --->   Operation 888 'load' 'max_125' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 889 [1/1] (0.00ns)   --->   "%bitcast_ln22_56 = bitcast i32 %max_130" [pool.cc:22]   --->   Operation 889 'bitcast' 'bitcast_ln22_56' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_56, i32 23, i32 30" [pool.cc:22]   --->   Operation 890 'partselect' 'tmp_182' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln22_63 = trunc i32 %bitcast_ln22_56" [pool.cc:22]   --->   Operation 891 'trunc' 'trunc_ln22_63' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 892 [1/1] (0.00ns)   --->   "%bitcast_ln22_57 = bitcast i32 %max_129" [pool.cc:22]   --->   Operation 892 'bitcast' 'bitcast_ln22_57' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_57, i32 23, i32 30" [pool.cc:22]   --->   Operation 893 'partselect' 'tmp_183' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln22_64 = trunc i32 %bitcast_ln22_57" [pool.cc:22]   --->   Operation 894 'trunc' 'trunc_ln22_64' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 895 [1/1] (0.76ns)   --->   "%icmp_ln22_112 = icmp_ne  i8 %tmp_182, i8 255" [pool.cc:22]   --->   Operation 895 'icmp' 'icmp_ln22_112' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 896 [1/1] (0.92ns)   --->   "%icmp_ln22_113 = icmp_eq  i23 %trunc_ln22_63, i23 0" [pool.cc:22]   --->   Operation 896 'icmp' 'icmp_ln22_113' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 897 [1/1] (0.76ns)   --->   "%icmp_ln22_114 = icmp_ne  i8 %tmp_183, i8 255" [pool.cc:22]   --->   Operation 897 'icmp' 'icmp_ln22_114' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 898 [1/1] (0.92ns)   --->   "%icmp_ln22_115 = icmp_eq  i23 %trunc_ln22_64, i23 0" [pool.cc:22]   --->   Operation 898 'icmp' 'icmp_ln22_115' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.60ns)   --->   Input mux for Operation 899 '%tmp_184 = fcmp_ogt  i32 %max_130, i32 %max_129'
ST_6 : Operation 899 [2/2] (1.17ns)   --->   "%tmp_184 = fcmp_ogt  i32 %max_130, i32 %max_129" [pool.cc:22]   --->   Operation 899 'fcmp' 'tmp_184' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 900 [1/2] (1.23ns)   --->   "%max_132 = load i14 %in_features_addr_85" [pool.cc:22]   --->   Operation 900 'load' 'max_132' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 901 [1/1] (0.00ns)   --->   "%bitcast_ln22_62 = bitcast i32 %max_137" [pool.cc:22]   --->   Operation 901 'bitcast' 'bitcast_ln22_62' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_62, i32 23, i32 30" [pool.cc:22]   --->   Operation 902 'partselect' 'tmp_191' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln22_69 = trunc i32 %bitcast_ln22_62" [pool.cc:22]   --->   Operation 903 'trunc' 'trunc_ln22_69' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 904 [1/1] (0.00ns)   --->   "%bitcast_ln22_63 = bitcast i32 %max_136" [pool.cc:22]   --->   Operation 904 'bitcast' 'bitcast_ln22_63' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_63, i32 23, i32 30" [pool.cc:22]   --->   Operation 905 'partselect' 'tmp_192' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln22_70 = trunc i32 %bitcast_ln22_63" [pool.cc:22]   --->   Operation 906 'trunc' 'trunc_ln22_70' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 907 [1/1] (0.76ns)   --->   "%icmp_ln22_124 = icmp_ne  i8 %tmp_191, i8 255" [pool.cc:22]   --->   Operation 907 'icmp' 'icmp_ln22_124' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 908 [1/1] (0.92ns)   --->   "%icmp_ln22_125 = icmp_eq  i23 %trunc_ln22_69, i23 0" [pool.cc:22]   --->   Operation 908 'icmp' 'icmp_ln22_125' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 909 [1/1] (0.76ns)   --->   "%icmp_ln22_126 = icmp_ne  i8 %tmp_192, i8 255" [pool.cc:22]   --->   Operation 909 'icmp' 'icmp_ln22_126' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 910 [1/1] (0.92ns)   --->   "%icmp_ln22_127 = icmp_eq  i23 %trunc_ln22_70, i23 0" [pool.cc:22]   --->   Operation 910 'icmp' 'icmp_ln22_127' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.60ns)   --->   Input mux for Operation 911 '%tmp_193 = fcmp_ogt  i32 %max_137, i32 %max_136'
ST_6 : Operation 911 [2/2] (1.17ns)   --->   "%tmp_193 = fcmp_ogt  i32 %max_137, i32 %max_136" [pool.cc:22]   --->   Operation 911 'fcmp' 'tmp_193' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 912 [1/2] (1.23ns)   --->   "%max_139 = load i14 %in_features_addr_87" [pool.cc:22]   --->   Operation 912 'load' 'max_139' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 913 [1/1] (0.00ns)   --->   "%bitcast_ln22_68 = bitcast i32 %max_144" [pool.cc:22]   --->   Operation 913 'bitcast' 'bitcast_ln22_68' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_68, i32 23, i32 30" [pool.cc:22]   --->   Operation 914 'partselect' 'tmp_200' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln22_75 = trunc i32 %bitcast_ln22_68" [pool.cc:22]   --->   Operation 915 'trunc' 'trunc_ln22_75' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 916 [1/1] (0.00ns)   --->   "%bitcast_ln22_69 = bitcast i32 %max_143" [pool.cc:22]   --->   Operation 916 'bitcast' 'bitcast_ln22_69' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_69, i32 23, i32 30" [pool.cc:22]   --->   Operation 917 'partselect' 'tmp_201' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln22_76 = trunc i32 %bitcast_ln22_69" [pool.cc:22]   --->   Operation 918 'trunc' 'trunc_ln22_76' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 919 [1/1] (0.76ns)   --->   "%icmp_ln22_136 = icmp_ne  i8 %tmp_200, i8 255" [pool.cc:22]   --->   Operation 919 'icmp' 'icmp_ln22_136' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 920 [1/1] (0.92ns)   --->   "%icmp_ln22_137 = icmp_eq  i23 %trunc_ln22_75, i23 0" [pool.cc:22]   --->   Operation 920 'icmp' 'icmp_ln22_137' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 921 [1/1] (0.76ns)   --->   "%icmp_ln22_138 = icmp_ne  i8 %tmp_201, i8 255" [pool.cc:22]   --->   Operation 921 'icmp' 'icmp_ln22_138' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 922 [1/1] (0.92ns)   --->   "%icmp_ln22_139 = icmp_eq  i23 %trunc_ln22_76, i23 0" [pool.cc:22]   --->   Operation 922 'icmp' 'icmp_ln22_139' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.60ns)   --->   Input mux for Operation 923 '%tmp_202 = fcmp_ogt  i32 %max_144, i32 %max_143'
ST_6 : Operation 923 [2/2] (1.17ns)   --->   "%tmp_202 = fcmp_ogt  i32 %max_144, i32 %max_143" [pool.cc:22]   --->   Operation 923 'fcmp' 'tmp_202' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 924 [1/2] (1.23ns)   --->   "%max_146 = load i14 %in_features_addr_89" [pool.cc:22]   --->   Operation 924 'load' 'max_146' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 925 [1/2] (1.23ns)   --->   "%max_150 = load i14 %in_features_addr_129" [pool.cc:22]   --->   Operation 925 'load' 'max_150' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 926 [1/2] (1.23ns)   --->   "%max_153 = load i14 %in_features_addr_91" [pool.cc:22]   --->   Operation 926 'load' 'max_153' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 927 [1/2] (1.23ns)   --->   "%max_157 = load i14 %in_features_addr_132" [pool.cc:22]   --->   Operation 927 'load' 'max_157' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_6 : Operation 928 [1/2] (1.23ns)   --->   "%max_160 = load i14 %in_features_addr_93" [pool.cc:22]   --->   Operation 928 'load' 'max_160' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 7 <SV = 6> <Delay = 4.53>
ST_7 : Operation 929 [1/2] (1.23ns)   --->   "%max_68 = load i14 %in_features_addr_94" [pool.cc:22]   --->   Operation 929 'load' 'max_68' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 930 [1/1] (0.00ns)   --->   "%bitcast_ln22_4 = bitcast i32 %max_69" [pool.cc:22]   --->   Operation 930 'bitcast' 'bitcast_ln22_4' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_4, i32 23, i32 30" [pool.cc:22]   --->   Operation 931 'partselect' 'tmp_104' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln22_11 = trunc i32 %bitcast_ln22_4" [pool.cc:22]   --->   Operation 932 'trunc' 'trunc_ln22_11' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 933 [1/1] (0.00ns)   --->   "%bitcast_ln22_5 = bitcast i32 %max_68" [pool.cc:22]   --->   Operation 933 'bitcast' 'bitcast_ln22_5' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_5, i32 23, i32 30" [pool.cc:22]   --->   Operation 934 'partselect' 'tmp_105' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln22_12 = trunc i32 %bitcast_ln22_5" [pool.cc:22]   --->   Operation 935 'trunc' 'trunc_ln22_12' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 936 [1/1] (0.76ns)   --->   "%icmp_ln22_8 = icmp_ne  i8 %tmp_104, i8 255" [pool.cc:22]   --->   Operation 936 'icmp' 'icmp_ln22_8' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 937 [1/1] (0.92ns)   --->   "%icmp_ln22_9 = icmp_eq  i23 %trunc_ln22_11, i23 0" [pool.cc:22]   --->   Operation 937 'icmp' 'icmp_ln22_9' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 938 [1/1] (0.76ns)   --->   "%icmp_ln22_10 = icmp_ne  i8 %tmp_105, i8 255" [pool.cc:22]   --->   Operation 938 'icmp' 'icmp_ln22_10' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 939 [1/1] (0.92ns)   --->   "%icmp_ln22_11 = icmp_eq  i23 %trunc_ln22_12, i23 0" [pool.cc:22]   --->   Operation 939 'icmp' 'icmp_ln22_11' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.60ns)   --->   Input mux for Operation 940 '%tmp_106 = fcmp_ogt  i32 %max_69, i32 %max_68'
ST_7 : Operation 940 [2/2] (1.17ns)   --->   "%tmp_106 = fcmp_ogt  i32 %max_69, i32 %max_68" [pool.cc:22]   --->   Operation 940 'fcmp' 'tmp_106' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 941 [1/2] (1.23ns)   --->   "%max_75 = load i14 %in_features_addr_97" [pool.cc:22]   --->   Operation 941 'load' 'max_75' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 942 [1/1] (0.00ns)   --->   "%bitcast_ln22_10 = bitcast i32 %max_76" [pool.cc:22]   --->   Operation 942 'bitcast' 'bitcast_ln22_10' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_10, i32 23, i32 30" [pool.cc:22]   --->   Operation 943 'partselect' 'tmp_113' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln22_17 = trunc i32 %bitcast_ln22_10" [pool.cc:22]   --->   Operation 944 'trunc' 'trunc_ln22_17' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 945 [1/1] (0.00ns)   --->   "%bitcast_ln22_11 = bitcast i32 %max_75" [pool.cc:22]   --->   Operation 945 'bitcast' 'bitcast_ln22_11' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_11, i32 23, i32 30" [pool.cc:22]   --->   Operation 946 'partselect' 'tmp_114' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln22_18 = trunc i32 %bitcast_ln22_11" [pool.cc:22]   --->   Operation 947 'trunc' 'trunc_ln22_18' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 948 [1/1] (0.76ns)   --->   "%icmp_ln22_20 = icmp_ne  i8 %tmp_113, i8 255" [pool.cc:22]   --->   Operation 948 'icmp' 'icmp_ln22_20' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 949 [1/1] (0.92ns)   --->   "%icmp_ln22_21 = icmp_eq  i23 %trunc_ln22_17, i23 0" [pool.cc:22]   --->   Operation 949 'icmp' 'icmp_ln22_21' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 950 [1/1] (0.76ns)   --->   "%icmp_ln22_22 = icmp_ne  i8 %tmp_114, i8 255" [pool.cc:22]   --->   Operation 950 'icmp' 'icmp_ln22_22' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 951 [1/1] (0.92ns)   --->   "%icmp_ln22_23 = icmp_eq  i23 %trunc_ln22_18, i23 0" [pool.cc:22]   --->   Operation 951 'icmp' 'icmp_ln22_23' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.60ns)   --->   Input mux for Operation 952 '%tmp_115 = fcmp_ogt  i32 %max_76, i32 %max_75'
ST_7 : Operation 952 [2/2] (1.17ns)   --->   "%tmp_115 = fcmp_ogt  i32 %max_76, i32 %max_75" [pool.cc:22]   --->   Operation 952 'fcmp' 'tmp_115' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 953 [1/2] (1.23ns)   --->   "%max_82 = load i14 %in_features_addr_100" [pool.cc:22]   --->   Operation 953 'load' 'max_82' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 954 [1/1] (0.00ns)   --->   "%bitcast_ln22_16 = bitcast i32 %max_83" [pool.cc:22]   --->   Operation 954 'bitcast' 'bitcast_ln22_16' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_16, i32 23, i32 30" [pool.cc:22]   --->   Operation 955 'partselect' 'tmp_122' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln22_23 = trunc i32 %bitcast_ln22_16" [pool.cc:22]   --->   Operation 956 'trunc' 'trunc_ln22_23' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 957 [1/1] (0.00ns)   --->   "%bitcast_ln22_17 = bitcast i32 %max_82" [pool.cc:22]   --->   Operation 957 'bitcast' 'bitcast_ln22_17' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_17, i32 23, i32 30" [pool.cc:22]   --->   Operation 958 'partselect' 'tmp_123' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln22_24 = trunc i32 %bitcast_ln22_17" [pool.cc:22]   --->   Operation 959 'trunc' 'trunc_ln22_24' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 960 [1/1] (0.76ns)   --->   "%icmp_ln22_32 = icmp_ne  i8 %tmp_122, i8 255" [pool.cc:22]   --->   Operation 960 'icmp' 'icmp_ln22_32' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 961 [1/1] (0.92ns)   --->   "%icmp_ln22_33 = icmp_eq  i23 %trunc_ln22_23, i23 0" [pool.cc:22]   --->   Operation 961 'icmp' 'icmp_ln22_33' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 962 [1/1] (0.76ns)   --->   "%icmp_ln22_34 = icmp_ne  i8 %tmp_123, i8 255" [pool.cc:22]   --->   Operation 962 'icmp' 'icmp_ln22_34' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 963 [1/1] (0.92ns)   --->   "%icmp_ln22_35 = icmp_eq  i23 %trunc_ln22_24, i23 0" [pool.cc:22]   --->   Operation 963 'icmp' 'icmp_ln22_35' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.60ns)   --->   Input mux for Operation 964 '%tmp_124 = fcmp_ogt  i32 %max_83, i32 %max_82'
ST_7 : Operation 964 [2/2] (1.17ns)   --->   "%tmp_124 = fcmp_ogt  i32 %max_83, i32 %max_82" [pool.cc:22]   --->   Operation 964 'fcmp' 'tmp_124' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 965 [1/2] (1.23ns)   --->   "%max_89 = load i14 %in_features_addr_103" [pool.cc:22]   --->   Operation 965 'load' 'max_89' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 966 [1/1] (0.00ns)   --->   "%bitcast_ln22_22 = bitcast i32 %max_90" [pool.cc:22]   --->   Operation 966 'bitcast' 'bitcast_ln22_22' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_22, i32 23, i32 30" [pool.cc:22]   --->   Operation 967 'partselect' 'tmp_131' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 968 [1/1] (0.00ns)   --->   "%trunc_ln22_29 = trunc i32 %bitcast_ln22_22" [pool.cc:22]   --->   Operation 968 'trunc' 'trunc_ln22_29' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 969 [1/1] (0.00ns)   --->   "%bitcast_ln22_23 = bitcast i32 %max_89" [pool.cc:22]   --->   Operation 969 'bitcast' 'bitcast_ln22_23' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_23, i32 23, i32 30" [pool.cc:22]   --->   Operation 970 'partselect' 'tmp_132' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 971 [1/1] (0.00ns)   --->   "%trunc_ln22_30 = trunc i32 %bitcast_ln22_23" [pool.cc:22]   --->   Operation 971 'trunc' 'trunc_ln22_30' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 972 [1/1] (0.76ns)   --->   "%icmp_ln22_44 = icmp_ne  i8 %tmp_131, i8 255" [pool.cc:22]   --->   Operation 972 'icmp' 'icmp_ln22_44' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 973 [1/1] (0.92ns)   --->   "%icmp_ln22_45 = icmp_eq  i23 %trunc_ln22_29, i23 0" [pool.cc:22]   --->   Operation 973 'icmp' 'icmp_ln22_45' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 974 [1/1] (0.76ns)   --->   "%icmp_ln22_46 = icmp_ne  i8 %tmp_132, i8 255" [pool.cc:22]   --->   Operation 974 'icmp' 'icmp_ln22_46' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 975 [1/1] (0.92ns)   --->   "%icmp_ln22_47 = icmp_eq  i23 %trunc_ln22_30, i23 0" [pool.cc:22]   --->   Operation 975 'icmp' 'icmp_ln22_47' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.60ns)   --->   Input mux for Operation 976 '%tmp_133 = fcmp_ogt  i32 %max_90, i32 %max_89'
ST_7 : Operation 976 [2/2] (1.17ns)   --->   "%tmp_133 = fcmp_ogt  i32 %max_90, i32 %max_89" [pool.cc:22]   --->   Operation 976 'fcmp' 'tmp_133' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 977 [1/2] (1.23ns)   --->   "%max_96 = load i14 %in_features_addr_106" [pool.cc:22]   --->   Operation 977 'load' 'max_96' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 978 [1/2] (1.23ns)   --->   "%max_103 = load i14 %in_features_addr_109" [pool.cc:22]   --->   Operation 978 'load' 'max_103' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_39)   --->   "%or_ln22_45 = or i1 %icmp_ln22_77, i1 %icmp_ln22_76" [pool.cc:22]   --->   Operation 979 'or' 'or_ln22_45' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_39)   --->   "%or_ln22_46 = or i1 %icmp_ln22_79, i1 %icmp_ln22_78" [pool.cc:22]   --->   Operation 980 'or' 'or_ln22_46' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_39)   --->   "%and_ln22_38 = and i1 %or_ln22_45, i1 %or_ln22_46" [pool.cc:22]   --->   Operation 981 'and' 'and_ln22_38' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 982 [1/2] (2.78ns)   --->   "%tmp_157 = fcmp_ogt  i32 %max_109, i32 %max_108" [pool.cc:22]   --->   Operation 982 'fcmp' 'tmp_157' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 983 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_39 = and i1 %and_ln22_38, i1 %tmp_157" [pool.cc:22]   --->   Operation 983 'and' 'and_ln22_39' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 984 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_19 = select i1 %and_ln22_39, i14 %add_ln22_52, i14 %select_ln22_18" [pool.cc:22]   --->   Operation 984 'select' 'select_ln22_19' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln22_64 = zext i14 %select_ln22_19" [pool.cc:22]   --->   Operation 985 'zext' 'zext_ln22_64' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 986 [1/1] (0.00ns)   --->   "%in_features_addr_112 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_64" [pool.cc:22]   --->   Operation 986 'getelementptr' 'in_features_addr_112' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 987 [2/2] (1.23ns)   --->   "%max_110 = load i14 %in_features_addr_112" [pool.cc:22]   --->   Operation 987 'load' 'max_110' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_45)   --->   "%or_ln22_51 = or i1 %icmp_ln22_89, i1 %icmp_ln22_88" [pool.cc:22]   --->   Operation 988 'or' 'or_ln22_51' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_45)   --->   "%or_ln22_52 = or i1 %icmp_ln22_91, i1 %icmp_ln22_90" [pool.cc:22]   --->   Operation 989 'or' 'or_ln22_52' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_45)   --->   "%and_ln22_44 = and i1 %or_ln22_51, i1 %or_ln22_52" [pool.cc:22]   --->   Operation 990 'and' 'and_ln22_44' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 991 [1/2] (2.78ns)   --->   "%tmp_166 = fcmp_ogt  i32 %max_116, i32 %max_115" [pool.cc:22]   --->   Operation 991 'fcmp' 'tmp_166' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 992 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_45 = and i1 %and_ln22_44, i1 %tmp_166" [pool.cc:22]   --->   Operation 992 'and' 'and_ln22_45' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 993 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_22 = select i1 %and_ln22_45, i14 %add_ln22_56, i14 %select_ln22_21" [pool.cc:22]   --->   Operation 993 'select' 'select_ln22_22' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln22_67 = zext i14 %select_ln22_22" [pool.cc:22]   --->   Operation 994 'zext' 'zext_ln22_67' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 995 [1/1] (0.00ns)   --->   "%in_features_addr_115 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_67" [pool.cc:22]   --->   Operation 995 'getelementptr' 'in_features_addr_115' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 996 [2/2] (1.23ns)   --->   "%max_117 = load i14 %in_features_addr_115" [pool.cc:22]   --->   Operation 996 'load' 'max_117' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_51)   --->   "%or_ln22_57 = or i1 %icmp_ln22_101, i1 %icmp_ln22_100" [pool.cc:22]   --->   Operation 997 'or' 'or_ln22_57' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_51)   --->   "%or_ln22_58 = or i1 %icmp_ln22_103, i1 %icmp_ln22_102" [pool.cc:22]   --->   Operation 998 'or' 'or_ln22_58' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_51)   --->   "%and_ln22_50 = and i1 %or_ln22_57, i1 %or_ln22_58" [pool.cc:22]   --->   Operation 999 'and' 'and_ln22_50' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1000 [1/2] (2.78ns)   --->   "%tmp_175 = fcmp_ogt  i32 %max_123, i32 %max_122" [pool.cc:22]   --->   Operation 1000 'fcmp' 'tmp_175' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1001 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_51 = and i1 %and_ln22_50, i1 %tmp_175" [pool.cc:22]   --->   Operation 1001 'and' 'and_ln22_51' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1002 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_25 = select i1 %and_ln22_51, i14 %add_ln22_60, i14 %select_ln22_24" [pool.cc:22]   --->   Operation 1002 'select' 'select_ln22_25' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln22_70 = zext i14 %select_ln22_25" [pool.cc:22]   --->   Operation 1003 'zext' 'zext_ln22_70' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1004 [1/1] (0.00ns)   --->   "%in_features_addr_118 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_70" [pool.cc:22]   --->   Operation 1004 'getelementptr' 'in_features_addr_118' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1005 [2/2] (1.23ns)   --->   "%max_124 = load i14 %in_features_addr_118" [pool.cc:22]   --->   Operation 1005 'load' 'max_124' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_57)   --->   "%or_ln22_63 = or i1 %icmp_ln22_113, i1 %icmp_ln22_112" [pool.cc:22]   --->   Operation 1006 'or' 'or_ln22_63' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_57)   --->   "%or_ln22_64 = or i1 %icmp_ln22_115, i1 %icmp_ln22_114" [pool.cc:22]   --->   Operation 1007 'or' 'or_ln22_64' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_57)   --->   "%and_ln22_56 = and i1 %or_ln22_63, i1 %or_ln22_64" [pool.cc:22]   --->   Operation 1008 'and' 'and_ln22_56' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1009 [1/2] (2.78ns)   --->   "%tmp_184 = fcmp_ogt  i32 %max_130, i32 %max_129" [pool.cc:22]   --->   Operation 1009 'fcmp' 'tmp_184' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1010 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_57 = and i1 %and_ln22_56, i1 %tmp_184" [pool.cc:22]   --->   Operation 1010 'and' 'and_ln22_57' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1011 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_28 = select i1 %and_ln22_57, i14 %add_ln22_64, i14 %select_ln22_27" [pool.cc:22]   --->   Operation 1011 'select' 'select_ln22_28' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln22_73 = zext i14 %select_ln22_28" [pool.cc:22]   --->   Operation 1012 'zext' 'zext_ln22_73' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1013 [1/1] (0.00ns)   --->   "%in_features_addr_121 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_73" [pool.cc:22]   --->   Operation 1013 'getelementptr' 'in_features_addr_121' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1014 [2/2] (1.23ns)   --->   "%max_131 = load i14 %in_features_addr_121" [pool.cc:22]   --->   Operation 1014 'load' 'max_131' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_63)   --->   "%or_ln22_69 = or i1 %icmp_ln22_125, i1 %icmp_ln22_124" [pool.cc:22]   --->   Operation 1015 'or' 'or_ln22_69' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_63)   --->   "%or_ln22_70 = or i1 %icmp_ln22_127, i1 %icmp_ln22_126" [pool.cc:22]   --->   Operation 1016 'or' 'or_ln22_70' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_63)   --->   "%and_ln22_62 = and i1 %or_ln22_69, i1 %or_ln22_70" [pool.cc:22]   --->   Operation 1017 'and' 'and_ln22_62' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1018 [1/2] (2.78ns)   --->   "%tmp_193 = fcmp_ogt  i32 %max_137, i32 %max_136" [pool.cc:22]   --->   Operation 1018 'fcmp' 'tmp_193' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1019 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_63 = and i1 %and_ln22_62, i1 %tmp_193" [pool.cc:22]   --->   Operation 1019 'and' 'and_ln22_63' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1020 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_31 = select i1 %and_ln22_63, i14 %add_ln22_68, i14 %select_ln22_30" [pool.cc:22]   --->   Operation 1020 'select' 'select_ln22_31' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln22_76 = zext i14 %select_ln22_31" [pool.cc:22]   --->   Operation 1021 'zext' 'zext_ln22_76' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1022 [1/1] (0.00ns)   --->   "%in_features_addr_124 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_76" [pool.cc:22]   --->   Operation 1022 'getelementptr' 'in_features_addr_124' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1023 [2/2] (1.23ns)   --->   "%max_138 = load i14 %in_features_addr_124" [pool.cc:22]   --->   Operation 1023 'load' 'max_138' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_69)   --->   "%or_ln22_75 = or i1 %icmp_ln22_137, i1 %icmp_ln22_136" [pool.cc:22]   --->   Operation 1024 'or' 'or_ln22_75' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_69)   --->   "%or_ln22_76 = or i1 %icmp_ln22_139, i1 %icmp_ln22_138" [pool.cc:22]   --->   Operation 1025 'or' 'or_ln22_76' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_69)   --->   "%and_ln22_68 = and i1 %or_ln22_75, i1 %or_ln22_76" [pool.cc:22]   --->   Operation 1026 'and' 'and_ln22_68' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1027 [1/2] (2.78ns)   --->   "%tmp_202 = fcmp_ogt  i32 %max_144, i32 %max_143" [pool.cc:22]   --->   Operation 1027 'fcmp' 'tmp_202' <Predicate = (icmp_ln14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1028 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_69 = and i1 %and_ln22_68, i1 %tmp_202" [pool.cc:22]   --->   Operation 1028 'and' 'and_ln22_69' <Predicate = (icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1029 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_34 = select i1 %and_ln22_69, i14 %add_ln22_72, i14 %select_ln22_33" [pool.cc:22]   --->   Operation 1029 'select' 'select_ln22_34' <Predicate = (icmp_ln14)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln22_79 = zext i14 %select_ln22_34" [pool.cc:22]   --->   Operation 1030 'zext' 'zext_ln22_79' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1031 [1/1] (0.00ns)   --->   "%in_features_addr_127 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_79" [pool.cc:22]   --->   Operation 1031 'getelementptr' 'in_features_addr_127' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1032 [2/2] (1.23ns)   --->   "%max_145 = load i14 %in_features_addr_127" [pool.cc:22]   --->   Operation 1032 'load' 'max_145' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_7 : Operation 1033 [1/1] (0.00ns)   --->   "%bitcast_ln22_74 = bitcast i32 %max_151" [pool.cc:22]   --->   Operation 1033 'bitcast' 'bitcast_ln22_74' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_74, i32 23, i32 30" [pool.cc:22]   --->   Operation 1034 'partselect' 'tmp_209' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln22_81 = trunc i32 %bitcast_ln22_74" [pool.cc:22]   --->   Operation 1035 'trunc' 'trunc_ln22_81' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1036 [1/1] (0.00ns)   --->   "%bitcast_ln22_75 = bitcast i32 %max_150" [pool.cc:22]   --->   Operation 1036 'bitcast' 'bitcast_ln22_75' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_75, i32 23, i32 30" [pool.cc:22]   --->   Operation 1037 'partselect' 'tmp_210' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1038 [1/1] (0.00ns)   --->   "%trunc_ln22_82 = trunc i32 %bitcast_ln22_75" [pool.cc:22]   --->   Operation 1038 'trunc' 'trunc_ln22_82' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1039 [1/1] (0.76ns)   --->   "%icmp_ln22_148 = icmp_ne  i8 %tmp_209, i8 255" [pool.cc:22]   --->   Operation 1039 'icmp' 'icmp_ln22_148' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1040 [1/1] (0.92ns)   --->   "%icmp_ln22_149 = icmp_eq  i23 %trunc_ln22_81, i23 0" [pool.cc:22]   --->   Operation 1040 'icmp' 'icmp_ln22_149' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1041 [1/1] (0.76ns)   --->   "%icmp_ln22_150 = icmp_ne  i8 %tmp_210, i8 255" [pool.cc:22]   --->   Operation 1041 'icmp' 'icmp_ln22_150' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1042 [1/1] (0.92ns)   --->   "%icmp_ln22_151 = icmp_eq  i23 %trunc_ln22_82, i23 0" [pool.cc:22]   --->   Operation 1042 'icmp' 'icmp_ln22_151' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.60ns)   --->   Input mux for Operation 1043 '%tmp_211 = fcmp_ogt  i32 %max_151, i32 %max_150'
ST_7 : Operation 1043 [2/2] (1.17ns)   --->   "%tmp_211 = fcmp_ogt  i32 %max_151, i32 %max_150" [pool.cc:22]   --->   Operation 1043 'fcmp' 'tmp_211' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1044 [1/1] (0.00ns)   --->   "%bitcast_ln22_80 = bitcast i32 %max_158" [pool.cc:22]   --->   Operation 1044 'bitcast' 'bitcast_ln22_80' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_80, i32 23, i32 30" [pool.cc:22]   --->   Operation 1045 'partselect' 'tmp_218' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1046 [1/1] (0.00ns)   --->   "%trunc_ln22_87 = trunc i32 %bitcast_ln22_80" [pool.cc:22]   --->   Operation 1046 'trunc' 'trunc_ln22_87' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1047 [1/1] (0.00ns)   --->   "%bitcast_ln22_81 = bitcast i32 %max_157" [pool.cc:22]   --->   Operation 1047 'bitcast' 'bitcast_ln22_81' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_81, i32 23, i32 30" [pool.cc:22]   --->   Operation 1048 'partselect' 'tmp_219' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1049 [1/1] (0.00ns)   --->   "%trunc_ln22_88 = trunc i32 %bitcast_ln22_81" [pool.cc:22]   --->   Operation 1049 'trunc' 'trunc_ln22_88' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 1050 [1/1] (0.76ns)   --->   "%icmp_ln22_160 = icmp_ne  i8 %tmp_218, i8 255" [pool.cc:22]   --->   Operation 1050 'icmp' 'icmp_ln22_160' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1051 [1/1] (0.92ns)   --->   "%icmp_ln22_161 = icmp_eq  i23 %trunc_ln22_87, i23 0" [pool.cc:22]   --->   Operation 1051 'icmp' 'icmp_ln22_161' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1052 [1/1] (0.76ns)   --->   "%icmp_ln22_162 = icmp_ne  i8 %tmp_219, i8 255" [pool.cc:22]   --->   Operation 1052 'icmp' 'icmp_ln22_162' <Predicate = (icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1053 [1/1] (0.92ns)   --->   "%icmp_ln22_163 = icmp_eq  i23 %trunc_ln22_88, i23 0" [pool.cc:22]   --->   Operation 1053 'icmp' 'icmp_ln22_163' <Predicate = (icmp_ln14)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.60ns)   --->   Input mux for Operation 1054 '%tmp_220 = fcmp_ogt  i32 %max_158, i32 %max_157'
ST_7 : Operation 1054 [2/2] (1.17ns)   --->   "%tmp_220 = fcmp_ogt  i32 %max_158, i32 %max_157" [pool.cc:22]   --->   Operation 1054 'fcmp' 'tmp_220' <Predicate = (icmp_ln14)> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.01>
ST_8 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_5)   --->   "%or_ln22_11 = or i1 %icmp_ln22_9, i1 %icmp_ln22_8" [pool.cc:22]   --->   Operation 1055 'or' 'or_ln22_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_5)   --->   "%or_ln22_12 = or i1 %icmp_ln22_11, i1 %icmp_ln22_10" [pool.cc:22]   --->   Operation 1056 'or' 'or_ln22_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_5)   --->   "%and_ln22_4 = and i1 %or_ln22_11, i1 %or_ln22_12" [pool.cc:22]   --->   Operation 1057 'and' 'and_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1058 [1/2] (2.78ns)   --->   "%tmp_106 = fcmp_ogt  i32 %max_69, i32 %max_68" [pool.cc:22]   --->   Operation 1058 'fcmp' 'tmp_106' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1059 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_5 = and i1 %and_ln22_4, i1 %tmp_106" [pool.cc:22]   --->   Operation 1059 'and' 'and_ln22_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1060 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_2 = select i1 %and_ln22_5, i14 %add_ln22_30, i14 %select_ln22_1" [pool.cc:22]   --->   Operation 1060 'select' 'select_ln22_2' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_11)   --->   "%or_ln22_17 = or i1 %icmp_ln22_21, i1 %icmp_ln22_20" [pool.cc:22]   --->   Operation 1061 'or' 'or_ln22_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_11)   --->   "%or_ln22_18 = or i1 %icmp_ln22_23, i1 %icmp_ln22_22" [pool.cc:22]   --->   Operation 1062 'or' 'or_ln22_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_11)   --->   "%and_ln22_10 = and i1 %or_ln22_17, i1 %or_ln22_18" [pool.cc:22]   --->   Operation 1063 'and' 'and_ln22_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1064 [1/2] (2.78ns)   --->   "%tmp_115 = fcmp_ogt  i32 %max_76, i32 %max_75" [pool.cc:22]   --->   Operation 1064 'fcmp' 'tmp_115' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1065 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_11 = and i1 %and_ln22_10, i1 %tmp_115" [pool.cc:22]   --->   Operation 1065 'and' 'and_ln22_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1066 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_5 = select i1 %and_ln22_11, i14 %add_ln22_34, i14 %select_ln22_4" [pool.cc:22]   --->   Operation 1066 'select' 'select_ln22_5' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_17)   --->   "%or_ln22_23 = or i1 %icmp_ln22_33, i1 %icmp_ln22_32" [pool.cc:22]   --->   Operation 1067 'or' 'or_ln22_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_17)   --->   "%or_ln22_24 = or i1 %icmp_ln22_35, i1 %icmp_ln22_34" [pool.cc:22]   --->   Operation 1068 'or' 'or_ln22_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_17)   --->   "%and_ln22_16 = and i1 %or_ln22_23, i1 %or_ln22_24" [pool.cc:22]   --->   Operation 1069 'and' 'and_ln22_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1070 [1/2] (2.78ns)   --->   "%tmp_124 = fcmp_ogt  i32 %max_83, i32 %max_82" [pool.cc:22]   --->   Operation 1070 'fcmp' 'tmp_124' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1071 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_17 = and i1 %and_ln22_16, i1 %tmp_124" [pool.cc:22]   --->   Operation 1071 'and' 'and_ln22_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1072 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_8 = select i1 %and_ln22_17, i14 %add_ln22_38, i14 %select_ln22_7" [pool.cc:22]   --->   Operation 1072 'select' 'select_ln22_8' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_23)   --->   "%or_ln22_29 = or i1 %icmp_ln22_45, i1 %icmp_ln22_44" [pool.cc:22]   --->   Operation 1073 'or' 'or_ln22_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_23)   --->   "%or_ln22_30 = or i1 %icmp_ln22_47, i1 %icmp_ln22_46" [pool.cc:22]   --->   Operation 1074 'or' 'or_ln22_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_23)   --->   "%and_ln22_22 = and i1 %or_ln22_29, i1 %or_ln22_30" [pool.cc:22]   --->   Operation 1075 'and' 'and_ln22_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1076 [1/2] (2.78ns)   --->   "%tmp_133 = fcmp_ogt  i32 %max_90, i32 %max_89" [pool.cc:22]   --->   Operation 1076 'fcmp' 'tmp_133' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1077 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_23 = and i1 %and_ln22_22, i1 %tmp_133" [pool.cc:22]   --->   Operation 1077 'and' 'and_ln22_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1078 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_11 = select i1 %and_ln22_23, i14 %add_ln22_42, i14 %select_ln22_10" [pool.cc:22]   --->   Operation 1078 'select' 'select_ln22_11' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1079 [1/1] (0.00ns)   --->   "%bitcast_ln22_28 = bitcast i32 %max_97" [pool.cc:22]   --->   Operation 1079 'bitcast' 'bitcast_ln22_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_28, i32 23, i32 30" [pool.cc:22]   --->   Operation 1080 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1081 [1/1] (0.00ns)   --->   "%trunc_ln22_35 = trunc i32 %bitcast_ln22_28" [pool.cc:22]   --->   Operation 1081 'trunc' 'trunc_ln22_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1082 [1/1] (0.00ns)   --->   "%bitcast_ln22_29 = bitcast i32 %max_96" [pool.cc:22]   --->   Operation 1082 'bitcast' 'bitcast_ln22_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_29, i32 23, i32 30" [pool.cc:22]   --->   Operation 1083 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1084 [1/1] (0.00ns)   --->   "%trunc_ln22_36 = trunc i32 %bitcast_ln22_29" [pool.cc:22]   --->   Operation 1084 'trunc' 'trunc_ln22_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1085 [1/1] (0.76ns)   --->   "%icmp_ln22_56 = icmp_ne  i8 %tmp_140, i8 255" [pool.cc:22]   --->   Operation 1085 'icmp' 'icmp_ln22_56' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1086 [1/1] (0.92ns)   --->   "%icmp_ln22_57 = icmp_eq  i23 %trunc_ln22_35, i23 0" [pool.cc:22]   --->   Operation 1086 'icmp' 'icmp_ln22_57' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1087 [1/1] (0.76ns)   --->   "%icmp_ln22_58 = icmp_ne  i8 %tmp_141, i8 255" [pool.cc:22]   --->   Operation 1087 'icmp' 'icmp_ln22_58' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1088 [1/1] (0.92ns)   --->   "%icmp_ln22_59 = icmp_eq  i23 %trunc_ln22_36, i23 0" [pool.cc:22]   --->   Operation 1088 'icmp' 'icmp_ln22_59' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.60ns)   --->   Input mux for Operation 1089 '%tmp_142 = fcmp_ogt  i32 %max_97, i32 %max_96'
ST_8 : Operation 1089 [2/2] (1.17ns)   --->   "%tmp_142 = fcmp_ogt  i32 %max_97, i32 %max_96" [pool.cc:22]   --->   Operation 1089 'fcmp' 'tmp_142' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1090 [1/1] (0.00ns)   --->   "%bitcast_ln22_34 = bitcast i32 %max_104" [pool.cc:22]   --->   Operation 1090 'bitcast' 'bitcast_ln22_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_34, i32 23, i32 30" [pool.cc:22]   --->   Operation 1091 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln22_41 = trunc i32 %bitcast_ln22_34" [pool.cc:22]   --->   Operation 1092 'trunc' 'trunc_ln22_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1093 [1/1] (0.00ns)   --->   "%bitcast_ln22_35 = bitcast i32 %max_103" [pool.cc:22]   --->   Operation 1093 'bitcast' 'bitcast_ln22_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_35, i32 23, i32 30" [pool.cc:22]   --->   Operation 1094 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln22_42 = trunc i32 %bitcast_ln22_35" [pool.cc:22]   --->   Operation 1095 'trunc' 'trunc_ln22_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1096 [1/1] (0.76ns)   --->   "%icmp_ln22_68 = icmp_ne  i8 %tmp_149, i8 255" [pool.cc:22]   --->   Operation 1096 'icmp' 'icmp_ln22_68' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1097 [1/1] (0.92ns)   --->   "%icmp_ln22_69 = icmp_eq  i23 %trunc_ln22_41, i23 0" [pool.cc:22]   --->   Operation 1097 'icmp' 'icmp_ln22_69' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1098 [1/1] (0.76ns)   --->   "%icmp_ln22_70 = icmp_ne  i8 %tmp_150, i8 255" [pool.cc:22]   --->   Operation 1098 'icmp' 'icmp_ln22_70' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1099 [1/1] (0.92ns)   --->   "%icmp_ln22_71 = icmp_eq  i23 %trunc_ln22_42, i23 0" [pool.cc:22]   --->   Operation 1099 'icmp' 'icmp_ln22_71' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.60ns)   --->   Input mux for Operation 1100 '%tmp_151 = fcmp_ogt  i32 %max_104, i32 %max_103'
ST_8 : Operation 1100 [2/2] (1.17ns)   --->   "%tmp_151 = fcmp_ogt  i32 %max_104, i32 %max_103" [pool.cc:22]   --->   Operation 1100 'fcmp' 'tmp_151' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1101 [1/2] (1.23ns)   --->   "%max_110 = load i14 %in_features_addr_112" [pool.cc:22]   --->   Operation 1101 'load' 'max_110' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_8 : Operation 1102 [1/1] (0.00ns)   --->   "%bitcast_ln22_40 = bitcast i32 %max_111" [pool.cc:22]   --->   Operation 1102 'bitcast' 'bitcast_ln22_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_40, i32 23, i32 30" [pool.cc:22]   --->   Operation 1103 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1104 [1/1] (0.00ns)   --->   "%trunc_ln22_47 = trunc i32 %bitcast_ln22_40" [pool.cc:22]   --->   Operation 1104 'trunc' 'trunc_ln22_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1105 [1/1] (0.00ns)   --->   "%bitcast_ln22_41 = bitcast i32 %max_110" [pool.cc:22]   --->   Operation 1105 'bitcast' 'bitcast_ln22_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_41, i32 23, i32 30" [pool.cc:22]   --->   Operation 1106 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln22_48 = trunc i32 %bitcast_ln22_41" [pool.cc:22]   --->   Operation 1107 'trunc' 'trunc_ln22_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1108 [1/1] (0.76ns)   --->   "%icmp_ln22_80 = icmp_ne  i8 %tmp_158, i8 255" [pool.cc:22]   --->   Operation 1108 'icmp' 'icmp_ln22_80' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1109 [1/1] (0.92ns)   --->   "%icmp_ln22_81 = icmp_eq  i23 %trunc_ln22_47, i23 0" [pool.cc:22]   --->   Operation 1109 'icmp' 'icmp_ln22_81' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1110 [1/1] (0.76ns)   --->   "%icmp_ln22_82 = icmp_ne  i8 %tmp_159, i8 255" [pool.cc:22]   --->   Operation 1110 'icmp' 'icmp_ln22_82' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1111 [1/1] (0.92ns)   --->   "%icmp_ln22_83 = icmp_eq  i23 %trunc_ln22_48, i23 0" [pool.cc:22]   --->   Operation 1111 'icmp' 'icmp_ln22_83' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.60ns)   --->   Input mux for Operation 1112 '%tmp_160 = fcmp_ogt  i32 %max_111, i32 %max_110'
ST_8 : Operation 1112 [2/2] (1.17ns)   --->   "%tmp_160 = fcmp_ogt  i32 %max_111, i32 %max_110" [pool.cc:22]   --->   Operation 1112 'fcmp' 'tmp_160' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1113 [1/2] (1.23ns)   --->   "%max_117 = load i14 %in_features_addr_115" [pool.cc:22]   --->   Operation 1113 'load' 'max_117' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_8 : Operation 1114 [1/1] (0.00ns)   --->   "%bitcast_ln22_46 = bitcast i32 %max_118" [pool.cc:22]   --->   Operation 1114 'bitcast' 'bitcast_ln22_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_46, i32 23, i32 30" [pool.cc:22]   --->   Operation 1115 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln22_53 = trunc i32 %bitcast_ln22_46" [pool.cc:22]   --->   Operation 1116 'trunc' 'trunc_ln22_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1117 [1/1] (0.00ns)   --->   "%bitcast_ln22_47 = bitcast i32 %max_117" [pool.cc:22]   --->   Operation 1117 'bitcast' 'bitcast_ln22_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_47, i32 23, i32 30" [pool.cc:22]   --->   Operation 1118 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1119 [1/1] (0.00ns)   --->   "%trunc_ln22_54 = trunc i32 %bitcast_ln22_47" [pool.cc:22]   --->   Operation 1119 'trunc' 'trunc_ln22_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1120 [1/1] (0.76ns)   --->   "%icmp_ln22_92 = icmp_ne  i8 %tmp_167, i8 255" [pool.cc:22]   --->   Operation 1120 'icmp' 'icmp_ln22_92' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1121 [1/1] (0.92ns)   --->   "%icmp_ln22_93 = icmp_eq  i23 %trunc_ln22_53, i23 0" [pool.cc:22]   --->   Operation 1121 'icmp' 'icmp_ln22_93' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1122 [1/1] (0.76ns)   --->   "%icmp_ln22_94 = icmp_ne  i8 %tmp_168, i8 255" [pool.cc:22]   --->   Operation 1122 'icmp' 'icmp_ln22_94' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1123 [1/1] (0.92ns)   --->   "%icmp_ln22_95 = icmp_eq  i23 %trunc_ln22_54, i23 0" [pool.cc:22]   --->   Operation 1123 'icmp' 'icmp_ln22_95' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.60ns)   --->   Input mux for Operation 1124 '%tmp_169 = fcmp_ogt  i32 %max_118, i32 %max_117'
ST_8 : Operation 1124 [2/2] (1.17ns)   --->   "%tmp_169 = fcmp_ogt  i32 %max_118, i32 %max_117" [pool.cc:22]   --->   Operation 1124 'fcmp' 'tmp_169' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1125 [1/2] (1.23ns)   --->   "%max_124 = load i14 %in_features_addr_118" [pool.cc:22]   --->   Operation 1125 'load' 'max_124' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_8 : Operation 1126 [1/1] (0.00ns)   --->   "%bitcast_ln22_52 = bitcast i32 %max_125" [pool.cc:22]   --->   Operation 1126 'bitcast' 'bitcast_ln22_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_52, i32 23, i32 30" [pool.cc:22]   --->   Operation 1127 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln22_59 = trunc i32 %bitcast_ln22_52" [pool.cc:22]   --->   Operation 1128 'trunc' 'trunc_ln22_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1129 [1/1] (0.00ns)   --->   "%bitcast_ln22_53 = bitcast i32 %max_124" [pool.cc:22]   --->   Operation 1129 'bitcast' 'bitcast_ln22_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_53, i32 23, i32 30" [pool.cc:22]   --->   Operation 1130 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln22_60 = trunc i32 %bitcast_ln22_53" [pool.cc:22]   --->   Operation 1131 'trunc' 'trunc_ln22_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1132 [1/1] (0.76ns)   --->   "%icmp_ln22_104 = icmp_ne  i8 %tmp_176, i8 255" [pool.cc:22]   --->   Operation 1132 'icmp' 'icmp_ln22_104' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1133 [1/1] (0.92ns)   --->   "%icmp_ln22_105 = icmp_eq  i23 %trunc_ln22_59, i23 0" [pool.cc:22]   --->   Operation 1133 'icmp' 'icmp_ln22_105' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1134 [1/1] (0.76ns)   --->   "%icmp_ln22_106 = icmp_ne  i8 %tmp_177, i8 255" [pool.cc:22]   --->   Operation 1134 'icmp' 'icmp_ln22_106' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1135 [1/1] (0.92ns)   --->   "%icmp_ln22_107 = icmp_eq  i23 %trunc_ln22_60, i23 0" [pool.cc:22]   --->   Operation 1135 'icmp' 'icmp_ln22_107' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.60ns)   --->   Input mux for Operation 1136 '%tmp_178 = fcmp_ogt  i32 %max_125, i32 %max_124'
ST_8 : Operation 1136 [2/2] (1.17ns)   --->   "%tmp_178 = fcmp_ogt  i32 %max_125, i32 %max_124" [pool.cc:22]   --->   Operation 1136 'fcmp' 'tmp_178' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1137 [1/2] (1.23ns)   --->   "%max_131 = load i14 %in_features_addr_121" [pool.cc:22]   --->   Operation 1137 'load' 'max_131' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_8 : Operation 1138 [1/1] (0.00ns)   --->   "%bitcast_ln22_58 = bitcast i32 %max_132" [pool.cc:22]   --->   Operation 1138 'bitcast' 'bitcast_ln22_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1139 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_58, i32 23, i32 30" [pool.cc:22]   --->   Operation 1139 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln22_65 = trunc i32 %bitcast_ln22_58" [pool.cc:22]   --->   Operation 1140 'trunc' 'trunc_ln22_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1141 [1/1] (0.00ns)   --->   "%bitcast_ln22_59 = bitcast i32 %max_131" [pool.cc:22]   --->   Operation 1141 'bitcast' 'bitcast_ln22_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_59, i32 23, i32 30" [pool.cc:22]   --->   Operation 1142 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1143 [1/1] (0.00ns)   --->   "%trunc_ln22_66 = trunc i32 %bitcast_ln22_59" [pool.cc:22]   --->   Operation 1143 'trunc' 'trunc_ln22_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1144 [1/1] (0.76ns)   --->   "%icmp_ln22_116 = icmp_ne  i8 %tmp_185, i8 255" [pool.cc:22]   --->   Operation 1144 'icmp' 'icmp_ln22_116' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1145 [1/1] (0.92ns)   --->   "%icmp_ln22_117 = icmp_eq  i23 %trunc_ln22_65, i23 0" [pool.cc:22]   --->   Operation 1145 'icmp' 'icmp_ln22_117' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1146 [1/1] (0.76ns)   --->   "%icmp_ln22_118 = icmp_ne  i8 %tmp_186, i8 255" [pool.cc:22]   --->   Operation 1146 'icmp' 'icmp_ln22_118' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1147 [1/1] (0.92ns)   --->   "%icmp_ln22_119 = icmp_eq  i23 %trunc_ln22_66, i23 0" [pool.cc:22]   --->   Operation 1147 'icmp' 'icmp_ln22_119' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.60ns)   --->   Input mux for Operation 1148 '%tmp_187 = fcmp_ogt  i32 %max_132, i32 %max_131'
ST_8 : Operation 1148 [2/2] (1.17ns)   --->   "%tmp_187 = fcmp_ogt  i32 %max_132, i32 %max_131" [pool.cc:22]   --->   Operation 1148 'fcmp' 'tmp_187' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1149 [1/2] (1.23ns)   --->   "%max_138 = load i14 %in_features_addr_124" [pool.cc:22]   --->   Operation 1149 'load' 'max_138' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_8 : Operation 1150 [1/2] (1.23ns)   --->   "%max_145 = load i14 %in_features_addr_127" [pool.cc:22]   --->   Operation 1150 'load' 'max_145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_8 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_75)   --->   "%or_ln22_81 = or i1 %icmp_ln22_149, i1 %icmp_ln22_148" [pool.cc:22]   --->   Operation 1151 'or' 'or_ln22_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_75)   --->   "%or_ln22_82 = or i1 %icmp_ln22_151, i1 %icmp_ln22_150" [pool.cc:22]   --->   Operation 1152 'or' 'or_ln22_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_75)   --->   "%and_ln22_74 = and i1 %or_ln22_81, i1 %or_ln22_82" [pool.cc:22]   --->   Operation 1153 'and' 'and_ln22_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1154 [1/2] (2.78ns)   --->   "%tmp_211 = fcmp_ogt  i32 %max_151, i32 %max_150" [pool.cc:22]   --->   Operation 1154 'fcmp' 'tmp_211' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1155 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_75 = and i1 %and_ln22_74, i1 %tmp_211" [pool.cc:22]   --->   Operation 1155 'and' 'and_ln22_75' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1156 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_37 = select i1 %and_ln22_75, i14 %add_ln22_76, i14 %select_ln22_36" [pool.cc:22]   --->   Operation 1156 'select' 'select_ln22_37' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_81)   --->   "%or_ln22_87 = or i1 %icmp_ln22_161, i1 %icmp_ln22_160" [pool.cc:22]   --->   Operation 1157 'or' 'or_ln22_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_81)   --->   "%or_ln22_88 = or i1 %icmp_ln22_163, i1 %icmp_ln22_162" [pool.cc:22]   --->   Operation 1158 'or' 'or_ln22_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_81)   --->   "%and_ln22_80 = and i1 %or_ln22_87, i1 %or_ln22_88" [pool.cc:22]   --->   Operation 1159 'and' 'and_ln22_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1160 [1/2] (2.78ns)   --->   "%tmp_220 = fcmp_ogt  i32 %max_158, i32 %max_157" [pool.cc:22]   --->   Operation 1160 'fcmp' 'tmp_220' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1161 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_81 = and i1 %and_ln22_80, i1 %tmp_220" [pool.cc:22]   --->   Operation 1161 'and' 'and_ln22_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1162 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_40 = select i1 %and_ln22_81, i14 %add_ln22_80, i14 %select_ln22_39" [pool.cc:22]   --->   Operation 1162 'select' 'select_ln22_40' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.30>
ST_9 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_29)   --->   "%or_ln22_35 = or i1 %icmp_ln22_57, i1 %icmp_ln22_56" [pool.cc:22]   --->   Operation 1163 'or' 'or_ln22_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_29)   --->   "%or_ln22_36 = or i1 %icmp_ln22_59, i1 %icmp_ln22_58" [pool.cc:22]   --->   Operation 1164 'or' 'or_ln22_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_29)   --->   "%and_ln22_28 = and i1 %or_ln22_35, i1 %or_ln22_36" [pool.cc:22]   --->   Operation 1165 'and' 'and_ln22_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1166 [1/2] (2.78ns)   --->   "%tmp_142 = fcmp_ogt  i32 %max_97, i32 %max_96" [pool.cc:22]   --->   Operation 1166 'fcmp' 'tmp_142' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1167 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_29 = and i1 %and_ln22_28, i1 %tmp_142" [pool.cc:22]   --->   Operation 1167 'and' 'and_ln22_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1168 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_14 = select i1 %and_ln22_29, i14 %add_ln22_46, i14 %select_ln22_13" [pool.cc:22]   --->   Operation 1168 'select' 'select_ln22_14' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_35)   --->   "%or_ln22_41 = or i1 %icmp_ln22_69, i1 %icmp_ln22_68" [pool.cc:22]   --->   Operation 1169 'or' 'or_ln22_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_35)   --->   "%or_ln22_42 = or i1 %icmp_ln22_71, i1 %icmp_ln22_70" [pool.cc:22]   --->   Operation 1170 'or' 'or_ln22_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_35)   --->   "%and_ln22_34 = and i1 %or_ln22_41, i1 %or_ln22_42" [pool.cc:22]   --->   Operation 1171 'and' 'and_ln22_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1172 [1/2] (2.78ns)   --->   "%tmp_151 = fcmp_ogt  i32 %max_104, i32 %max_103" [pool.cc:22]   --->   Operation 1172 'fcmp' 'tmp_151' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1173 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_35 = and i1 %and_ln22_34, i1 %tmp_151" [pool.cc:22]   --->   Operation 1173 'and' 'and_ln22_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1174 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_17 = select i1 %and_ln22_35, i14 %add_ln22_50, i14 %select_ln22_16" [pool.cc:22]   --->   Operation 1174 'select' 'select_ln22_17' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_41)   --->   "%or_ln22_47 = or i1 %icmp_ln22_81, i1 %icmp_ln22_80" [pool.cc:22]   --->   Operation 1175 'or' 'or_ln22_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_41)   --->   "%or_ln22_48 = or i1 %icmp_ln22_83, i1 %icmp_ln22_82" [pool.cc:22]   --->   Operation 1176 'or' 'or_ln22_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_41)   --->   "%and_ln22_40 = and i1 %or_ln22_47, i1 %or_ln22_48" [pool.cc:22]   --->   Operation 1177 'and' 'and_ln22_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1178 [1/2] (2.78ns)   --->   "%tmp_160 = fcmp_ogt  i32 %max_111, i32 %max_110" [pool.cc:22]   --->   Operation 1178 'fcmp' 'tmp_160' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1179 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_41 = and i1 %and_ln22_40, i1 %tmp_160" [pool.cc:22]   --->   Operation 1179 'and' 'and_ln22_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1180 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_20 = select i1 %and_ln22_41, i14 %add_ln22_54, i14 %select_ln22_19" [pool.cc:22]   --->   Operation 1180 'select' 'select_ln22_20' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_47)   --->   "%or_ln22_53 = or i1 %icmp_ln22_93, i1 %icmp_ln22_92" [pool.cc:22]   --->   Operation 1181 'or' 'or_ln22_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_47)   --->   "%or_ln22_54 = or i1 %icmp_ln22_95, i1 %icmp_ln22_94" [pool.cc:22]   --->   Operation 1182 'or' 'or_ln22_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_47)   --->   "%and_ln22_46 = and i1 %or_ln22_53, i1 %or_ln22_54" [pool.cc:22]   --->   Operation 1183 'and' 'and_ln22_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1184 [1/2] (2.78ns)   --->   "%tmp_169 = fcmp_ogt  i32 %max_118, i32 %max_117" [pool.cc:22]   --->   Operation 1184 'fcmp' 'tmp_169' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1185 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_47 = and i1 %and_ln22_46, i1 %tmp_169" [pool.cc:22]   --->   Operation 1185 'and' 'and_ln22_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1186 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_23 = select i1 %and_ln22_47, i14 %add_ln22_58, i14 %select_ln22_22" [pool.cc:22]   --->   Operation 1186 'select' 'select_ln22_23' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_53)   --->   "%or_ln22_59 = or i1 %icmp_ln22_105, i1 %icmp_ln22_104" [pool.cc:22]   --->   Operation 1187 'or' 'or_ln22_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_53)   --->   "%or_ln22_60 = or i1 %icmp_ln22_107, i1 %icmp_ln22_106" [pool.cc:22]   --->   Operation 1188 'or' 'or_ln22_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_53)   --->   "%and_ln22_52 = and i1 %or_ln22_59, i1 %or_ln22_60" [pool.cc:22]   --->   Operation 1189 'and' 'and_ln22_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1190 [1/2] (2.78ns)   --->   "%tmp_178 = fcmp_ogt  i32 %max_125, i32 %max_124" [pool.cc:22]   --->   Operation 1190 'fcmp' 'tmp_178' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1191 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_53 = and i1 %and_ln22_52, i1 %tmp_178" [pool.cc:22]   --->   Operation 1191 'and' 'and_ln22_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1192 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_26 = select i1 %and_ln22_53, i14 %add_ln22_62, i14 %select_ln22_25" [pool.cc:22]   --->   Operation 1192 'select' 'select_ln22_26' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_59)   --->   "%or_ln22_65 = or i1 %icmp_ln22_117, i1 %icmp_ln22_116" [pool.cc:22]   --->   Operation 1193 'or' 'or_ln22_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_59)   --->   "%or_ln22_66 = or i1 %icmp_ln22_119, i1 %icmp_ln22_118" [pool.cc:22]   --->   Operation 1194 'or' 'or_ln22_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_59)   --->   "%and_ln22_58 = and i1 %or_ln22_65, i1 %or_ln22_66" [pool.cc:22]   --->   Operation 1195 'and' 'and_ln22_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1196 [1/2] (2.78ns)   --->   "%tmp_187 = fcmp_ogt  i32 %max_132, i32 %max_131" [pool.cc:22]   --->   Operation 1196 'fcmp' 'tmp_187' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1197 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_59 = and i1 %and_ln22_58, i1 %tmp_187" [pool.cc:22]   --->   Operation 1197 'and' 'and_ln22_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1198 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_29 = select i1 %and_ln22_59, i14 %add_ln22_66, i14 %select_ln22_28" [pool.cc:22]   --->   Operation 1198 'select' 'select_ln22_29' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.11>
ST_10 : Operation 1199 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i4 %tmp_93" [pool.cc:27]   --->   Operation 1199 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1200 [1/1] (2.11ns)   --->   "%mul_ln27 = mul i12 %zext_ln27, i12 280" [pool.cc:27]   --->   Operation 1200 'mul' 'mul_ln27' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 1201 [1/1] (0.00ns)   --->   "%bitcast_ln22_64 = bitcast i32 %max_139" [pool.cc:22]   --->   Operation 1201 'bitcast' 'bitcast_ln22_64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_64, i32 23, i32 30" [pool.cc:22]   --->   Operation 1202 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1203 [1/1] (0.00ns)   --->   "%trunc_ln22_71 = trunc i32 %bitcast_ln22_64" [pool.cc:22]   --->   Operation 1203 'trunc' 'trunc_ln22_71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1204 [1/1] (0.00ns)   --->   "%bitcast_ln22_65 = bitcast i32 %max_138" [pool.cc:22]   --->   Operation 1204 'bitcast' 'bitcast_ln22_65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_65, i32 23, i32 30" [pool.cc:22]   --->   Operation 1205 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1206 [1/1] (0.00ns)   --->   "%trunc_ln22_72 = trunc i32 %bitcast_ln22_65" [pool.cc:22]   --->   Operation 1206 'trunc' 'trunc_ln22_72' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1207 [1/1] (0.76ns)   --->   "%icmp_ln22_128 = icmp_ne  i8 %tmp_194, i8 255" [pool.cc:22]   --->   Operation 1207 'icmp' 'icmp_ln22_128' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1208 [1/1] (0.92ns)   --->   "%icmp_ln22_129 = icmp_eq  i23 %trunc_ln22_71, i23 0" [pool.cc:22]   --->   Operation 1208 'icmp' 'icmp_ln22_129' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1209 [1/1] (0.76ns)   --->   "%icmp_ln22_130 = icmp_ne  i8 %tmp_195, i8 255" [pool.cc:22]   --->   Operation 1209 'icmp' 'icmp_ln22_130' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1210 [1/1] (0.92ns)   --->   "%icmp_ln22_131 = icmp_eq  i23 %trunc_ln22_72, i23 0" [pool.cc:22]   --->   Operation 1210 'icmp' 'icmp_ln22_131' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.60ns)   --->   Input mux for Operation 1211 '%tmp_196 = fcmp_ogt  i32 %max_139, i32 %max_138'
ST_11 : Operation 1211 [2/2] (1.17ns)   --->   "%tmp_196 = fcmp_ogt  i32 %max_139, i32 %max_138" [pool.cc:22]   --->   Operation 1211 'fcmp' 'tmp_196' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1212 [1/1] (0.00ns)   --->   "%bitcast_ln22_70 = bitcast i32 %max_146" [pool.cc:22]   --->   Operation 1212 'bitcast' 'bitcast_ln22_70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_70, i32 23, i32 30" [pool.cc:22]   --->   Operation 1213 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln22_77 = trunc i32 %bitcast_ln22_70" [pool.cc:22]   --->   Operation 1214 'trunc' 'trunc_ln22_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1215 [1/1] (0.00ns)   --->   "%bitcast_ln22_71 = bitcast i32 %max_145" [pool.cc:22]   --->   Operation 1215 'bitcast' 'bitcast_ln22_71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_71, i32 23, i32 30" [pool.cc:22]   --->   Operation 1216 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1217 [1/1] (0.00ns)   --->   "%trunc_ln22_78 = trunc i32 %bitcast_ln22_71" [pool.cc:22]   --->   Operation 1217 'trunc' 'trunc_ln22_78' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1218 [1/1] (0.76ns)   --->   "%icmp_ln22_140 = icmp_ne  i8 %tmp_203, i8 255" [pool.cc:22]   --->   Operation 1218 'icmp' 'icmp_ln22_140' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1219 [1/1] (0.92ns)   --->   "%icmp_ln22_141 = icmp_eq  i23 %trunc_ln22_77, i23 0" [pool.cc:22]   --->   Operation 1219 'icmp' 'icmp_ln22_141' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1220 [1/1] (0.76ns)   --->   "%icmp_ln22_142 = icmp_ne  i8 %tmp_204, i8 255" [pool.cc:22]   --->   Operation 1220 'icmp' 'icmp_ln22_142' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1221 [1/1] (0.92ns)   --->   "%icmp_ln22_143 = icmp_eq  i23 %trunc_ln22_78, i23 0" [pool.cc:22]   --->   Operation 1221 'icmp' 'icmp_ln22_143' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.60ns)   --->   Input mux for Operation 1222 '%tmp_205 = fcmp_ogt  i32 %max_146, i32 %max_145'
ST_11 : Operation 1222 [2/2] (1.17ns)   --->   "%tmp_205 = fcmp_ogt  i32 %max_146, i32 %max_145" [pool.cc:22]   --->   Operation 1222 'fcmp' 'tmp_205' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.30>
ST_12 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_65)   --->   "%or_ln22_71 = or i1 %icmp_ln22_129, i1 %icmp_ln22_128" [pool.cc:22]   --->   Operation 1223 'or' 'or_ln22_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_65)   --->   "%or_ln22_72 = or i1 %icmp_ln22_131, i1 %icmp_ln22_130" [pool.cc:22]   --->   Operation 1224 'or' 'or_ln22_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_65)   --->   "%and_ln22_64 = and i1 %or_ln22_71, i1 %or_ln22_72" [pool.cc:22]   --->   Operation 1225 'and' 'and_ln22_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1226 [1/2] (2.78ns)   --->   "%tmp_196 = fcmp_ogt  i32 %max_139, i32 %max_138" [pool.cc:22]   --->   Operation 1226 'fcmp' 'tmp_196' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1227 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_65 = and i1 %and_ln22_64, i1 %tmp_196" [pool.cc:22]   --->   Operation 1227 'and' 'and_ln22_65' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1228 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_32 = select i1 %and_ln22_65, i14 %add_ln22_70, i14 %select_ln22_31" [pool.cc:22]   --->   Operation 1228 'select' 'select_ln22_32' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_71)   --->   "%or_ln22_77 = or i1 %icmp_ln22_141, i1 %icmp_ln22_140" [pool.cc:22]   --->   Operation 1229 'or' 'or_ln22_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_71)   --->   "%or_ln22_78 = or i1 %icmp_ln22_143, i1 %icmp_ln22_142" [pool.cc:22]   --->   Operation 1230 'or' 'or_ln22_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_71)   --->   "%and_ln22_70 = and i1 %or_ln22_77, i1 %or_ln22_78" [pool.cc:22]   --->   Operation 1231 'and' 'and_ln22_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1232 [1/2] (2.78ns)   --->   "%tmp_205 = fcmp_ogt  i32 %max_146, i32 %max_145" [pool.cc:22]   --->   Operation 1232 'fcmp' 'tmp_205' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1233 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_71 = and i1 %and_ln22_70, i1 %tmp_205" [pool.cc:22]   --->   Operation 1233 'and' 'and_ln22_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1234 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_35 = select i1 %and_ln22_71, i14 %add_ln22_74, i14 %select_ln22_34" [pool.cc:22]   --->   Operation 1234 'select' 'select_ln22_35' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.23>
ST_13 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln22_47 = zext i14 %select_ln22_2" [pool.cc:22]   --->   Operation 1235 'zext' 'zext_ln22_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1236 [1/1] (0.00ns)   --->   "%in_features_addr_95 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_47" [pool.cc:22]   --->   Operation 1236 'getelementptr' 'in_features_addr_95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1237 [2/2] (1.23ns)   --->   "%max_70 = load i14 %in_features_addr_95" [pool.cc:22]   --->   Operation 1237 'load' 'max_70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_13 : Operation 1238 [1/1] (0.00ns)   --->   "%zext_ln22_50 = zext i14 %select_ln22_5" [pool.cc:22]   --->   Operation 1238 'zext' 'zext_ln22_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1239 [1/1] (0.00ns)   --->   "%in_features_addr_98 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_50" [pool.cc:22]   --->   Operation 1239 'getelementptr' 'in_features_addr_98' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1240 [2/2] (1.23ns)   --->   "%max_77 = load i14 %in_features_addr_98" [pool.cc:22]   --->   Operation 1240 'load' 'max_77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_13 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln22_53 = zext i14 %select_ln22_8" [pool.cc:22]   --->   Operation 1241 'zext' 'zext_ln22_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1242 [1/1] (0.00ns)   --->   "%in_features_addr_101 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_53" [pool.cc:22]   --->   Operation 1242 'getelementptr' 'in_features_addr_101' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1243 [2/2] (1.23ns)   --->   "%max_84 = load i14 %in_features_addr_101" [pool.cc:22]   --->   Operation 1243 'load' 'max_84' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_13 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln22_56 = zext i14 %select_ln22_11" [pool.cc:22]   --->   Operation 1244 'zext' 'zext_ln22_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1245 [1/1] (0.00ns)   --->   "%in_features_addr_104 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_56" [pool.cc:22]   --->   Operation 1245 'getelementptr' 'in_features_addr_104' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1246 [2/2] (1.23ns)   --->   "%max_91 = load i14 %in_features_addr_104" [pool.cc:22]   --->   Operation 1246 'load' 'max_91' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_13 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln22_59 = zext i14 %select_ln22_14" [pool.cc:22]   --->   Operation 1247 'zext' 'zext_ln22_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1248 [1/1] (0.00ns)   --->   "%in_features_addr_107 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_59" [pool.cc:22]   --->   Operation 1248 'getelementptr' 'in_features_addr_107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1249 [2/2] (1.23ns)   --->   "%max_98 = load i14 %in_features_addr_107" [pool.cc:22]   --->   Operation 1249 'load' 'max_98' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_13 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln22_62 = zext i14 %select_ln22_17" [pool.cc:22]   --->   Operation 1250 'zext' 'zext_ln22_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1251 [1/1] (0.00ns)   --->   "%in_features_addr_110 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_62" [pool.cc:22]   --->   Operation 1251 'getelementptr' 'in_features_addr_110' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1252 [2/2] (1.23ns)   --->   "%max_105 = load i14 %in_features_addr_110" [pool.cc:22]   --->   Operation 1252 'load' 'max_105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_13 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln22_82 = zext i14 %select_ln22_37" [pool.cc:22]   --->   Operation 1253 'zext' 'zext_ln22_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1254 [1/1] (0.00ns)   --->   "%in_features_addr_130 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_82" [pool.cc:22]   --->   Operation 1254 'getelementptr' 'in_features_addr_130' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1255 [2/2] (1.23ns)   --->   "%max_152 = load i14 %in_features_addr_130" [pool.cc:22]   --->   Operation 1255 'load' 'max_152' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_13 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln22_85 = zext i14 %select_ln22_40" [pool.cc:22]   --->   Operation 1256 'zext' 'zext_ln22_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1257 [1/1] (0.00ns)   --->   "%in_features_addr_133 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_85" [pool.cc:22]   --->   Operation 1257 'getelementptr' 'in_features_addr_133' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1258 [2/2] (1.23ns)   --->   "%max_159 = load i14 %in_features_addr_133" [pool.cc:22]   --->   Operation 1258 'load' 'max_159' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 14 <SV = 13> <Delay = 2.87>
ST_14 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_94 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_93, i4 0" [pool.cc:27]   --->   Operation 1259 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i8 %tmp_94" [pool.cc:27]   --->   Operation 1260 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_95 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_93, i1 0" [pool.cc:27]   --->   Operation 1261 'bitconcatenate' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i5 %tmp_95" [pool.cc:27]   --->   Operation 1262 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1263 [1/1] (0.76ns)   --->   "%sub_ln27 = sub i9 %zext_ln27_1, i9 %zext_ln27_2" [pool.cc:27]   --->   Operation 1263 'sub' 'sub_ln27' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1264 [1/1] (0.80ns)   --->   "%add_ln27 = add i12 %mul_ln27, i12 %zext_ln14_17_cast1" [pool.cc:27]   --->   Operation 1264 'add' 'add_ln27' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i12 %add_ln27" [pool.cc:27]   --->   Operation 1265 'zext' 'zext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1266 [1/1] (0.00ns)   --->   "%out_features_addr = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_3" [pool.cc:27]   --->   Operation 1266 'getelementptr' 'out_features_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1267 [1/1] (0.00ns)   --->   "%or_ln27 = or i9 %sub_ln27, i9 1" [pool.cc:27]   --->   Operation 1267 'or' 'or_ln27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1268 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i9 %or_ln27" [pool.cc:27]   --->   Operation 1268 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1269 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln27, i4 0" [pool.cc:27]   --->   Operation 1269 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1270 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %or_ln27, i2 0" [pool.cc:27]   --->   Operation 1270 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i11 %tmp_7" [pool.cc:27]   --->   Operation 1271 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_1 = add i12 %p_shl7, i12 %sext_ln27" [pool.cc:27]   --->   Operation 1272 'add' 'add_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1273 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_2 = add i12 %add_ln27_1, i12 %zext_ln14_17_cast1" [pool.cc:27]   --->   Operation 1273 'add' 'add_ln27_2' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1274 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i12 %add_ln27_2" [pool.cc:27]   --->   Operation 1274 'zext' 'zext_ln27_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1275 [1/1] (0.00ns)   --->   "%out_features_addr_1 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_4" [pool.cc:27]   --->   Operation 1275 'getelementptr' 'out_features_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1276 [1/2] (1.23ns)   --->   "%max_70 = load i14 %in_features_addr_95" [pool.cc:22]   --->   Operation 1276 'load' 'max_70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1277 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_70, i12 %out_features_addr" [pool.cc:27]   --->   Operation 1277 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_14 : Operation 1278 [1/2] (1.23ns)   --->   "%max_77 = load i14 %in_features_addr_98" [pool.cc:22]   --->   Operation 1278 'load' 'max_77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1279 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_77, i12 %out_features_addr_1" [pool.cc:27]   --->   Operation 1279 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_14 : Operation 1280 [1/2] (1.23ns)   --->   "%max_84 = load i14 %in_features_addr_101" [pool.cc:22]   --->   Operation 1280 'load' 'max_84' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1281 [1/2] (1.23ns)   --->   "%max_91 = load i14 %in_features_addr_104" [pool.cc:22]   --->   Operation 1281 'load' 'max_91' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1282 [1/2] (1.23ns)   --->   "%max_98 = load i14 %in_features_addr_107" [pool.cc:22]   --->   Operation 1282 'load' 'max_98' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1283 [1/2] (1.23ns)   --->   "%max_105 = load i14 %in_features_addr_110" [pool.cc:22]   --->   Operation 1283 'load' 'max_105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln22_65 = zext i14 %select_ln22_20" [pool.cc:22]   --->   Operation 1284 'zext' 'zext_ln22_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1285 [1/1] (0.00ns)   --->   "%in_features_addr_113 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_65" [pool.cc:22]   --->   Operation 1285 'getelementptr' 'in_features_addr_113' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1286 [2/2] (1.23ns)   --->   "%max_112 = load i14 %in_features_addr_113" [pool.cc:22]   --->   Operation 1286 'load' 'max_112' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln22_68 = zext i14 %select_ln22_23" [pool.cc:22]   --->   Operation 1287 'zext' 'zext_ln22_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1288 [1/1] (0.00ns)   --->   "%in_features_addr_116 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_68" [pool.cc:22]   --->   Operation 1288 'getelementptr' 'in_features_addr_116' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1289 [2/2] (1.23ns)   --->   "%max_119 = load i14 %in_features_addr_116" [pool.cc:22]   --->   Operation 1289 'load' 'max_119' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln22_71 = zext i14 %select_ln22_26" [pool.cc:22]   --->   Operation 1290 'zext' 'zext_ln22_71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1291 [1/1] (0.00ns)   --->   "%in_features_addr_119 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_71" [pool.cc:22]   --->   Operation 1291 'getelementptr' 'in_features_addr_119' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1292 [2/2] (1.23ns)   --->   "%max_126 = load i14 %in_features_addr_119" [pool.cc:22]   --->   Operation 1292 'load' 'max_126' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln22_74 = zext i14 %select_ln22_29" [pool.cc:22]   --->   Operation 1293 'zext' 'zext_ln22_74' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1294 [1/1] (0.00ns)   --->   "%in_features_addr_122 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_74" [pool.cc:22]   --->   Operation 1294 'getelementptr' 'in_features_addr_122' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1295 [2/2] (1.23ns)   --->   "%max_133 = load i14 %in_features_addr_122" [pool.cc:22]   --->   Operation 1295 'load' 'max_133' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln22_77 = zext i14 %select_ln22_32" [pool.cc:22]   --->   Operation 1296 'zext' 'zext_ln22_77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1297 [1/1] (0.00ns)   --->   "%in_features_addr_125 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_77" [pool.cc:22]   --->   Operation 1297 'getelementptr' 'in_features_addr_125' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1298 [2/2] (1.23ns)   --->   "%max_140 = load i14 %in_features_addr_125" [pool.cc:22]   --->   Operation 1298 'load' 'max_140' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln22_80 = zext i14 %select_ln22_35" [pool.cc:22]   --->   Operation 1299 'zext' 'zext_ln22_80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1300 [1/1] (0.00ns)   --->   "%in_features_addr_128 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_80" [pool.cc:22]   --->   Operation 1300 'getelementptr' 'in_features_addr_128' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1301 [2/2] (1.23ns)   --->   "%max_147 = load i14 %in_features_addr_128" [pool.cc:22]   --->   Operation 1301 'load' 'max_147' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1302 [1/2] (1.23ns)   --->   "%max_152 = load i14 %in_features_addr_130" [pool.cc:22]   --->   Operation 1302 'load' 'max_152' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_14 : Operation 1303 [1/2] (1.23ns)   --->   "%max_159 = load i14 %in_features_addr_133" [pool.cc:22]   --->   Operation 1303 'load' 'max_159' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 15 <SV = 14> <Delay = 2.10>
ST_15 : Operation 1304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_3 = add i12 %mul_ln27, i12 40" [pool.cc:27]   --->   Operation 1304 'add' 'add_ln27_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1305 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_4 = add i12 %add_ln27_3, i12 %zext_ln14_17_cast1" [pool.cc:27]   --->   Operation 1305 'add' 'add_ln27_4' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i12 %add_ln27_4" [pool.cc:27]   --->   Operation 1306 'zext' 'zext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1307 [1/1] (0.00ns)   --->   "%out_features_addr_2 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_5" [pool.cc:27]   --->   Operation 1307 'getelementptr' 'out_features_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_5 = add i12 %mul_ln27, i12 60" [pool.cc:27]   --->   Operation 1308 'add' 'add_ln27_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1309 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_6 = add i12 %add_ln27_5, i12 %zext_ln14_17_cast1" [pool.cc:27]   --->   Operation 1309 'add' 'add_ln27_6' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i12 %add_ln27_6" [pool.cc:27]   --->   Operation 1310 'zext' 'zext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1311 [1/1] (0.00ns)   --->   "%out_features_addr_3 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_6" [pool.cc:27]   --->   Operation 1311 'getelementptr' 'out_features_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1312 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_84, i12 %out_features_addr_2" [pool.cc:27]   --->   Operation 1312 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_15 : Operation 1313 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_91, i12 %out_features_addr_3" [pool.cc:27]   --->   Operation 1313 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_15 : Operation 1314 [1/2] (1.23ns)   --->   "%max_112 = load i14 %in_features_addr_113" [pool.cc:22]   --->   Operation 1314 'load' 'max_112' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_15 : Operation 1315 [1/2] (1.23ns)   --->   "%max_119 = load i14 %in_features_addr_116" [pool.cc:22]   --->   Operation 1315 'load' 'max_119' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_15 : Operation 1316 [1/2] (1.23ns)   --->   "%max_126 = load i14 %in_features_addr_119" [pool.cc:22]   --->   Operation 1316 'load' 'max_126' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_15 : Operation 1317 [1/2] (1.23ns)   --->   "%max_133 = load i14 %in_features_addr_122" [pool.cc:22]   --->   Operation 1317 'load' 'max_133' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_15 : Operation 1318 [1/2] (1.23ns)   --->   "%max_140 = load i14 %in_features_addr_125" [pool.cc:22]   --->   Operation 1318 'load' 'max_140' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_15 : Operation 1319 [1/2] (1.23ns)   --->   "%max_147 = load i14 %in_features_addr_128" [pool.cc:22]   --->   Operation 1319 'load' 'max_147' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 16 <SV = 15> <Delay = 2.10>
ST_16 : Operation 1320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_7 = add i12 %mul_ln27, i12 80" [pool.cc:27]   --->   Operation 1320 'add' 'add_ln27_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1321 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_8 = add i12 %add_ln27_7, i12 %zext_ln14_17_cast1" [pool.cc:27]   --->   Operation 1321 'add' 'add_ln27_8' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1322 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i12 %add_ln27_8" [pool.cc:27]   --->   Operation 1322 'zext' 'zext_ln27_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1323 [1/1] (0.00ns)   --->   "%out_features_addr_4 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_7" [pool.cc:27]   --->   Operation 1323 'getelementptr' 'out_features_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_9 = add i12 %mul_ln27, i12 100" [pool.cc:27]   --->   Operation 1324 'add' 'add_ln27_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1325 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_10 = add i12 %add_ln27_9, i12 %zext_ln14_17_cast1" [pool.cc:27]   --->   Operation 1325 'add' 'add_ln27_10' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln27_8 = zext i12 %add_ln27_10" [pool.cc:27]   --->   Operation 1326 'zext' 'zext_ln27_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1327 [1/1] (0.00ns)   --->   "%out_features_addr_5 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_8" [pool.cc:27]   --->   Operation 1327 'getelementptr' 'out_features_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1328 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_98, i12 %out_features_addr_4" [pool.cc:27]   --->   Operation 1328 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_16 : Operation 1329 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_105, i12 %out_features_addr_5" [pool.cc:27]   --->   Operation 1329 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>

State 17 <SV = 16> <Delay = 2.10>
ST_17 : Operation 1330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_11 = add i12 %mul_ln27, i12 120" [pool.cc:27]   --->   Operation 1330 'add' 'add_ln27_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1331 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_12 = add i12 %add_ln27_11, i12 %zext_ln14_17_cast1" [pool.cc:27]   --->   Operation 1331 'add' 'add_ln27_12' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln27_9 = zext i12 %add_ln27_12" [pool.cc:27]   --->   Operation 1332 'zext' 'zext_ln27_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1333 [1/1] (0.00ns)   --->   "%out_features_addr_6 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_9" [pool.cc:27]   --->   Operation 1333 'getelementptr' 'out_features_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_13 = add i12 %mul_ln27, i12 140" [pool.cc:27]   --->   Operation 1334 'add' 'add_ln27_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1335 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_14 = add i12 %add_ln27_13, i12 %zext_ln14_17_cast1" [pool.cc:27]   --->   Operation 1335 'add' 'add_ln27_14' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln27_10 = zext i12 %add_ln27_14" [pool.cc:27]   --->   Operation 1336 'zext' 'zext_ln27_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1337 [1/1] (0.00ns)   --->   "%out_features_addr_7 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_10" [pool.cc:27]   --->   Operation 1337 'getelementptr' 'out_features_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1338 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_112, i12 %out_features_addr_6" [pool.cc:27]   --->   Operation 1338 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_17 : Operation 1339 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_119, i12 %out_features_addr_7" [pool.cc:27]   --->   Operation 1339 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>

State 18 <SV = 17> <Delay = 2.78>
ST_18 : Operation 1340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_15 = add i12 %mul_ln27, i12 160" [pool.cc:27]   --->   Operation 1340 'add' 'add_ln27_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1341 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_16 = add i12 %add_ln27_15, i12 %zext_ln14_17_cast1" [pool.cc:27]   --->   Operation 1341 'add' 'add_ln27_16' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln27_11 = zext i12 %add_ln27_16" [pool.cc:27]   --->   Operation 1342 'zext' 'zext_ln27_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1343 [1/1] (0.00ns)   --->   "%out_features_addr_8 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_11" [pool.cc:27]   --->   Operation 1343 'getelementptr' 'out_features_addr_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_17 = add i12 %mul_ln27, i12 180" [pool.cc:27]   --->   Operation 1344 'add' 'add_ln27_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1345 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_18 = add i12 %add_ln27_17, i12 %zext_ln14_17_cast1" [pool.cc:27]   --->   Operation 1345 'add' 'add_ln27_18' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln27_12 = zext i12 %add_ln27_18" [pool.cc:27]   --->   Operation 1346 'zext' 'zext_ln27_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1347 [1/1] (0.00ns)   --->   "%out_features_addr_9 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_12" [pool.cc:27]   --->   Operation 1347 'getelementptr' 'out_features_addr_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1348 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_126, i12 %out_features_addr_8" [pool.cc:27]   --->   Operation 1348 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_18 : Operation 1349 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_133, i12 %out_features_addr_9" [pool.cc:27]   --->   Operation 1349 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_18 : Operation 1350 [1/1] (0.00ns)   --->   "%bitcast_ln22_76 = bitcast i32 %max_153" [pool.cc:22]   --->   Operation 1350 'bitcast' 'bitcast_ln22_76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_76, i32 23, i32 30" [pool.cc:22]   --->   Operation 1351 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1352 [1/1] (0.00ns)   --->   "%trunc_ln22_83 = trunc i32 %bitcast_ln22_76" [pool.cc:22]   --->   Operation 1352 'trunc' 'trunc_ln22_83' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1353 [1/1] (0.00ns)   --->   "%bitcast_ln22_77 = bitcast i32 %max_152" [pool.cc:22]   --->   Operation 1353 'bitcast' 'bitcast_ln22_77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_77, i32 23, i32 30" [pool.cc:22]   --->   Operation 1354 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1355 [1/1] (0.00ns)   --->   "%trunc_ln22_84 = trunc i32 %bitcast_ln22_77" [pool.cc:22]   --->   Operation 1355 'trunc' 'trunc_ln22_84' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1356 [1/1] (0.76ns)   --->   "%icmp_ln22_152 = icmp_ne  i8 %tmp_212, i8 255" [pool.cc:22]   --->   Operation 1356 'icmp' 'icmp_ln22_152' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1357 [1/1] (0.92ns)   --->   "%icmp_ln22_153 = icmp_eq  i23 %trunc_ln22_83, i23 0" [pool.cc:22]   --->   Operation 1357 'icmp' 'icmp_ln22_153' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1358 [1/1] (0.76ns)   --->   "%icmp_ln22_154 = icmp_ne  i8 %tmp_213, i8 255" [pool.cc:22]   --->   Operation 1358 'icmp' 'icmp_ln22_154' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1359 [1/1] (0.92ns)   --->   "%icmp_ln22_155 = icmp_eq  i23 %trunc_ln22_84, i23 0" [pool.cc:22]   --->   Operation 1359 'icmp' 'icmp_ln22_155' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.60ns)   --->   Input mux for Operation 1360 '%tmp_214 = fcmp_ogt  i32 %max_153, i32 %max_152'
ST_18 : Operation 1360 [2/2] (1.17ns)   --->   "%tmp_214 = fcmp_ogt  i32 %max_153, i32 %max_152" [pool.cc:22]   --->   Operation 1360 'fcmp' 'tmp_214' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1361 [1/1] (0.00ns)   --->   "%bitcast_ln22_82 = bitcast i32 %max_160" [pool.cc:22]   --->   Operation 1361 'bitcast' 'bitcast_ln22_82' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1362 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_82, i32 23, i32 30" [pool.cc:22]   --->   Operation 1362 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln22_89 = trunc i32 %bitcast_ln22_82" [pool.cc:22]   --->   Operation 1363 'trunc' 'trunc_ln22_89' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1364 [1/1] (0.00ns)   --->   "%bitcast_ln22_83 = bitcast i32 %max_159" [pool.cc:22]   --->   Operation 1364 'bitcast' 'bitcast_ln22_83' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_83, i32 23, i32 30" [pool.cc:22]   --->   Operation 1365 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1366 [1/1] (0.00ns)   --->   "%trunc_ln22_90 = trunc i32 %bitcast_ln22_83" [pool.cc:22]   --->   Operation 1366 'trunc' 'trunc_ln22_90' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1367 [1/1] (0.76ns)   --->   "%icmp_ln22_164 = icmp_ne  i8 %tmp_221, i8 255" [pool.cc:22]   --->   Operation 1367 'icmp' 'icmp_ln22_164' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1368 [1/1] (0.92ns)   --->   "%icmp_ln22_165 = icmp_eq  i23 %trunc_ln22_89, i23 0" [pool.cc:22]   --->   Operation 1368 'icmp' 'icmp_ln22_165' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1369 [1/1] (0.76ns)   --->   "%icmp_ln22_166 = icmp_ne  i8 %tmp_222, i8 255" [pool.cc:22]   --->   Operation 1369 'icmp' 'icmp_ln22_166' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1370 [1/1] (0.92ns)   --->   "%icmp_ln22_167 = icmp_eq  i23 %trunc_ln22_90, i23 0" [pool.cc:22]   --->   Operation 1370 'icmp' 'icmp_ln22_167' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.60ns)   --->   Input mux for Operation 1371 '%tmp_223 = fcmp_ogt  i32 %max_160, i32 %max_159'
ST_18 : Operation 1371 [2/2] (1.17ns)   --->   "%tmp_223 = fcmp_ogt  i32 %max_160, i32 %max_159" [pool.cc:22]   --->   Operation 1371 'fcmp' 'tmp_223' <Predicate = true> <Delay = 1.17> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.30>
ST_19 : Operation 1372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_19 = add i12 %mul_ln27, i12 200" [pool.cc:27]   --->   Operation 1372 'add' 'add_ln27_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1373 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_20 = add i12 %add_ln27_19, i12 %zext_ln14_17_cast1" [pool.cc:27]   --->   Operation 1373 'add' 'add_ln27_20' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln27_13 = zext i12 %add_ln27_20" [pool.cc:27]   --->   Operation 1374 'zext' 'zext_ln27_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1375 [1/1] (0.00ns)   --->   "%out_features_addr_10 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_13" [pool.cc:27]   --->   Operation 1375 'getelementptr' 'out_features_addr_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_21 = add i12 %mul_ln27, i12 220" [pool.cc:27]   --->   Operation 1376 'add' 'add_ln27_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1377 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_22 = add i12 %add_ln27_21, i12 %zext_ln14_17_cast1" [pool.cc:27]   --->   Operation 1377 'add' 'add_ln27_22' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln27_14 = zext i12 %add_ln27_22" [pool.cc:27]   --->   Operation 1378 'zext' 'zext_ln27_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1379 [1/1] (0.00ns)   --->   "%out_features_addr_11 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_14" [pool.cc:27]   --->   Operation 1379 'getelementptr' 'out_features_addr_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1380 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_140, i12 %out_features_addr_10" [pool.cc:27]   --->   Operation 1380 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_19 : Operation 1381 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_147, i12 %out_features_addr_11" [pool.cc:27]   --->   Operation 1381 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_19 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_77)   --->   "%or_ln22_83 = or i1 %icmp_ln22_153, i1 %icmp_ln22_152" [pool.cc:22]   --->   Operation 1382 'or' 'or_ln22_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_77)   --->   "%or_ln22_84 = or i1 %icmp_ln22_155, i1 %icmp_ln22_154" [pool.cc:22]   --->   Operation 1383 'or' 'or_ln22_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_77)   --->   "%and_ln22_76 = and i1 %or_ln22_83, i1 %or_ln22_84" [pool.cc:22]   --->   Operation 1384 'and' 'and_ln22_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1385 [1/2] (2.78ns)   --->   "%tmp_214 = fcmp_ogt  i32 %max_153, i32 %max_152" [pool.cc:22]   --->   Operation 1385 'fcmp' 'tmp_214' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1386 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_77 = and i1 %and_ln22_76, i1 %tmp_214" [pool.cc:22]   --->   Operation 1386 'and' 'and_ln22_77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1387 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_38 = select i1 %and_ln22_77, i14 %add_ln22_78, i14 %select_ln22_37" [pool.cc:22]   --->   Operation 1387 'select' 'select_ln22_38' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_83)   --->   "%or_ln22_89 = or i1 %icmp_ln22_165, i1 %icmp_ln22_164" [pool.cc:22]   --->   Operation 1388 'or' 'or_ln22_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_83)   --->   "%or_ln22_90 = or i1 %icmp_ln22_167, i1 %icmp_ln22_166" [pool.cc:22]   --->   Operation 1389 'or' 'or_ln22_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_83)   --->   "%and_ln22_82 = and i1 %or_ln22_89, i1 %or_ln22_90" [pool.cc:22]   --->   Operation 1390 'and' 'and_ln22_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1391 [1/2] (2.78ns)   --->   "%tmp_223 = fcmp_ogt  i32 %max_160, i32 %max_159" [pool.cc:22]   --->   Operation 1391 'fcmp' 'tmp_223' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1392 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_83 = and i1 %and_ln22_82, i1 %tmp_223" [pool.cc:22]   --->   Operation 1392 'and' 'and_ln22_83' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1393 [1/1] (0.23ns) (out node of the LUT)   --->   "%select_ln22_41 = select i1 %and_ln22_83, i14 %add_ln22_82, i14 %select_ln22_40" [pool.cc:22]   --->   Operation 1393 'select' 'select_ln22_41' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 1416 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1416 'ret' 'ret_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.23>
ST_21 : Operation 1394 [1/1] (0.00ns)   --->   "%zext_ln22_83 = zext i14 %select_ln22_38" [pool.cc:22]   --->   Operation 1394 'zext' 'zext_ln22_83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1395 [1/1] (0.00ns)   --->   "%in_features_addr_131 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_83" [pool.cc:22]   --->   Operation 1395 'getelementptr' 'in_features_addr_131' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1396 [2/2] (1.23ns)   --->   "%max_154 = load i14 %in_features_addr_131" [pool.cc:22]   --->   Operation 1396 'load' 'max_154' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_21 : Operation 1397 [1/1] (0.00ns)   --->   "%zext_ln22_86 = zext i14 %select_ln22_41" [pool.cc:22]   --->   Operation 1397 'zext' 'zext_ln22_86' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1398 [1/1] (0.00ns)   --->   "%in_features_addr_134 = getelementptr i32 %in_features, i64 0, i64 %zext_ln22_86" [pool.cc:22]   --->   Operation 1398 'getelementptr' 'in_features_addr_134' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1399 [2/2] (1.23ns)   --->   "%max_161 = load i14 %in_features_addr_134" [pool.cc:22]   --->   Operation 1399 'load' 'max_161' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 22 <SV = 21> <Delay = 1.23>
ST_22 : Operation 1400 [1/2] (1.23ns)   --->   "%max_154 = load i14 %in_features_addr_131" [pool.cc:22]   --->   Operation 1400 'load' 'max_154' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>
ST_22 : Operation 1401 [1/2] (1.23ns)   --->   "%max_161 = load i14 %in_features_addr_134" [pool.cc:22]   --->   Operation 1401 'load' 'max_161' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 15680> <RAM>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>

State 26 <SV = 25> <Delay = 0.00>

State 27 <SV = 26> <Delay = 2.10>
ST_27 : Operation 1402 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [pool.cc:15]   --->   Operation 1402 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1403 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [pool.cc:14]   --->   Operation 1403 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1404 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [pool.cc:14]   --->   Operation 1404 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_23 = add i12 %mul_ln27, i12 240" [pool.cc:27]   --->   Operation 1405 'add' 'add_ln27_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1406 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_24 = add i12 %add_ln27_23, i12 %zext_ln14_17_cast1" [pool.cc:27]   --->   Operation 1406 'add' 'add_ln27_24' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln27_15 = zext i12 %add_ln27_24" [pool.cc:27]   --->   Operation 1407 'zext' 'zext_ln27_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1408 [1/1] (0.00ns)   --->   "%out_features_addr_12 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_15" [pool.cc:27]   --->   Operation 1408 'getelementptr' 'out_features_addr_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_25 = add i12 %mul_ln27, i12 260" [pool.cc:27]   --->   Operation 1409 'add' 'add_ln27_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1410 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln27_26 = add i12 %add_ln27_25, i12 %zext_ln14_17_cast1" [pool.cc:27]   --->   Operation 1410 'add' 'add_ln27_26' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln27_16 = zext i12 %add_ln27_26" [pool.cc:27]   --->   Operation 1411 'zext' 'zext_ln27_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1412 [1/1] (0.00ns)   --->   "%out_features_addr_13 = getelementptr i32 %out_features, i64 0, i64 %zext_ln27_16" [pool.cc:27]   --->   Operation 1412 'getelementptr' 'out_features_addr_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1413 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_154, i12 %out_features_addr_12" [pool.cc:27]   --->   Operation 1413 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_27 : Operation 1414 [1/1] (1.23ns)   --->   "%store_ln27 = store i32 %max_161, i12 %out_features_addr_13" [pool.cc:27]   --->   Operation 1414 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3920> <RAM>
ST_27 : Operation 1415 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body19.9" [pool.cc:14]   --->   Operation 1415 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.208ns
The critical path consists of the following:
	'alloca' operation ('r') [5]  (0.000 ns)
	'load' operation ('r', pool.cc:14) on local variable 'r' [15]  (0.000 ns)
	'mul' operation ('mul_ln18', pool.cc:18) [25]  (2.140 ns)
	'add' operation ('add_ln18_6', pool.cc:18) [94]  (0.831 ns)
	'getelementptr' operation ('in_features_addr_45', pool.cc:18) [98]  (0.000 ns)
	'load' operation ('max', pool.cc:18) on array 'in_features' [630]  (1.237 ns)

 <State 2>: 4.019ns
The critical path consists of the following:
	'load' operation ('max', pool.cc:18) on array 'in_features' [248]  (1.237 ns)
	multiplexor before operation 'fcmp' with delay (1.602 ns)
'fcmp' operation ('tmp_98', pool.cc:22) [263]  (1.180 ns)

 <State 3>: 4.019ns
The critical path consists of the following:
	'load' operation ('max', pool.cc:18) on array 'in_features' [816]  (1.237 ns)
	multiplexor before operation 'fcmp' with delay (1.602 ns)
'fcmp' operation ('tmp_163', pool.cc:22) [831]  (1.180 ns)

 <State 4>: 4.538ns
The critical path consists of the following:
	'fcmp' operation ('tmp_154', pool.cc:22) [769]  (2.782 ns)
	'and' operation ('and_ln22_37', pool.cc:22) [770]  (0.287 ns)
	'select' operation ('select_ln22_18', pool.cc:22) [771]  (0.232 ns)
	'getelementptr' operation ('in_features_addr_111', pool.cc:22) [773]  (0.000 ns)
	'load' operation ('max', pool.cc:22) on array 'in_features' [774]  (1.237 ns)

 <State 5>: 4.538ns
The critical path consists of the following:
	'fcmp' operation ('tmp_208', pool.cc:22) [1141]  (2.782 ns)
	'and' operation ('and_ln22_73', pool.cc:22) [1142]  (0.287 ns)
	'select' operation ('select_ln22_36', pool.cc:22) [1143]  (0.232 ns)
	'getelementptr' operation ('in_features_addr_129', pool.cc:22) [1145]  (0.000 ns)
	'load' operation ('max', pool.cc:22) on array 'in_features' [1146]  (1.237 ns)

 <State 6>: 4.538ns
The critical path consists of the following:
	'fcmp' operation ('tmp_103', pool.cc:22) [417]  (2.782 ns)
	'and' operation ('and_ln22_3', pool.cc:22) [418]  (0.287 ns)
	'select' operation ('select_ln22_1', pool.cc:22) [419]  (0.232 ns)
	'getelementptr' operation ('in_features_addr_94', pool.cc:22) [421]  (0.000 ns)
	'load' operation ('max', pool.cc:22) on array 'in_features' [422]  (1.237 ns)

 <State 7>: 4.538ns
The critical path consists of the following:
	'fcmp' operation ('tmp_157', pool.cc:22) [789]  (2.782 ns)
	'and' operation ('and_ln22_39', pool.cc:22) [790]  (0.287 ns)
	'select' operation ('select_ln22_19', pool.cc:22) [791]  (0.232 ns)
	'getelementptr' operation ('in_features_addr_112', pool.cc:22) [793]  (0.000 ns)
	'load' operation ('max', pool.cc:22) on array 'in_features' [794]  (1.237 ns)

 <State 8>: 4.019ns
The critical path consists of the following:
	'load' operation ('max', pool.cc:22) on array 'in_features' [794]  (1.237 ns)
	multiplexor before operation 'fcmp' with delay (1.602 ns)
'fcmp' operation ('tmp_160', pool.cc:22) [809]  (1.180 ns)

 <State 9>: 3.301ns
The critical path consists of the following:
	'fcmp' operation ('tmp_142', pool.cc:22) [685]  (2.782 ns)
	'and' operation ('and_ln22_29', pool.cc:22) [686]  (0.287 ns)
	'select' operation ('select_ln22_14', pool.cc:22) [687]  (0.232 ns)

 <State 10>: 2.110ns
The critical path consists of the following:
	'mul' operation ('mul_ln27', pool.cc:27) [187]  (2.110 ns)

 <State 11>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (1.602 ns)
'fcmp' operation ('tmp_196', pool.cc:22) [1057]  (1.180 ns)

 <State 12>: 3.301ns
The critical path consists of the following:
	'fcmp' operation ('tmp_196', pool.cc:22) [1057]  (2.782 ns)
	'and' operation ('and_ln22_65', pool.cc:22) [1058]  (0.287 ns)
	'select' operation ('select_ln22_32', pool.cc:22) [1059]  (0.232 ns)

 <State 13>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('in_features_addr_95', pool.cc:22) [441]  (0.000 ns)
	'load' operation ('max', pool.cc:22) on array 'in_features' [442]  (1.237 ns)

 <State 14>: 2.871ns
The critical path consists of the following:
	'sub' operation ('sub_ln27', pool.cc:27) [186]  (0.765 ns)
	'or' operation ('or_ln27', pool.cc:27) [191]  (0.000 ns)
	'add' operation ('add_ln27_1', pool.cc:27) [196]  (0.000 ns)
	'add' operation ('add_ln27_2', pool.cc:27) [197]  (0.869 ns)
	'getelementptr' operation ('out_features_addr_1', pool.cc:27) [199]  (0.000 ns)
	'store' operation ('store_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' [505]  (1.237 ns)

 <State 15>: 2.106ns
The critical path consists of the following:
	'add' operation ('add_ln27_3', pool.cc:27) [200]  (0.000 ns)
	'add' operation ('add_ln27_4', pool.cc:27) [201]  (0.869 ns)
	'getelementptr' operation ('out_features_addr_2', pool.cc:27) [203]  (0.000 ns)
	'store' operation ('store_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' [567]  (1.237 ns)

 <State 16>: 2.106ns
The critical path consists of the following:
	'add' operation ('add_ln27_7', pool.cc:27) [208]  (0.000 ns)
	'add' operation ('add_ln27_8', pool.cc:27) [209]  (0.869 ns)
	'getelementptr' operation ('out_features_addr_4', pool.cc:27) [211]  (0.000 ns)
	'store' operation ('store_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' [691]  (1.237 ns)

 <State 17>: 2.106ns
The critical path consists of the following:
	'add' operation ('add_ln27_11', pool.cc:27) [216]  (0.000 ns)
	'add' operation ('add_ln27_12', pool.cc:27) [217]  (0.869 ns)
	'getelementptr' operation ('out_features_addr_6', pool.cc:27) [219]  (0.000 ns)
	'store' operation ('store_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' [815]  (1.237 ns)

 <State 18>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (1.602 ns)
'fcmp' operation ('tmp_214', pool.cc:22) [1181]  (1.180 ns)

 <State 19>: 3.301ns
The critical path consists of the following:
	'fcmp' operation ('tmp_214', pool.cc:22) [1181]  (2.782 ns)
	'and' operation ('and_ln22_77', pool.cc:22) [1182]  (0.287 ns)
	'select' operation ('select_ln22_38', pool.cc:22) [1183]  (0.232 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('in_features_addr_131', pool.cc:22) [1185]  (0.000 ns)
	'load' operation ('max', pool.cc:22) on array 'in_features' [1186]  (1.237 ns)

 <State 22>: 1.237ns
The critical path consists of the following:
	'load' operation ('max', pool.cc:22) on array 'in_features' [1186]  (1.237 ns)

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 2.106ns
The critical path consists of the following:
	'add' operation ('add_ln27_23', pool.cc:27) [240]  (0.000 ns)
	'add' operation ('add_ln27_24', pool.cc:27) [241]  (0.869 ns)
	'getelementptr' operation ('out_features_addr_12', pool.cc:27) [243]  (0.000 ns)
	'store' operation ('store_ln27', pool.cc:27) of variable 'max', pool.cc:22 on array 'out_features' [1187]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
