<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rv515d.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/rv515d.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/rv515d.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='rv515d.h.html'>rv515d.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rv515d.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2008 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright 2008 Red Hat Inc.</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright 2009 Jerome Glisse.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="9">9</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="10">10</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="11">11</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="12">12</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="16">16</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="20">20</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="21">21</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="23">23</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="24">24</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> * Authors: Dave Airlie</i></td></tr>
<tr><th id="27">27</th><td><i> *          Alex Deucher</i></td></tr>
<tr><th id="28">28</th><td><i> *          Jerome Glisse</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td><u>#<span data-ppcond="30">ifndef</span> <span class="macro" data-ref="_M/__RV515D_H__">__RV515D_H__</span></u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/__RV515D_H__" data-ref="_M/__RV515D_H__">__RV515D_H__</dfn></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/*</i></td></tr>
<tr><th id="34">34</th><td><i> * RV515 registers</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/PCIE_INDEX" data-ref="_M/PCIE_INDEX">PCIE_INDEX</dfn>			0x0030</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/PCIE_DATA" data-ref="_M/PCIE_DATA">PCIE_DATA</dfn>			0x0034</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/MC_IND_INDEX" data-ref="_M/MC_IND_INDEX">MC_IND_INDEX</dfn>			0x0070</u></td></tr>
<tr><th id="39">39</th><td><u>#define		<dfn class="macro" id="_M/MC_IND_WR_EN" data-ref="_M/MC_IND_WR_EN">MC_IND_WR_EN</dfn>				(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/MC_IND_DATA" data-ref="_M/MC_IND_DATA">MC_IND_DATA</dfn>			0x0074</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/RBBM_SOFT_RESET" data-ref="_M/RBBM_SOFT_RESET">RBBM_SOFT_RESET</dfn>			0x00F0</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_MEMSIZE" data-ref="_M/CONFIG_MEMSIZE">CONFIG_MEMSIZE</dfn>			0x00F8</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/HDP_FB_LOCATION" data-ref="_M/HDP_FB_LOCATION">HDP_FB_LOCATION</dfn>			0x0134</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/CP_CSQ_CNTL" data-ref="_M/CP_CSQ_CNTL">CP_CSQ_CNTL</dfn>			0x0740</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/CP_CSQ_MODE" data-ref="_M/CP_CSQ_MODE">CP_CSQ_MODE</dfn>			0x0744</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/CP_CSQ_ADDR" data-ref="_M/CP_CSQ_ADDR">CP_CSQ_ADDR</dfn>			0x07F0</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/CP_CSQ_DATA" data-ref="_M/CP_CSQ_DATA">CP_CSQ_DATA</dfn>			0x07F4</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/CP_CSQ_STAT" data-ref="_M/CP_CSQ_STAT">CP_CSQ_STAT</dfn>			0x07F8</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/CP_CSQ2_STAT" data-ref="_M/CP_CSQ2_STAT">CP_CSQ2_STAT</dfn>			0x07FC</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/RBBM_STATUS" data-ref="_M/RBBM_STATUS">RBBM_STATUS</dfn>			0x0E40</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/DST_PIPE_CONFIG" data-ref="_M/DST_PIPE_CONFIG">DST_PIPE_CONFIG</dfn>			0x170C</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/WAIT_UNTIL" data-ref="_M/WAIT_UNTIL">WAIT_UNTIL</dfn>			0x1720</u></td></tr>
<tr><th id="53">53</th><td><u>#define		<dfn class="macro" id="_M/WAIT_2D_IDLE" data-ref="_M/WAIT_2D_IDLE">WAIT_2D_IDLE</dfn>				(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="54">54</th><td><u>#define		<dfn class="macro" id="_M/WAIT_3D_IDLE" data-ref="_M/WAIT_3D_IDLE">WAIT_3D_IDLE</dfn>				(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="55">55</th><td><u>#define		<dfn class="macro" id="_M/WAIT_2D_IDLECLEAN" data-ref="_M/WAIT_2D_IDLECLEAN">WAIT_2D_IDLECLEAN</dfn>			(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="56">56</th><td><u>#define		<dfn class="macro" id="_M/WAIT_3D_IDLECLEAN" data-ref="_M/WAIT_3D_IDLECLEAN">WAIT_3D_IDLECLEAN</dfn>			(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/ISYNC_CNTL" data-ref="_M/ISYNC_CNTL">ISYNC_CNTL</dfn>			0x1724</u></td></tr>
<tr><th id="58">58</th><td><u>#define		<dfn class="macro" id="_M/ISYNC_ANY2D_IDLE3D" data-ref="_M/ISYNC_ANY2D_IDLE3D">ISYNC_ANY2D_IDLE3D</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="59">59</th><td><u>#define		<dfn class="macro" id="_M/ISYNC_ANY3D_IDLE2D" data-ref="_M/ISYNC_ANY3D_IDLE2D">ISYNC_ANY3D_IDLE2D</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="60">60</th><td><u>#define		<dfn class="macro" id="_M/ISYNC_TRIG2D_IDLE3D" data-ref="_M/ISYNC_TRIG2D_IDLE3D">ISYNC_TRIG2D_IDLE3D</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="61">61</th><td><u>#define		<dfn class="macro" id="_M/ISYNC_TRIG3D_IDLE2D" data-ref="_M/ISYNC_TRIG3D_IDLE2D">ISYNC_TRIG3D_IDLE2D</dfn>			(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="62">62</th><td><u>#define		<dfn class="macro" id="_M/ISYNC_WAIT_IDLEGUI" data-ref="_M/ISYNC_WAIT_IDLEGUI">ISYNC_WAIT_IDLEGUI</dfn>			(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="63">63</th><td><u>#define		<dfn class="macro" id="_M/ISYNC_CPSCRATCH_IDLEGUI" data-ref="_M/ISYNC_CPSCRATCH_IDLEGUI">ISYNC_CPSCRATCH_IDLEGUI</dfn>			(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/VAP_INDEX_OFFSET" data-ref="_M/VAP_INDEX_OFFSET">VAP_INDEX_OFFSET</dfn>		0x208C</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/VAP_PVS_STATE_FLUSH_REG" data-ref="_M/VAP_PVS_STATE_FLUSH_REG">VAP_PVS_STATE_FLUSH_REG</dfn>		0x2284</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/GB_ENABLE" data-ref="_M/GB_ENABLE">GB_ENABLE</dfn>			0x4008</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/GB_MSPOS0" data-ref="_M/GB_MSPOS0">GB_MSPOS0</dfn>			0x4010</u></td></tr>
<tr><th id="68">68</th><td><u>#define		<dfn class="macro" id="_M/MS_X0_SHIFT" data-ref="_M/MS_X0_SHIFT">MS_X0_SHIFT</dfn>				0</u></td></tr>
<tr><th id="69">69</th><td><u>#define		<dfn class="macro" id="_M/MS_Y0_SHIFT" data-ref="_M/MS_Y0_SHIFT">MS_Y0_SHIFT</dfn>				4</u></td></tr>
<tr><th id="70">70</th><td><u>#define		<dfn class="macro" id="_M/MS_X1_SHIFT" data-ref="_M/MS_X1_SHIFT">MS_X1_SHIFT</dfn>				8</u></td></tr>
<tr><th id="71">71</th><td><u>#define		<dfn class="macro" id="_M/MS_Y1_SHIFT" data-ref="_M/MS_Y1_SHIFT">MS_Y1_SHIFT</dfn>				12</u></td></tr>
<tr><th id="72">72</th><td><u>#define		<dfn class="macro" id="_M/MS_X2_SHIFT" data-ref="_M/MS_X2_SHIFT">MS_X2_SHIFT</dfn>				16</u></td></tr>
<tr><th id="73">73</th><td><u>#define		<dfn class="macro" id="_M/MS_Y2_SHIFT" data-ref="_M/MS_Y2_SHIFT">MS_Y2_SHIFT</dfn>				20</u></td></tr>
<tr><th id="74">74</th><td><u>#define		<dfn class="macro" id="_M/MSBD0_Y_SHIFT" data-ref="_M/MSBD0_Y_SHIFT">MSBD0_Y_SHIFT</dfn>				24</u></td></tr>
<tr><th id="75">75</th><td><u>#define		<dfn class="macro" id="_M/MSBD0_X_SHIFT" data-ref="_M/MSBD0_X_SHIFT">MSBD0_X_SHIFT</dfn>				28</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/GB_MSPOS1" data-ref="_M/GB_MSPOS1">GB_MSPOS1</dfn>			0x4014</u></td></tr>
<tr><th id="77">77</th><td><u>#define		<dfn class="macro" id="_M/MS_X3_SHIFT" data-ref="_M/MS_X3_SHIFT">MS_X3_SHIFT</dfn>				0</u></td></tr>
<tr><th id="78">78</th><td><u>#define		<dfn class="macro" id="_M/MS_Y3_SHIFT" data-ref="_M/MS_Y3_SHIFT">MS_Y3_SHIFT</dfn>				4</u></td></tr>
<tr><th id="79">79</th><td><u>#define		<dfn class="macro" id="_M/MS_X4_SHIFT" data-ref="_M/MS_X4_SHIFT">MS_X4_SHIFT</dfn>				8</u></td></tr>
<tr><th id="80">80</th><td><u>#define		<dfn class="macro" id="_M/MS_Y4_SHIFT" data-ref="_M/MS_Y4_SHIFT">MS_Y4_SHIFT</dfn>				12</u></td></tr>
<tr><th id="81">81</th><td><u>#define		<dfn class="macro" id="_M/MS_X5_SHIFT" data-ref="_M/MS_X5_SHIFT">MS_X5_SHIFT</dfn>				16</u></td></tr>
<tr><th id="82">82</th><td><u>#define		<dfn class="macro" id="_M/MS_Y5_SHIFT" data-ref="_M/MS_Y5_SHIFT">MS_Y5_SHIFT</dfn>				20</u></td></tr>
<tr><th id="83">83</th><td><u>#define		<dfn class="macro" id="_M/MSBD1_SHIFT" data-ref="_M/MSBD1_SHIFT">MSBD1_SHIFT</dfn>				24</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/GB_TILE_CONFIG" data-ref="_M/GB_TILE_CONFIG">GB_TILE_CONFIG</dfn>			0x4018</u></td></tr>
<tr><th id="85">85</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_TILING" data-ref="_M/ENABLE_TILING">ENABLE_TILING</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="86">86</th><td><u>#define		<dfn class="macro" id="_M/PIPE_COUNT_MASK" data-ref="_M/PIPE_COUNT_MASK">PIPE_COUNT_MASK</dfn>				0x0000000E</u></td></tr>
<tr><th id="87">87</th><td><u>#define		<dfn class="macro" id="_M/PIPE_COUNT_SHIFT" data-ref="_M/PIPE_COUNT_SHIFT">PIPE_COUNT_SHIFT</dfn>			1</u></td></tr>
<tr><th id="88">88</th><td><u>#define		<dfn class="macro" id="_M/TILE_SIZE_8" data-ref="_M/TILE_SIZE_8">TILE_SIZE_8</dfn>				(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="89">89</th><td><u>#define		<dfn class="macro" id="_M/TILE_SIZE_16" data-ref="_M/TILE_SIZE_16">TILE_SIZE_16</dfn>				(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="90">90</th><td><u>#define		<dfn class="macro" id="_M/TILE_SIZE_32" data-ref="_M/TILE_SIZE_32">TILE_SIZE_32</dfn>				(2 &lt;&lt; 4)</u></td></tr>
<tr><th id="91">91</th><td><u>#define		<dfn class="macro" id="_M/SUBPIXEL_1_12" data-ref="_M/SUBPIXEL_1_12">SUBPIXEL_1_12</dfn>				(0 &lt;&lt; 16)</u></td></tr>
<tr><th id="92">92</th><td><u>#define		<dfn class="macro" id="_M/SUBPIXEL_1_16" data-ref="_M/SUBPIXEL_1_16">SUBPIXEL_1_16</dfn>				(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/GB_SELECT" data-ref="_M/GB_SELECT">GB_SELECT</dfn>			0x401C</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/GB_AA_CONFIG" data-ref="_M/GB_AA_CONFIG">GB_AA_CONFIG</dfn>			0x4020</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/GB_PIPE_SELECT" data-ref="_M/GB_PIPE_SELECT">GB_PIPE_SELECT</dfn>			0x402C</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/GA_ENHANCE" data-ref="_M/GA_ENHANCE">GA_ENHANCE</dfn>			0x4274</u></td></tr>
<tr><th id="97">97</th><td><u>#define		<dfn class="macro" id="_M/GA_DEADLOCK_CNTL" data-ref="_M/GA_DEADLOCK_CNTL">GA_DEADLOCK_CNTL</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="98">98</th><td><u>#define		<dfn class="macro" id="_M/GA_FASTSYNC_CNTL" data-ref="_M/GA_FASTSYNC_CNTL">GA_FASTSYNC_CNTL</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/GA_POLY_MODE" data-ref="_M/GA_POLY_MODE">GA_POLY_MODE</dfn>			0x4288</u></td></tr>
<tr><th id="100">100</th><td><u>#define		<dfn class="macro" id="_M/FRONT_PTYPE_POINT" data-ref="_M/FRONT_PTYPE_POINT">FRONT_PTYPE_POINT</dfn>			(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="101">101</th><td><u>#define		<dfn class="macro" id="_M/FRONT_PTYPE_LINE" data-ref="_M/FRONT_PTYPE_LINE">FRONT_PTYPE_LINE</dfn>			(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="102">102</th><td><u>#define		<dfn class="macro" id="_M/FRONT_PTYPE_TRIANGE" data-ref="_M/FRONT_PTYPE_TRIANGE">FRONT_PTYPE_TRIANGE</dfn>			(2 &lt;&lt; 4)</u></td></tr>
<tr><th id="103">103</th><td><u>#define		<dfn class="macro" id="_M/BACK_PTYPE_POINT" data-ref="_M/BACK_PTYPE_POINT">BACK_PTYPE_POINT</dfn>			(0 &lt;&lt; 7)</u></td></tr>
<tr><th id="104">104</th><td><u>#define		<dfn class="macro" id="_M/BACK_PTYPE_LINE" data-ref="_M/BACK_PTYPE_LINE">BACK_PTYPE_LINE</dfn>				(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="105">105</th><td><u>#define		<dfn class="macro" id="_M/BACK_PTYPE_TRIANGE" data-ref="_M/BACK_PTYPE_TRIANGE">BACK_PTYPE_TRIANGE</dfn>			(2 &lt;&lt; 7)</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/GA_ROUND_MODE" data-ref="_M/GA_ROUND_MODE">GA_ROUND_MODE</dfn>			0x428C</u></td></tr>
<tr><th id="107">107</th><td><u>#define		<dfn class="macro" id="_M/GEOMETRY_ROUND_TRUNC" data-ref="_M/GEOMETRY_ROUND_TRUNC">GEOMETRY_ROUND_TRUNC</dfn>			(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="108">108</th><td><u>#define		<dfn class="macro" id="_M/GEOMETRY_ROUND_NEAREST" data-ref="_M/GEOMETRY_ROUND_NEAREST">GEOMETRY_ROUND_NEAREST</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="109">109</th><td><u>#define		<dfn class="macro" id="_M/COLOR_ROUND_TRUNC" data-ref="_M/COLOR_ROUND_TRUNC">COLOR_ROUND_TRUNC</dfn>			(0 &lt;&lt; 2)</u></td></tr>
<tr><th id="110">110</th><td><u>#define		<dfn class="macro" id="_M/COLOR_ROUND_NEAREST" data-ref="_M/COLOR_ROUND_NEAREST">COLOR_ROUND_NEAREST</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/SU_REG_DEST" data-ref="_M/SU_REG_DEST">SU_REG_DEST</dfn>			0x42C8</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/RB3D_DSTCACHE_CTLSTAT" data-ref="_M/RB3D_DSTCACHE_CTLSTAT">RB3D_DSTCACHE_CTLSTAT</dfn>		0x4E4C</u></td></tr>
<tr><th id="113">113</th><td><u>#define		<dfn class="macro" id="_M/RB3D_DC_FLUSH" data-ref="_M/RB3D_DC_FLUSH">RB3D_DC_FLUSH</dfn>				(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="114">114</th><td><u>#define		<dfn class="macro" id="_M/RB3D_DC_FREE" data-ref="_M/RB3D_DC_FREE">RB3D_DC_FREE</dfn>				(2 &lt;&lt; 2)</u></td></tr>
<tr><th id="115">115</th><td><u>#define		<dfn class="macro" id="_M/RB3D_DC_FINISH" data-ref="_M/RB3D_DC_FINISH">RB3D_DC_FINISH</dfn>				(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/ZB_ZCACHE_CTLSTAT" data-ref="_M/ZB_ZCACHE_CTLSTAT">ZB_ZCACHE_CTLSTAT</dfn>		0x4F18</u></td></tr>
<tr><th id="117">117</th><td><u>#define		<dfn class="macro" id="_M/ZC_FLUSH" data-ref="_M/ZC_FLUSH">ZC_FLUSH</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="118">118</th><td><u>#define		<dfn class="macro" id="_M/ZC_FREE" data-ref="_M/ZC_FREE">ZC_FREE</dfn>					(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/DC_LB_MEMORY_SPLIT" data-ref="_M/DC_LB_MEMORY_SPLIT">DC_LB_MEMORY_SPLIT</dfn>		0x6520</u></td></tr>
<tr><th id="120">120</th><td><u>#define		<dfn class="macro" id="_M/DC_LB_MEMORY_SPLIT_MASK" data-ref="_M/DC_LB_MEMORY_SPLIT_MASK">DC_LB_MEMORY_SPLIT_MASK</dfn>			0x00000003</u></td></tr>
<tr><th id="121">121</th><td><u>#define		<dfn class="macro" id="_M/DC_LB_MEMORY_SPLIT_SHIFT" data-ref="_M/DC_LB_MEMORY_SPLIT_SHIFT">DC_LB_MEMORY_SPLIT_SHIFT</dfn>		0</u></td></tr>
<tr><th id="122">122</th><td><u>#define		<dfn class="macro" id="_M/DC_LB_MEMORY_SPLIT_D1HALF_D2HALF" data-ref="_M/DC_LB_MEMORY_SPLIT_D1HALF_D2HALF">DC_LB_MEMORY_SPLIT_D1HALF_D2HALF</dfn>	0</u></td></tr>
<tr><th id="123">123</th><td><u>#define		<dfn class="macro" id="_M/DC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q" data-ref="_M/DC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q">DC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q</dfn>		1</u></td></tr>
<tr><th id="124">124</th><td><u>#define		<dfn class="macro" id="_M/DC_LB_MEMORY_SPLIT_D1_ONLY" data-ref="_M/DC_LB_MEMORY_SPLIT_D1_ONLY">DC_LB_MEMORY_SPLIT_D1_ONLY</dfn>		2</u></td></tr>
<tr><th id="125">125</th><td><u>#define		<dfn class="macro" id="_M/DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q" data-ref="_M/DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q">DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q</dfn>		3</u></td></tr>
<tr><th id="126">126</th><td><u>#define		<dfn class="macro" id="_M/DC_LB_MEMORY_SPLIT_SHIFT_MODE" data-ref="_M/DC_LB_MEMORY_SPLIT_SHIFT_MODE">DC_LB_MEMORY_SPLIT_SHIFT_MODE</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="127">127</th><td><u>#define		<dfn class="macro" id="_M/DC_LB_DISP1_END_ADR_SHIFT" data-ref="_M/DC_LB_DISP1_END_ADR_SHIFT">DC_LB_DISP1_END_ADR_SHIFT</dfn>		4</u></td></tr>
<tr><th id="128">128</th><td><u>#define		<dfn class="macro" id="_M/DC_LB_DISP1_END_ADR_MASK" data-ref="_M/DC_LB_DISP1_END_ADR_MASK">DC_LB_DISP1_END_ADR_MASK</dfn>		0x00007FF0</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/D1MODE_PRIORITY_A_CNT" data-ref="_M/D1MODE_PRIORITY_A_CNT">D1MODE_PRIORITY_A_CNT</dfn>		0x6548</u></td></tr>
<tr><th id="130">130</th><td><u>#define		<dfn class="macro" id="_M/MODE_PRIORITY_MARK_MASK" data-ref="_M/MODE_PRIORITY_MARK_MASK">MODE_PRIORITY_MARK_MASK</dfn>			0x00007FFF</u></td></tr>
<tr><th id="131">131</th><td><u>#define		<dfn class="macro" id="_M/MODE_PRIORITY_OFF" data-ref="_M/MODE_PRIORITY_OFF">MODE_PRIORITY_OFF</dfn>			(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="132">132</th><td><u>#define		<dfn class="macro" id="_M/MODE_PRIORITY_ALWAYS_ON" data-ref="_M/MODE_PRIORITY_ALWAYS_ON">MODE_PRIORITY_ALWAYS_ON</dfn>			(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="133">133</th><td><u>#define		<dfn class="macro" id="_M/MODE_PRIORITY_FORCE_MASK" data-ref="_M/MODE_PRIORITY_FORCE_MASK">MODE_PRIORITY_FORCE_MASK</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/D1MODE_PRIORITY_B_CNT" data-ref="_M/D1MODE_PRIORITY_B_CNT">D1MODE_PRIORITY_B_CNT</dfn>		0x654C</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/LB_MAX_REQ_OUTSTANDING" data-ref="_M/LB_MAX_REQ_OUTSTANDING">LB_MAX_REQ_OUTSTANDING</dfn>		0x6D58</u></td></tr>
<tr><th id="136">136</th><td><u>#define		<dfn class="macro" id="_M/LB_D1_MAX_REQ_OUTSTANDING_MASK" data-ref="_M/LB_D1_MAX_REQ_OUTSTANDING_MASK">LB_D1_MAX_REQ_OUTSTANDING_MASK</dfn>		0x0000000F</u></td></tr>
<tr><th id="137">137</th><td><u>#define		<dfn class="macro" id="_M/LB_D1_MAX_REQ_OUTSTANDING_SHIFT" data-ref="_M/LB_D1_MAX_REQ_OUTSTANDING_SHIFT">LB_D1_MAX_REQ_OUTSTANDING_SHIFT</dfn>		0</u></td></tr>
<tr><th id="138">138</th><td><u>#define		<dfn class="macro" id="_M/LB_D2_MAX_REQ_OUTSTANDING_MASK" data-ref="_M/LB_D2_MAX_REQ_OUTSTANDING_MASK">LB_D2_MAX_REQ_OUTSTANDING_MASK</dfn>		0x000F0000</u></td></tr>
<tr><th id="139">139</th><td><u>#define		<dfn class="macro" id="_M/LB_D2_MAX_REQ_OUTSTANDING_SHIFT" data-ref="_M/LB_D2_MAX_REQ_OUTSTANDING_SHIFT">LB_D2_MAX_REQ_OUTSTANDING_SHIFT</dfn>		16</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/D2MODE_PRIORITY_A_CNT" data-ref="_M/D2MODE_PRIORITY_A_CNT">D2MODE_PRIORITY_A_CNT</dfn>		0x6D48</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/D2MODE_PRIORITY_B_CNT" data-ref="_M/D2MODE_PRIORITY_B_CNT">D2MODE_PRIORITY_B_CNT</dfn>		0x6D4C</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i>/* ix[MC] registers */</i></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/MC_FB_LOCATION" data-ref="_M/MC_FB_LOCATION">MC_FB_LOCATION</dfn>			0x01</u></td></tr>
<tr><th id="145">145</th><td><u>#define		<dfn class="macro" id="_M/MC_FB_START_MASK" data-ref="_M/MC_FB_START_MASK">MC_FB_START_MASK</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="146">146</th><td><u>#define		<dfn class="macro" id="_M/MC_FB_START_SHIFT" data-ref="_M/MC_FB_START_SHIFT">MC_FB_START_SHIFT</dfn>			0</u></td></tr>
<tr><th id="147">147</th><td><u>#define		<dfn class="macro" id="_M/MC_FB_TOP_MASK" data-ref="_M/MC_FB_TOP_MASK">MC_FB_TOP_MASK</dfn>				0xFFFF0000</u></td></tr>
<tr><th id="148">148</th><td><u>#define		<dfn class="macro" id="_M/MC_FB_TOP_SHIFT" data-ref="_M/MC_FB_TOP_SHIFT">MC_FB_TOP_SHIFT</dfn>				16</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/MC_AGP_LOCATION" data-ref="_M/MC_AGP_LOCATION">MC_AGP_LOCATION</dfn>			0x02</u></td></tr>
<tr><th id="150">150</th><td><u>#define		<dfn class="macro" id="_M/MC_AGP_START_MASK" data-ref="_M/MC_AGP_START_MASK">MC_AGP_START_MASK</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="151">151</th><td><u>#define		<dfn class="macro" id="_M/MC_AGP_START_SHIFT" data-ref="_M/MC_AGP_START_SHIFT">MC_AGP_START_SHIFT</dfn>			0</u></td></tr>
<tr><th id="152">152</th><td><u>#define		<dfn class="macro" id="_M/MC_AGP_TOP_MASK" data-ref="_M/MC_AGP_TOP_MASK">MC_AGP_TOP_MASK</dfn>				0xFFFF0000</u></td></tr>
<tr><th id="153">153</th><td><u>#define		<dfn class="macro" id="_M/MC_AGP_TOP_SHIFT" data-ref="_M/MC_AGP_TOP_SHIFT">MC_AGP_TOP_SHIFT</dfn>			16</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/MC_AGP_BASE" data-ref="_M/MC_AGP_BASE">MC_AGP_BASE</dfn>			0x03</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/MC_AGP_BASE_2" data-ref="_M/MC_AGP_BASE_2">MC_AGP_BASE_2</dfn>			0x04</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/MC_CNTL" data-ref="_M/MC_CNTL">MC_CNTL</dfn>				0x5</u></td></tr>
<tr><th id="157">157</th><td><u>#define		<dfn class="macro" id="_M/MEM_NUM_CHANNELS_MASK" data-ref="_M/MEM_NUM_CHANNELS_MASK">MEM_NUM_CHANNELS_MASK</dfn>			0x00000003</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/MC_STATUS" data-ref="_M/MC_STATUS">MC_STATUS</dfn>			0x08</u></td></tr>
<tr><th id="159">159</th><td><u>#define		<dfn class="macro" id="_M/MC_STATUS_IDLE" data-ref="_M/MC_STATUS_IDLE">MC_STATUS_IDLE</dfn>				(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/MC_MISC_LAT_TIMER" data-ref="_M/MC_MISC_LAT_TIMER">MC_MISC_LAT_TIMER</dfn>		0x09</u></td></tr>
<tr><th id="161">161</th><td><u>#define		<dfn class="macro" id="_M/MC_CPR_INIT_LAT_MASK" data-ref="_M/MC_CPR_INIT_LAT_MASK">MC_CPR_INIT_LAT_MASK</dfn>			0x0000000F</u></td></tr>
<tr><th id="162">162</th><td><u>#define		<dfn class="macro" id="_M/MC_VF_INIT_LAT_MASK" data-ref="_M/MC_VF_INIT_LAT_MASK">MC_VF_INIT_LAT_MASK</dfn>			0x000000F0</u></td></tr>
<tr><th id="163">163</th><td><u>#define		<dfn class="macro" id="_M/MC_DISP0R_INIT_LAT_MASK" data-ref="_M/MC_DISP0R_INIT_LAT_MASK">MC_DISP0R_INIT_LAT_MASK</dfn>			0x00000F00</u></td></tr>
<tr><th id="164">164</th><td><u>#define		<dfn class="macro" id="_M/MC_DISP0R_INIT_LAT_SHIFT" data-ref="_M/MC_DISP0R_INIT_LAT_SHIFT">MC_DISP0R_INIT_LAT_SHIFT</dfn>		8</u></td></tr>
<tr><th id="165">165</th><td><u>#define		<dfn class="macro" id="_M/MC_DISP1R_INIT_LAT_MASK" data-ref="_M/MC_DISP1R_INIT_LAT_MASK">MC_DISP1R_INIT_LAT_MASK</dfn>			0x0000F000</u></td></tr>
<tr><th id="166">166</th><td><u>#define		<dfn class="macro" id="_M/MC_DISP1R_INIT_LAT_SHIFT" data-ref="_M/MC_DISP1R_INIT_LAT_SHIFT">MC_DISP1R_INIT_LAT_SHIFT</dfn>		12</u></td></tr>
<tr><th id="167">167</th><td><u>#define		<dfn class="macro" id="_M/MC_FIXED_INIT_LAT_MASK" data-ref="_M/MC_FIXED_INIT_LAT_MASK">MC_FIXED_INIT_LAT_MASK</dfn>			0x000F0000</u></td></tr>
<tr><th id="168">168</th><td><u>#define		<dfn class="macro" id="_M/MC_E2R_INIT_LAT_MASK" data-ref="_M/MC_E2R_INIT_LAT_MASK">MC_E2R_INIT_LAT_MASK</dfn>			0x00F00000</u></td></tr>
<tr><th id="169">169</th><td><u>#define		<dfn class="macro" id="_M/SAME_PAGE_PRIO_MASK" data-ref="_M/SAME_PAGE_PRIO_MASK">SAME_PAGE_PRIO_MASK</dfn>			0x0F000000</u></td></tr>
<tr><th id="170">170</th><td><u>#define		<dfn class="macro" id="_M/MC_GLOBW_INIT_LAT_MASK" data-ref="_M/MC_GLOBW_INIT_LAT_MASK">MC_GLOBW_INIT_LAT_MASK</dfn>			0xF0000000</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i>/*</i></td></tr>
<tr><th id="174">174</th><td><i> * PM4 packet</i></td></tr>
<tr><th id="175">175</th><td><i> */</i></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/CP_PACKET0" data-ref="_M/CP_PACKET0">CP_PACKET0</dfn>			0x00000000</u></td></tr>
<tr><th id="177">177</th><td><u>#define		<dfn class="macro" id="_M/PACKET0_BASE_INDEX_SHIFT" data-ref="_M/PACKET0_BASE_INDEX_SHIFT">PACKET0_BASE_INDEX_SHIFT</dfn>	0</u></td></tr>
<tr><th id="178">178</th><td><u>#define		<dfn class="macro" id="_M/PACKET0_BASE_INDEX_MASK" data-ref="_M/PACKET0_BASE_INDEX_MASK">PACKET0_BASE_INDEX_MASK</dfn>		(0x1ffff &lt;&lt; 0)</u></td></tr>
<tr><th id="179">179</th><td><u>#define		<dfn class="macro" id="_M/PACKET0_COUNT_SHIFT" data-ref="_M/PACKET0_COUNT_SHIFT">PACKET0_COUNT_SHIFT</dfn>		16</u></td></tr>
<tr><th id="180">180</th><td><u>#define		<dfn class="macro" id="_M/PACKET0_COUNT_MASK" data-ref="_M/PACKET0_COUNT_MASK">PACKET0_COUNT_MASK</dfn>		(0x3fff &lt;&lt; 16)</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/CP_PACKET1" data-ref="_M/CP_PACKET1">CP_PACKET1</dfn>			0x40000000</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/CP_PACKET2" data-ref="_M/CP_PACKET2">CP_PACKET2</dfn>			0x80000000</u></td></tr>
<tr><th id="183">183</th><td><u>#define		<dfn class="macro" id="_M/PACKET2_PAD_SHIFT" data-ref="_M/PACKET2_PAD_SHIFT">PACKET2_PAD_SHIFT</dfn>		0</u></td></tr>
<tr><th id="184">184</th><td><u>#define		<dfn class="macro" id="_M/PACKET2_PAD_MASK" data-ref="_M/PACKET2_PAD_MASK">PACKET2_PAD_MASK</dfn>		(0x3fffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/CP_PACKET3" data-ref="_M/CP_PACKET3">CP_PACKET3</dfn>			0xC0000000</u></td></tr>
<tr><th id="186">186</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_IT_OPCODE_SHIFT" data-ref="_M/PACKET3_IT_OPCODE_SHIFT">PACKET3_IT_OPCODE_SHIFT</dfn>		8</u></td></tr>
<tr><th id="187">187</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_IT_OPCODE_MASK" data-ref="_M/PACKET3_IT_OPCODE_MASK">PACKET3_IT_OPCODE_MASK</dfn>		(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="188">188</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_COUNT_SHIFT" data-ref="_M/PACKET3_COUNT_SHIFT">PACKET3_COUNT_SHIFT</dfn>		16</u></td></tr>
<tr><th id="189">189</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_COUNT_MASK" data-ref="_M/PACKET3_COUNT_MASK">PACKET3_COUNT_MASK</dfn>		(0x3fff &lt;&lt; 16)</u></td></tr>
<tr><th id="190">190</th><td><i>/* PACKET3 op code */</i></td></tr>
<tr><th id="191">191</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_NOP" data-ref="_M/PACKET3_NOP">PACKET3_NOP</dfn>			0x10</u></td></tr>
<tr><th id="192">192</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_DRAW_VBUF" data-ref="_M/PACKET3_3D_DRAW_VBUF">PACKET3_3D_DRAW_VBUF</dfn>		0x28</u></td></tr>
<tr><th id="193">193</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_DRAW_IMMD" data-ref="_M/PACKET3_3D_DRAW_IMMD">PACKET3_3D_DRAW_IMMD</dfn>		0x29</u></td></tr>
<tr><th id="194">194</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_DRAW_INDX" data-ref="_M/PACKET3_3D_DRAW_INDX">PACKET3_3D_DRAW_INDX</dfn>		0x2A</u></td></tr>
<tr><th id="195">195</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_LOAD_VBPNTR" data-ref="_M/PACKET3_3D_LOAD_VBPNTR">PACKET3_3D_LOAD_VBPNTR</dfn>		0x2F</u></td></tr>
<tr><th id="196">196</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_INDX_BUFFER" data-ref="_M/PACKET3_INDX_BUFFER">PACKET3_INDX_BUFFER</dfn>		0x33</u></td></tr>
<tr><th id="197">197</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_DRAW_VBUF_2" data-ref="_M/PACKET3_3D_DRAW_VBUF_2">PACKET3_3D_DRAW_VBUF_2</dfn>		0x34</u></td></tr>
<tr><th id="198">198</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_DRAW_IMMD_2" data-ref="_M/PACKET3_3D_DRAW_IMMD_2">PACKET3_3D_DRAW_IMMD_2</dfn>		0x35</u></td></tr>
<tr><th id="199">199</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_3D_DRAW_INDX_2" data-ref="_M/PACKET3_3D_DRAW_INDX_2">PACKET3_3D_DRAW_INDX_2</dfn>		0x36</u></td></tr>
<tr><th id="200">200</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_BITBLT_MULTI" data-ref="_M/PACKET3_BITBLT_MULTI">PACKET3_BITBLT_MULTI</dfn>		0x9B</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/PACKET0" data-ref="_M/PACKET0">PACKET0</dfn>(reg, n)	(CP_PACKET0 |					\</u></td></tr>
<tr><th id="203">203</th><td><u>			 REG_SET(PACKET0_BASE_INDEX, (reg) &gt;&gt; 2) |	\</u></td></tr>
<tr><th id="204">204</th><td><u>			 REG_SET(PACKET0_COUNT, (n)))</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/PACKET2" data-ref="_M/PACKET2">PACKET2</dfn>(v)	(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/PACKET3" data-ref="_M/PACKET3">PACKET3</dfn>(op, n)	(CP_PACKET3 |					\</u></td></tr>
<tr><th id="207">207</th><td><u>			 REG_SET(PACKET3_IT_OPCODE, (op)) |		\</u></td></tr>
<tr><th id="208">208</th><td><u>			 REG_SET(PACKET3_COUNT, (n)))</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><i>/* Registers */</i></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/R_0000F0_RBBM_SOFT_RESET" data-ref="_M/R_0000F0_RBBM_SOFT_RESET">R_0000F0_RBBM_SOFT_RESET</dfn>                     0x0000F0</u></td></tr>
<tr><th id="212">212</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_CP" data-ref="_M/S_0000F0_SOFT_RESET_CP">S_0000F0_SOFT_RESET_CP</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="213">213</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_CP" data-ref="_M/G_0000F0_SOFT_RESET_CP">G_0000F0_SOFT_RESET_CP</dfn>(x)                    (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="214">214</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_CP" data-ref="_M/C_0000F0_SOFT_RESET_CP">C_0000F0_SOFT_RESET_CP</dfn>                       0xFFFFFFFE</u></td></tr>
<tr><th id="215">215</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_HI" data-ref="_M/S_0000F0_SOFT_RESET_HI">S_0000F0_SOFT_RESET_HI</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="216">216</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_HI" data-ref="_M/G_0000F0_SOFT_RESET_HI">G_0000F0_SOFT_RESET_HI</dfn>(x)                    (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="217">217</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_HI" data-ref="_M/C_0000F0_SOFT_RESET_HI">C_0000F0_SOFT_RESET_HI</dfn>                       0xFFFFFFFD</u></td></tr>
<tr><th id="218">218</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_VAP" data-ref="_M/S_0000F0_SOFT_RESET_VAP">S_0000F0_SOFT_RESET_VAP</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="219">219</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_VAP" data-ref="_M/G_0000F0_SOFT_RESET_VAP">G_0000F0_SOFT_RESET_VAP</dfn>(x)                   (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="220">220</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_VAP" data-ref="_M/C_0000F0_SOFT_RESET_VAP">C_0000F0_SOFT_RESET_VAP</dfn>                      0xFFFFFFFB</u></td></tr>
<tr><th id="221">221</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_RE" data-ref="_M/S_0000F0_SOFT_RESET_RE">S_0000F0_SOFT_RESET_RE</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="222">222</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_RE" data-ref="_M/G_0000F0_SOFT_RESET_RE">G_0000F0_SOFT_RESET_RE</dfn>(x)                    (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="223">223</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_RE" data-ref="_M/C_0000F0_SOFT_RESET_RE">C_0000F0_SOFT_RESET_RE</dfn>                       0xFFFFFFF7</u></td></tr>
<tr><th id="224">224</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_PP" data-ref="_M/S_0000F0_SOFT_RESET_PP">S_0000F0_SOFT_RESET_PP</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="225">225</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_PP" data-ref="_M/G_0000F0_SOFT_RESET_PP">G_0000F0_SOFT_RESET_PP</dfn>(x)                    (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="226">226</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_PP" data-ref="_M/C_0000F0_SOFT_RESET_PP">C_0000F0_SOFT_RESET_PP</dfn>                       0xFFFFFFEF</u></td></tr>
<tr><th id="227">227</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_E2" data-ref="_M/S_0000F0_SOFT_RESET_E2">S_0000F0_SOFT_RESET_E2</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 5)</u></td></tr>
<tr><th id="228">228</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_E2" data-ref="_M/G_0000F0_SOFT_RESET_E2">G_0000F0_SOFT_RESET_E2</dfn>(x)                    (((x) &gt;&gt; 5) &amp; 0x1)</u></td></tr>
<tr><th id="229">229</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_E2" data-ref="_M/C_0000F0_SOFT_RESET_E2">C_0000F0_SOFT_RESET_E2</dfn>                       0xFFFFFFDF</u></td></tr>
<tr><th id="230">230</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_RB" data-ref="_M/S_0000F0_SOFT_RESET_RB">S_0000F0_SOFT_RESET_RB</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 6)</u></td></tr>
<tr><th id="231">231</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_RB" data-ref="_M/G_0000F0_SOFT_RESET_RB">G_0000F0_SOFT_RESET_RB</dfn>(x)                    (((x) &gt;&gt; 6) &amp; 0x1)</u></td></tr>
<tr><th id="232">232</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_RB" data-ref="_M/C_0000F0_SOFT_RESET_RB">C_0000F0_SOFT_RESET_RB</dfn>                       0xFFFFFFBF</u></td></tr>
<tr><th id="233">233</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_HDP" data-ref="_M/S_0000F0_SOFT_RESET_HDP">S_0000F0_SOFT_RESET_HDP</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 7)</u></td></tr>
<tr><th id="234">234</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_HDP" data-ref="_M/G_0000F0_SOFT_RESET_HDP">G_0000F0_SOFT_RESET_HDP</dfn>(x)                   (((x) &gt;&gt; 7) &amp; 0x1)</u></td></tr>
<tr><th id="235">235</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_HDP" data-ref="_M/C_0000F0_SOFT_RESET_HDP">C_0000F0_SOFT_RESET_HDP</dfn>                      0xFFFFFF7F</u></td></tr>
<tr><th id="236">236</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_MC" data-ref="_M/S_0000F0_SOFT_RESET_MC">S_0000F0_SOFT_RESET_MC</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="237">237</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_MC" data-ref="_M/G_0000F0_SOFT_RESET_MC">G_0000F0_SOFT_RESET_MC</dfn>(x)                    (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="238">238</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_MC" data-ref="_M/C_0000F0_SOFT_RESET_MC">C_0000F0_SOFT_RESET_MC</dfn>                       0xFFFFFEFF</u></td></tr>
<tr><th id="239">239</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_AIC" data-ref="_M/S_0000F0_SOFT_RESET_AIC">S_0000F0_SOFT_RESET_AIC</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="240">240</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_AIC" data-ref="_M/G_0000F0_SOFT_RESET_AIC">G_0000F0_SOFT_RESET_AIC</dfn>(x)                   (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="241">241</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_AIC" data-ref="_M/C_0000F0_SOFT_RESET_AIC">C_0000F0_SOFT_RESET_AIC</dfn>                      0xFFFFFDFF</u></td></tr>
<tr><th id="242">242</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_VIP" data-ref="_M/S_0000F0_SOFT_RESET_VIP">S_0000F0_SOFT_RESET_VIP</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="243">243</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_VIP" data-ref="_M/G_0000F0_SOFT_RESET_VIP">G_0000F0_SOFT_RESET_VIP</dfn>(x)                   (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="244">244</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_VIP" data-ref="_M/C_0000F0_SOFT_RESET_VIP">C_0000F0_SOFT_RESET_VIP</dfn>                      0xFFFFFBFF</u></td></tr>
<tr><th id="245">245</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_DISP" data-ref="_M/S_0000F0_SOFT_RESET_DISP">S_0000F0_SOFT_RESET_DISP</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="246">246</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_DISP" data-ref="_M/G_0000F0_SOFT_RESET_DISP">G_0000F0_SOFT_RESET_DISP</dfn>(x)                  (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="247">247</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_DISP" data-ref="_M/C_0000F0_SOFT_RESET_DISP">C_0000F0_SOFT_RESET_DISP</dfn>                     0xFFFFF7FF</u></td></tr>
<tr><th id="248">248</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_CG" data-ref="_M/S_0000F0_SOFT_RESET_CG">S_0000F0_SOFT_RESET_CG</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="249">249</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_CG" data-ref="_M/G_0000F0_SOFT_RESET_CG">G_0000F0_SOFT_RESET_CG</dfn>(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="250">250</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_CG" data-ref="_M/C_0000F0_SOFT_RESET_CG">C_0000F0_SOFT_RESET_CG</dfn>                       0xFFFFEFFF</u></td></tr>
<tr><th id="251">251</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_GA" data-ref="_M/S_0000F0_SOFT_RESET_GA">S_0000F0_SOFT_RESET_GA</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="252">252</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_GA" data-ref="_M/G_0000F0_SOFT_RESET_GA">G_0000F0_SOFT_RESET_GA</dfn>(x)                    (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="253">253</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_GA" data-ref="_M/C_0000F0_SOFT_RESET_GA">C_0000F0_SOFT_RESET_GA</dfn>                       0xFFFFDFFF</u></td></tr>
<tr><th id="254">254</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_IDCT" data-ref="_M/S_0000F0_SOFT_RESET_IDCT">S_0000F0_SOFT_RESET_IDCT</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="255">255</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_IDCT" data-ref="_M/G_0000F0_SOFT_RESET_IDCT">G_0000F0_SOFT_RESET_IDCT</dfn>(x)                  (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="256">256</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_IDCT" data-ref="_M/C_0000F0_SOFT_RESET_IDCT">C_0000F0_SOFT_RESET_IDCT</dfn>                     0xFFFFBFFF</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/R_0000F8_CONFIG_MEMSIZE" data-ref="_M/R_0000F8_CONFIG_MEMSIZE">R_0000F8_CONFIG_MEMSIZE</dfn>                      0x0000F8</u></td></tr>
<tr><th id="258">258</th><td><u>#define   <dfn class="macro" id="_M/S_0000F8_CONFIG_MEMSIZE" data-ref="_M/S_0000F8_CONFIG_MEMSIZE">S_0000F8_CONFIG_MEMSIZE</dfn>(x)                   (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="259">259</th><td><u>#define   <dfn class="macro" id="_M/G_0000F8_CONFIG_MEMSIZE" data-ref="_M/G_0000F8_CONFIG_MEMSIZE">G_0000F8_CONFIG_MEMSIZE</dfn>(x)                   (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="260">260</th><td><u>#define   <dfn class="macro" id="_M/C_0000F8_CONFIG_MEMSIZE" data-ref="_M/C_0000F8_CONFIG_MEMSIZE">C_0000F8_CONFIG_MEMSIZE</dfn>                      0x00000000</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/R_000134_HDP_FB_LOCATION" data-ref="_M/R_000134_HDP_FB_LOCATION">R_000134_HDP_FB_LOCATION</dfn>                     0x000134</u></td></tr>
<tr><th id="262">262</th><td><u>#define   <dfn class="macro" id="_M/S_000134_HDP_FB_START" data-ref="_M/S_000134_HDP_FB_START">S_000134_HDP_FB_START</dfn>(x)                     (((x) &amp; 0xFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="263">263</th><td><u>#define   <dfn class="macro" id="_M/G_000134_HDP_FB_START" data-ref="_M/G_000134_HDP_FB_START">G_000134_HDP_FB_START</dfn>(x)                     (((x) &gt;&gt; 0) &amp; 0xFFFF)</u></td></tr>
<tr><th id="264">264</th><td><u>#define   <dfn class="macro" id="_M/C_000134_HDP_FB_START" data-ref="_M/C_000134_HDP_FB_START">C_000134_HDP_FB_START</dfn>                        0xFFFF0000</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/R_000300_VGA_RENDER_CONTROL" data-ref="_M/R_000300_VGA_RENDER_CONTROL">R_000300_VGA_RENDER_CONTROL</dfn>                  0x000300</u></td></tr>
<tr><th id="266">266</th><td><u>#define   <dfn class="macro" id="_M/S_000300_VGA_BLINK_RATE" data-ref="_M/S_000300_VGA_BLINK_RATE">S_000300_VGA_BLINK_RATE</dfn>(x)                   (((x) &amp; 0x1F) &lt;&lt; 0)</u></td></tr>
<tr><th id="267">267</th><td><u>#define   <dfn class="macro" id="_M/G_000300_VGA_BLINK_RATE" data-ref="_M/G_000300_VGA_BLINK_RATE">G_000300_VGA_BLINK_RATE</dfn>(x)                   (((x) &gt;&gt; 0) &amp; 0x1F)</u></td></tr>
<tr><th id="268">268</th><td><u>#define   <dfn class="macro" id="_M/C_000300_VGA_BLINK_RATE" data-ref="_M/C_000300_VGA_BLINK_RATE">C_000300_VGA_BLINK_RATE</dfn>                      0xFFFFFFE0</u></td></tr>
<tr><th id="269">269</th><td><u>#define   <dfn class="macro" id="_M/S_000300_VGA_BLINK_MODE" data-ref="_M/S_000300_VGA_BLINK_MODE">S_000300_VGA_BLINK_MODE</dfn>(x)                   (((x) &amp; 0x3) &lt;&lt; 5)</u></td></tr>
<tr><th id="270">270</th><td><u>#define   <dfn class="macro" id="_M/G_000300_VGA_BLINK_MODE" data-ref="_M/G_000300_VGA_BLINK_MODE">G_000300_VGA_BLINK_MODE</dfn>(x)                   (((x) &gt;&gt; 5) &amp; 0x3)</u></td></tr>
<tr><th id="271">271</th><td><u>#define   <dfn class="macro" id="_M/C_000300_VGA_BLINK_MODE" data-ref="_M/C_000300_VGA_BLINK_MODE">C_000300_VGA_BLINK_MODE</dfn>                      0xFFFFFF9F</u></td></tr>
<tr><th id="272">272</th><td><u>#define   <dfn class="macro" id="_M/S_000300_VGA_CURSOR_BLINK_INVERT" data-ref="_M/S_000300_VGA_CURSOR_BLINK_INVERT">S_000300_VGA_CURSOR_BLINK_INVERT</dfn>(x)          (((x) &amp; 0x1) &lt;&lt; 7)</u></td></tr>
<tr><th id="273">273</th><td><u>#define   <dfn class="macro" id="_M/G_000300_VGA_CURSOR_BLINK_INVERT" data-ref="_M/G_000300_VGA_CURSOR_BLINK_INVERT">G_000300_VGA_CURSOR_BLINK_INVERT</dfn>(x)          (((x) &gt;&gt; 7) &amp; 0x1)</u></td></tr>
<tr><th id="274">274</th><td><u>#define   <dfn class="macro" id="_M/C_000300_VGA_CURSOR_BLINK_INVERT" data-ref="_M/C_000300_VGA_CURSOR_BLINK_INVERT">C_000300_VGA_CURSOR_BLINK_INVERT</dfn>             0xFFFFFF7F</u></td></tr>
<tr><th id="275">275</th><td><u>#define   <dfn class="macro" id="_M/S_000300_VGA_EXTD_ADDR_COUNT_ENABLE" data-ref="_M/S_000300_VGA_EXTD_ADDR_COUNT_ENABLE">S_000300_VGA_EXTD_ADDR_COUNT_ENABLE</dfn>(x)       (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="276">276</th><td><u>#define   <dfn class="macro" id="_M/G_000300_VGA_EXTD_ADDR_COUNT_ENABLE" data-ref="_M/G_000300_VGA_EXTD_ADDR_COUNT_ENABLE">G_000300_VGA_EXTD_ADDR_COUNT_ENABLE</dfn>(x)       (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="277">277</th><td><u>#define   <dfn class="macro" id="_M/C_000300_VGA_EXTD_ADDR_COUNT_ENABLE" data-ref="_M/C_000300_VGA_EXTD_ADDR_COUNT_ENABLE">C_000300_VGA_EXTD_ADDR_COUNT_ENABLE</dfn>          0xFFFFFEFF</u></td></tr>
<tr><th id="278">278</th><td><u>#define   <dfn class="macro" id="_M/S_000300_VGA_VSTATUS_CNTL" data-ref="_M/S_000300_VGA_VSTATUS_CNTL">S_000300_VGA_VSTATUS_CNTL</dfn>(x)                 (((x) &amp; 0x3) &lt;&lt; 16)</u></td></tr>
<tr><th id="279">279</th><td><u>#define   <dfn class="macro" id="_M/G_000300_VGA_VSTATUS_CNTL" data-ref="_M/G_000300_VGA_VSTATUS_CNTL">G_000300_VGA_VSTATUS_CNTL</dfn>(x)                 (((x) &gt;&gt; 16) &amp; 0x3)</u></td></tr>
<tr><th id="280">280</th><td><u>#define   <dfn class="macro" id="_M/C_000300_VGA_VSTATUS_CNTL" data-ref="_M/C_000300_VGA_VSTATUS_CNTL">C_000300_VGA_VSTATUS_CNTL</dfn>                    0xFFFCFFFF</u></td></tr>
<tr><th id="281">281</th><td><u>#define   <dfn class="macro" id="_M/S_000300_VGA_LOCK_8DOT" data-ref="_M/S_000300_VGA_LOCK_8DOT">S_000300_VGA_LOCK_8DOT</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="282">282</th><td><u>#define   <dfn class="macro" id="_M/G_000300_VGA_LOCK_8DOT" data-ref="_M/G_000300_VGA_LOCK_8DOT">G_000300_VGA_LOCK_8DOT</dfn>(x)                    (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="283">283</th><td><u>#define   <dfn class="macro" id="_M/C_000300_VGA_LOCK_8DOT" data-ref="_M/C_000300_VGA_LOCK_8DOT">C_000300_VGA_LOCK_8DOT</dfn>                       0xFEFFFFFF</u></td></tr>
<tr><th id="284">284</th><td><u>#define   <dfn class="macro" id="_M/S_000300_VGAREG_LINECMP_COMPATIBILITY_SEL" data-ref="_M/S_000300_VGAREG_LINECMP_COMPATIBILITY_SEL">S_000300_VGAREG_LINECMP_COMPATIBILITY_SEL</dfn>(x) (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="285">285</th><td><u>#define   <dfn class="macro" id="_M/G_000300_VGAREG_LINECMP_COMPATIBILITY_SEL" data-ref="_M/G_000300_VGAREG_LINECMP_COMPATIBILITY_SEL">G_000300_VGAREG_LINECMP_COMPATIBILITY_SEL</dfn>(x) (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="286">286</th><td><u>#define   <dfn class="macro" id="_M/C_000300_VGAREG_LINECMP_COMPATIBILITY_SEL" data-ref="_M/C_000300_VGAREG_LINECMP_COMPATIBILITY_SEL">C_000300_VGAREG_LINECMP_COMPATIBILITY_SEL</dfn>    0xFDFFFFFF</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/R_000310_VGA_MEMORY_BASE_ADDRESS" data-ref="_M/R_000310_VGA_MEMORY_BASE_ADDRESS">R_000310_VGA_MEMORY_BASE_ADDRESS</dfn>             0x000310</u></td></tr>
<tr><th id="288">288</th><td><u>#define   <dfn class="macro" id="_M/S_000310_VGA_MEMORY_BASE_ADDRESS" data-ref="_M/S_000310_VGA_MEMORY_BASE_ADDRESS">S_000310_VGA_MEMORY_BASE_ADDRESS</dfn>(x)          (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="289">289</th><td><u>#define   <dfn class="macro" id="_M/G_000310_VGA_MEMORY_BASE_ADDRESS" data-ref="_M/G_000310_VGA_MEMORY_BASE_ADDRESS">G_000310_VGA_MEMORY_BASE_ADDRESS</dfn>(x)          (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="290">290</th><td><u>#define   <dfn class="macro" id="_M/C_000310_VGA_MEMORY_BASE_ADDRESS" data-ref="_M/C_000310_VGA_MEMORY_BASE_ADDRESS">C_000310_VGA_MEMORY_BASE_ADDRESS</dfn>             0x00000000</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/R_000328_VGA_HDP_CONTROL" data-ref="_M/R_000328_VGA_HDP_CONTROL">R_000328_VGA_HDP_CONTROL</dfn>                     0x000328</u></td></tr>
<tr><th id="292">292</th><td><u>#define   <dfn class="macro" id="_M/S_000328_VGA_MEM_PAGE_SELECT_EN" data-ref="_M/S_000328_VGA_MEM_PAGE_SELECT_EN">S_000328_VGA_MEM_PAGE_SELECT_EN</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="293">293</th><td><u>#define   <dfn class="macro" id="_M/G_000328_VGA_MEM_PAGE_SELECT_EN" data-ref="_M/G_000328_VGA_MEM_PAGE_SELECT_EN">G_000328_VGA_MEM_PAGE_SELECT_EN</dfn>(x)           (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="294">294</th><td><u>#define   <dfn class="macro" id="_M/C_000328_VGA_MEM_PAGE_SELECT_EN" data-ref="_M/C_000328_VGA_MEM_PAGE_SELECT_EN">C_000328_VGA_MEM_PAGE_SELECT_EN</dfn>              0xFFFFFFFE</u></td></tr>
<tr><th id="295">295</th><td><u>#define   <dfn class="macro" id="_M/S_000328_VGA_RBBM_LOCK_DISABLE" data-ref="_M/S_000328_VGA_RBBM_LOCK_DISABLE">S_000328_VGA_RBBM_LOCK_DISABLE</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="296">296</th><td><u>#define   <dfn class="macro" id="_M/G_000328_VGA_RBBM_LOCK_DISABLE" data-ref="_M/G_000328_VGA_RBBM_LOCK_DISABLE">G_000328_VGA_RBBM_LOCK_DISABLE</dfn>(x)            (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="297">297</th><td><u>#define   <dfn class="macro" id="_M/C_000328_VGA_RBBM_LOCK_DISABLE" data-ref="_M/C_000328_VGA_RBBM_LOCK_DISABLE">C_000328_VGA_RBBM_LOCK_DISABLE</dfn>               0xFFFFFEFF</u></td></tr>
<tr><th id="298">298</th><td><u>#define   <dfn class="macro" id="_M/S_000328_VGA_SOFT_RESET" data-ref="_M/S_000328_VGA_SOFT_RESET">S_000328_VGA_SOFT_RESET</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="299">299</th><td><u>#define   <dfn class="macro" id="_M/G_000328_VGA_SOFT_RESET" data-ref="_M/G_000328_VGA_SOFT_RESET">G_000328_VGA_SOFT_RESET</dfn>(x)                   (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="300">300</th><td><u>#define   <dfn class="macro" id="_M/C_000328_VGA_SOFT_RESET" data-ref="_M/C_000328_VGA_SOFT_RESET">C_000328_VGA_SOFT_RESET</dfn>                      0xFFFEFFFF</u></td></tr>
<tr><th id="301">301</th><td><u>#define   <dfn class="macro" id="_M/S_000328_VGA_TEST_RESET_CONTROL" data-ref="_M/S_000328_VGA_TEST_RESET_CONTROL">S_000328_VGA_TEST_RESET_CONTROL</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="302">302</th><td><u>#define   <dfn class="macro" id="_M/G_000328_VGA_TEST_RESET_CONTROL" data-ref="_M/G_000328_VGA_TEST_RESET_CONTROL">G_000328_VGA_TEST_RESET_CONTROL</dfn>(x)           (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="303">303</th><td><u>#define   <dfn class="macro" id="_M/C_000328_VGA_TEST_RESET_CONTROL" data-ref="_M/C_000328_VGA_TEST_RESET_CONTROL">C_000328_VGA_TEST_RESET_CONTROL</dfn>              0xFEFFFFFF</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/R_000330_D1VGA_CONTROL" data-ref="_M/R_000330_D1VGA_CONTROL">R_000330_D1VGA_CONTROL</dfn>                       0x000330</u></td></tr>
<tr><th id="305">305</th><td><u>#define   <dfn class="macro" id="_M/S_000330_D1VGA_MODE_ENABLE" data-ref="_M/S_000330_D1VGA_MODE_ENABLE">S_000330_D1VGA_MODE_ENABLE</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="306">306</th><td><u>#define   <dfn class="macro" id="_M/G_000330_D1VGA_MODE_ENABLE" data-ref="_M/G_000330_D1VGA_MODE_ENABLE">G_000330_D1VGA_MODE_ENABLE</dfn>(x)                (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="307">307</th><td><u>#define   <dfn class="macro" id="_M/C_000330_D1VGA_MODE_ENABLE" data-ref="_M/C_000330_D1VGA_MODE_ENABLE">C_000330_D1VGA_MODE_ENABLE</dfn>                   0xFFFFFFFE</u></td></tr>
<tr><th id="308">308</th><td><u>#define   <dfn class="macro" id="_M/S_000330_D1VGA_TIMING_SELECT" data-ref="_M/S_000330_D1VGA_TIMING_SELECT">S_000330_D1VGA_TIMING_SELECT</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="309">309</th><td><u>#define   <dfn class="macro" id="_M/G_000330_D1VGA_TIMING_SELECT" data-ref="_M/G_000330_D1VGA_TIMING_SELECT">G_000330_D1VGA_TIMING_SELECT</dfn>(x)              (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="310">310</th><td><u>#define   <dfn class="macro" id="_M/C_000330_D1VGA_TIMING_SELECT" data-ref="_M/C_000330_D1VGA_TIMING_SELECT">C_000330_D1VGA_TIMING_SELECT</dfn>                 0xFFFFFEFF</u></td></tr>
<tr><th id="311">311</th><td><u>#define   <dfn class="macro" id="_M/S_000330_D1VGA_SYNC_POLARITY_SELECT" data-ref="_M/S_000330_D1VGA_SYNC_POLARITY_SELECT">S_000330_D1VGA_SYNC_POLARITY_SELECT</dfn>(x)       (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="312">312</th><td><u>#define   <dfn class="macro" id="_M/G_000330_D1VGA_SYNC_POLARITY_SELECT" data-ref="_M/G_000330_D1VGA_SYNC_POLARITY_SELECT">G_000330_D1VGA_SYNC_POLARITY_SELECT</dfn>(x)       (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="313">313</th><td><u>#define   <dfn class="macro" id="_M/C_000330_D1VGA_SYNC_POLARITY_SELECT" data-ref="_M/C_000330_D1VGA_SYNC_POLARITY_SELECT">C_000330_D1VGA_SYNC_POLARITY_SELECT</dfn>          0xFFFFFDFF</u></td></tr>
<tr><th id="314">314</th><td><u>#define   <dfn class="macro" id="_M/S_000330_D1VGA_OVERSCAN_TIMING_SELECT" data-ref="_M/S_000330_D1VGA_OVERSCAN_TIMING_SELECT">S_000330_D1VGA_OVERSCAN_TIMING_SELECT</dfn>(x)     (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="315">315</th><td><u>#define   <dfn class="macro" id="_M/G_000330_D1VGA_OVERSCAN_TIMING_SELECT" data-ref="_M/G_000330_D1VGA_OVERSCAN_TIMING_SELECT">G_000330_D1VGA_OVERSCAN_TIMING_SELECT</dfn>(x)     (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="316">316</th><td><u>#define   <dfn class="macro" id="_M/C_000330_D1VGA_OVERSCAN_TIMING_SELECT" data-ref="_M/C_000330_D1VGA_OVERSCAN_TIMING_SELECT">C_000330_D1VGA_OVERSCAN_TIMING_SELECT</dfn>        0xFFFFFBFF</u></td></tr>
<tr><th id="317">317</th><td><u>#define   <dfn class="macro" id="_M/S_000330_D1VGA_OVERSCAN_COLOR_EN" data-ref="_M/S_000330_D1VGA_OVERSCAN_COLOR_EN">S_000330_D1VGA_OVERSCAN_COLOR_EN</dfn>(x)          (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="318">318</th><td><u>#define   <dfn class="macro" id="_M/G_000330_D1VGA_OVERSCAN_COLOR_EN" data-ref="_M/G_000330_D1VGA_OVERSCAN_COLOR_EN">G_000330_D1VGA_OVERSCAN_COLOR_EN</dfn>(x)          (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="319">319</th><td><u>#define   <dfn class="macro" id="_M/C_000330_D1VGA_OVERSCAN_COLOR_EN" data-ref="_M/C_000330_D1VGA_OVERSCAN_COLOR_EN">C_000330_D1VGA_OVERSCAN_COLOR_EN</dfn>             0xFFFEFFFF</u></td></tr>
<tr><th id="320">320</th><td><u>#define   <dfn class="macro" id="_M/S_000330_D1VGA_ROTATE" data-ref="_M/S_000330_D1VGA_ROTATE">S_000330_D1VGA_ROTATE</dfn>(x)                     (((x) &amp; 0x3) &lt;&lt; 24)</u></td></tr>
<tr><th id="321">321</th><td><u>#define   <dfn class="macro" id="_M/G_000330_D1VGA_ROTATE" data-ref="_M/G_000330_D1VGA_ROTATE">G_000330_D1VGA_ROTATE</dfn>(x)                     (((x) &gt;&gt; 24) &amp; 0x3)</u></td></tr>
<tr><th id="322">322</th><td><u>#define   <dfn class="macro" id="_M/C_000330_D1VGA_ROTATE" data-ref="_M/C_000330_D1VGA_ROTATE">C_000330_D1VGA_ROTATE</dfn>                        0xFCFFFFFF</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/R_000338_D2VGA_CONTROL" data-ref="_M/R_000338_D2VGA_CONTROL">R_000338_D2VGA_CONTROL</dfn>                       0x000338</u></td></tr>
<tr><th id="324">324</th><td><u>#define   <dfn class="macro" id="_M/S_000338_D2VGA_MODE_ENABLE" data-ref="_M/S_000338_D2VGA_MODE_ENABLE">S_000338_D2VGA_MODE_ENABLE</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="325">325</th><td><u>#define   <dfn class="macro" id="_M/G_000338_D2VGA_MODE_ENABLE" data-ref="_M/G_000338_D2VGA_MODE_ENABLE">G_000338_D2VGA_MODE_ENABLE</dfn>(x)                (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="326">326</th><td><u>#define   <dfn class="macro" id="_M/C_000338_D2VGA_MODE_ENABLE" data-ref="_M/C_000338_D2VGA_MODE_ENABLE">C_000338_D2VGA_MODE_ENABLE</dfn>                   0xFFFFFFFE</u></td></tr>
<tr><th id="327">327</th><td><u>#define   <dfn class="macro" id="_M/S_000338_D2VGA_TIMING_SELECT" data-ref="_M/S_000338_D2VGA_TIMING_SELECT">S_000338_D2VGA_TIMING_SELECT</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="328">328</th><td><u>#define   <dfn class="macro" id="_M/G_000338_D2VGA_TIMING_SELECT" data-ref="_M/G_000338_D2VGA_TIMING_SELECT">G_000338_D2VGA_TIMING_SELECT</dfn>(x)              (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="329">329</th><td><u>#define   <dfn class="macro" id="_M/C_000338_D2VGA_TIMING_SELECT" data-ref="_M/C_000338_D2VGA_TIMING_SELECT">C_000338_D2VGA_TIMING_SELECT</dfn>                 0xFFFFFEFF</u></td></tr>
<tr><th id="330">330</th><td><u>#define   <dfn class="macro" id="_M/S_000338_D2VGA_SYNC_POLARITY_SELECT" data-ref="_M/S_000338_D2VGA_SYNC_POLARITY_SELECT">S_000338_D2VGA_SYNC_POLARITY_SELECT</dfn>(x)       (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="331">331</th><td><u>#define   <dfn class="macro" id="_M/G_000338_D2VGA_SYNC_POLARITY_SELECT" data-ref="_M/G_000338_D2VGA_SYNC_POLARITY_SELECT">G_000338_D2VGA_SYNC_POLARITY_SELECT</dfn>(x)       (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="332">332</th><td><u>#define   <dfn class="macro" id="_M/C_000338_D2VGA_SYNC_POLARITY_SELECT" data-ref="_M/C_000338_D2VGA_SYNC_POLARITY_SELECT">C_000338_D2VGA_SYNC_POLARITY_SELECT</dfn>          0xFFFFFDFF</u></td></tr>
<tr><th id="333">333</th><td><u>#define   <dfn class="macro" id="_M/S_000338_D2VGA_OVERSCAN_TIMING_SELECT" data-ref="_M/S_000338_D2VGA_OVERSCAN_TIMING_SELECT">S_000338_D2VGA_OVERSCAN_TIMING_SELECT</dfn>(x)     (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="334">334</th><td><u>#define   <dfn class="macro" id="_M/G_000338_D2VGA_OVERSCAN_TIMING_SELECT" data-ref="_M/G_000338_D2VGA_OVERSCAN_TIMING_SELECT">G_000338_D2VGA_OVERSCAN_TIMING_SELECT</dfn>(x)     (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="335">335</th><td><u>#define   <dfn class="macro" id="_M/C_000338_D2VGA_OVERSCAN_TIMING_SELECT" data-ref="_M/C_000338_D2VGA_OVERSCAN_TIMING_SELECT">C_000338_D2VGA_OVERSCAN_TIMING_SELECT</dfn>        0xFFFFFBFF</u></td></tr>
<tr><th id="336">336</th><td><u>#define   <dfn class="macro" id="_M/S_000338_D2VGA_OVERSCAN_COLOR_EN" data-ref="_M/S_000338_D2VGA_OVERSCAN_COLOR_EN">S_000338_D2VGA_OVERSCAN_COLOR_EN</dfn>(x)          (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="337">337</th><td><u>#define   <dfn class="macro" id="_M/G_000338_D2VGA_OVERSCAN_COLOR_EN" data-ref="_M/G_000338_D2VGA_OVERSCAN_COLOR_EN">G_000338_D2VGA_OVERSCAN_COLOR_EN</dfn>(x)          (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="338">338</th><td><u>#define   <dfn class="macro" id="_M/C_000338_D2VGA_OVERSCAN_COLOR_EN" data-ref="_M/C_000338_D2VGA_OVERSCAN_COLOR_EN">C_000338_D2VGA_OVERSCAN_COLOR_EN</dfn>             0xFFFEFFFF</u></td></tr>
<tr><th id="339">339</th><td><u>#define   <dfn class="macro" id="_M/S_000338_D2VGA_ROTATE" data-ref="_M/S_000338_D2VGA_ROTATE">S_000338_D2VGA_ROTATE</dfn>(x)                     (((x) &amp; 0x3) &lt;&lt; 24)</u></td></tr>
<tr><th id="340">340</th><td><u>#define   <dfn class="macro" id="_M/G_000338_D2VGA_ROTATE" data-ref="_M/G_000338_D2VGA_ROTATE">G_000338_D2VGA_ROTATE</dfn>(x)                     (((x) &gt;&gt; 24) &amp; 0x3)</u></td></tr>
<tr><th id="341">341</th><td><u>#define   <dfn class="macro" id="_M/C_000338_D2VGA_ROTATE" data-ref="_M/C_000338_D2VGA_ROTATE">C_000338_D2VGA_ROTATE</dfn>                        0xFCFFFFFF</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/R_0007C0_CP_STAT" data-ref="_M/R_0007C0_CP_STAT">R_0007C0_CP_STAT</dfn>                             0x0007C0</u></td></tr>
<tr><th id="343">343</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_MRU_BUSY" data-ref="_M/S_0007C0_MRU_BUSY">S_0007C0_MRU_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="344">344</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_MRU_BUSY" data-ref="_M/G_0007C0_MRU_BUSY">G_0007C0_MRU_BUSY</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="345">345</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_MRU_BUSY" data-ref="_M/C_0007C0_MRU_BUSY">C_0007C0_MRU_BUSY</dfn>                            0xFFFFFFFE</u></td></tr>
<tr><th id="346">346</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_MWU_BUSY" data-ref="_M/S_0007C0_MWU_BUSY">S_0007C0_MWU_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="347">347</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_MWU_BUSY" data-ref="_M/G_0007C0_MWU_BUSY">G_0007C0_MWU_BUSY</dfn>(x)                         (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="348">348</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_MWU_BUSY" data-ref="_M/C_0007C0_MWU_BUSY">C_0007C0_MWU_BUSY</dfn>                            0xFFFFFFFD</u></td></tr>
<tr><th id="349">349</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_RSIU_BUSY" data-ref="_M/S_0007C0_RSIU_BUSY">S_0007C0_RSIU_BUSY</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="350">350</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_RSIU_BUSY" data-ref="_M/G_0007C0_RSIU_BUSY">G_0007C0_RSIU_BUSY</dfn>(x)                        (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="351">351</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_RSIU_BUSY" data-ref="_M/C_0007C0_RSIU_BUSY">C_0007C0_RSIU_BUSY</dfn>                           0xFFFFFFFB</u></td></tr>
<tr><th id="352">352</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_RCIU_BUSY" data-ref="_M/S_0007C0_RCIU_BUSY">S_0007C0_RCIU_BUSY</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="353">353</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_RCIU_BUSY" data-ref="_M/G_0007C0_RCIU_BUSY">G_0007C0_RCIU_BUSY</dfn>(x)                        (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="354">354</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_RCIU_BUSY" data-ref="_M/C_0007C0_RCIU_BUSY">C_0007C0_RCIU_BUSY</dfn>                           0xFFFFFFF7</u></td></tr>
<tr><th id="355">355</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSF_PRIMARY_BUSY" data-ref="_M/S_0007C0_CSF_PRIMARY_BUSY">S_0007C0_CSF_PRIMARY_BUSY</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="356">356</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSF_PRIMARY_BUSY" data-ref="_M/G_0007C0_CSF_PRIMARY_BUSY">G_0007C0_CSF_PRIMARY_BUSY</dfn>(x)                 (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="357">357</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSF_PRIMARY_BUSY" data-ref="_M/C_0007C0_CSF_PRIMARY_BUSY">C_0007C0_CSF_PRIMARY_BUSY</dfn>                    0xFFFFFDFF</u></td></tr>
<tr><th id="358">358</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSF_INDIRECT_BUSY" data-ref="_M/S_0007C0_CSF_INDIRECT_BUSY">S_0007C0_CSF_INDIRECT_BUSY</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="359">359</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSF_INDIRECT_BUSY" data-ref="_M/G_0007C0_CSF_INDIRECT_BUSY">G_0007C0_CSF_INDIRECT_BUSY</dfn>(x)                (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="360">360</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSF_INDIRECT_BUSY" data-ref="_M/C_0007C0_CSF_INDIRECT_BUSY">C_0007C0_CSF_INDIRECT_BUSY</dfn>                   0xFFFFFBFF</u></td></tr>
<tr><th id="361">361</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSQ_PRIMARY_BUSY" data-ref="_M/S_0007C0_CSQ_PRIMARY_BUSY">S_0007C0_CSQ_PRIMARY_BUSY</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="362">362</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSQ_PRIMARY_BUSY" data-ref="_M/G_0007C0_CSQ_PRIMARY_BUSY">G_0007C0_CSQ_PRIMARY_BUSY</dfn>(x)                 (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="363">363</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSQ_PRIMARY_BUSY" data-ref="_M/C_0007C0_CSQ_PRIMARY_BUSY">C_0007C0_CSQ_PRIMARY_BUSY</dfn>                    0xFFFFF7FF</u></td></tr>
<tr><th id="364">364</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSQ_INDIRECT_BUSY" data-ref="_M/S_0007C0_CSQ_INDIRECT_BUSY">S_0007C0_CSQ_INDIRECT_BUSY</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="365">365</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSQ_INDIRECT_BUSY" data-ref="_M/G_0007C0_CSQ_INDIRECT_BUSY">G_0007C0_CSQ_INDIRECT_BUSY</dfn>(x)                (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="366">366</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSQ_INDIRECT_BUSY" data-ref="_M/C_0007C0_CSQ_INDIRECT_BUSY">C_0007C0_CSQ_INDIRECT_BUSY</dfn>                   0xFFFFEFFF</u></td></tr>
<tr><th id="367">367</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSI_BUSY" data-ref="_M/S_0007C0_CSI_BUSY">S_0007C0_CSI_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="368">368</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSI_BUSY" data-ref="_M/G_0007C0_CSI_BUSY">G_0007C0_CSI_BUSY</dfn>(x)                         (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="369">369</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSI_BUSY" data-ref="_M/C_0007C0_CSI_BUSY">C_0007C0_CSI_BUSY</dfn>                            0xFFFFDFFF</u></td></tr>
<tr><th id="370">370</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSF_INDIRECT2_BUSY" data-ref="_M/S_0007C0_CSF_INDIRECT2_BUSY">S_0007C0_CSF_INDIRECT2_BUSY</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="371">371</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSF_INDIRECT2_BUSY" data-ref="_M/G_0007C0_CSF_INDIRECT2_BUSY">G_0007C0_CSF_INDIRECT2_BUSY</dfn>(x)               (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="372">372</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSF_INDIRECT2_BUSY" data-ref="_M/C_0007C0_CSF_INDIRECT2_BUSY">C_0007C0_CSF_INDIRECT2_BUSY</dfn>                  0xFFFFBFFF</u></td></tr>
<tr><th id="373">373</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSQ_INDIRECT2_BUSY" data-ref="_M/S_0007C0_CSQ_INDIRECT2_BUSY">S_0007C0_CSQ_INDIRECT2_BUSY</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="374">374</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSQ_INDIRECT2_BUSY" data-ref="_M/G_0007C0_CSQ_INDIRECT2_BUSY">G_0007C0_CSQ_INDIRECT2_BUSY</dfn>(x)               (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="375">375</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSQ_INDIRECT2_BUSY" data-ref="_M/C_0007C0_CSQ_INDIRECT2_BUSY">C_0007C0_CSQ_INDIRECT2_BUSY</dfn>                  0xFFFF7FFF</u></td></tr>
<tr><th id="376">376</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_GUIDMA_BUSY" data-ref="_M/S_0007C0_GUIDMA_BUSY">S_0007C0_GUIDMA_BUSY</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="377">377</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_GUIDMA_BUSY" data-ref="_M/G_0007C0_GUIDMA_BUSY">G_0007C0_GUIDMA_BUSY</dfn>(x)                      (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="378">378</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_GUIDMA_BUSY" data-ref="_M/C_0007C0_GUIDMA_BUSY">C_0007C0_GUIDMA_BUSY</dfn>                         0xEFFFFFFF</u></td></tr>
<tr><th id="379">379</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_VIDDMA_BUSY" data-ref="_M/S_0007C0_VIDDMA_BUSY">S_0007C0_VIDDMA_BUSY</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="380">380</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_VIDDMA_BUSY" data-ref="_M/G_0007C0_VIDDMA_BUSY">G_0007C0_VIDDMA_BUSY</dfn>(x)                      (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="381">381</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_VIDDMA_BUSY" data-ref="_M/C_0007C0_VIDDMA_BUSY">C_0007C0_VIDDMA_BUSY</dfn>                         0xDFFFFFFF</u></td></tr>
<tr><th id="382">382</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CMDSTRM_BUSY" data-ref="_M/S_0007C0_CMDSTRM_BUSY">S_0007C0_CMDSTRM_BUSY</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 30)</u></td></tr>
<tr><th id="383">383</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CMDSTRM_BUSY" data-ref="_M/G_0007C0_CMDSTRM_BUSY">G_0007C0_CMDSTRM_BUSY</dfn>(x)                     (((x) &gt;&gt; 30) &amp; 0x1)</u></td></tr>
<tr><th id="384">384</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CMDSTRM_BUSY" data-ref="_M/C_0007C0_CMDSTRM_BUSY">C_0007C0_CMDSTRM_BUSY</dfn>                        0xBFFFFFFF</u></td></tr>
<tr><th id="385">385</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CP_BUSY" data-ref="_M/S_0007C0_CP_BUSY">S_0007C0_CP_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="386">386</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CP_BUSY" data-ref="_M/G_0007C0_CP_BUSY">G_0007C0_CP_BUSY</dfn>(x)                          (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="387">387</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CP_BUSY" data-ref="_M/C_0007C0_CP_BUSY">C_0007C0_CP_BUSY</dfn>                             0x7FFFFFFF</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/R_000E40_RBBM_STATUS" data-ref="_M/R_000E40_RBBM_STATUS">R_000E40_RBBM_STATUS</dfn>                         0x000E40</u></td></tr>
<tr><th id="389">389</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CMDFIFO_AVAIL" data-ref="_M/S_000E40_CMDFIFO_AVAIL">S_000E40_CMDFIFO_AVAIL</dfn>(x)                    (((x) &amp; 0x7F) &lt;&lt; 0)</u></td></tr>
<tr><th id="390">390</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CMDFIFO_AVAIL" data-ref="_M/G_000E40_CMDFIFO_AVAIL">G_000E40_CMDFIFO_AVAIL</dfn>(x)                    (((x) &gt;&gt; 0) &amp; 0x7F)</u></td></tr>
<tr><th id="391">391</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CMDFIFO_AVAIL" data-ref="_M/C_000E40_CMDFIFO_AVAIL">C_000E40_CMDFIFO_AVAIL</dfn>                       0xFFFFFF80</u></td></tr>
<tr><th id="392">392</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_HIRQ_ON_RBB" data-ref="_M/S_000E40_HIRQ_ON_RBB">S_000E40_HIRQ_ON_RBB</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="393">393</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_HIRQ_ON_RBB" data-ref="_M/G_000E40_HIRQ_ON_RBB">G_000E40_HIRQ_ON_RBB</dfn>(x)                      (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="394">394</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_HIRQ_ON_RBB" data-ref="_M/C_000E40_HIRQ_ON_RBB">C_000E40_HIRQ_ON_RBB</dfn>                         0xFFFFFEFF</u></td></tr>
<tr><th id="395">395</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CPRQ_ON_RBB" data-ref="_M/S_000E40_CPRQ_ON_RBB">S_000E40_CPRQ_ON_RBB</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="396">396</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CPRQ_ON_RBB" data-ref="_M/G_000E40_CPRQ_ON_RBB">G_000E40_CPRQ_ON_RBB</dfn>(x)                      (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="397">397</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CPRQ_ON_RBB" data-ref="_M/C_000E40_CPRQ_ON_RBB">C_000E40_CPRQ_ON_RBB</dfn>                         0xFFFFFDFF</u></td></tr>
<tr><th id="398">398</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CFRQ_ON_RBB" data-ref="_M/S_000E40_CFRQ_ON_RBB">S_000E40_CFRQ_ON_RBB</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="399">399</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CFRQ_ON_RBB" data-ref="_M/G_000E40_CFRQ_ON_RBB">G_000E40_CFRQ_ON_RBB</dfn>(x)                      (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="400">400</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CFRQ_ON_RBB" data-ref="_M/C_000E40_CFRQ_ON_RBB">C_000E40_CFRQ_ON_RBB</dfn>                         0xFFFFFBFF</u></td></tr>
<tr><th id="401">401</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_HIRQ_IN_RTBUF" data-ref="_M/S_000E40_HIRQ_IN_RTBUF">S_000E40_HIRQ_IN_RTBUF</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="402">402</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_HIRQ_IN_RTBUF" data-ref="_M/G_000E40_HIRQ_IN_RTBUF">G_000E40_HIRQ_IN_RTBUF</dfn>(x)                    (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="403">403</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_HIRQ_IN_RTBUF" data-ref="_M/C_000E40_HIRQ_IN_RTBUF">C_000E40_HIRQ_IN_RTBUF</dfn>                       0xFFFFF7FF</u></td></tr>
<tr><th id="404">404</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CPRQ_IN_RTBUF" data-ref="_M/S_000E40_CPRQ_IN_RTBUF">S_000E40_CPRQ_IN_RTBUF</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="405">405</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CPRQ_IN_RTBUF" data-ref="_M/G_000E40_CPRQ_IN_RTBUF">G_000E40_CPRQ_IN_RTBUF</dfn>(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="406">406</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CPRQ_IN_RTBUF" data-ref="_M/C_000E40_CPRQ_IN_RTBUF">C_000E40_CPRQ_IN_RTBUF</dfn>                       0xFFFFEFFF</u></td></tr>
<tr><th id="407">407</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CFRQ_IN_RTBUF" data-ref="_M/S_000E40_CFRQ_IN_RTBUF">S_000E40_CFRQ_IN_RTBUF</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="408">408</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CFRQ_IN_RTBUF" data-ref="_M/G_000E40_CFRQ_IN_RTBUF">G_000E40_CFRQ_IN_RTBUF</dfn>(x)                    (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="409">409</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CFRQ_IN_RTBUF" data-ref="_M/C_000E40_CFRQ_IN_RTBUF">C_000E40_CFRQ_IN_RTBUF</dfn>                       0xFFFFDFFF</u></td></tr>
<tr><th id="410">410</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CF_PIPE_BUSY" data-ref="_M/S_000E40_CF_PIPE_BUSY">S_000E40_CF_PIPE_BUSY</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="411">411</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CF_PIPE_BUSY" data-ref="_M/G_000E40_CF_PIPE_BUSY">G_000E40_CF_PIPE_BUSY</dfn>(x)                     (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="412">412</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CF_PIPE_BUSY" data-ref="_M/C_000E40_CF_PIPE_BUSY">C_000E40_CF_PIPE_BUSY</dfn>                        0xFFFFBFFF</u></td></tr>
<tr><th id="413">413</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_ENG_EV_BUSY" data-ref="_M/S_000E40_ENG_EV_BUSY">S_000E40_ENG_EV_BUSY</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="414">414</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_ENG_EV_BUSY" data-ref="_M/G_000E40_ENG_EV_BUSY">G_000E40_ENG_EV_BUSY</dfn>(x)                      (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="415">415</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_ENG_EV_BUSY" data-ref="_M/C_000E40_ENG_EV_BUSY">C_000E40_ENG_EV_BUSY</dfn>                         0xFFFF7FFF</u></td></tr>
<tr><th id="416">416</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CP_CMDSTRM_BUSY" data-ref="_M/S_000E40_CP_CMDSTRM_BUSY">S_000E40_CP_CMDSTRM_BUSY</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="417">417</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CP_CMDSTRM_BUSY" data-ref="_M/G_000E40_CP_CMDSTRM_BUSY">G_000E40_CP_CMDSTRM_BUSY</dfn>(x)                  (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="418">418</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CP_CMDSTRM_BUSY" data-ref="_M/C_000E40_CP_CMDSTRM_BUSY">C_000E40_CP_CMDSTRM_BUSY</dfn>                     0xFFFEFFFF</u></td></tr>
<tr><th id="419">419</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_E2_BUSY" data-ref="_M/S_000E40_E2_BUSY">S_000E40_E2_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 17)</u></td></tr>
<tr><th id="420">420</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_E2_BUSY" data-ref="_M/G_000E40_E2_BUSY">G_000E40_E2_BUSY</dfn>(x)                          (((x) &gt;&gt; 17) &amp; 0x1)</u></td></tr>
<tr><th id="421">421</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_E2_BUSY" data-ref="_M/C_000E40_E2_BUSY">C_000E40_E2_BUSY</dfn>                             0xFFFDFFFF</u></td></tr>
<tr><th id="422">422</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_RB2D_BUSY" data-ref="_M/S_000E40_RB2D_BUSY">S_000E40_RB2D_BUSY</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 18)</u></td></tr>
<tr><th id="423">423</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_RB2D_BUSY" data-ref="_M/G_000E40_RB2D_BUSY">G_000E40_RB2D_BUSY</dfn>(x)                        (((x) &gt;&gt; 18) &amp; 0x1)</u></td></tr>
<tr><th id="424">424</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_RB2D_BUSY" data-ref="_M/C_000E40_RB2D_BUSY">C_000E40_RB2D_BUSY</dfn>                           0xFFFBFFFF</u></td></tr>
<tr><th id="425">425</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_RB3D_BUSY" data-ref="_M/S_000E40_RB3D_BUSY">S_000E40_RB3D_BUSY</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 19)</u></td></tr>
<tr><th id="426">426</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_RB3D_BUSY" data-ref="_M/G_000E40_RB3D_BUSY">G_000E40_RB3D_BUSY</dfn>(x)                        (((x) &gt;&gt; 19) &amp; 0x1)</u></td></tr>
<tr><th id="427">427</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_RB3D_BUSY" data-ref="_M/C_000E40_RB3D_BUSY">C_000E40_RB3D_BUSY</dfn>                           0xFFF7FFFF</u></td></tr>
<tr><th id="428">428</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_VAP_BUSY" data-ref="_M/S_000E40_VAP_BUSY">S_000E40_VAP_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="429">429</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_VAP_BUSY" data-ref="_M/G_000E40_VAP_BUSY">G_000E40_VAP_BUSY</dfn>(x)                         (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="430">430</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_VAP_BUSY" data-ref="_M/C_000E40_VAP_BUSY">C_000E40_VAP_BUSY</dfn>                            0xFFEFFFFF</u></td></tr>
<tr><th id="431">431</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_RE_BUSY" data-ref="_M/S_000E40_RE_BUSY">S_000E40_RE_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 21)</u></td></tr>
<tr><th id="432">432</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_RE_BUSY" data-ref="_M/G_000E40_RE_BUSY">G_000E40_RE_BUSY</dfn>(x)                          (((x) &gt;&gt; 21) &amp; 0x1)</u></td></tr>
<tr><th id="433">433</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_RE_BUSY" data-ref="_M/C_000E40_RE_BUSY">C_000E40_RE_BUSY</dfn>                             0xFFDFFFFF</u></td></tr>
<tr><th id="434">434</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_TAM_BUSY" data-ref="_M/S_000E40_TAM_BUSY">S_000E40_TAM_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 22)</u></td></tr>
<tr><th id="435">435</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_TAM_BUSY" data-ref="_M/G_000E40_TAM_BUSY">G_000E40_TAM_BUSY</dfn>(x)                         (((x) &gt;&gt; 22) &amp; 0x1)</u></td></tr>
<tr><th id="436">436</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_TAM_BUSY" data-ref="_M/C_000E40_TAM_BUSY">C_000E40_TAM_BUSY</dfn>                            0xFFBFFFFF</u></td></tr>
<tr><th id="437">437</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_TDM_BUSY" data-ref="_M/S_000E40_TDM_BUSY">S_000E40_TDM_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 23)</u></td></tr>
<tr><th id="438">438</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_TDM_BUSY" data-ref="_M/G_000E40_TDM_BUSY">G_000E40_TDM_BUSY</dfn>(x)                         (((x) &gt;&gt; 23) &amp; 0x1)</u></td></tr>
<tr><th id="439">439</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_TDM_BUSY" data-ref="_M/C_000E40_TDM_BUSY">C_000E40_TDM_BUSY</dfn>                            0xFF7FFFFF</u></td></tr>
<tr><th id="440">440</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_PB_BUSY" data-ref="_M/S_000E40_PB_BUSY">S_000E40_PB_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="441">441</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_PB_BUSY" data-ref="_M/G_000E40_PB_BUSY">G_000E40_PB_BUSY</dfn>(x)                          (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="442">442</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_PB_BUSY" data-ref="_M/C_000E40_PB_BUSY">C_000E40_PB_BUSY</dfn>                             0xFEFFFFFF</u></td></tr>
<tr><th id="443">443</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_TIM_BUSY" data-ref="_M/S_000E40_TIM_BUSY">S_000E40_TIM_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="444">444</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_TIM_BUSY" data-ref="_M/G_000E40_TIM_BUSY">G_000E40_TIM_BUSY</dfn>(x)                         (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="445">445</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_TIM_BUSY" data-ref="_M/C_000E40_TIM_BUSY">C_000E40_TIM_BUSY</dfn>                            0xFDFFFFFF</u></td></tr>
<tr><th id="446">446</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_GA_BUSY" data-ref="_M/S_000E40_GA_BUSY">S_000E40_GA_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 26)</u></td></tr>
<tr><th id="447">447</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_GA_BUSY" data-ref="_M/G_000E40_GA_BUSY">G_000E40_GA_BUSY</dfn>(x)                          (((x) &gt;&gt; 26) &amp; 0x1)</u></td></tr>
<tr><th id="448">448</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_GA_BUSY" data-ref="_M/C_000E40_GA_BUSY">C_000E40_GA_BUSY</dfn>                             0xFBFFFFFF</u></td></tr>
<tr><th id="449">449</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CBA2D_BUSY" data-ref="_M/S_000E40_CBA2D_BUSY">S_000E40_CBA2D_BUSY</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 27)</u></td></tr>
<tr><th id="450">450</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CBA2D_BUSY" data-ref="_M/G_000E40_CBA2D_BUSY">G_000E40_CBA2D_BUSY</dfn>(x)                       (((x) &gt;&gt; 27) &amp; 0x1)</u></td></tr>
<tr><th id="451">451</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CBA2D_BUSY" data-ref="_M/C_000E40_CBA2D_BUSY">C_000E40_CBA2D_BUSY</dfn>                          0xF7FFFFFF</u></td></tr>
<tr><th id="452">452</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_RBBM_HIBUSY" data-ref="_M/S_000E40_RBBM_HIBUSY">S_000E40_RBBM_HIBUSY</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="453">453</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_RBBM_HIBUSY" data-ref="_M/G_000E40_RBBM_HIBUSY">G_000E40_RBBM_HIBUSY</dfn>(x)                      (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="454">454</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_RBBM_HIBUSY" data-ref="_M/C_000E40_RBBM_HIBUSY">C_000E40_RBBM_HIBUSY</dfn>                         0xEFFFFFFF</u></td></tr>
<tr><th id="455">455</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_SKID_CFBUSY" data-ref="_M/S_000E40_SKID_CFBUSY">S_000E40_SKID_CFBUSY</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="456">456</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_SKID_CFBUSY" data-ref="_M/G_000E40_SKID_CFBUSY">G_000E40_SKID_CFBUSY</dfn>(x)                      (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="457">457</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_SKID_CFBUSY" data-ref="_M/C_000E40_SKID_CFBUSY">C_000E40_SKID_CFBUSY</dfn>                         0xDFFFFFFF</u></td></tr>
<tr><th id="458">458</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_VAP_VF_BUSY" data-ref="_M/S_000E40_VAP_VF_BUSY">S_000E40_VAP_VF_BUSY</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 30)</u></td></tr>
<tr><th id="459">459</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_VAP_VF_BUSY" data-ref="_M/G_000E40_VAP_VF_BUSY">G_000E40_VAP_VF_BUSY</dfn>(x)                      (((x) &gt;&gt; 30) &amp; 0x1)</u></td></tr>
<tr><th id="460">460</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_VAP_VF_BUSY" data-ref="_M/C_000E40_VAP_VF_BUSY">C_000E40_VAP_VF_BUSY</dfn>                         0xBFFFFFFF</u></td></tr>
<tr><th id="461">461</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_GUI_ACTIVE" data-ref="_M/S_000E40_GUI_ACTIVE">S_000E40_GUI_ACTIVE</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="462">462</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_GUI_ACTIVE" data-ref="_M/G_000E40_GUI_ACTIVE">G_000E40_GUI_ACTIVE</dfn>(x)                       (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="463">463</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_GUI_ACTIVE" data-ref="_M/C_000E40_GUI_ACTIVE">C_000E40_GUI_ACTIVE</dfn>                          0x7FFFFFFF</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/R_006080_D1CRTC_CONTROL" data-ref="_M/R_006080_D1CRTC_CONTROL">R_006080_D1CRTC_CONTROL</dfn>                      0x006080</u></td></tr>
<tr><th id="465">465</th><td><u>#define   <dfn class="macro" id="_M/S_006080_D1CRTC_MASTER_EN" data-ref="_M/S_006080_D1CRTC_MASTER_EN">S_006080_D1CRTC_MASTER_EN</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="466">466</th><td><u>#define   <dfn class="macro" id="_M/G_006080_D1CRTC_MASTER_EN" data-ref="_M/G_006080_D1CRTC_MASTER_EN">G_006080_D1CRTC_MASTER_EN</dfn>(x)                 (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="467">467</th><td><u>#define   <dfn class="macro" id="_M/C_006080_D1CRTC_MASTER_EN" data-ref="_M/C_006080_D1CRTC_MASTER_EN">C_006080_D1CRTC_MASTER_EN</dfn>                    0xFFFFFFFE</u></td></tr>
<tr><th id="468">468</th><td><u>#define   <dfn class="macro" id="_M/S_006080_D1CRTC_SYNC_RESET_SEL" data-ref="_M/S_006080_D1CRTC_SYNC_RESET_SEL">S_006080_D1CRTC_SYNC_RESET_SEL</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="469">469</th><td><u>#define   <dfn class="macro" id="_M/G_006080_D1CRTC_SYNC_RESET_SEL" data-ref="_M/G_006080_D1CRTC_SYNC_RESET_SEL">G_006080_D1CRTC_SYNC_RESET_SEL</dfn>(x)            (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="470">470</th><td><u>#define   <dfn class="macro" id="_M/C_006080_D1CRTC_SYNC_RESET_SEL" data-ref="_M/C_006080_D1CRTC_SYNC_RESET_SEL">C_006080_D1CRTC_SYNC_RESET_SEL</dfn>               0xFFFFFFEF</u></td></tr>
<tr><th id="471">471</th><td><u>#define   <dfn class="macro" id="_M/S_006080_D1CRTC_DISABLE_POINT_CNTL" data-ref="_M/S_006080_D1CRTC_DISABLE_POINT_CNTL">S_006080_D1CRTC_DISABLE_POINT_CNTL</dfn>(x)        (((x) &amp; 0x3) &lt;&lt; 8)</u></td></tr>
<tr><th id="472">472</th><td><u>#define   <dfn class="macro" id="_M/G_006080_D1CRTC_DISABLE_POINT_CNTL" data-ref="_M/G_006080_D1CRTC_DISABLE_POINT_CNTL">G_006080_D1CRTC_DISABLE_POINT_CNTL</dfn>(x)        (((x) &gt;&gt; 8) &amp; 0x3)</u></td></tr>
<tr><th id="473">473</th><td><u>#define   <dfn class="macro" id="_M/C_006080_D1CRTC_DISABLE_POINT_CNTL" data-ref="_M/C_006080_D1CRTC_DISABLE_POINT_CNTL">C_006080_D1CRTC_DISABLE_POINT_CNTL</dfn>           0xFFFFFCFF</u></td></tr>
<tr><th id="474">474</th><td><u>#define   <dfn class="macro" id="_M/S_006080_D1CRTC_CURRENT_MASTER_EN_STATE" data-ref="_M/S_006080_D1CRTC_CURRENT_MASTER_EN_STATE">S_006080_D1CRTC_CURRENT_MASTER_EN_STATE</dfn>(x)   (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="475">475</th><td><u>#define   <dfn class="macro" id="_M/G_006080_D1CRTC_CURRENT_MASTER_EN_STATE" data-ref="_M/G_006080_D1CRTC_CURRENT_MASTER_EN_STATE">G_006080_D1CRTC_CURRENT_MASTER_EN_STATE</dfn>(x)   (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="476">476</th><td><u>#define   <dfn class="macro" id="_M/C_006080_D1CRTC_CURRENT_MASTER_EN_STATE" data-ref="_M/C_006080_D1CRTC_CURRENT_MASTER_EN_STATE">C_006080_D1CRTC_CURRENT_MASTER_EN_STATE</dfn>      0xFFFEFFFF</u></td></tr>
<tr><th id="477">477</th><td><u>#define   <dfn class="macro" id="_M/S_006080_D1CRTC_DISP_READ_REQUEST_DISABLE" data-ref="_M/S_006080_D1CRTC_DISP_READ_REQUEST_DISABLE">S_006080_D1CRTC_DISP_READ_REQUEST_DISABLE</dfn>(x) (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="478">478</th><td><u>#define   <dfn class="macro" id="_M/G_006080_D1CRTC_DISP_READ_REQUEST_DISABLE" data-ref="_M/G_006080_D1CRTC_DISP_READ_REQUEST_DISABLE">G_006080_D1CRTC_DISP_READ_REQUEST_DISABLE</dfn>(x) (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="479">479</th><td><u>#define   <dfn class="macro" id="_M/C_006080_D1CRTC_DISP_READ_REQUEST_DISABLE" data-ref="_M/C_006080_D1CRTC_DISP_READ_REQUEST_DISABLE">C_006080_D1CRTC_DISP_READ_REQUEST_DISABLE</dfn>    0xFEFFFFFF</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/R_0060E8_D1CRTC_UPDATE_LOCK" data-ref="_M/R_0060E8_D1CRTC_UPDATE_LOCK">R_0060E8_D1CRTC_UPDATE_LOCK</dfn>                  0x0060E8</u></td></tr>
<tr><th id="481">481</th><td><u>#define   <dfn class="macro" id="_M/S_0060E8_D1CRTC_UPDATE_LOCK" data-ref="_M/S_0060E8_D1CRTC_UPDATE_LOCK">S_0060E8_D1CRTC_UPDATE_LOCK</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="482">482</th><td><u>#define   <dfn class="macro" id="_M/G_0060E8_D1CRTC_UPDATE_LOCK" data-ref="_M/G_0060E8_D1CRTC_UPDATE_LOCK">G_0060E8_D1CRTC_UPDATE_LOCK</dfn>(x)               (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="483">483</th><td><u>#define   <dfn class="macro" id="_M/C_0060E8_D1CRTC_UPDATE_LOCK" data-ref="_M/C_0060E8_D1CRTC_UPDATE_LOCK">C_0060E8_D1CRTC_UPDATE_LOCK</dfn>                  0xFFFFFFFE</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/R_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS" data-ref="_M/R_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS">R_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS</dfn>      0x006110</u></td></tr>
<tr><th id="485">485</th><td><u>#define   <dfn class="macro" id="_M/S_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS" data-ref="_M/S_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS">S_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS</dfn>(x)   (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="486">486</th><td><u>#define   <dfn class="macro" id="_M/G_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS" data-ref="_M/G_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS">G_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS</dfn>(x)   (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="487">487</th><td><u>#define   <dfn class="macro" id="_M/C_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS" data-ref="_M/C_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS">C_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS</dfn>      0x00000000</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/R_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS" data-ref="_M/R_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS">R_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS</dfn>    0x006118</u></td></tr>
<tr><th id="489">489</th><td><u>#define   <dfn class="macro" id="_M/S_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS" data-ref="_M/S_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS">S_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS</dfn>(x) (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="490">490</th><td><u>#define   <dfn class="macro" id="_M/G_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS" data-ref="_M/G_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS">G_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS</dfn>(x) (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="491">491</th><td><u>#define   <dfn class="macro" id="_M/C_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS" data-ref="_M/C_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS">C_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS</dfn>    0x00000000</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/R_006880_D2CRTC_CONTROL" data-ref="_M/R_006880_D2CRTC_CONTROL">R_006880_D2CRTC_CONTROL</dfn>                      0x006880</u></td></tr>
<tr><th id="493">493</th><td><u>#define   <dfn class="macro" id="_M/S_006880_D2CRTC_MASTER_EN" data-ref="_M/S_006880_D2CRTC_MASTER_EN">S_006880_D2CRTC_MASTER_EN</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="494">494</th><td><u>#define   <dfn class="macro" id="_M/G_006880_D2CRTC_MASTER_EN" data-ref="_M/G_006880_D2CRTC_MASTER_EN">G_006880_D2CRTC_MASTER_EN</dfn>(x)                 (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="495">495</th><td><u>#define   <dfn class="macro" id="_M/C_006880_D2CRTC_MASTER_EN" data-ref="_M/C_006880_D2CRTC_MASTER_EN">C_006880_D2CRTC_MASTER_EN</dfn>                    0xFFFFFFFE</u></td></tr>
<tr><th id="496">496</th><td><u>#define   <dfn class="macro" id="_M/S_006880_D2CRTC_SYNC_RESET_SEL" data-ref="_M/S_006880_D2CRTC_SYNC_RESET_SEL">S_006880_D2CRTC_SYNC_RESET_SEL</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="497">497</th><td><u>#define   <dfn class="macro" id="_M/G_006880_D2CRTC_SYNC_RESET_SEL" data-ref="_M/G_006880_D2CRTC_SYNC_RESET_SEL">G_006880_D2CRTC_SYNC_RESET_SEL</dfn>(x)            (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="498">498</th><td><u>#define   <dfn class="macro" id="_M/C_006880_D2CRTC_SYNC_RESET_SEL" data-ref="_M/C_006880_D2CRTC_SYNC_RESET_SEL">C_006880_D2CRTC_SYNC_RESET_SEL</dfn>               0xFFFFFFEF</u></td></tr>
<tr><th id="499">499</th><td><u>#define   <dfn class="macro" id="_M/S_006880_D2CRTC_DISABLE_POINT_CNTL" data-ref="_M/S_006880_D2CRTC_DISABLE_POINT_CNTL">S_006880_D2CRTC_DISABLE_POINT_CNTL</dfn>(x)        (((x) &amp; 0x3) &lt;&lt; 8)</u></td></tr>
<tr><th id="500">500</th><td><u>#define   <dfn class="macro" id="_M/G_006880_D2CRTC_DISABLE_POINT_CNTL" data-ref="_M/G_006880_D2CRTC_DISABLE_POINT_CNTL">G_006880_D2CRTC_DISABLE_POINT_CNTL</dfn>(x)        (((x) &gt;&gt; 8) &amp; 0x3)</u></td></tr>
<tr><th id="501">501</th><td><u>#define   <dfn class="macro" id="_M/C_006880_D2CRTC_DISABLE_POINT_CNTL" data-ref="_M/C_006880_D2CRTC_DISABLE_POINT_CNTL">C_006880_D2CRTC_DISABLE_POINT_CNTL</dfn>           0xFFFFFCFF</u></td></tr>
<tr><th id="502">502</th><td><u>#define   <dfn class="macro" id="_M/S_006880_D2CRTC_CURRENT_MASTER_EN_STATE" data-ref="_M/S_006880_D2CRTC_CURRENT_MASTER_EN_STATE">S_006880_D2CRTC_CURRENT_MASTER_EN_STATE</dfn>(x)   (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="503">503</th><td><u>#define   <dfn class="macro" id="_M/G_006880_D2CRTC_CURRENT_MASTER_EN_STATE" data-ref="_M/G_006880_D2CRTC_CURRENT_MASTER_EN_STATE">G_006880_D2CRTC_CURRENT_MASTER_EN_STATE</dfn>(x)   (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="504">504</th><td><u>#define   <dfn class="macro" id="_M/C_006880_D2CRTC_CURRENT_MASTER_EN_STATE" data-ref="_M/C_006880_D2CRTC_CURRENT_MASTER_EN_STATE">C_006880_D2CRTC_CURRENT_MASTER_EN_STATE</dfn>      0xFFFEFFFF</u></td></tr>
<tr><th id="505">505</th><td><u>#define   <dfn class="macro" id="_M/S_006880_D2CRTC_DISP_READ_REQUEST_DISABLE" data-ref="_M/S_006880_D2CRTC_DISP_READ_REQUEST_DISABLE">S_006880_D2CRTC_DISP_READ_REQUEST_DISABLE</dfn>(x) (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="506">506</th><td><u>#define   <dfn class="macro" id="_M/G_006880_D2CRTC_DISP_READ_REQUEST_DISABLE" data-ref="_M/G_006880_D2CRTC_DISP_READ_REQUEST_DISABLE">G_006880_D2CRTC_DISP_READ_REQUEST_DISABLE</dfn>(x) (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="507">507</th><td><u>#define   <dfn class="macro" id="_M/C_006880_D2CRTC_DISP_READ_REQUEST_DISABLE" data-ref="_M/C_006880_D2CRTC_DISP_READ_REQUEST_DISABLE">C_006880_D2CRTC_DISP_READ_REQUEST_DISABLE</dfn>    0xFEFFFFFF</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/R_0068E8_D2CRTC_UPDATE_LOCK" data-ref="_M/R_0068E8_D2CRTC_UPDATE_LOCK">R_0068E8_D2CRTC_UPDATE_LOCK</dfn>                  0x0068E8</u></td></tr>
<tr><th id="509">509</th><td><u>#define   <dfn class="macro" id="_M/S_0068E8_D2CRTC_UPDATE_LOCK" data-ref="_M/S_0068E8_D2CRTC_UPDATE_LOCK">S_0068E8_D2CRTC_UPDATE_LOCK</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="510">510</th><td><u>#define   <dfn class="macro" id="_M/G_0068E8_D2CRTC_UPDATE_LOCK" data-ref="_M/G_0068E8_D2CRTC_UPDATE_LOCK">G_0068E8_D2CRTC_UPDATE_LOCK</dfn>(x)               (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="511">511</th><td><u>#define   <dfn class="macro" id="_M/C_0068E8_D2CRTC_UPDATE_LOCK" data-ref="_M/C_0068E8_D2CRTC_UPDATE_LOCK">C_0068E8_D2CRTC_UPDATE_LOCK</dfn>                  0xFFFFFFFE</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/R_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS" data-ref="_M/R_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS">R_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS</dfn>      0x006910</u></td></tr>
<tr><th id="513">513</th><td><u>#define   <dfn class="macro" id="_M/S_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS" data-ref="_M/S_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS">S_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS</dfn>(x)   (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="514">514</th><td><u>#define   <dfn class="macro" id="_M/G_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS" data-ref="_M/G_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS">G_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS</dfn>(x)   (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="515">515</th><td><u>#define   <dfn class="macro" id="_M/C_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS" data-ref="_M/C_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS">C_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS</dfn>      0x00000000</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/R_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS" data-ref="_M/R_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS">R_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS</dfn>    0x006918</u></td></tr>
<tr><th id="517">517</th><td><u>#define   <dfn class="macro" id="_M/S_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS" data-ref="_M/S_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS">S_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS</dfn>(x) (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="518">518</th><td><u>#define   <dfn class="macro" id="_M/G_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS" data-ref="_M/G_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS">G_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS</dfn>(x) (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="519">519</th><td><u>#define   <dfn class="macro" id="_M/C_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS" data-ref="_M/C_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS">C_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS</dfn>    0x00000000</u></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/R_000001_MC_FB_LOCATION" data-ref="_M/R_000001_MC_FB_LOCATION">R_000001_MC_FB_LOCATION</dfn>                      0x000001</u></td></tr>
<tr><th id="523">523</th><td><u>#define   <dfn class="macro" id="_M/S_000001_MC_FB_START" data-ref="_M/S_000001_MC_FB_START">S_000001_MC_FB_START</dfn>(x)                      (((x) &amp; 0xFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="524">524</th><td><u>#define   <dfn class="macro" id="_M/G_000001_MC_FB_START" data-ref="_M/G_000001_MC_FB_START">G_000001_MC_FB_START</dfn>(x)                      (((x) &gt;&gt; 0) &amp; 0xFFFF)</u></td></tr>
<tr><th id="525">525</th><td><u>#define   <dfn class="macro" id="_M/C_000001_MC_FB_START" data-ref="_M/C_000001_MC_FB_START">C_000001_MC_FB_START</dfn>                         0xFFFF0000</u></td></tr>
<tr><th id="526">526</th><td><u>#define   <dfn class="macro" id="_M/S_000001_MC_FB_TOP" data-ref="_M/S_000001_MC_FB_TOP">S_000001_MC_FB_TOP</dfn>(x)                        (((x) &amp; 0xFFFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="527">527</th><td><u>#define   <dfn class="macro" id="_M/G_000001_MC_FB_TOP" data-ref="_M/G_000001_MC_FB_TOP">G_000001_MC_FB_TOP</dfn>(x)                        (((x) &gt;&gt; 16) &amp; 0xFFFF)</u></td></tr>
<tr><th id="528">528</th><td><u>#define   <dfn class="macro" id="_M/C_000001_MC_FB_TOP" data-ref="_M/C_000001_MC_FB_TOP">C_000001_MC_FB_TOP</dfn>                           0x0000FFFF</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/R_000002_MC_AGP_LOCATION" data-ref="_M/R_000002_MC_AGP_LOCATION">R_000002_MC_AGP_LOCATION</dfn>                     0x000002</u></td></tr>
<tr><th id="530">530</th><td><u>#define   <dfn class="macro" id="_M/S_000002_MC_AGP_START" data-ref="_M/S_000002_MC_AGP_START">S_000002_MC_AGP_START</dfn>(x)                     (((x) &amp; 0xFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="531">531</th><td><u>#define   <dfn class="macro" id="_M/G_000002_MC_AGP_START" data-ref="_M/G_000002_MC_AGP_START">G_000002_MC_AGP_START</dfn>(x)                     (((x) &gt;&gt; 0) &amp; 0xFFFF)</u></td></tr>
<tr><th id="532">532</th><td><u>#define   <dfn class="macro" id="_M/C_000002_MC_AGP_START" data-ref="_M/C_000002_MC_AGP_START">C_000002_MC_AGP_START</dfn>                        0xFFFF0000</u></td></tr>
<tr><th id="533">533</th><td><u>#define   <dfn class="macro" id="_M/S_000002_MC_AGP_TOP" data-ref="_M/S_000002_MC_AGP_TOP">S_000002_MC_AGP_TOP</dfn>(x)                       (((x) &amp; 0xFFFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="534">534</th><td><u>#define   <dfn class="macro" id="_M/G_000002_MC_AGP_TOP" data-ref="_M/G_000002_MC_AGP_TOP">G_000002_MC_AGP_TOP</dfn>(x)                       (((x) &gt;&gt; 16) &amp; 0xFFFF)</u></td></tr>
<tr><th id="535">535</th><td><u>#define   <dfn class="macro" id="_M/C_000002_MC_AGP_TOP" data-ref="_M/C_000002_MC_AGP_TOP">C_000002_MC_AGP_TOP</dfn>                          0x0000FFFF</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/R_000003_MC_AGP_BASE" data-ref="_M/R_000003_MC_AGP_BASE">R_000003_MC_AGP_BASE</dfn>                         0x000003</u></td></tr>
<tr><th id="537">537</th><td><u>#define   <dfn class="macro" id="_M/S_000003_AGP_BASE_ADDR" data-ref="_M/S_000003_AGP_BASE_ADDR">S_000003_AGP_BASE_ADDR</dfn>(x)                    (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="538">538</th><td><u>#define   <dfn class="macro" id="_M/G_000003_AGP_BASE_ADDR" data-ref="_M/G_000003_AGP_BASE_ADDR">G_000003_AGP_BASE_ADDR</dfn>(x)                    (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="539">539</th><td><u>#define   <dfn class="macro" id="_M/C_000003_AGP_BASE_ADDR" data-ref="_M/C_000003_AGP_BASE_ADDR">C_000003_AGP_BASE_ADDR</dfn>                       0x00000000</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/R_000004_MC_AGP_BASE_2" data-ref="_M/R_000004_MC_AGP_BASE_2">R_000004_MC_AGP_BASE_2</dfn>                       0x000004</u></td></tr>
<tr><th id="541">541</th><td><u>#define   <dfn class="macro" id="_M/S_000004_AGP_BASE_ADDR_2" data-ref="_M/S_000004_AGP_BASE_ADDR_2">S_000004_AGP_BASE_ADDR_2</dfn>(x)                  (((x) &amp; 0xF) &lt;&lt; 0)</u></td></tr>
<tr><th id="542">542</th><td><u>#define   <dfn class="macro" id="_M/G_000004_AGP_BASE_ADDR_2" data-ref="_M/G_000004_AGP_BASE_ADDR_2">G_000004_AGP_BASE_ADDR_2</dfn>(x)                  (((x) &gt;&gt; 0) &amp; 0xF)</u></td></tr>
<tr><th id="543">543</th><td><u>#define   <dfn class="macro" id="_M/C_000004_AGP_BASE_ADDR_2" data-ref="_M/C_000004_AGP_BASE_ADDR_2">C_000004_AGP_BASE_ADDR_2</dfn>                     0xFFFFFFF0</u></td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/R_00000F_CP_DYN_CNTL" data-ref="_M/R_00000F_CP_DYN_CNTL">R_00000F_CP_DYN_CNTL</dfn>                         0x00000F</u></td></tr>
<tr><th id="547">547</th><td><u>#define   <dfn class="macro" id="_M/S_00000F_CP_FORCEON" data-ref="_M/S_00000F_CP_FORCEON">S_00000F_CP_FORCEON</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="548">548</th><td><u>#define   <dfn class="macro" id="_M/G_00000F_CP_FORCEON" data-ref="_M/G_00000F_CP_FORCEON">G_00000F_CP_FORCEON</dfn>(x)                       (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="549">549</th><td><u>#define   <dfn class="macro" id="_M/C_00000F_CP_FORCEON" data-ref="_M/C_00000F_CP_FORCEON">C_00000F_CP_FORCEON</dfn>                          0xFFFFFFFE</u></td></tr>
<tr><th id="550">550</th><td><u>#define   <dfn class="macro" id="_M/S_00000F_CP_MAX_DYN_STOP_LAT" data-ref="_M/S_00000F_CP_MAX_DYN_STOP_LAT">S_00000F_CP_MAX_DYN_STOP_LAT</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="551">551</th><td><u>#define   <dfn class="macro" id="_M/G_00000F_CP_MAX_DYN_STOP_LAT" data-ref="_M/G_00000F_CP_MAX_DYN_STOP_LAT">G_00000F_CP_MAX_DYN_STOP_LAT</dfn>(x)              (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="552">552</th><td><u>#define   <dfn class="macro" id="_M/C_00000F_CP_MAX_DYN_STOP_LAT" data-ref="_M/C_00000F_CP_MAX_DYN_STOP_LAT">C_00000F_CP_MAX_DYN_STOP_LAT</dfn>                 0xFFFFFFFD</u></td></tr>
<tr><th id="553">553</th><td><u>#define   <dfn class="macro" id="_M/S_00000F_CP_CLOCK_STATUS" data-ref="_M/S_00000F_CP_CLOCK_STATUS">S_00000F_CP_CLOCK_STATUS</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="554">554</th><td><u>#define   <dfn class="macro" id="_M/G_00000F_CP_CLOCK_STATUS" data-ref="_M/G_00000F_CP_CLOCK_STATUS">G_00000F_CP_CLOCK_STATUS</dfn>(x)                  (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="555">555</th><td><u>#define   <dfn class="macro" id="_M/C_00000F_CP_CLOCK_STATUS" data-ref="_M/C_00000F_CP_CLOCK_STATUS">C_00000F_CP_CLOCK_STATUS</dfn>                     0xFFFFFFFB</u></td></tr>
<tr><th id="556">556</th><td><u>#define   <dfn class="macro" id="_M/S_00000F_CP_PROG_SHUTOFF" data-ref="_M/S_00000F_CP_PROG_SHUTOFF">S_00000F_CP_PROG_SHUTOFF</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="557">557</th><td><u>#define   <dfn class="macro" id="_M/G_00000F_CP_PROG_SHUTOFF" data-ref="_M/G_00000F_CP_PROG_SHUTOFF">G_00000F_CP_PROG_SHUTOFF</dfn>(x)                  (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="558">558</th><td><u>#define   <dfn class="macro" id="_M/C_00000F_CP_PROG_SHUTOFF" data-ref="_M/C_00000F_CP_PROG_SHUTOFF">C_00000F_CP_PROG_SHUTOFF</dfn>                     0xFFFFFFF7</u></td></tr>
<tr><th id="559">559</th><td><u>#define   <dfn class="macro" id="_M/S_00000F_CP_PROG_DELAY_VALUE" data-ref="_M/S_00000F_CP_PROG_DELAY_VALUE">S_00000F_CP_PROG_DELAY_VALUE</dfn>(x)              (((x) &amp; 0xFF) &lt;&lt; 4)</u></td></tr>
<tr><th id="560">560</th><td><u>#define   <dfn class="macro" id="_M/G_00000F_CP_PROG_DELAY_VALUE" data-ref="_M/G_00000F_CP_PROG_DELAY_VALUE">G_00000F_CP_PROG_DELAY_VALUE</dfn>(x)              (((x) &gt;&gt; 4) &amp; 0xFF)</u></td></tr>
<tr><th id="561">561</th><td><u>#define   <dfn class="macro" id="_M/C_00000F_CP_PROG_DELAY_VALUE" data-ref="_M/C_00000F_CP_PROG_DELAY_VALUE">C_00000F_CP_PROG_DELAY_VALUE</dfn>                 0xFFFFF00F</u></td></tr>
<tr><th id="562">562</th><td><u>#define   <dfn class="macro" id="_M/S_00000F_CP_LOWER_POWER_IDLE" data-ref="_M/S_00000F_CP_LOWER_POWER_IDLE">S_00000F_CP_LOWER_POWER_IDLE</dfn>(x)              (((x) &amp; 0xFF) &lt;&lt; 12)</u></td></tr>
<tr><th id="563">563</th><td><u>#define   <dfn class="macro" id="_M/G_00000F_CP_LOWER_POWER_IDLE" data-ref="_M/G_00000F_CP_LOWER_POWER_IDLE">G_00000F_CP_LOWER_POWER_IDLE</dfn>(x)              (((x) &gt;&gt; 12) &amp; 0xFF)</u></td></tr>
<tr><th id="564">564</th><td><u>#define   <dfn class="macro" id="_M/C_00000F_CP_LOWER_POWER_IDLE" data-ref="_M/C_00000F_CP_LOWER_POWER_IDLE">C_00000F_CP_LOWER_POWER_IDLE</dfn>                 0xFFF00FFF</u></td></tr>
<tr><th id="565">565</th><td><u>#define   <dfn class="macro" id="_M/S_00000F_CP_LOWER_POWER_IGNORE" data-ref="_M/S_00000F_CP_LOWER_POWER_IGNORE">S_00000F_CP_LOWER_POWER_IGNORE</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="566">566</th><td><u>#define   <dfn class="macro" id="_M/G_00000F_CP_LOWER_POWER_IGNORE" data-ref="_M/G_00000F_CP_LOWER_POWER_IGNORE">G_00000F_CP_LOWER_POWER_IGNORE</dfn>(x)            (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="567">567</th><td><u>#define   <dfn class="macro" id="_M/C_00000F_CP_LOWER_POWER_IGNORE" data-ref="_M/C_00000F_CP_LOWER_POWER_IGNORE">C_00000F_CP_LOWER_POWER_IGNORE</dfn>               0xFFEFFFFF</u></td></tr>
<tr><th id="568">568</th><td><u>#define   <dfn class="macro" id="_M/S_00000F_CP_NORMAL_POWER_IGNORE" data-ref="_M/S_00000F_CP_NORMAL_POWER_IGNORE">S_00000F_CP_NORMAL_POWER_IGNORE</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 21)</u></td></tr>
<tr><th id="569">569</th><td><u>#define   <dfn class="macro" id="_M/G_00000F_CP_NORMAL_POWER_IGNORE" data-ref="_M/G_00000F_CP_NORMAL_POWER_IGNORE">G_00000F_CP_NORMAL_POWER_IGNORE</dfn>(x)           (((x) &gt;&gt; 21) &amp; 0x1)</u></td></tr>
<tr><th id="570">570</th><td><u>#define   <dfn class="macro" id="_M/C_00000F_CP_NORMAL_POWER_IGNORE" data-ref="_M/C_00000F_CP_NORMAL_POWER_IGNORE">C_00000F_CP_NORMAL_POWER_IGNORE</dfn>              0xFFDFFFFF</u></td></tr>
<tr><th id="571">571</th><td><u>#define   <dfn class="macro" id="_M/S_00000F_SPARE" data-ref="_M/S_00000F_SPARE">S_00000F_SPARE</dfn>(x)                            (((x) &amp; 0x3) &lt;&lt; 22)</u></td></tr>
<tr><th id="572">572</th><td><u>#define   <dfn class="macro" id="_M/G_00000F_SPARE" data-ref="_M/G_00000F_SPARE">G_00000F_SPARE</dfn>(x)                            (((x) &gt;&gt; 22) &amp; 0x3)</u></td></tr>
<tr><th id="573">573</th><td><u>#define   <dfn class="macro" id="_M/C_00000F_SPARE" data-ref="_M/C_00000F_SPARE">C_00000F_SPARE</dfn>                               0xFF3FFFFF</u></td></tr>
<tr><th id="574">574</th><td><u>#define   <dfn class="macro" id="_M/S_00000F_CP_NORMAL_POWER_BUSY" data-ref="_M/S_00000F_CP_NORMAL_POWER_BUSY">S_00000F_CP_NORMAL_POWER_BUSY</dfn>(x)             (((x) &amp; 0xFF) &lt;&lt; 24)</u></td></tr>
<tr><th id="575">575</th><td><u>#define   <dfn class="macro" id="_M/G_00000F_CP_NORMAL_POWER_BUSY" data-ref="_M/G_00000F_CP_NORMAL_POWER_BUSY">G_00000F_CP_NORMAL_POWER_BUSY</dfn>(x)             (((x) &gt;&gt; 24) &amp; 0xFF)</u></td></tr>
<tr><th id="576">576</th><td><u>#define   <dfn class="macro" id="_M/C_00000F_CP_NORMAL_POWER_BUSY" data-ref="_M/C_00000F_CP_NORMAL_POWER_BUSY">C_00000F_CP_NORMAL_POWER_BUSY</dfn>                0x00FFFFFF</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/R_000011_E2_DYN_CNTL" data-ref="_M/R_000011_E2_DYN_CNTL">R_000011_E2_DYN_CNTL</dfn>                         0x000011</u></td></tr>
<tr><th id="578">578</th><td><u>#define   <dfn class="macro" id="_M/S_000011_E2_FORCEON" data-ref="_M/S_000011_E2_FORCEON">S_000011_E2_FORCEON</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="579">579</th><td><u>#define   <dfn class="macro" id="_M/G_000011_E2_FORCEON" data-ref="_M/G_000011_E2_FORCEON">G_000011_E2_FORCEON</dfn>(x)                       (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="580">580</th><td><u>#define   <dfn class="macro" id="_M/C_000011_E2_FORCEON" data-ref="_M/C_000011_E2_FORCEON">C_000011_E2_FORCEON</dfn>                          0xFFFFFFFE</u></td></tr>
<tr><th id="581">581</th><td><u>#define   <dfn class="macro" id="_M/S_000011_E2_MAX_DYN_STOP_LAT" data-ref="_M/S_000011_E2_MAX_DYN_STOP_LAT">S_000011_E2_MAX_DYN_STOP_LAT</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="582">582</th><td><u>#define   <dfn class="macro" id="_M/G_000011_E2_MAX_DYN_STOP_LAT" data-ref="_M/G_000011_E2_MAX_DYN_STOP_LAT">G_000011_E2_MAX_DYN_STOP_LAT</dfn>(x)              (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="583">583</th><td><u>#define   <dfn class="macro" id="_M/C_000011_E2_MAX_DYN_STOP_LAT" data-ref="_M/C_000011_E2_MAX_DYN_STOP_LAT">C_000011_E2_MAX_DYN_STOP_LAT</dfn>                 0xFFFFFFFD</u></td></tr>
<tr><th id="584">584</th><td><u>#define   <dfn class="macro" id="_M/S_000011_E2_CLOCK_STATUS" data-ref="_M/S_000011_E2_CLOCK_STATUS">S_000011_E2_CLOCK_STATUS</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="585">585</th><td><u>#define   <dfn class="macro" id="_M/G_000011_E2_CLOCK_STATUS" data-ref="_M/G_000011_E2_CLOCK_STATUS">G_000011_E2_CLOCK_STATUS</dfn>(x)                  (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="586">586</th><td><u>#define   <dfn class="macro" id="_M/C_000011_E2_CLOCK_STATUS" data-ref="_M/C_000011_E2_CLOCK_STATUS">C_000011_E2_CLOCK_STATUS</dfn>                     0xFFFFFFFB</u></td></tr>
<tr><th id="587">587</th><td><u>#define   <dfn class="macro" id="_M/S_000011_E2_PROG_SHUTOFF" data-ref="_M/S_000011_E2_PROG_SHUTOFF">S_000011_E2_PROG_SHUTOFF</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="588">588</th><td><u>#define   <dfn class="macro" id="_M/G_000011_E2_PROG_SHUTOFF" data-ref="_M/G_000011_E2_PROG_SHUTOFF">G_000011_E2_PROG_SHUTOFF</dfn>(x)                  (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="589">589</th><td><u>#define   <dfn class="macro" id="_M/C_000011_E2_PROG_SHUTOFF" data-ref="_M/C_000011_E2_PROG_SHUTOFF">C_000011_E2_PROG_SHUTOFF</dfn>                     0xFFFFFFF7</u></td></tr>
<tr><th id="590">590</th><td><u>#define   <dfn class="macro" id="_M/S_000011_E2_PROG_DELAY_VALUE" data-ref="_M/S_000011_E2_PROG_DELAY_VALUE">S_000011_E2_PROG_DELAY_VALUE</dfn>(x)              (((x) &amp; 0xFF) &lt;&lt; 4)</u></td></tr>
<tr><th id="591">591</th><td><u>#define   <dfn class="macro" id="_M/G_000011_E2_PROG_DELAY_VALUE" data-ref="_M/G_000011_E2_PROG_DELAY_VALUE">G_000011_E2_PROG_DELAY_VALUE</dfn>(x)              (((x) &gt;&gt; 4) &amp; 0xFF)</u></td></tr>
<tr><th id="592">592</th><td><u>#define   <dfn class="macro" id="_M/C_000011_E2_PROG_DELAY_VALUE" data-ref="_M/C_000011_E2_PROG_DELAY_VALUE">C_000011_E2_PROG_DELAY_VALUE</dfn>                 0xFFFFF00F</u></td></tr>
<tr><th id="593">593</th><td><u>#define   <dfn class="macro" id="_M/S_000011_E2_LOWER_POWER_IDLE" data-ref="_M/S_000011_E2_LOWER_POWER_IDLE">S_000011_E2_LOWER_POWER_IDLE</dfn>(x)              (((x) &amp; 0xFF) &lt;&lt; 12)</u></td></tr>
<tr><th id="594">594</th><td><u>#define   <dfn class="macro" id="_M/G_000011_E2_LOWER_POWER_IDLE" data-ref="_M/G_000011_E2_LOWER_POWER_IDLE">G_000011_E2_LOWER_POWER_IDLE</dfn>(x)              (((x) &gt;&gt; 12) &amp; 0xFF)</u></td></tr>
<tr><th id="595">595</th><td><u>#define   <dfn class="macro" id="_M/C_000011_E2_LOWER_POWER_IDLE" data-ref="_M/C_000011_E2_LOWER_POWER_IDLE">C_000011_E2_LOWER_POWER_IDLE</dfn>                 0xFFF00FFF</u></td></tr>
<tr><th id="596">596</th><td><u>#define   <dfn class="macro" id="_M/S_000011_E2_LOWER_POWER_IGNORE" data-ref="_M/S_000011_E2_LOWER_POWER_IGNORE">S_000011_E2_LOWER_POWER_IGNORE</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="597">597</th><td><u>#define   <dfn class="macro" id="_M/G_000011_E2_LOWER_POWER_IGNORE" data-ref="_M/G_000011_E2_LOWER_POWER_IGNORE">G_000011_E2_LOWER_POWER_IGNORE</dfn>(x)            (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="598">598</th><td><u>#define   <dfn class="macro" id="_M/C_000011_E2_LOWER_POWER_IGNORE" data-ref="_M/C_000011_E2_LOWER_POWER_IGNORE">C_000011_E2_LOWER_POWER_IGNORE</dfn>               0xFFEFFFFF</u></td></tr>
<tr><th id="599">599</th><td><u>#define   <dfn class="macro" id="_M/S_000011_E2_NORMAL_POWER_IGNORE" data-ref="_M/S_000011_E2_NORMAL_POWER_IGNORE">S_000011_E2_NORMAL_POWER_IGNORE</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 21)</u></td></tr>
<tr><th id="600">600</th><td><u>#define   <dfn class="macro" id="_M/G_000011_E2_NORMAL_POWER_IGNORE" data-ref="_M/G_000011_E2_NORMAL_POWER_IGNORE">G_000011_E2_NORMAL_POWER_IGNORE</dfn>(x)           (((x) &gt;&gt; 21) &amp; 0x1)</u></td></tr>
<tr><th id="601">601</th><td><u>#define   <dfn class="macro" id="_M/C_000011_E2_NORMAL_POWER_IGNORE" data-ref="_M/C_000011_E2_NORMAL_POWER_IGNORE">C_000011_E2_NORMAL_POWER_IGNORE</dfn>              0xFFDFFFFF</u></td></tr>
<tr><th id="602">602</th><td><u>#define   <dfn class="macro" id="_M/S_000011_SPARE" data-ref="_M/S_000011_SPARE">S_000011_SPARE</dfn>(x)                            (((x) &amp; 0x3) &lt;&lt; 22)</u></td></tr>
<tr><th id="603">603</th><td><u>#define   <dfn class="macro" id="_M/G_000011_SPARE" data-ref="_M/G_000011_SPARE">G_000011_SPARE</dfn>(x)                            (((x) &gt;&gt; 22) &amp; 0x3)</u></td></tr>
<tr><th id="604">604</th><td><u>#define   <dfn class="macro" id="_M/C_000011_SPARE" data-ref="_M/C_000011_SPARE">C_000011_SPARE</dfn>                               0xFF3FFFFF</u></td></tr>
<tr><th id="605">605</th><td><u>#define   <dfn class="macro" id="_M/S_000011_E2_NORMAL_POWER_BUSY" data-ref="_M/S_000011_E2_NORMAL_POWER_BUSY">S_000011_E2_NORMAL_POWER_BUSY</dfn>(x)             (((x) &amp; 0xFF) &lt;&lt; 24)</u></td></tr>
<tr><th id="606">606</th><td><u>#define   <dfn class="macro" id="_M/G_000011_E2_NORMAL_POWER_BUSY" data-ref="_M/G_000011_E2_NORMAL_POWER_BUSY">G_000011_E2_NORMAL_POWER_BUSY</dfn>(x)             (((x) &gt;&gt; 24) &amp; 0xFF)</u></td></tr>
<tr><th id="607">607</th><td><u>#define   <dfn class="macro" id="_M/C_000011_E2_NORMAL_POWER_BUSY" data-ref="_M/C_000011_E2_NORMAL_POWER_BUSY">C_000011_E2_NORMAL_POWER_BUSY</dfn>                0x00FFFFFF</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/R_000013_IDCT_DYN_CNTL" data-ref="_M/R_000013_IDCT_DYN_CNTL">R_000013_IDCT_DYN_CNTL</dfn>                       0x000013</u></td></tr>
<tr><th id="609">609</th><td><u>#define   <dfn class="macro" id="_M/S_000013_IDCT_FORCEON" data-ref="_M/S_000013_IDCT_FORCEON">S_000013_IDCT_FORCEON</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="610">610</th><td><u>#define   <dfn class="macro" id="_M/G_000013_IDCT_FORCEON" data-ref="_M/G_000013_IDCT_FORCEON">G_000013_IDCT_FORCEON</dfn>(x)                     (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="611">611</th><td><u>#define   <dfn class="macro" id="_M/C_000013_IDCT_FORCEON" data-ref="_M/C_000013_IDCT_FORCEON">C_000013_IDCT_FORCEON</dfn>                        0xFFFFFFFE</u></td></tr>
<tr><th id="612">612</th><td><u>#define   <dfn class="macro" id="_M/S_000013_IDCT_MAX_DYN_STOP_LAT" data-ref="_M/S_000013_IDCT_MAX_DYN_STOP_LAT">S_000013_IDCT_MAX_DYN_STOP_LAT</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="613">613</th><td><u>#define   <dfn class="macro" id="_M/G_000013_IDCT_MAX_DYN_STOP_LAT" data-ref="_M/G_000013_IDCT_MAX_DYN_STOP_LAT">G_000013_IDCT_MAX_DYN_STOP_LAT</dfn>(x)            (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="614">614</th><td><u>#define   <dfn class="macro" id="_M/C_000013_IDCT_MAX_DYN_STOP_LAT" data-ref="_M/C_000013_IDCT_MAX_DYN_STOP_LAT">C_000013_IDCT_MAX_DYN_STOP_LAT</dfn>               0xFFFFFFFD</u></td></tr>
<tr><th id="615">615</th><td><u>#define   <dfn class="macro" id="_M/S_000013_IDCT_CLOCK_STATUS" data-ref="_M/S_000013_IDCT_CLOCK_STATUS">S_000013_IDCT_CLOCK_STATUS</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="616">616</th><td><u>#define   <dfn class="macro" id="_M/G_000013_IDCT_CLOCK_STATUS" data-ref="_M/G_000013_IDCT_CLOCK_STATUS">G_000013_IDCT_CLOCK_STATUS</dfn>(x)                (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="617">617</th><td><u>#define   <dfn class="macro" id="_M/C_000013_IDCT_CLOCK_STATUS" data-ref="_M/C_000013_IDCT_CLOCK_STATUS">C_000013_IDCT_CLOCK_STATUS</dfn>                   0xFFFFFFFB</u></td></tr>
<tr><th id="618">618</th><td><u>#define   <dfn class="macro" id="_M/S_000013_IDCT_PROG_SHUTOFF" data-ref="_M/S_000013_IDCT_PROG_SHUTOFF">S_000013_IDCT_PROG_SHUTOFF</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="619">619</th><td><u>#define   <dfn class="macro" id="_M/G_000013_IDCT_PROG_SHUTOFF" data-ref="_M/G_000013_IDCT_PROG_SHUTOFF">G_000013_IDCT_PROG_SHUTOFF</dfn>(x)                (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="620">620</th><td><u>#define   <dfn class="macro" id="_M/C_000013_IDCT_PROG_SHUTOFF" data-ref="_M/C_000013_IDCT_PROG_SHUTOFF">C_000013_IDCT_PROG_SHUTOFF</dfn>                   0xFFFFFFF7</u></td></tr>
<tr><th id="621">621</th><td><u>#define   <dfn class="macro" id="_M/S_000013_IDCT_PROG_DELAY_VALUE" data-ref="_M/S_000013_IDCT_PROG_DELAY_VALUE">S_000013_IDCT_PROG_DELAY_VALUE</dfn>(x)            (((x) &amp; 0xFF) &lt;&lt; 4)</u></td></tr>
<tr><th id="622">622</th><td><u>#define   <dfn class="macro" id="_M/G_000013_IDCT_PROG_DELAY_VALUE" data-ref="_M/G_000013_IDCT_PROG_DELAY_VALUE">G_000013_IDCT_PROG_DELAY_VALUE</dfn>(x)            (((x) &gt;&gt; 4) &amp; 0xFF)</u></td></tr>
<tr><th id="623">623</th><td><u>#define   <dfn class="macro" id="_M/C_000013_IDCT_PROG_DELAY_VALUE" data-ref="_M/C_000013_IDCT_PROG_DELAY_VALUE">C_000013_IDCT_PROG_DELAY_VALUE</dfn>               0xFFFFF00F</u></td></tr>
<tr><th id="624">624</th><td><u>#define   <dfn class="macro" id="_M/S_000013_IDCT_LOWER_POWER_IDLE" data-ref="_M/S_000013_IDCT_LOWER_POWER_IDLE">S_000013_IDCT_LOWER_POWER_IDLE</dfn>(x)            (((x) &amp; 0xFF) &lt;&lt; 12)</u></td></tr>
<tr><th id="625">625</th><td><u>#define   <dfn class="macro" id="_M/G_000013_IDCT_LOWER_POWER_IDLE" data-ref="_M/G_000013_IDCT_LOWER_POWER_IDLE">G_000013_IDCT_LOWER_POWER_IDLE</dfn>(x)            (((x) &gt;&gt; 12) &amp; 0xFF)</u></td></tr>
<tr><th id="626">626</th><td><u>#define   <dfn class="macro" id="_M/C_000013_IDCT_LOWER_POWER_IDLE" data-ref="_M/C_000013_IDCT_LOWER_POWER_IDLE">C_000013_IDCT_LOWER_POWER_IDLE</dfn>               0xFFF00FFF</u></td></tr>
<tr><th id="627">627</th><td><u>#define   <dfn class="macro" id="_M/S_000013_IDCT_LOWER_POWER_IGNORE" data-ref="_M/S_000013_IDCT_LOWER_POWER_IGNORE">S_000013_IDCT_LOWER_POWER_IGNORE</dfn>(x)          (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="628">628</th><td><u>#define   <dfn class="macro" id="_M/G_000013_IDCT_LOWER_POWER_IGNORE" data-ref="_M/G_000013_IDCT_LOWER_POWER_IGNORE">G_000013_IDCT_LOWER_POWER_IGNORE</dfn>(x)          (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="629">629</th><td><u>#define   <dfn class="macro" id="_M/C_000013_IDCT_LOWER_POWER_IGNORE" data-ref="_M/C_000013_IDCT_LOWER_POWER_IGNORE">C_000013_IDCT_LOWER_POWER_IGNORE</dfn>             0xFFEFFFFF</u></td></tr>
<tr><th id="630">630</th><td><u>#define   <dfn class="macro" id="_M/S_000013_IDCT_NORMAL_POWER_IGNORE" data-ref="_M/S_000013_IDCT_NORMAL_POWER_IGNORE">S_000013_IDCT_NORMAL_POWER_IGNORE</dfn>(x)         (((x) &amp; 0x1) &lt;&lt; 21)</u></td></tr>
<tr><th id="631">631</th><td><u>#define   <dfn class="macro" id="_M/G_000013_IDCT_NORMAL_POWER_IGNORE" data-ref="_M/G_000013_IDCT_NORMAL_POWER_IGNORE">G_000013_IDCT_NORMAL_POWER_IGNORE</dfn>(x)         (((x) &gt;&gt; 21) &amp; 0x1)</u></td></tr>
<tr><th id="632">632</th><td><u>#define   <dfn class="macro" id="_M/C_000013_IDCT_NORMAL_POWER_IGNORE" data-ref="_M/C_000013_IDCT_NORMAL_POWER_IGNORE">C_000013_IDCT_NORMAL_POWER_IGNORE</dfn>            0xFFDFFFFF</u></td></tr>
<tr><th id="633">633</th><td><u>#define   <dfn class="macro" id="_M/S_000013_SPARE" data-ref="_M/S_000013_SPARE">S_000013_SPARE</dfn>(x)                            (((x) &amp; 0x3) &lt;&lt; 22)</u></td></tr>
<tr><th id="634">634</th><td><u>#define   <dfn class="macro" id="_M/G_000013_SPARE" data-ref="_M/G_000013_SPARE">G_000013_SPARE</dfn>(x)                            (((x) &gt;&gt; 22) &amp; 0x3)</u></td></tr>
<tr><th id="635">635</th><td><u>#define   <dfn class="macro" id="_M/C_000013_SPARE" data-ref="_M/C_000013_SPARE">C_000013_SPARE</dfn>                               0xFF3FFFFF</u></td></tr>
<tr><th id="636">636</th><td><u>#define   <dfn class="macro" id="_M/S_000013_IDCT_NORMAL_POWER_BUSY" data-ref="_M/S_000013_IDCT_NORMAL_POWER_BUSY">S_000013_IDCT_NORMAL_POWER_BUSY</dfn>(x)           (((x) &amp; 0xFF) &lt;&lt; 24)</u></td></tr>
<tr><th id="637">637</th><td><u>#define   <dfn class="macro" id="_M/G_000013_IDCT_NORMAL_POWER_BUSY" data-ref="_M/G_000013_IDCT_NORMAL_POWER_BUSY">G_000013_IDCT_NORMAL_POWER_BUSY</dfn>(x)           (((x) &gt;&gt; 24) &amp; 0xFF)</u></td></tr>
<tr><th id="638">638</th><td><u>#define   <dfn class="macro" id="_M/C_000013_IDCT_NORMAL_POWER_BUSY" data-ref="_M/C_000013_IDCT_NORMAL_POWER_BUSY">C_000013_IDCT_NORMAL_POWER_BUSY</dfn>              0x00FFFFFF</u></td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td><u>#<span data-ppcond="30">endif</span></u></td></tr>
<tr><th id="641">641</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_rv515.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_rv515.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
