============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Dec 17 2024  04:18:33 pm
  Module:                 NanoCPU
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin r3/Q_reg[14]/CK->D
          Group: ck
     Startpoint: (R) R_IR/Q_reg[15]/CK
          Clock: (R) ck
       Endpoint: (F) r3/Q_reg[14]/D
          Clock: (R) ck

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      10                  
       Uncertainty:-     100                  
     Required Time:=     890                  
      Launch Clock:-       0                  
         Data Path:-     889                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                        Timing Point                         Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  R_IR/Q_reg[15]/CK                                           -       -      R     (arrival)        14    -     0     0       0    (-,-) 
  R_IR/Q_reg[15]/Q                                            -       CK->Q  R     DFFRX2LVT         7 12.9    43    68      68    (-,-) 
  g4058/Y                                                     -       A->Y   F     INVX3LVT          2  4.4    16    14      82    (-,-) 
  g5246/Y                                                     -       D->Y   R     NOR4BX4LVT        1  1.9    30    17      99    (-,-) 
  g5245/Y                                                     -       A->Y   F     INVXLLVT          2  4.8    45    32     131    (-,-) 
  g4046__5477/Y                                               -       B0->Y  R     OAI2BB1X4LVT      7  9.2    24    18     150    (-,-) 
  g4043__1666/Y                                               -       AN->Y  R     NAND2BX2LVT       3  4.5    20    25     175    (-,-) 
  g4041__2883/Y                                               -       A->Y   R     AND2X1LVT         1  3.7    24    30     205    (-,-) 
  g4039__9315/Y                                               -       B0->Y  F     OAI31X4LVT       17 19.3    64    43     248    (-,-) 
  g4023__8428/Y                                               -       A0N->Y F     OAI2BB1X1LVT      1  2.2    29    33     281    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g707__7482/Y  -       B->Y   F     XNOR2X1LVT        2  3.9    23    35     316    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g677__2883/Y  -       B1->Y  R     OAI2BB2X2LVT      2  3.4    37    21     338    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g660__6783/Y  -       A1N->Y R     OAI2BB1X2LVT      2  3.4    21    34     372    (-,-) 
  g5249/Y                                                     -       A1N->Y R     OAI2BB1X1LVT      2  3.4    30    30     402    (-,-) 
  g5248/Y                                                     -       A1N->Y R     OAI2BB1X2LVT      3  5.2    26    36     439    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g652__6417/Y  -       A2->Y  F     AOI31X2LVT        2  3.9    44    34     473    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g649__2346/Y  -       A1->Y  R     OAI21X2LVT        1  2.4    28    24     497    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g647__9945/CO -       CI->CO R     ADDFX1LVT         3  5.2    34    46     543    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g645__6161/Y  -       A2->Y  F     AOI31X2LVT        2  3.5    43    34     577    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g642__5115/Y  -       A1->Y  R     OAI21X1LVT        1  2.4    40    32     609    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g640__6131/CO -       CI->CO R     ADDFX1LVT         1  2.4    18    39     648    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g639__7098/CO -       CI->CO R     ADDFX1LVT         1  2.4    18    36     684    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g638__8246/CO -       CI->CO R     ADDFX1LVT         1  2.4    18    36     720    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_g637__5122/S  -       CI->S  F     ADDFX1LVT         1  2.0    16    52     772    (-,-) 
  g4988__5122/Y                                               -       C1->Y  R     AOI222X1LVT       1  2.2    71    37     809    (-,-) 
  g4974__7410/Y                                               -       B0->Y  F     OAI2BB1X1LVT      2  2.8    37    35     844    (-,-) 
  g4951__6260/Y                                               -       B->Y   F     MX2X1LVT          4  5.6    33    45     889    (-,-) 
  r3/Q_reg[14]/D                                              <<<     -      F     DFFRHQX1LVT       4    -     -     0     889    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------

