-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMocq is 
    generic(
             DataWidth     : integer := 238; 
             AddressWidth     : integer := 3; 
             AddressRange    : integer := 5
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMocq is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "0100000001000011111101111011000000111111111111111111000011111110111110000010000010111110111100111110111101000110000000111101111011000001000100000001111100000010111110000001111110111101000010000000000000000000000000000001000101000110111111", 1 => "0100111110111110000011000100000011000001000010111110111011000000000000000001000001000001000000000000000011111110000000000000000000000011000010111101111111111101000000000010111100000011000000111100000110000011111101111111000010111011111100", 2 => "0010000110000101111001111010111111111110000001000001000101111111000101111011000100000110000000000010000011000010111001000011000000000000111100000000111001000001000010000000000101000101000000111111111101000010111110111010000010000110111001", 3 => "1010000000000000000001000001000110111011000000000000111101111011000101000000000001000010111110111110000100111110000100000010000001111011111101000100111111000011111111000001000000000001000010000001000000000000111111000010111111000001111100", 
    4 => "0011000100000100111101111100111110111101111111111111000101000001000001000010000011111110000001000011111111000110111110000001111101111110000010111110000100000101000010111010111010111001000010000000000011000101111011111100111111111101000001");



attribute syn_rom_style : string;

attribute syn_rom_style of mem0 : signal is "block_rom"; 
attribute ROM_STYLE : string;

attribute ROM_STYLE of mem0 : signal is "block";

begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

