m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/manuel/fpga/bcd_up_down/simulation/questa
T_opt
Z2 !s110 1741575728
VJND^eFCdfed]c8l343<f<1
04 11 4 work counter_div fast 0
=1-000ae431a4f1-67ce5630-8b1a7-16243
R0
!s12b OEM100
!s124 OEM10U4 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vclkdiv
2/home/manuel/fpga/bcd_up_down/clkdiv.v
R2
!i10b 1
!s100 gOzd^[aiz^AX8lMi6dj0e3
IzNBm]NkTD`BNXj9aRMJi^0
R1
w1740175300
8/home/manuel/fpga/bcd_up_down/clkdiv.v
F/home/manuel/fpga/bcd_up_down/clkdiv.v
!i122 2
L0 1 24
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1741575728.000000
!s107 /home/manuel/fpga/bcd_up_down/clkdiv.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/manuel/fpga/bcd_up_down|/home/manuel/fpga/bcd_up_down/clkdiv.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+/home/manuel/fpga/bcd_up_down -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vcounter_div
2/home/manuel/fpga/bcd_up_down/counter_div.v
R2
!i10b 1
!s100 6@Q?2kPobm^MBI3kX<4?T2
I4;__`XVzBhW:=;YnCJTHZ0
R1
w1740448611
8/home/manuel/fpga/bcd_up_down/counter_div.v
F/home/manuel/fpga/bcd_up_down/counter_div.v
!i122 1
L0 1 34
R4
R5
r1
!s85 0
31
R6
!s107 /home/manuel/fpga/bcd_up_down/counter_div.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/manuel/fpga/bcd_up_down|/home/manuel/fpga/bcd_up_down/counter_div.v|
!i113 0
R7
R8
R3
vcounter_div_tb
2/home/manuel/fpga/bcd_up_down/counter_div_tb.v
R2
!i10b 1
!s100 O@=2RdAS27be6S9J?0nlj3
InHbBk:GXl?3GgD8Eb3oMi0
R1
w1740180448
8/home/manuel/fpga/bcd_up_down/counter_div_tb.v
F/home/manuel/fpga/bcd_up_down/counter_div_tb.v
!i122 4
L0 1 44
R4
R5
r1
!s85 0
31
R6
!s107 /home/manuel/fpga/bcd_up_down/counter_div_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/manuel/fpga/bcd_up_down|/home/manuel/fpga/bcd_up_down/counter_div_tb.v|
!i113 0
R7
R8
R3
vcounter_updown
2/home/manuel/fpga/bcd_up_down/counter_ud.v
R2
!i10b 1
!s100 c>ODMnZ5jnk@G8c<UW=7X1
IJ_g>HY;8K<JSH1PeBojF20
R1
w1740445434
8/home/manuel/fpga/bcd_up_down/counter_ud.v
F/home/manuel/fpga/bcd_up_down/counter_ud.v
!i122 3
L0 1 22
R4
R5
r1
!s85 0
31
R6
!s107 /home/manuel/fpga/bcd_up_down/counter_ud.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/manuel/fpga/bcd_up_down|/home/manuel/fpga/bcd_up_down/counter_ud.v|
!i113 0
R7
R8
R3
vdecoder_7seg
2/home/manuel/fpga/bcd_up_down/bcd.v
R2
!i10b 1
!s100 W@LzM3TB15kjP8<=8Snae1
IU8n;A^Jiec>_=aJLDJ<H_3
R1
w1740584659
8/home/manuel/fpga/bcd_up_down/bcd.v
F/home/manuel/fpga/bcd_up_down/bcd.v
!i122 0
L0 1 28
R4
R5
r1
!s85 0
31
R6
!s107 /home/manuel/fpga/bcd_up_down/bcd.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/manuel/fpga/bcd_up_down|/home/manuel/fpga/bcd_up_down/bcd.v|
!i113 0
R7
R8
R3
