

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Wed Dec  8 22:06:50 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.299 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9201|     9201| 92.010 us | 92.010 us |  9201|  9201|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                               |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance           |           Module           |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_PROCESSOR_U0  |dataflow_in_loop_PROCESSOR  |       73|       73| 0.730 us | 0.730 us |   54|   54| dataflow |
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PROCESSOR  |     9200|     9200|        75|          -|          -|   170|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     45|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   68|   18257|   8382|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   68|   18273|   8445|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   30|      17|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-------+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-------+------+-----+
    |dataflow_in_loop_PROCESSOR_U0  |dataflow_in_loop_PROCESSOR  |        0|  68|  18257|  8382|    0|
    +-------------------------------+----------------------------+---------+----+-------+------+-----+
    |Total                          |                            |        0|  68|  18257|  8382|    0|
    +-------------------------------+----------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |   0|  0|  15|           8|           1|
    |loop_dataflow_output_count  |     +    |   0|  0|  15|           8|           1|
    |bound_minus_1               |     -    |   0|  0|  15|           8|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|  45|          24|           3|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    8|         16|
    |loop_dataflow_output_count  |   9|          2|    8|         16|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   16|         32|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  8|   0|    8|          0|
    |loop_dataflow_output_count  |  8|   0|    8|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 16|   0|   16|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------+--------------+
|input_data_address0            | out |    9|  ap_memory |         input_data        |     array    |
|input_data_ce0                 | out |    1|  ap_memory |         input_data        |     array    |
|input_data_d0                  | out |   32|  ap_memory |         input_data        |     array    |
|input_data_q0                  |  in |   32|  ap_memory |         input_data        |     array    |
|input_data_we0                 | out |    1|  ap_memory |         input_data        |     array    |
|input_data_address1            | out |    9|  ap_memory |         input_data        |     array    |
|input_data_ce1                 | out |    1|  ap_memory |         input_data        |     array    |
|input_data_d1                  | out |   32|  ap_memory |         input_data        |     array    |
|input_data_q1                  |  in |   32|  ap_memory |         input_data        |     array    |
|input_data_we1                 | out |    1|  ap_memory |         input_data        |     array    |
|correlators_output_V_address0  | out |    6|  ap_memory |    correlators_output_V   |     array    |
|correlators_output_V_ce0       | out |    1|  ap_memory |    correlators_output_V   |     array    |
|correlators_output_V_d0        | out |   32|  ap_memory |    correlators_output_V   |     array    |
|correlators_output_V_q0        |  in |   32|  ap_memory |    correlators_output_V   |     array    |
|correlators_output_V_we0       | out |    1|  ap_memory |    correlators_output_V   |     array    |
|correlators_output_V_address1  | out |    6|  ap_memory |    correlators_output_V   |     array    |
|correlators_output_V_ce1       | out |    1|  ap_memory |    correlators_output_V   |     array    |
|correlators_output_V_d1        | out |   32|  ap_memory |    correlators_output_V   |     array    |
|correlators_output_V_q1        |  in |   32|  ap_memory |    correlators_output_V   |     array    |
|correlators_output_V_we1       | out |    1|  ap_memory |    correlators_output_V   |     array    |
|ap_clk                         |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_done                        | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
+-------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (1.76ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 4 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%i_3 = phi i8 %i, void %.split, i8, void %newFuncRoot"   --->   Operation 5 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (1.55ns)   --->   "%icmp_ln51 = icmp_eq  i8 %i_3, i8" [e2e_system.cpp:51]   --->   Operation 6 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln51 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i8 %i_3, i8" [e2e_system.cpp:51]   --->   Operation 8 'specdataflowpipeline' 'specdataflowpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.91ns)   --->   "%i = add i8 %i_3, i8" [e2e_system.cpp:51]   --->   Operation 9 'add' 'i' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split, void %bb166.preheader.exitStub" [e2e_system.cpp:51]   --->   Operation 10 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln56 = call void @dataflow_in_loop_PROCESSOR, i32 %input_data, i8 %i_3, i32 %correlators_output_V, i32 %shift_signal_even_V_10, i32 %shift_signal_odd_V_10, i32 %shift_signal_even_V_9, i32 %shift_signal_odd_V_9, i32 %shift_signal_even_V_8, i32 %shift_signal_odd_V_8, i32 %shift_signal_even_V_7, i32 %shift_signal_odd_V_7, i32 %shift_signal_even_V_6, i32 %shift_signal_odd_V_6, i32 %shift_signal_even_V_5, i32 %shift_signal_odd_V_5, i32 %shift_signal_even_V_4, i32 %shift_signal_odd_V_4, i32 %shift_signal_even_V_3, i32 %shift_signal_odd_V_3, i32 %shift_signal_even_V_2, i32 %shift_signal_odd_V_2, i32 %shift_signal_even_V_1, i32 %shift_signal_odd_V_1, i32 %shift_signal_even_V_0, i32 %shift_signal_odd_V_0, i32 %temp_input_V_29, i32 %temp_input_V_28, i32 %temp_input_V_27, i32 %temp_input_V_26, i32 %temp_input_V_25, i32 %temp_input_V_24, i32 %temp_input_V_23, i32 %temp_input_V_22, i32 %temp_input_V_21, i32 %temp_input_V_20, i32 %temp_input_V_19, i32 %temp_input_V_18, i32 %temp_input_V_17, i32 %temp_input_V_16, i32 %temp_input_V_15, i32 %temp_input_V_14, i32 %temp_input_V_13, i32 %temp_input_V_12, i32 %temp_input_V_11, i32 %temp_input_V_10, i32 %temp_input_V_9, i32 %temp_input_V_8, i32 %temp_input_V_7, i32 %temp_input_V_6, i32 %temp_input_V_5, i32 %temp_input_V_4, i32 %temp_input_V_3, i32 %temp_input_V_2, i32 %temp_input_V_1, i32 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30" [e2e_system.cpp:56]   --->   Operation 11 'call' 'call_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 12 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [e2e_system.cpp:54]   --->   Operation 13 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln56 = call void @dataflow_in_loop_PROCESSOR, i32 %input_data, i8 %i_3, i32 %correlators_output_V, i32 %shift_signal_even_V_10, i32 %shift_signal_odd_V_10, i32 %shift_signal_even_V_9, i32 %shift_signal_odd_V_9, i32 %shift_signal_even_V_8, i32 %shift_signal_odd_V_8, i32 %shift_signal_even_V_7, i32 %shift_signal_odd_V_7, i32 %shift_signal_even_V_6, i32 %shift_signal_odd_V_6, i32 %shift_signal_even_V_5, i32 %shift_signal_odd_V_5, i32 %shift_signal_even_V_4, i32 %shift_signal_odd_V_4, i32 %shift_signal_even_V_3, i32 %shift_signal_odd_V_3, i32 %shift_signal_even_V_2, i32 %shift_signal_odd_V_2, i32 %shift_signal_even_V_1, i32 %shift_signal_odd_V_1, i32 %shift_signal_even_V_0, i32 %shift_signal_odd_V_0, i32 %temp_input_V_29, i32 %temp_input_V_28, i32 %temp_input_V_27, i32 %temp_input_V_26, i32 %temp_input_V_25, i32 %temp_input_V_24, i32 %temp_input_V_23, i32 %temp_input_V_22, i32 %temp_input_V_21, i32 %temp_input_V_20, i32 %temp_input_V_19, i32 %temp_input_V_18, i32 %temp_input_V_17, i32 %temp_input_V_16, i32 %temp_input_V_15, i32 %temp_input_V_14, i32 %temp_input_V_13, i32 %temp_input_V_12, i32 %temp_input_V_11, i32 %temp_input_V_10, i32 %temp_input_V_9, i32 %temp_input_V_8, i32 %temp_input_V_7, i32 %temp_input_V_6, i32 %temp_input_V_5, i32 %temp_input_V_4, i32 %temp_input_V_3, i32 %temp_input_V_2, i32 %temp_input_V_1, i32 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30" [e2e_system.cpp:56]   --->   Operation 14 'call' 'call_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln51 = br void %.preheader" [e2e_system.cpp:51]   --->   Operation 15 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ correlators_output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ shift_signal_even_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ codebook_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln0                    (br                  ) [ 0111]
i_3                       (phi                 ) [ 0011]
icmp_ln51                 (icmp                ) [ 0011]
empty                     (speclooptripcount   ) [ 0000]
specdataflowpipeline_ln51 (specdataflowpipeline) [ 0000]
i                         (add                 ) [ 0111]
br_ln51                   (br                  ) [ 0000]
ret_ln0                   (ret                 ) [ 0000]
specloopname_ln54         (specloopname        ) [ 0000]
call_ln56                 (call                ) [ 0000]
br_ln51                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="correlators_output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlators_output_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_signal_even_V_10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_signal_odd_V_10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_signal_even_V_9">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_9"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_signal_odd_V_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_signal_even_V_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_signal_odd_V_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_signal_even_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_signal_odd_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_signal_even_V_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_signal_odd_V_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_signal_even_V_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="shift_signal_odd_V_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="shift_signal_even_V_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="shift_signal_odd_V_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="shift_signal_even_V_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="shift_signal_odd_V_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="shift_signal_even_V_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="shift_signal_odd_V_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="shift_signal_even_V_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="shift_signal_odd_V_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="shift_signal_even_V_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="shift_signal_odd_V_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="temp_input_V_29">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_29"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="temp_input_V_28">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_28"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="temp_input_V_27">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_27"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="temp_input_V_26">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="temp_input_V_25">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_25"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="temp_input_V_24">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_24"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="temp_input_V_23">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_23"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="temp_input_V_22">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_22"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="temp_input_V_21">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_21"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="temp_input_V_20">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_20"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="temp_input_V_19">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_19"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="temp_input_V_18">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="temp_input_V_17">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_17"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="temp_input_V_16">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="temp_input_V_15">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_15"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="temp_input_V_14">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_14"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="temp_input_V_13">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_13"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="temp_input_V_12">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_12"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="temp_input_V_11">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="temp_input_V_10">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="temp_input_V_9">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_9"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="temp_input_V_8">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="temp_input_V_7">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_7"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="temp_input_V_6">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_6"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="temp_input_V_5">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="temp_input_V_4">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="temp_input_V_3">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="temp_input_V_2">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="temp_input_V_1">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="temp_input_V_0">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_0"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="codebook_V_0">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="codebook_V_1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="codebook_V_2">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="codebook_V_3">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="codebook_V_4">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="codebook_V_5">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="codebook_V_6">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="codebook_V_7">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="codebook_V_8">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="codebook_V_9">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="codebook_V_10">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="codebook_V_11">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="codebook_V_12">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="codebook_V_13">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="codebook_V_14">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="codebook_V_15">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="codebook_V_16">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="codebook_V_17">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="codebook_V_18">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="codebook_V_19">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="codebook_V_20">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="codebook_V_21">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="codebook_V_22">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="codebook_V_23">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="codebook_V_24">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="codebook_V_25">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="codebook_V_26">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="codebook_V_27">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="codebook_V_28">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="codebook_V_29">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="codebook_V_30">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_PROCESSOR"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="194" class="1005" name="i_3_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="1"/>
<pin id="196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_3_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_dataflow_in_loop_PROCESSOR_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="0" index="3" bw="32" slack="0"/>
<pin id="211" dir="0" index="4" bw="32" slack="0"/>
<pin id="212" dir="0" index="5" bw="32" slack="0"/>
<pin id="213" dir="0" index="6" bw="32" slack="0"/>
<pin id="214" dir="0" index="7" bw="32" slack="0"/>
<pin id="215" dir="0" index="8" bw="32" slack="0"/>
<pin id="216" dir="0" index="9" bw="32" slack="0"/>
<pin id="217" dir="0" index="10" bw="32" slack="0"/>
<pin id="218" dir="0" index="11" bw="32" slack="0"/>
<pin id="219" dir="0" index="12" bw="32" slack="0"/>
<pin id="220" dir="0" index="13" bw="32" slack="0"/>
<pin id="221" dir="0" index="14" bw="32" slack="0"/>
<pin id="222" dir="0" index="15" bw="32" slack="0"/>
<pin id="223" dir="0" index="16" bw="32" slack="0"/>
<pin id="224" dir="0" index="17" bw="32" slack="0"/>
<pin id="225" dir="0" index="18" bw="32" slack="0"/>
<pin id="226" dir="0" index="19" bw="32" slack="0"/>
<pin id="227" dir="0" index="20" bw="32" slack="0"/>
<pin id="228" dir="0" index="21" bw="32" slack="0"/>
<pin id="229" dir="0" index="22" bw="32" slack="0"/>
<pin id="230" dir="0" index="23" bw="32" slack="0"/>
<pin id="231" dir="0" index="24" bw="32" slack="0"/>
<pin id="232" dir="0" index="25" bw="32" slack="0"/>
<pin id="233" dir="0" index="26" bw="32" slack="0"/>
<pin id="234" dir="0" index="27" bw="32" slack="0"/>
<pin id="235" dir="0" index="28" bw="32" slack="0"/>
<pin id="236" dir="0" index="29" bw="32" slack="0"/>
<pin id="237" dir="0" index="30" bw="32" slack="0"/>
<pin id="238" dir="0" index="31" bw="32" slack="0"/>
<pin id="239" dir="0" index="32" bw="32" slack="0"/>
<pin id="240" dir="0" index="33" bw="32" slack="0"/>
<pin id="241" dir="0" index="34" bw="32" slack="0"/>
<pin id="242" dir="0" index="35" bw="32" slack="0"/>
<pin id="243" dir="0" index="36" bw="32" slack="0"/>
<pin id="244" dir="0" index="37" bw="32" slack="0"/>
<pin id="245" dir="0" index="38" bw="32" slack="0"/>
<pin id="246" dir="0" index="39" bw="32" slack="0"/>
<pin id="247" dir="0" index="40" bw="32" slack="0"/>
<pin id="248" dir="0" index="41" bw="32" slack="0"/>
<pin id="249" dir="0" index="42" bw="32" slack="0"/>
<pin id="250" dir="0" index="43" bw="32" slack="0"/>
<pin id="251" dir="0" index="44" bw="32" slack="0"/>
<pin id="252" dir="0" index="45" bw="32" slack="0"/>
<pin id="253" dir="0" index="46" bw="32" slack="0"/>
<pin id="254" dir="0" index="47" bw="32" slack="0"/>
<pin id="255" dir="0" index="48" bw="32" slack="0"/>
<pin id="256" dir="0" index="49" bw="32" slack="0"/>
<pin id="257" dir="0" index="50" bw="32" slack="0"/>
<pin id="258" dir="0" index="51" bw="32" slack="0"/>
<pin id="259" dir="0" index="52" bw="32" slack="0"/>
<pin id="260" dir="0" index="53" bw="32" slack="0"/>
<pin id="261" dir="0" index="54" bw="32" slack="0"/>
<pin id="262" dir="0" index="55" bw="32" slack="0"/>
<pin id="263" dir="0" index="56" bw="2" slack="0"/>
<pin id="264" dir="0" index="57" bw="2" slack="0"/>
<pin id="265" dir="0" index="58" bw="2" slack="0"/>
<pin id="266" dir="0" index="59" bw="2" slack="0"/>
<pin id="267" dir="0" index="60" bw="2" slack="0"/>
<pin id="268" dir="0" index="61" bw="2" slack="0"/>
<pin id="269" dir="0" index="62" bw="2" slack="0"/>
<pin id="270" dir="0" index="63" bw="2" slack="0"/>
<pin id="271" dir="0" index="64" bw="2" slack="0"/>
<pin id="272" dir="0" index="65" bw="2" slack="0"/>
<pin id="273" dir="0" index="66" bw="2" slack="0"/>
<pin id="274" dir="0" index="67" bw="2" slack="0"/>
<pin id="275" dir="0" index="68" bw="2" slack="0"/>
<pin id="276" dir="0" index="69" bw="2" slack="0"/>
<pin id="277" dir="0" index="70" bw="2" slack="0"/>
<pin id="278" dir="0" index="71" bw="2" slack="0"/>
<pin id="279" dir="0" index="72" bw="2" slack="0"/>
<pin id="280" dir="0" index="73" bw="2" slack="0"/>
<pin id="281" dir="0" index="74" bw="2" slack="0"/>
<pin id="282" dir="0" index="75" bw="2" slack="0"/>
<pin id="283" dir="0" index="76" bw="2" slack="0"/>
<pin id="284" dir="0" index="77" bw="2" slack="0"/>
<pin id="285" dir="0" index="78" bw="2" slack="0"/>
<pin id="286" dir="0" index="79" bw="2" slack="0"/>
<pin id="287" dir="0" index="80" bw="2" slack="0"/>
<pin id="288" dir="0" index="81" bw="2" slack="0"/>
<pin id="289" dir="0" index="82" bw="2" slack="0"/>
<pin id="290" dir="0" index="83" bw="2" slack="0"/>
<pin id="291" dir="0" index="84" bw="2" slack="0"/>
<pin id="292" dir="0" index="85" bw="2" slack="0"/>
<pin id="293" dir="0" index="86" bw="2" slack="0"/>
<pin id="294" dir="1" index="87" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln51_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="394" class="1005" name="icmp_ln51_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="398" class="1005" name="i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="197"><net_src comp="170" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="295"><net_src comp="188" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="296"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="297"><net_src comp="198" pin="4"/><net_sink comp="206" pin=2"/></net>

<net id="298"><net_src comp="2" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="299"><net_src comp="4" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="300"><net_src comp="6" pin="0"/><net_sink comp="206" pin=5"/></net>

<net id="301"><net_src comp="8" pin="0"/><net_sink comp="206" pin=6"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="206" pin=7"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="206" pin=8"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="206" pin=9"/></net>

<net id="305"><net_src comp="16" pin="0"/><net_sink comp="206" pin=10"/></net>

<net id="306"><net_src comp="18" pin="0"/><net_sink comp="206" pin=11"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="206" pin=12"/></net>

<net id="308"><net_src comp="22" pin="0"/><net_sink comp="206" pin=13"/></net>

<net id="309"><net_src comp="24" pin="0"/><net_sink comp="206" pin=14"/></net>

<net id="310"><net_src comp="26" pin="0"/><net_sink comp="206" pin=15"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="206" pin=16"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="206" pin=17"/></net>

<net id="313"><net_src comp="32" pin="0"/><net_sink comp="206" pin=18"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="206" pin=19"/></net>

<net id="315"><net_src comp="36" pin="0"/><net_sink comp="206" pin=20"/></net>

<net id="316"><net_src comp="38" pin="0"/><net_sink comp="206" pin=21"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="206" pin=22"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="206" pin=23"/></net>

<net id="319"><net_src comp="44" pin="0"/><net_sink comp="206" pin=24"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="206" pin=25"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="206" pin=26"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="206" pin=27"/></net>

<net id="323"><net_src comp="52" pin="0"/><net_sink comp="206" pin=28"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="206" pin=29"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="206" pin=30"/></net>

<net id="326"><net_src comp="58" pin="0"/><net_sink comp="206" pin=31"/></net>

<net id="327"><net_src comp="60" pin="0"/><net_sink comp="206" pin=32"/></net>

<net id="328"><net_src comp="62" pin="0"/><net_sink comp="206" pin=33"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="206" pin=34"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="206" pin=35"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="206" pin=36"/></net>

<net id="332"><net_src comp="70" pin="0"/><net_sink comp="206" pin=37"/></net>

<net id="333"><net_src comp="72" pin="0"/><net_sink comp="206" pin=38"/></net>

<net id="334"><net_src comp="74" pin="0"/><net_sink comp="206" pin=39"/></net>

<net id="335"><net_src comp="76" pin="0"/><net_sink comp="206" pin=40"/></net>

<net id="336"><net_src comp="78" pin="0"/><net_sink comp="206" pin=41"/></net>

<net id="337"><net_src comp="80" pin="0"/><net_sink comp="206" pin=42"/></net>

<net id="338"><net_src comp="82" pin="0"/><net_sink comp="206" pin=43"/></net>

<net id="339"><net_src comp="84" pin="0"/><net_sink comp="206" pin=44"/></net>

<net id="340"><net_src comp="86" pin="0"/><net_sink comp="206" pin=45"/></net>

<net id="341"><net_src comp="88" pin="0"/><net_sink comp="206" pin=46"/></net>

<net id="342"><net_src comp="90" pin="0"/><net_sink comp="206" pin=47"/></net>

<net id="343"><net_src comp="92" pin="0"/><net_sink comp="206" pin=48"/></net>

<net id="344"><net_src comp="94" pin="0"/><net_sink comp="206" pin=49"/></net>

<net id="345"><net_src comp="96" pin="0"/><net_sink comp="206" pin=50"/></net>

<net id="346"><net_src comp="98" pin="0"/><net_sink comp="206" pin=51"/></net>

<net id="347"><net_src comp="100" pin="0"/><net_sink comp="206" pin=52"/></net>

<net id="348"><net_src comp="102" pin="0"/><net_sink comp="206" pin=53"/></net>

<net id="349"><net_src comp="104" pin="0"/><net_sink comp="206" pin=54"/></net>

<net id="350"><net_src comp="106" pin="0"/><net_sink comp="206" pin=55"/></net>

<net id="351"><net_src comp="108" pin="0"/><net_sink comp="206" pin=56"/></net>

<net id="352"><net_src comp="110" pin="0"/><net_sink comp="206" pin=57"/></net>

<net id="353"><net_src comp="112" pin="0"/><net_sink comp="206" pin=58"/></net>

<net id="354"><net_src comp="114" pin="0"/><net_sink comp="206" pin=59"/></net>

<net id="355"><net_src comp="116" pin="0"/><net_sink comp="206" pin=60"/></net>

<net id="356"><net_src comp="118" pin="0"/><net_sink comp="206" pin=61"/></net>

<net id="357"><net_src comp="120" pin="0"/><net_sink comp="206" pin=62"/></net>

<net id="358"><net_src comp="122" pin="0"/><net_sink comp="206" pin=63"/></net>

<net id="359"><net_src comp="124" pin="0"/><net_sink comp="206" pin=64"/></net>

<net id="360"><net_src comp="126" pin="0"/><net_sink comp="206" pin=65"/></net>

<net id="361"><net_src comp="128" pin="0"/><net_sink comp="206" pin=66"/></net>

<net id="362"><net_src comp="130" pin="0"/><net_sink comp="206" pin=67"/></net>

<net id="363"><net_src comp="132" pin="0"/><net_sink comp="206" pin=68"/></net>

<net id="364"><net_src comp="134" pin="0"/><net_sink comp="206" pin=69"/></net>

<net id="365"><net_src comp="136" pin="0"/><net_sink comp="206" pin=70"/></net>

<net id="366"><net_src comp="138" pin="0"/><net_sink comp="206" pin=71"/></net>

<net id="367"><net_src comp="140" pin="0"/><net_sink comp="206" pin=72"/></net>

<net id="368"><net_src comp="142" pin="0"/><net_sink comp="206" pin=73"/></net>

<net id="369"><net_src comp="144" pin="0"/><net_sink comp="206" pin=74"/></net>

<net id="370"><net_src comp="146" pin="0"/><net_sink comp="206" pin=75"/></net>

<net id="371"><net_src comp="148" pin="0"/><net_sink comp="206" pin=76"/></net>

<net id="372"><net_src comp="150" pin="0"/><net_sink comp="206" pin=77"/></net>

<net id="373"><net_src comp="152" pin="0"/><net_sink comp="206" pin=78"/></net>

<net id="374"><net_src comp="154" pin="0"/><net_sink comp="206" pin=79"/></net>

<net id="375"><net_src comp="156" pin="0"/><net_sink comp="206" pin=80"/></net>

<net id="376"><net_src comp="158" pin="0"/><net_sink comp="206" pin=81"/></net>

<net id="377"><net_src comp="160" pin="0"/><net_sink comp="206" pin=82"/></net>

<net id="378"><net_src comp="162" pin="0"/><net_sink comp="206" pin=83"/></net>

<net id="379"><net_src comp="164" pin="0"/><net_sink comp="206" pin=84"/></net>

<net id="380"><net_src comp="166" pin="0"/><net_sink comp="206" pin=85"/></net>

<net id="381"><net_src comp="168" pin="0"/><net_sink comp="206" pin=86"/></net>

<net id="386"><net_src comp="198" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="172" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="198" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="186" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="382" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="388" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="198" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: correlators_output_V | {2 3 }
	Port: shift_signal_even_V_10 | {2 3 }
	Port: shift_signal_odd_V_10 | {2 3 }
	Port: shift_signal_even_V_9 | {2 3 }
	Port: shift_signal_odd_V_9 | {2 3 }
	Port: shift_signal_even_V_8 | {2 3 }
	Port: shift_signal_odd_V_8 | {2 3 }
	Port: shift_signal_even_V_7 | {2 3 }
	Port: shift_signal_odd_V_7 | {2 3 }
	Port: shift_signal_even_V_6 | {2 3 }
	Port: shift_signal_odd_V_6 | {2 3 }
	Port: shift_signal_even_V_5 | {2 3 }
	Port: shift_signal_odd_V_5 | {2 3 }
	Port: shift_signal_even_V_4 | {2 3 }
	Port: shift_signal_odd_V_4 | {2 3 }
	Port: shift_signal_even_V_3 | {2 3 }
	Port: shift_signal_odd_V_3 | {2 3 }
	Port: shift_signal_even_V_2 | {2 3 }
	Port: shift_signal_odd_V_2 | {2 3 }
	Port: shift_signal_even_V_1 | {2 3 }
	Port: shift_signal_odd_V_1 | {2 3 }
	Port: shift_signal_even_V_0 | {2 3 }
	Port: shift_signal_odd_V_0 | {2 3 }
	Port: temp_input_V_29 | {2 3 }
	Port: temp_input_V_28 | {2 3 }
	Port: temp_input_V_27 | {2 3 }
	Port: temp_input_V_26 | {2 3 }
	Port: temp_input_V_25 | {2 3 }
	Port: temp_input_V_24 | {2 3 }
	Port: temp_input_V_23 | {2 3 }
	Port: temp_input_V_22 | {2 3 }
	Port: temp_input_V_21 | {2 3 }
	Port: temp_input_V_20 | {2 3 }
	Port: temp_input_V_19 | {2 3 }
	Port: temp_input_V_18 | {2 3 }
	Port: temp_input_V_17 | {2 3 }
	Port: temp_input_V_16 | {2 3 }
	Port: temp_input_V_15 | {2 3 }
	Port: temp_input_V_14 | {2 3 }
	Port: temp_input_V_13 | {2 3 }
	Port: temp_input_V_12 | {2 3 }
	Port: temp_input_V_11 | {2 3 }
	Port: temp_input_V_10 | {2 3 }
	Port: temp_input_V_9 | {2 3 }
	Port: temp_input_V_8 | {2 3 }
	Port: temp_input_V_7 | {2 3 }
	Port: temp_input_V_6 | {2 3 }
	Port: temp_input_V_5 | {2 3 }
	Port: temp_input_V_4 | {2 3 }
	Port: temp_input_V_3 | {2 3 }
	Port: temp_input_V_2 | {2 3 }
	Port: temp_input_V_1 | {2 3 }
	Port: temp_input_V_0 | {2 3 }
	Port: codebook_V_0 | {}
	Port: codebook_V_1 | {}
	Port: codebook_V_2 | {}
	Port: codebook_V_3 | {}
	Port: codebook_V_4 | {}
	Port: codebook_V_5 | {}
	Port: codebook_V_6 | {}
	Port: codebook_V_7 | {}
	Port: codebook_V_8 | {}
	Port: codebook_V_9 | {}
	Port: codebook_V_10 | {}
	Port: codebook_V_11 | {}
	Port: codebook_V_12 | {}
	Port: codebook_V_13 | {}
	Port: codebook_V_14 | {}
	Port: codebook_V_15 | {}
	Port: codebook_V_16 | {}
	Port: codebook_V_17 | {}
	Port: codebook_V_18 | {}
	Port: codebook_V_19 | {}
	Port: codebook_V_20 | {}
	Port: codebook_V_21 | {}
	Port: codebook_V_22 | {}
	Port: codebook_V_23 | {}
	Port: codebook_V_24 | {}
	Port: codebook_V_25 | {}
	Port: codebook_V_26 | {}
	Port: codebook_V_27 | {}
	Port: codebook_V_28 | {}
	Port: codebook_V_29 | {}
	Port: codebook_V_30 | {}
 - Input state : 
	Port: dataflow_parent_loop_proc : input_data | {2 3 }
	Port: dataflow_parent_loop_proc : correlators_output_V | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_even_V_10 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_odd_V_10 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_even_V_9 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_odd_V_9 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_even_V_8 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_odd_V_8 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_even_V_7 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_odd_V_7 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_even_V_6 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_odd_V_6 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_even_V_5 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_odd_V_5 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_even_V_4 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_odd_V_4 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_even_V_3 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_odd_V_3 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_even_V_2 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_odd_V_2 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_even_V_1 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_odd_V_1 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_even_V_0 | {2 3 }
	Port: dataflow_parent_loop_proc : shift_signal_odd_V_0 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_29 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_28 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_27 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_26 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_25 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_24 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_23 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_22 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_21 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_20 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_19 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_18 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_17 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_16 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_15 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_14 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_13 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_12 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_11 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_10 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_9 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_8 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_7 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_6 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_5 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_4 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_3 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_2 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_1 | {2 3 }
	Port: dataflow_parent_loop_proc : temp_input_V_0 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_0 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_1 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_2 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_3 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_4 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_5 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_6 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_7 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_8 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_9 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_10 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_11 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_12 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_13 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_14 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_15 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_16 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_17 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_18 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_19 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_20 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_21 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_22 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_23 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_24 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_25 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_26 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_27 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_28 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_29 | {2 3 }
	Port: dataflow_parent_loop_proc : codebook_V_30 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln51 : 1
		specdataflowpipeline_ln51 : 1
		i : 1
		br_ln51 : 2
		call_ln56 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_PROCESSOR_fu_206 |    68   | 155.672 |  17195  |   7837  |
|----------|---------------------------------------|---------|---------|---------|---------|
|    add   |                i_fu_388               |    0    |    0    |    0    |    15   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   icmp   |            icmp_ln51_fu_382           |    0    |    0    |    0    |    11   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    68   | 155.672 |  17195  |   7863  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   i_3_reg_194   |    8   |
|    i_reg_398    |    8   |
|icmp_ln51_reg_394|    1   |
+-----------------+--------+
|      Total      |   17   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| i_3_reg_194 |  p0  |   2  |   8  |   16   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   16   ||  1.769  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   68   |   155  |  17195 |  7863  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   17   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   68   |   157  |  17212 |  7872  |
+-----------+--------+--------+--------+--------+
