

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
442c9f2c3b9cccada29ef6144321737b  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=src/cuda_short/main.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp > _cuobjdump_complete_output_Gcp9s4"
Parsing file _cuobjdump_complete_output_Gcp9s4
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: src/cuda_short/main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: src/cuda_short/main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_10
Adding identifier: src/cuda_short/cuenergy_pre8_coalesce.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: src/cuda_short/cuenergy_pre8_coalesce.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=src/cuda_short/cuenergy_pre8_coalesce.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7cenergyifPf : hostFun 0x0x401da8, fat_cubin_handle = 2
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_2.elf
()



Finished parsing .elf file _cuobjdump_2.elf
Parsing .ptx file _cuobjdump_2.ptx
Finished parsing .ptx file _cuobjdump_2.ptx
Parsing .sass file _cuobjdump_2.sass
Finished parsing .sass file _cuobjdump_2.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_2.ptx _cuobjdump_2.sass _cuobjdump_2.elf _ptxplus_ha6nDV
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant0" from 0x100 to 0xfb00 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z7cenergyifPf" from 0xfb00 to 0xfb04 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "atominfo" from 0xfb80 to 0x1f580 (global memory space) 3
GPGPU-Sim PTX: moving "atominfo" from 0xfb80 to 0x100 (constant0+0)
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z7cenergyifPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7cenergyifPf'...
GPGPU-Sim PTX: reconvergence points for _Z7cenergyifPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_2.ptx:4044) @$p0.ne bra l0x00000118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:4079) l0x00000148: cvt.u32.u16 $r2, %nctaid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x108 (_2.ptx:4071) @$p0.ne bra l0x000000a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (_2.ptx:4072) bra l0x00000148;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x110 (_2.ptx:4072) bra l0x00000148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:4079) l0x00000148: cvt.u32.u16 $r2, %nctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7cenergyifPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7cenergyifPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_2.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_t0NqVM"
Running: cat _ptx_t0NqVM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_04ovdE
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_04ovdE --output-file  /dev/null 2> _ptx_t0NqVMinfo"
GPGPU-Sim PTX: Kernel '_Z7cenergyifPf' : regs=15, lmem=0, smem=0, cmem=64048
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_t0NqVM _ptx2_04ovdE _ptx_t0NqVMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6161a0; deviceAddress = atominfo; deviceName = atominfo
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64000 bytes
GPGPU-Sim PTX registering constant atominfo (64000 bytes) to name mapping
CUDA accelerated coulombic potential microbenchmark
Original version by John E. Stone <johns@ks.uiuc.edu>
This version maintained by Chris Rodrigues
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6161a0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6161a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6161a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 3200 bytes  to  symbol atominfo+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x401da8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7cenergyifPf' to stream 0, gridDim= (8,48,1) blockDim = (24,8,1) 
kernel '_Z7cenergyifPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: CTA/core = 10, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
GPGPU-Sim PTX: WARNING (_2.ptx:4036) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 6 finished CTA #0 (195477,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(195478,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (195655,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(195656,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (195673,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(195674,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (195713,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(195714,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (195757,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(195758,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (195763,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(195764,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (195794,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(195795,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (195821,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(195822,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (195833,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(195834,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (195840,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(195841,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (195858,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(195859,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (195875,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(195876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (195882,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(195883,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (195914,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(195915,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (195924,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(195925,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (195927,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(195928,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (195932,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(195933,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (195936,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(195937,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (195940,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(195941,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (195970,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(195971,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (195972,0), 9 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(195973,0)
GPGPU-Sim uArch: Shader 8 finished CTA #8 (195975,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(195976,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (195978,0), 9 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(195979,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (195980,0), 9 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #9 (195980,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(195981,0)
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(195981,0)
GPGPU-Sim uArch: Shader 10 finished CTA #9 (195982,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (195982,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(195983,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(195983,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (195984,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(195985,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (195994,0), 9 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(195995,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (196003,0), 9 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(196004,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (196007,0), 9 CTAs running
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(196008,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (196010,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(196011,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (196014,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(196015,0)
GPGPU-Sim uArch: Shader 2 finished CTA #9 (196019,0), 9 CTAs running
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(196020,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (196029,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(196030,0)
GPGPU-Sim uArch: Shader 13 finished CTA #9 (196031,0), 9 CTAs running
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(196032,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (196032,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(196033,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (196035,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(196036,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (196036,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(196037,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (196043,0), 9 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(196044,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (196075,0), 9 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(196076,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (196080,0), 9 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(196081,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (196084,0), 9 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(196085,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (196096,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(196097,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (196098,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(196099,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (196105,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(196106,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (196109,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(196110,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (196116,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(196117,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (196125,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (196125,0), 9 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(196126,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(196126,0)
GPGPU-Sim uArch: Shader 4 finished CTA #8 (196126,0), 9 CTAs running
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(196127,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (196135,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(196136,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (196136,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(196137,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (196143,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(196144,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (196144,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(196145,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (196155,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (196155,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(196156,0)
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(196156,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (196156,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(196157,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (196157,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(196158,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (196158,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(196159,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (196161,0), 9 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(196162,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (196164,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(196165,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (196166,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(196167,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (196171,0), 9 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (196171,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(196172,0)
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(196172,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (196173,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(196174,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (196177,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(196178,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (196179,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (196179,0), 8 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(196180,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (196180,0), 9 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (196180,0), 8 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(196181,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(196181,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (196181,0), 9 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(196182,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(196182,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (196184,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(196185,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (196191,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(196192,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (196195,0), 9 CTAs running
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(196196,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (196196,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(196197,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (196198,0), 9 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(196199,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (196201,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(196202,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (196211,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(196212,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (196215,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(196216,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (196218,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(196219,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (196219,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(196220,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (196225,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(196226,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (196226,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(196227,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (196227,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (196227,0), 9 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(196228,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(196228,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (196229,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(196230,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (196231,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (196231,0), 9 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(196232,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(196232,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (196255,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(196256,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (196264,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(196265,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (196268,0), 9 CTAs running
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(196269,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (196269,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(196270,0)
GPGPU-Sim uArch: Shader 11 finished CTA #9 (196271,0), 9 CTAs running
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(196272,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (196281,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(196282,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (196287,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(196288,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (196301,0), 9 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(196302,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (196307,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(196308,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (196308,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(196309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (196310,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(196311,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (196311,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(196312,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (196313,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (196313,0), 8 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (196313,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(196314,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(196314,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(196315,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (196318,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(196319,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (196322,0), 9 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(196323,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (196328,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(196329,0)
GPGPU-Sim uArch: Shader 4 finished CTA #9 (196331,0), 9 CTAs running
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(196332,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (196333,0), 9 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(196334,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (196336,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(196337,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (196338,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(196339,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (196339,0), 9 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(196340,0)
GPGPU-Sim uArch: Shader 9 finished CTA #8 (196343,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(196344,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (196346,0), 9 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(196347,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (196350,0), 9 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(196351,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (196351,0), 9 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (196351,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(196352,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(196352,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (196353,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(196354,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (196355,0), 9 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(196356,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (196364,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (196364,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(196365,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(196365,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (196365,0), 9 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(196366,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (196374,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(196375,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (196377,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(196378,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (196378,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(196379,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (196384,0), 9 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(196385,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (196390,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(196391,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (196392,0), 9 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(196393,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (196408,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(196409,0)
GPGPU-Sim uArch: Shader 0 finished CTA #8 (196413,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(196414,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (196416,0), 9 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(196417,0)
GPGPU-Sim uArch: Shader 0 finished CTA #9 (196421,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (196421,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(196422,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(196422,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (196434,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(196435,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (196445,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(196446,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (196481,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(196482,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (196482,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (196482,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(196483,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(196483,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (196528,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(196529,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (196531,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(196532,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (387269,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(387270,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (387556,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(387557,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (388152,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(388153,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (388817,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(388818,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (388932,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(388933,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (389317,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(389318,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (389493,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(389494,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (389583,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(389584,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (389701,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(389702,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (389769,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(389770,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (389785,0), 9 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(389786,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (389788,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(389789,0)
GPGPU-Sim uArch: Shader 9 finished CTA #9 (389791,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(389792,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (389804,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(389805,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (389837,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(389838,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (389864,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(389865,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (389866,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(389867,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (389884,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(389885,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (389903,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(389904,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (389921,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(389922,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (389977,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(389978,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (389978,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(389979,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (389983,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(389984,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (390031,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(390032,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (390064,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(390065,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (390093,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(390094,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390145,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(390146,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (390193,0), 9 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(390194,0)
GPGPU-Sim uArch: Shader 8 finished CTA #8 (390231,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(390232,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (390246,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(390247,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (390254,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(390255,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (390283,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(390284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (390292,0), 9 CTAs running
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(390293,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (390296,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(390297,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (390306,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(390307,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (390325,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(390326,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (390387,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(390388,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (390389,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(390390,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (390392,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(390393,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (390399,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(390400,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (390443,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390443,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(390444,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(390444,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (390461,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(390462,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (390467,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(390468,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (390471,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(390472,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (390482,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(390483,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (390493,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(390494,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (390502,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(390503,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (390515,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(390516,0)
GPGPU-Sim uArch: Shader 0 finished CTA #9 (390548,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(390549,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (390555,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(390556,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (390561,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(390562,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (390564,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(390565,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (390595,0), 9 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(390596,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (390606,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (390606,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(390607,0)
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(390607,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (390610,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(390611,0)
GPGPU-Sim uArch: Shader 10 finished CTA #8 (390617,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(390618,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (390630,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(390631,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390632,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(390633,0)
GPGPU-Sim uArch: Shader 0 finished CTA #8 (390639,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(390640,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (390677,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(390678,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (390684,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(390685,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (390718,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(390719,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (390722,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(390723,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (390724,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(390725,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (390729,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(390730,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (390737,0), 9 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(390738,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (390739,0), 9 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(390740,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390745,0), 9 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(390746,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (390758,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(390759,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (390769,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(390770,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (390775,0), 9 CTAs running
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(390776,0)
GPGPU-Sim uArch: Shader 10 finished CTA #9 (390783,0), 9 CTAs running
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(390784,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (390788,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(390789,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (390792,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(390793,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (390812,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(390813,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (390816,0), 9 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(390817,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (390817,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(390818,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (390824,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(390825,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (390845,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(390846,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (390846,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(390847,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (390854,0), 9 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(390855,0)
GPGPU-Sim uArch: Shader 2 finished CTA #9 (390857,0), 9 CTAs running
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(390858,0)
GPGPU-Sim uArch: Shader 11 finished CTA #9 (390860,0), 9 CTAs running
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(390861,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (390862,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(390863,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (390874,0), 9 CTAs running
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(390875,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (390879,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(390880,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (390881,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(390882,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (390895,0), 9 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(390896,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (390896,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(390897,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (390904,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(390905,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (390913,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (390913,0), 9 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(390914,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(390914,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (390923,0), 9 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(390924,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (390926,0), 9 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(390927,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (390940,0), 9 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(390941,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (390949,0), 9 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (390949,0), 9 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(390950,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(390950,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (390952,0), 9 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(390953,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (390958,0), 9 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(390959,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (390963,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (390963,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(390964,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(390964,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (391002,0), 9 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(391003,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (391009,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (391016,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (391021,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (391024,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (391031,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (391032,0), 9 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (391050,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (391056,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (391060,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (391062,0), 8 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (391065,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (391070,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (391070,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (391073,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (391076,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (391085,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (391090,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (391090,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (391098,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (391101,0), 8 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (391102,0), 9 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (391108,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (391112,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (391122,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (391145,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (391154,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (391155,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (391164,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (391174,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (391192,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (391213,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (391224,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (391225,0), 9 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (391260,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (391275,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (391317,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (430087,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (430097,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 3 finished CTA #9 (501964,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (503938,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (504384,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (504649,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (504664,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (504708,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (504780,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 11 finished CTA #8 (506004,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (506164,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (506211,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (506442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (506472,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 9 finished CTA #9 (522986,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (525475,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (525541,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (525635,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (525651,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (525661,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (525698,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 8 finished CTA #7 (538049,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (543241,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (543545,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (543635,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (543647,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (543702,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (543737,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (543781,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 2 finished CTA #7 (543814,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (544728,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (545187,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #9 (545199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (545237,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (545253,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (545335,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (545401,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (545408,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 7 finished CTA #8 (545677,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (545713,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (545784,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (545803,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (545866,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (545929,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (545956,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (558739,0), 8 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (560336,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (561553,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (562183,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (562378,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (562421,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (562441,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (562456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (562477,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (576278,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (580072,0), 9 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (580337,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (581030,0), 8 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (581462,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (581578,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (581636,0), 8 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (581656,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (581668,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (581705,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #8 (581758,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (581803,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (581861,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (582238,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (582569,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (582939,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (583082,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (583094,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (583258,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (583288,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (583300,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (583356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #9 (583362,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (583462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (583562,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #9 (583604,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (583632,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (583672,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (583702,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (583720,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (583740,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (583786,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #8 (583790,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (583818,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (583822,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (583834,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (583874,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (583888,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (583896,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #9 (583934,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (583938,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (583957,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (583966,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (583997,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (584007,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (584073,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #9 (584082,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (584101,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #8 (584111,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (584127,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7cenergyifPf' finished on shader 0.
kernel_name = _Z7cenergyifPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 584128
gpu_sim_insn = 209313792
gpu_ipc =     358.3355
gpu_tot_sim_cycle = 584128
gpu_tot_sim_insn = 209313792
gpu_tot_ipc =     358.3355
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17836
gpu_stall_icnt2sh    = 73769
gpu_total_sim_rate=481181

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3734000
	L1I_total_cache_misses = 1520
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6606
L1D_cache:
	L1D_cache_core[0]: Access = 1800, Miss = 949, Miss_rate = 0.527, Pending_hits = 3, Reservation_fails = 8304
	L1D_cache_core[1]: Access = 1800, Miss = 913, Miss_rate = 0.507, Pending_hits = 3, Reservation_fails = 8283
	L1D_cache_core[2]: Access = 1680, Miss = 862, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 7279
	L1D_cache_core[3]: Access = 1560, Miss = 800, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 7360
	L1D_cache_core[4]: Access = 1320, Miss = 690, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 7336
	L1D_cache_core[5]: Access = 1800, Miss = 964, Miss_rate = 0.536, Pending_hits = 3, Reservation_fails = 8362
	L1D_cache_core[6]: Access = 1800, Miss = 934, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 5734
	L1D_cache_core[7]: Access = 1680, Miss = 883, Miss_rate = 0.526, Pending_hits = 3, Reservation_fails = 7586
	L1D_cache_core[8]: Access = 1680, Miss = 869, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 6925
	L1D_cache_core[9]: Access = 1620, Miss = 836, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 7356
	L1D_cache_core[10]: Access = 1800, Miss = 926, Miss_rate = 0.514, Pending_hits = 2, Reservation_fails = 6850
	L1D_cache_core[11]: Access = 1560, Miss = 835, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 7134
	L1D_cache_core[12]: Access = 1740, Miss = 890, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 6815
	L1D_cache_core[13]: Access = 1200, Miss = 645, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 7356
	L1D_total_cache_accesses = 23040
	L1D_total_cache_misses = 11996
	L1D_total_cache_miss_rate = 0.5207
	L1D_total_cache_pending_hits = 14
	L1D_total_cache_reservation_fails = 102680
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 68988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33692
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3732480
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1520
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6606
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
distro:
8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 8523, 
gpgpu_n_tot_thrd_icount = 209461248
gpgpu_n_tot_w_icount = 6545664
gpgpu_n_stall_shd_mem = 116504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11496
gpgpu_n_mem_write_global = 11520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 116504
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5384450	W0_Idle:2976308	W0_Scoreboard:40038	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6545664
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 91968 {8:11496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 780288 {40:6144,72:3072,136:2304,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1563456 {136:11496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 92160 {8:11520,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=761905 n_nop=760327 n_act=27 n_pre=11 n_req=770 n_rd=1540 n_write=0 bw_util=0.004042
n_activity=7484 dram_eff=0.4115
bk0: 68a 761682i bk1: 64a 761658i bk2: 64a 761665i bk3: 64a 761529i bk4: 84a 761544i bk5: 84a 761407i bk6: 128a 761423i bk7: 128a 761198i bk8: 128a 761548i bk9: 128a 761407i bk10: 128a 761463i bk11: 128a 761288i bk12: 108a 761543i bk13: 108a 761414i bk14: 64a 761737i bk15: 64a 761664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00423937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=761905 n_nop=760327 n_act=27 n_pre=11 n_req=770 n_rd=1540 n_write=0 bw_util=0.004042
n_activity=7149 dram_eff=0.4308
bk0: 68a 761707i bk1: 64a 761648i bk2: 64a 761706i bk3: 64a 761627i bk4: 84a 761497i bk5: 84a 761489i bk6: 128a 761488i bk7: 128a 761309i bk8: 128a 761528i bk9: 128a 761344i bk10: 128a 761415i bk11: 128a 761298i bk12: 108a 761583i bk13: 108a 761445i bk14: 64a 761723i bk15: 64a 761648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.004137
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=761905 n_nop=760333 n_act=26 n_pre=10 n_req=768 n_rd=1536 n_write=0 bw_util=0.004032
n_activity=7220 dram_eff=0.4255
bk0: 64a 761723i bk1: 64a 761651i bk2: 64a 761669i bk3: 64a 761691i bk4: 84a 761636i bk5: 88a 761578i bk6: 128a 761370i bk7: 128a 761361i bk8: 128a 761513i bk9: 128a 761411i bk10: 128a 761436i bk11: 128a 761298i bk12: 108a 761311i bk13: 104a 761252i bk14: 64a 761688i bk15: 64a 761639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0053445
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=761905 n_nop=760333 n_act=26 n_pre=10 n_req=768 n_rd=1536 n_write=0 bw_util=0.004032
n_activity=7568 dram_eff=0.4059
bk0: 64a 761710i bk1: 64a 761690i bk2: 64a 761665i bk3: 64a 761714i bk4: 84a 761638i bk5: 88a 761555i bk6: 128a 761467i bk7: 128a 761389i bk8: 128a 761557i bk9: 128a 761460i bk10: 128a 761487i bk11: 128a 761392i bk12: 108a 761538i bk13: 104a 761411i bk14: 64a 761720i bk15: 64a 761693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00139912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=761905 n_nop=760333 n_act=26 n_pre=10 n_req=768 n_rd=1536 n_write=0 bw_util=0.004032
n_activity=7034 dram_eff=0.4367
bk0: 64a 761685i bk1: 64a 761542i bk2: 64a 761662i bk3: 64a 761592i bk4: 84a 761493i bk5: 88a 761371i bk6: 128a 761468i bk7: 128a 761358i bk8: 128a 761541i bk9: 128a 761439i bk10: 128a 761471i bk11: 128a 761276i bk12: 108a 761502i bk13: 104a 761488i bk14: 64a 761723i bk15: 64a 761615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00426562
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=761905 n_nop=760333 n_act=26 n_pre=10 n_req=768 n_rd=1536 n_write=0 bw_util=0.004032
n_activity=7216 dram_eff=0.4257
bk0: 64a 761721i bk1: 64a 761715i bk2: 64a 761688i bk3: 64a 761643i bk4: 84a 761575i bk5: 88a 761487i bk6: 128a 761432i bk7: 128a 761470i bk8: 128a 761525i bk9: 128a 761451i bk10: 128a 761487i bk11: 128a 761331i bk12: 108a 761528i bk13: 104a 761384i bk14: 64a 761726i bk15: 64a 761679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00162487

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1948, Miss = 386, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 192
L2_cache_bank[1]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1752, Miss = 386, Miss_rate = 0.220, Pending_hits = 12, Reservation_fails = 78
L2_cache_bank[3]: Access = 1912, Miss = 384, Miss_rate = 0.201, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[4]: Access = 2109, Miss = 384, Miss_rate = 0.182, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 1727, Miss = 384, Miss_rate = 0.222, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1915, Miss = 384, Miss_rate = 0.201, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1725, Miss = 384, Miss_rate = 0.223, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 23072
L2_total_cache_misses = 4612
L2_total_cache_miss_rate = 0.1999
L2_total_cache_pending_hits = 77
L2_total_cache_reservation_fails = 270
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11520
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 270
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=69280
icnt_total_pkts_simt_to_mem=44576
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 35.4031
	minimum = 6
	maximum = 398
Network latency average = 23.8872
	minimum = 6
	maximum = 375
Slowest packet = 2453
Flit latency average = 20.434
	minimum = 6
	maximum = 375
Slowest flit = 6349
Fragmentation average = 0.103502
	minimum = 0
	maximum = 280
Injected packet rate average = 0.00303832
	minimum = 0.00206119 (at node 13)
	maximum = 0.00361565 (at node 15)
Accepted packet rate average = 0.00303832
	minimum = 0.00206119 (at node 13)
	maximum = 0.00361565 (at node 15)
Injected flit rate average = 0.00749678
	minimum = 0.00397858 (at node 13)
	maximum = 0.0108469 (at node 15)
Accepted flit rate average= 0.00749678
	minimum = 0.00541833 (at node 23)
	maximum = 0.00927023 (at node 6)
Injected packet length average = 2.46741
Accepted packet length average = 2.46741
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.4031 (1 samples)
	minimum = 6 (1 samples)
	maximum = 398 (1 samples)
Network latency average = 23.8872 (1 samples)
	minimum = 6 (1 samples)
	maximum = 375 (1 samples)
Flit latency average = 20.434 (1 samples)
	minimum = 6 (1 samples)
	maximum = 375 (1 samples)
Fragmentation average = 0.103502 (1 samples)
	minimum = 0 (1 samples)
	maximum = 280 (1 samples)
Injected packet rate average = 0.00303832 (1 samples)
	minimum = 0.00206119 (1 samples)
	maximum = 0.00361565 (1 samples)
Accepted packet rate average = 0.00303832 (1 samples)
	minimum = 0.00206119 (1 samples)
	maximum = 0.00361565 (1 samples)
Injected flit rate average = 0.00749678 (1 samples)
	minimum = 0.00397858 (1 samples)
	maximum = 0.0108469 (1 samples)
Accepted flit rate average = 0.00749678 (1 samples)
	minimum = 0.00541833 (1 samples)
	maximum = 0.00927023 (1 samples)
Injected packet size average = 2.46741 (1 samples)
Accepted packet size average = 2.46741 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 15 sec (435 sec)
gpgpu_simulation_rate = 481181 (inst/sec)
gpgpu_simulation_rate = 1342 (cycle/sec)
IO:      0.000000
GPU:     434.012841
Copy:    0.027763
Compute: 0.000188
