(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h26):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire3;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire [(2'h2):(1'h0)] wire1;
  input wire signed [(3'h4):(1'h0)] wire0;
  wire [(4'h8):(1'h0)] wire9;
  wire [(4'h9):(1'h0)] wire6;
  wire signed [(4'hb):(1'h0)] wire5;
  wire signed [(2'h2):(1'h0)] wire4;
  reg [(3'h4):(1'h0)] reg8 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg7 = (1'h0);
  assign y = {wire9, wire6, wire5, wire4, reg8, reg7, (1'h0)};
  assign wire4 = wire3[(1'h0):(1'h0)];
  assign wire5 = $unsigned(wire0);
  assign wire6 = wire2[(4'ha):(1'h0)];
  always
    @(posedge clk) begin
      reg7 <= (!$unsigned(wire3[(1'h1):(1'h0)]));
      reg8 <= (($signed($unsigned((8'ha8))) | $signed((wire6 <<< wire4))) * (({wire3} & (~|wire6)) || wire3[(2'h2):(2'h2)]));
    end
  assign wire9 = {(-$unsigned(wire5[(3'h7):(2'h3)]))};
endmodule