Timing Analyzer report for cfq
Wed May 15 18:23:32 2019
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.099 ns    ; d      ; q~reg0 ; --         ; cp       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.087 ns    ; q~reg0 ; q      ; cp         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.989 ns   ; d      ; q~reg0 ; --         ; cp       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; cp              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 2.099 ns   ; d    ; q~reg0 ; cp       ;
+-------+--------------+------------+------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 6.087 ns   ; q~reg0 ; nq ; cp         ;
; N/A   ; None         ; 6.087 ns   ; q~reg0 ; q  ; cp         ;
+-------+--------------+------------+--------+----+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -1.989 ns ; d    ; q~reg0 ; cp       ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Wed May 15 18:23:32 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cfq -c cfq --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "cp" is an undefined clock
Info: No valid register-to-register data paths exist for clock "cp"
Info: tsu for register "q~reg0" (data pin = "d", clock pin = "cp") is 2.099 ns
    Info: + Longest pin to register delay is 4.496 ns
        Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_P6; Fanout = 1; PIN Node = 'd'
        Info: 2: + IC(3.177 ns) + CELL(0.085 ns) = 4.496 ns; Loc. = LC_X52_Y5_N2; Fanout = 2; REG Node = 'q~reg0'
        Info: Total cell delay = 1.319 ns ( 29.34 % )
        Info: Total interconnect delay = 3.177 ns ( 70.66 % )
    Info: + Micro setup delay of destination is 0.010 ns
    Info: - Shortest clock path from clock "cp" to destination register is 2.407 ns
        Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'cp'
        Info: 2: + IC(0.631 ns) + CELL(0.542 ns) = 2.407 ns; Loc. = LC_X52_Y5_N2; Fanout = 2; REG Node = 'q~reg0'
        Info: Total cell delay = 1.776 ns ( 73.78 % )
        Info: Total interconnect delay = 0.631 ns ( 26.22 % )
Info: tco from clock "cp" to destination pin "nq" through register "q~reg0" is 6.087 ns
    Info: + Longest clock path from clock "cp" to source register is 2.407 ns
        Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'cp'
        Info: 2: + IC(0.631 ns) + CELL(0.542 ns) = 2.407 ns; Loc. = LC_X52_Y5_N2; Fanout = 2; REG Node = 'q~reg0'
        Info: Total cell delay = 1.776 ns ( 73.78 % )
        Info: Total interconnect delay = 0.631 ns ( 26.22 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Longest register to pin delay is 3.524 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y5_N2; Fanout = 2; REG Node = 'q~reg0'
        Info: 2: + IC(1.148 ns) + CELL(2.376 ns) = 3.524 ns; Loc. = PIN_T3; Fanout = 0; PIN Node = 'nq'
        Info: Total cell delay = 2.376 ns ( 67.42 % )
        Info: Total interconnect delay = 1.148 ns ( 32.58 % )
Info: th for register "q~reg0" (data pin = "d", clock pin = "cp") is -1.989 ns
    Info: + Longest clock path from clock "cp" to destination register is 2.407 ns
        Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'cp'
        Info: 2: + IC(0.631 ns) + CELL(0.542 ns) = 2.407 ns; Loc. = LC_X52_Y5_N2; Fanout = 2; REG Node = 'q~reg0'
        Info: Total cell delay = 1.776 ns ( 73.78 % )
        Info: Total interconnect delay = 0.631 ns ( 26.22 % )
    Info: + Micro hold delay of destination is 0.100 ns
    Info: - Shortest pin to register delay is 4.496 ns
        Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_P6; Fanout = 1; PIN Node = 'd'
        Info: 2: + IC(3.177 ns) + CELL(0.085 ns) = 4.496 ns; Loc. = LC_X52_Y5_N2; Fanout = 2; REG Node = 'q~reg0'
        Info: Total cell delay = 1.319 ns ( 29.34 % )
        Info: Total interconnect delay = 3.177 ns ( 70.66 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Wed May 15 18:23:32 2019
    Info: Elapsed time: 00:00:00


