# Created from RP2350.svd (Rev 0.1)

name: PPB
description: TEAL registers accessible through the debug interface
registers:
  - name: ITM_STIM0
    addressOffset: 0
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM1
    addressOffset: 4
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM2
    addressOffset: 8
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM3
    addressOffset: 12
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM4
    addressOffset: 16
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM5
    addressOffset: 20
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM6
    addressOffset: 24
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM7
    addressOffset: 28
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM8
    addressOffset: 32
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM9
    addressOffset: 36
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM10
    addressOffset: 40
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM11
    addressOffset: 44
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM12
    addressOffset: 48
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM13
    addressOffset: 52
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM14
    addressOffset: 56
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM15
    addressOffset: 60
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM16
    addressOffset: 64
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM17
    addressOffset: 68
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM18
    addressOffset: 72
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM19
    addressOffset: 76
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM20
    addressOffset: 80
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM21
    addressOffset: 84
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM22
    addressOffset: 88
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM23
    addressOffset: 92
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM24
    addressOffset: 96
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM25
    addressOffset: 100
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM26
    addressOffset: 104
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM27
    addressOffset: 108
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM28
    addressOffset: 112
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM29
    addressOffset: 116
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM30
    addressOffset: 120
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_STIM31
    addressOffset: 124
    description: Provides the interface for generating Instrumentation packets
    resetValue: 0
    fields:
      - name: STIMULUS
        description: Data to write to the Stimulus Port FIFO, for forwarding as 
          an Instrumentation packet. The size of write access determines the 
          type of Instrumentation packet generated.
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_TER0
    addressOffset: 3584
    description: Provide an individual enable bit for each ITM_STIM register
    resetValue: 0
    fields:
      - name: STIMENA
        description: For STIMENA[m] in ITM_TER*n, controls whether ITM_STIM(32*n
          + m) is enabled
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_TPR
    addressOffset: 3648
    description: Controls which stimulus ports can be accessed by unprivileged 
      code
    resetValue: 0
    fields:
      - name: PRIVMASK
        description: Bit mask to enable tracing on ITM stimulus ports
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: ITM_TCR
    addressOffset: 3712
    description: Configures and controls transfers through the ITM interface
    resetValue: 0
    fields:
      - name: ITMENA
        description: Enables the ITM
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: TSENA
        description: Enables Local timestamp generation
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: SYNCENA
        description: Enables Synchronization packet transmission for a 
          synchronous TPIU
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: TXENA
        description: Enables forwarding of hardware event packet from the DWT 
          unit to the ITM for output to the TPIU
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: SWOENA
        description: Enables asynchronous clocking of the timestamp counter
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: STALLENA
        description: Stall the PE to guarantee delivery of Data Trace packets.
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: TSPRESCALE
        description: Local timestamp prescaler, used with the trace packet 
          reference clock
        access: read-write
        bitOffset: 8
        bitWidth: 2
      - name: GTSFREQ
        description: Defines how often the ITM generates a global timestamp, 
          based on the global timestamp clock frequency, or disables generation 
          of global timestamps
        access: read-write
        bitOffset: 10
        bitWidth: 2
      - name: TRACEBUSID
        description: Identifier for multi-source trace stream formatting. If 
          multi-source trace is in use, the debugger must write a unique 
          non-zero trace ID value to this field
        access: read-write
        bitOffset: 16
        bitWidth: 7
      - name: BUSY
        description: Indicates whether the ITM is currently processing events
        access: read-only
        bitOffset: 23
        bitWidth: 1
  - name: INT_ATREADY
    addressOffset: 3824
    description: 'Integration Mode: Read ATB Ready'
    resetValue: 0
    fields:
      - name: ATREADY
        description: A read of this bit returns the value of ATREADY
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: AFVALID
        description: A read of this bit returns the value of AFVALID
        access: read-only
        bitOffset: 1
        bitWidth: 1
  - name: INT_ATVALID
    addressOffset: 3832
    description: 'Integration Mode: Write ATB Valid'
    resetValue: 0
    fields:
      - name: ATREADY
        description: A write to this bit gives the value of ATVALID
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: AFREADY
        description: A write to this bit gives the value of AFREADY
        access: read-write
        bitOffset: 1
        bitWidth: 1
  - name: ITM_ITCTRL
    addressOffset: 3840
    description: Integration Mode Control Register
    resetValue: 0
    fields:
      - name: IME
        description: 'Integration mode enable bit - The possible values are:  0 -
          The trace unit is not in integration mode. 1 - The trace unit is in integration
          mode. This mode enables: A debug agent to perform topology detection. SoC
          test software to perform integration testing.'
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: ITM_DEVARCH
    addressOffset: 4028
    description: Provides CoreSight discovery information for the ITM
    resetValue: 1198529025
    fields:
      - name: ARCHPART
        description: Defines the architecture of the component
        access: read-only
        bitOffset: 0
        bitWidth: 12
      - name: ARCHVER
        description: Defines the architecture version of the component
        access: read-only
        bitOffset: 12
        bitWidth: 4
      - name: REVISION
        description: Defines the architecture revision of the component
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: PRESENT
        description: Defines that the DEVARCH register is present
        access: read-only
        bitOffset: 20
        bitWidth: 1
      - name: ARCHITECT
        description: Defines the architect of the component. Bits [31:28] are 
          the JEP106 continuation code (JEP106 bank ID, minus 1) and bits 
          [27:21] are the JEP106 ID code.
        access: read-only
        bitOffset: 21
        bitWidth: 11
  - name: ITM_DEVTYPE
    addressOffset: 4044
    description: Provides CoreSight discovery information for the ITM
    resetValue: 67
    fields:
      - name: MAJOR
        description: Component major type
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: SUB
        description: Component sub-type
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: ITM_PIDR4
    addressOffset: 4048
    description: Provides CoreSight discovery information for the ITM
    resetValue: 4
    fields:
      - name: DES_2
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: SIZE
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: ITM_PIDR5
    addressOffset: 4052
    description: Provides CoreSight discovery information for the ITM
    resetValue: 0
    fields:
      - name: ITM_PIDR5
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_PIDR6
    addressOffset: 4056
    description: Provides CoreSight discovery information for the ITM
    resetValue: 0
    fields:
      - name: ITM_PIDR6
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_PIDR7
    addressOffset: 4060
    description: Provides CoreSight discovery information for the ITM
    resetValue: 0
    fields:
      - name: ITM_PIDR7
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITM_PIDR0
    addressOffset: 4064
    description: Provides CoreSight discovery information for the ITM
    resetValue: 33
    fields:
      - name: PART_0
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: ITM_PIDR1
    addressOffset: 4068
    description: Provides CoreSight discovery information for the ITM
    resetValue: 189
    fields:
      - name: PART_1
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: DES_0
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: ITM_PIDR2
    addressOffset: 4072
    description: Provides CoreSight discovery information for the ITM
    resetValue: 11
    fields:
      - name: DES_1
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 3
      - name: JEDEC
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 3
        bitWidth: 1
      - name: REVISION
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: ITM_PIDR3
    addressOffset: 4076
    description: Provides CoreSight discovery information for the ITM
    resetValue: 0
    fields:
      - name: CMOD
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: REVAND
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: ITM_CIDR0
    addressOffset: 4080
    description: Provides CoreSight discovery information for the ITM
    resetValue: 13
    fields:
      - name: PRMBL_0
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: ITM_CIDR1
    addressOffset: 4084
    description: Provides CoreSight discovery information for the ITM
    resetValue: 144
    fields:
      - name: PRMBL_1
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: CLASS
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: ITM_CIDR2
    addressOffset: 4088
    description: Provides CoreSight discovery information for the ITM
    resetValue: 5
    fields:
      - name: PRMBL_2
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: ITM_CIDR3
    addressOffset: 4092
    description: Provides CoreSight discovery information for the ITM
    resetValue: 177
    fields:
      - name: PRMBL_3
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: DWT_CTRL
    addressOffset: 4096
    description: Provides configuration and status information for the DWT unit,
      and used to control features of the unit
    resetValue: 1936988196
    fields:
      - name: CYCCNTENA
        description: Enables CYCCNT
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: POSTPRESET
        description: Reload value for the POSTCNT counter
        access: read-write
        bitOffset: 1
        bitWidth: 4
      - name: POSTINIT
        description: Initial value for the POSTCNT counter
        access: read-write
        bitOffset: 5
        bitWidth: 4
      - name: CYCTAP
        description: Selects the position of the POSTCNT tap on the CYCCNT 
          counter
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: SYNCTAP
        description: Selects the position of the synchronization packet counter 
          tap on the CYCCNT counter. This determines the Synchronization packet 
          rate
        access: read-write
        bitOffset: 10
        bitWidth: 2
      - name: PCSAMPLENA
        description: Enables use of POSTCNT counter as a timer for Periodic PC 
          Sample packet generation
        access: read-write
        bitOffset: 12
        bitWidth: 1
      - name: EXTTRCENA
        description: Enables generation of Exception Trace packets
        access: read-write
        bitOffset: 16
        bitWidth: 1
      - name: CPIEVTENA
        description: Enables DWT_CPICNT counter
        access: read-write
        bitOffset: 17
        bitWidth: 1
      - name: EXCEVTENA
        description: Enables DWT_EXCCNT counter
        access: read-write
        bitOffset: 18
        bitWidth: 1
      - name: SLEEPEVTENA
        description: Enable DWT_SLEEPCNT counter
        access: read-write
        bitOffset: 19
        bitWidth: 1
      - name: LSUEVTENA
        description: Enables DWT_LSUCNT counter
        access: read-write
        bitOffset: 20
        bitWidth: 1
      - name: FOLDEVTENA
        description: Enables DWT_FOLDCNT counter
        access: read-write
        bitOffset: 21
        bitWidth: 1
      - name: CYCEVTENA
        description: Enables Event Counter packet generation on POSTCNT 
          underflow
        access: read-write
        bitOffset: 22
        bitWidth: 1
      - name: CYCDISS
        description: Controls whether the cycle counter is disabled in Secure 
          state
        access: read-write
        bitOffset: 23
        bitWidth: 1
      - name: NOPRFCNT
        description: Indicates whether the implementation does not include the 
          profiling counters
        access: read-only
        bitOffset: 24
        bitWidth: 1
      - name: NOCYCCNT
        description: Indicates whether the implementation does not include a 
          cycle counter
        access: read-only
        bitOffset: 25
        bitWidth: 1
      - name: NOEXTTRIG
        description: Reserved, RAZ
        access: read-only
        bitOffset: 26
        bitWidth: 1
      - name: NOTRCPKT
        description: Indicates whether the implementation does not support trace
        access: read-only
        bitOffset: 27
        bitWidth: 1
      - name: NUMCOMP
        description: Number of DWT comparators implemented
        access: read-only
        bitOffset: 28
        bitWidth: 4
  - name: DWT_CYCCNT
    addressOffset: 4100
    description: Shows or sets the value of the processor cycle counter, CYCCNT
    resetValue: 0
    fields:
      - name: CYCCNT
        description: Increments one on each processor clock cycle when 
          DWT_CTRL.CYCCNTENA == 1 and DEMCR.TRCENA == 1. On overflow, CYCCNT 
          wraps to zero
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: DWT_EXCCNT
    addressOffset: 4108
    description: Counts the total cycles spent in exception processing
    resetValue: 0
    fields:
      - name: EXCCNT
        description: 'Counts one on each cycle when all of the following are true:
          - DWT_CTRL.EXCEVTENA == 1 and DEMCR.TRCENA == 1. - No instruction is executed,
          see DWT_CPICNT. - An exception-entry or exception-exit related operation
          is in progress. - Either SecureNoninvasiveDebugAllowed() == TRUE, or NS-Req
          for the operation is set to Non-secure and NoninvasiveDebugAllowed() ==
          TRUE.'
        access: read-write
        bitOffset: 0
        bitWidth: 8
  - name: DWT_LSUCNT
    addressOffset: 4116
    description: Increments on the additional cycles required to execute all 
      load or store instructions
    resetValue: 0
    fields:
      - name: LSUCNT
        description: 'Counts one on each cycle when all of the following are true:
          - DWT_CTRL.LSUEVTENA == 1 and DEMCR.TRCENA == 1. - No instruction is executed,
          see DWT_CPICNT. - No exception-entry or exception-exit operation is in progress,
          see DWT_EXCCNT. - A load-store operation is in progress. - Either SecureNoninvasiveDebugAllowed()
          == TRUE, or NS-Req for the operation is set to Non-secure and NoninvasiveDebugAllowed()
          == TRUE.'
        access: read-write
        bitOffset: 0
        bitWidth: 8
  - name: DWT_FOLDCNT
    addressOffset: 4120
    description: Increments on the additional cycles required to execute all 
      load or store instructions
    resetValue: 0
    fields:
      - name: FOLDCNT
        description: 'Counts on each cycle when all of the following are true: - DWT_CTRL.FOLDEVTENA
          == 1 and DEMCR.TRCENA == 1. - At least two instructions are executed, see
          DWT_CPICNT. - Either SecureNoninvasiveDebugAllowed() == TRUE, or the PE
          is in Non-secure state and NoninvasiveDebugAllowed() == TRUE. The counter
          is incremented by the number of instructions executed, minus one'
        access: read-write
        bitOffset: 0
        bitWidth: 8
  - name: DWT_COMP0
    addressOffset: 4128
    description: Provides a reference value for use by watchpoint comparator 0
    resetValue: 0
    fields:
      - name: DWT_COMP0
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: DWT_FUNCTION0
    addressOffset: 4136
    description: Controls the operation of watchpoint comparator 0
    resetValue: 1476395008
    fields:
      - name: MATCH
        description: Controls the type of match generated by this comparator
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: ACTION
        description: Defines the action on a match. This field is ignored and 
          the comparator generates no actions if it is disabled by MATCH
        access: read-write
        bitOffset: 4
        bitWidth: 2
      - name: DATAVSIZE
        description: Defines the size of the object being watched for by Data 
          Value and Data Address comparators
        access: read-write
        bitOffset: 10
        bitWidth: 2
      - name: MATCHED
        description: Set to 1 when the comparator matches
        access: read-only
        bitOffset: 24
        bitWidth: 1
      - name: ID
        description: Identifies the capabilities for MATCH for comparator *n
        access: read-only
        bitOffset: 27
        bitWidth: 5
  - name: DWT_COMP1
    addressOffset: 4144
    description: Provides a reference value for use by watchpoint comparator 1
    resetValue: 0
    fields:
      - name: DWT_COMP1
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: DWT_FUNCTION1
    addressOffset: 4152
    description: Controls the operation of watchpoint comparator 1
    resetValue: 2298480680
    fields:
      - name: MATCH
        description: Controls the type of match generated by this comparator
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: ACTION
        description: Defines the action on a match. This field is ignored and 
          the comparator generates no actions if it is disabled by MATCH
        access: read-write
        bitOffset: 4
        bitWidth: 2
      - name: DATAVSIZE
        description: Defines the size of the object being watched for by Data 
          Value and Data Address comparators
        access: read-write
        bitOffset: 10
        bitWidth: 2
      - name: MATCHED
        description: Set to 1 when the comparator matches
        access: read-only
        bitOffset: 24
        bitWidth: 1
      - name: ID
        description: Identifies the capabilities for MATCH for comparator *n
        access: read-only
        bitOffset: 27
        bitWidth: 5
  - name: DWT_COMP2
    addressOffset: 4160
    description: Provides a reference value for use by watchpoint comparator 2
    resetValue: 0
    fields:
      - name: DWT_COMP2
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: DWT_FUNCTION2
    addressOffset: 4168
    description: Controls the operation of watchpoint comparator 2
    resetValue: 1342177280
    fields:
      - name: MATCH
        description: Controls the type of match generated by this comparator
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: ACTION
        description: Defines the action on a match. This field is ignored and 
          the comparator generates no actions if it is disabled by MATCH
        access: read-write
        bitOffset: 4
        bitWidth: 2
      - name: DATAVSIZE
        description: Defines the size of the object being watched for by Data 
          Value and Data Address comparators
        access: read-write
        bitOffset: 10
        bitWidth: 2
      - name: MATCHED
        description: Set to 1 when the comparator matches
        access: read-only
        bitOffset: 24
        bitWidth: 1
      - name: ID
        description: Identifies the capabilities for MATCH for comparator *n
        access: read-only
        bitOffset: 27
        bitWidth: 5
  - name: DWT_COMP3
    addressOffset: 4176
    description: Provides a reference value for use by watchpoint comparator 3
    resetValue: 0
    fields:
      - name: DWT_COMP3
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: DWT_FUNCTION3
    addressOffset: 4184
    description: Controls the operation of watchpoint comparator 3
    resetValue: 536872960
    fields:
      - name: MATCH
        description: Controls the type of match generated by this comparator
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: ACTION
        description: Defines the action on a match. This field is ignored and 
          the comparator generates no actions if it is disabled by MATCH
        access: read-write
        bitOffset: 4
        bitWidth: 2
      - name: DATAVSIZE
        description: Defines the size of the object being watched for by Data 
          Value and Data Address comparators
        access: read-write
        bitOffset: 10
        bitWidth: 2
      - name: MATCHED
        description: Set to 1 when the comparator matches
        access: read-only
        bitOffset: 24
        bitWidth: 1
      - name: ID
        description: Identifies the capabilities for MATCH for comparator *n
        access: read-only
        bitOffset: 27
        bitWidth: 5
  - name: DWT_DEVARCH
    addressOffset: 8124
    description: Provides CoreSight discovery information for the DWT
    resetValue: 1198529026
    fields:
      - name: ARCHPART
        description: Defines the architecture of the component
        access: read-only
        bitOffset: 0
        bitWidth: 12
      - name: ARCHVER
        description: Defines the architecture version of the component
        access: read-only
        bitOffset: 12
        bitWidth: 4
      - name: REVISION
        description: Defines the architecture revision of the component
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: PRESENT
        description: Defines that the DEVARCH register is present
        access: read-only
        bitOffset: 20
        bitWidth: 1
      - name: ARCHITECT
        description: Defines the architect of the component. Bits [31:28] are 
          the JEP106 continuation code (JEP106 bank ID, minus 1) and bits 
          [27:21] are the JEP106 ID code.
        access: read-only
        bitOffset: 21
        bitWidth: 11
  - name: DWT_DEVTYPE
    addressOffset: 8140
    description: Provides CoreSight discovery information for the DWT
    resetValue: 0
    fields:
      - name: MAJOR
        description: Component major type
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: SUB
        description: Component sub-type
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: DWT_PIDR4
    addressOffset: 8144
    description: Provides CoreSight discovery information for the DWT
    resetValue: 4
    fields:
      - name: DES_2
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: SIZE
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: DWT_PIDR5
    addressOffset: 8148
    description: Provides CoreSight discovery information for the DWT
    resetValue: 0
    fields:
      - name: DWT_PIDR5
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: DWT_PIDR6
    addressOffset: 8152
    description: Provides CoreSight discovery information for the DWT
    resetValue: 0
    fields:
      - name: DWT_PIDR6
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: DWT_PIDR7
    addressOffset: 8156
    description: Provides CoreSight discovery information for the DWT
    resetValue: 0
    fields:
      - name: DWT_PIDR7
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: DWT_PIDR0
    addressOffset: 8160
    description: Provides CoreSight discovery information for the DWT
    resetValue: 33
    fields:
      - name: PART_0
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: DWT_PIDR1
    addressOffset: 8164
    description: Provides CoreSight discovery information for the DWT
    resetValue: 189
    fields:
      - name: PART_1
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: DES_0
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: DWT_PIDR2
    addressOffset: 8168
    description: Provides CoreSight discovery information for the DWT
    resetValue: 11
    fields:
      - name: DES_1
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 3
      - name: JEDEC
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 3
        bitWidth: 1
      - name: REVISION
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: DWT_PIDR3
    addressOffset: 8172
    description: Provides CoreSight discovery information for the DWT
    resetValue: 0
    fields:
      - name: CMOD
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: REVAND
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: DWT_CIDR0
    addressOffset: 8176
    description: Provides CoreSight discovery information for the DWT
    resetValue: 13
    fields:
      - name: PRMBL_0
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: DWT_CIDR1
    addressOffset: 8180
    description: Provides CoreSight discovery information for the DWT
    resetValue: 144
    fields:
      - name: PRMBL_1
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: CLASS
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: DWT_CIDR2
    addressOffset: 8184
    description: Provides CoreSight discovery information for the DWT
    resetValue: 5
    fields:
      - name: PRMBL_2
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: DWT_CIDR3
    addressOffset: 8188
    description: Provides CoreSight discovery information for the DWT
    resetValue: 177
    fields:
      - name: PRMBL_3
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: FP_CTRL
    addressOffset: 8192
    description: Provides FPB implementation information, and the global enable 
      for the FPB unit
    resetValue: 1610634624
    fields:
      - name: ENABLE
        description: Enables the FPB
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: KEY
        description: Writes to the FP_CTRL are ignored unless KEY is 
          concurrently written to one
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: NUM_CODE_7_4_
        description: Indicates the number of implemented instruction address 
          comparators. Zero indicates no Instruction Address comparators are 
          implemented. The Instruction Address comparators are numbered from 0 
          to NUM_CODE - 1
        access: read-only
        bitOffset: 4
        bitWidth: 4
      - name: NUM_LIT
        description: Indicates the number of implemented literal address 
          comparators. The Literal Address comparators are numbered from 
          NUM_CODE to NUM_CODE + NUM_LIT - 1
        access: read-only
        bitOffset: 8
        bitWidth: 4
      - name: NUM_CODE_14_12_
        description: Indicates the number of implemented instruction address 
          comparators. Zero indicates no Instruction Address comparators are 
          implemented. The Instruction Address comparators are numbered from 0 
          to NUM_CODE - 1
        access: read-only
        bitOffset: 12
        bitWidth: 3
      - name: REV
        description: Flash Patch and Breakpoint Unit architecture revision
        access: read-only
        bitOffset: 28
        bitWidth: 4
  - name: FP_REMAP
    addressOffset: 8196
    description: Indicates whether the implementation supports Flash Patch remap
      and, if it does, holds the target address for remap
    resetValue: 0
    fields:
      - name: REMAP
        description: Holds the bits[28:5] of the Flash Patch remap address
        access: read-only
        bitOffset: 5
        bitWidth: 24
      - name: RMPSPT
        description: Indicates whether the FPB unit supports the Flash Patch 
          remap function
        access: read-only
        bitOffset: 29
        bitWidth: 1
  - name: FP_COMP0
    addressOffset: 8200
    description: Holds an address for comparison. The effect of the match 
      depends on the configuration of the FPB and whether the comparator is an 
      instruction address comparator or a literal address comparator
    resetValue: 0
    fields:
      - name: BE
        description: Selects between flashpatch and breakpoint functionality
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: FP_COMP1
    addressOffset: 8204
    description: Holds an address for comparison. The effect of the match 
      depends on the configuration of the FPB and whether the comparator is an 
      instruction address comparator or a literal address comparator
    resetValue: 0
    fields:
      - name: BE
        description: Selects between flashpatch and breakpoint functionality
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: FP_COMP2
    addressOffset: 8208
    description: Holds an address for comparison. The effect of the match 
      depends on the configuration of the FPB and whether the comparator is an 
      instruction address comparator or a literal address comparator
    resetValue: 0
    fields:
      - name: BE
        description: Selects between flashpatch and breakpoint functionality
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: FP_COMP3
    addressOffset: 8212
    description: Holds an address for comparison. The effect of the match 
      depends on the configuration of the FPB and whether the comparator is an 
      instruction address comparator or a literal address comparator
    resetValue: 0
    fields:
      - name: BE
        description: Selects between flashpatch and breakpoint functionality
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: FP_COMP4
    addressOffset: 8216
    description: Holds an address for comparison. The effect of the match 
      depends on the configuration of the FPB and whether the comparator is an 
      instruction address comparator or a literal address comparator
    resetValue: 0
    fields:
      - name: BE
        description: Selects between flashpatch and breakpoint functionality
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: FP_COMP5
    addressOffset: 8220
    description: Holds an address for comparison. The effect of the match 
      depends on the configuration of the FPB and whether the comparator is an 
      instruction address comparator or a literal address comparator
    resetValue: 0
    fields:
      - name: BE
        description: Selects between flashpatch and breakpoint functionality
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: FP_COMP6
    addressOffset: 8224
    description: Holds an address for comparison. The effect of the match 
      depends on the configuration of the FPB and whether the comparator is an 
      instruction address comparator or a literal address comparator
    resetValue: 0
    fields:
      - name: BE
        description: Selects between flashpatch and breakpoint functionality
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: FP_COMP7
    addressOffset: 8228
    description: Holds an address for comparison. The effect of the match 
      depends on the configuration of the FPB and whether the comparator is an 
      instruction address comparator or a literal address comparator
    resetValue: 0
    fields:
      - name: BE
        description: Selects between flashpatch and breakpoint functionality
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: FP_DEVARCH
    addressOffset: 12220
    description: Provides CoreSight discovery information for the FPB
    resetValue: 1198529027
    fields:
      - name: ARCHPART
        description: Defines the architecture of the component
        access: read-only
        bitOffset: 0
        bitWidth: 12
      - name: ARCHVER
        description: Defines the architecture version of the component
        access: read-only
        bitOffset: 12
        bitWidth: 4
      - name: REVISION
        description: Defines the architecture revision of the component
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: PRESENT
        description: Defines that the DEVARCH register is present
        access: read-only
        bitOffset: 20
        bitWidth: 1
      - name: ARCHITECT
        description: Defines the architect of the component. Bits [31:28] are 
          the JEP106 continuation code (JEP106 bank ID, minus 1) and bits 
          [27:21] are the JEP106 ID code.
        access: read-only
        bitOffset: 21
        bitWidth: 11
  - name: FP_DEVTYPE
    addressOffset: 12236
    description: Provides CoreSight discovery information for the FPB
    resetValue: 0
    fields:
      - name: MAJOR
        description: Component major type
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: SUB
        description: Component sub-type
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: FP_PIDR4
    addressOffset: 12240
    description: Provides CoreSight discovery information for the FP
    resetValue: 4
    fields:
      - name: DES_2
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: SIZE
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: FP_PIDR5
    addressOffset: 12244
    description: Provides CoreSight discovery information for the FP
    resetValue: 0
    fields:
      - name: FP_PIDR5
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: FP_PIDR6
    addressOffset: 12248
    description: Provides CoreSight discovery information for the FP
    resetValue: 0
    fields:
      - name: FP_PIDR6
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: FP_PIDR7
    addressOffset: 12252
    description: Provides CoreSight discovery information for the FP
    resetValue: 0
    fields:
      - name: FP_PIDR7
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: FP_PIDR0
    addressOffset: 12256
    description: Provides CoreSight discovery information for the FP
    resetValue: 33
    fields:
      - name: PART_0
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: FP_PIDR1
    addressOffset: 12260
    description: Provides CoreSight discovery information for the FP
    resetValue: 189
    fields:
      - name: PART_1
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: DES_0
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: FP_PIDR2
    addressOffset: 12264
    description: Provides CoreSight discovery information for the FP
    resetValue: 11
    fields:
      - name: DES_1
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 3
      - name: JEDEC
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 3
        bitWidth: 1
      - name: REVISION
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: FP_PIDR3
    addressOffset: 12268
    description: Provides CoreSight discovery information for the FP
    resetValue: 0
    fields:
      - name: CMOD
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: REVAND
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: FP_CIDR0
    addressOffset: 12272
    description: Provides CoreSight discovery information for the FP
    resetValue: 13
    fields:
      - name: PRMBL_0
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: FP_CIDR1
    addressOffset: 12276
    description: Provides CoreSight discovery information for the FP
    resetValue: 144
    fields:
      - name: PRMBL_1
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: CLASS
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: FP_CIDR2
    addressOffset: 12280
    description: Provides CoreSight discovery information for the FP
    resetValue: 5
    fields:
      - name: PRMBL_2
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: FP_CIDR3
    addressOffset: 12284
    description: Provides CoreSight discovery information for the FP
    resetValue: 177
    fields:
      - name: PRMBL_3
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: ICTR
    addressOffset: 57348
    description: Provides information about the interrupt controller
    resetValue: 1
    fields:
      - name: INTLINESNUM
        description: Indicates the number of the highest implemented register in
          each of the NVIC control register sets, or in the case of NVIC_IPR*n, 
          4INTLINESNUM
        access: read-only
        bitOffset: 0
        bitWidth: 4
  - name: ACTLR
    addressOffset: 57352
    description: Provides IMPLEMENTATION DEFINED configuration and control 
      options
    resetValue: 0
    fields:
      - name: DISMCYCINT
        description: Disable dual-issue.
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: DISFOLD
        description: Disable dual-issue.
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: DISOOFP
        description: Disable out-of-order FP instruction completion
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: FPEXCODIS
        description: Disable FPU exception outputs
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: DISITMATBFLUSH
        description: Disable ATB Flush
        access: read-write
        bitOffset: 12
        bitWidth: 1
      - name: EXTEXCLALL
        description: External Exclusives Allowed with no MPU
        access: read-write
        bitOffset: 29
        bitWidth: 1
  - name: SYST_CSR
    addressOffset: 57360
    description: Use the SysTick Control and Status Register to enable the 
      SysTick features.
    resetValue: 0
    fields:
      - name: ENABLE
        description: "Enable SysTick counter: \n                            0 = Counter
          disabled. \n                            1 = Counter enabled."
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: TICKINT
        description: "Enables SysTick exception request: \n                      \
          \      0 = Counting down to zero does not assert the SysTick exception request.\
          \ \n                            1 = Counting down to zero to asserts the
          SysTick exception request."
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: CLKSOURCE
        description: "SysTick clock source. Always reads as one if SYST_CALIB reports
          NOREF. \n                            Selects the SysTick timer clock source:\
          \ \n                            0 = External reference clock. \n       \
          \                     1 = Processor clock."
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: COUNTFLAG
        description: Returns 1 if timer counted to 0 since last time this was 
          read. Clears on read by application or debugger.
        access: read-only
        bitOffset: 16
        bitWidth: 1
  - name: SYST_RVR
    addressOffset: 57364
    description: "Use the SysTick Reload Value Register to specify the start value
      to load into the current value register when the counter reaches 0. It can be
      any value between 0 and 0x00FFFFFF. A start value of 0 is possible, but has
      no effect because the SysTick interrupt and COUNTFLAG are activated when counting
      from 1 to 0. The reset value of this register is UNKNOWN. \n               \
      \     To generate a multi-shot timer with a period of N processor clock cycles,
      use a RELOAD value of N-1. For example, if the SysTick interrupt is required
      every 100 clock pulses, set RELOAD to 99."
    resetValue: 0
    fields:
      - name: RELOAD
        description: Value to load into the SysTick Current Value Register when 
          the counter reaches 0.
        access: read-write
        bitOffset: 0
        bitWidth: 24
  - name: SYST_CVR
    addressOffset: 57368
    description: Use the SysTick Current Value Register to find the current 
      value in the register. The reset value of this register is UNKNOWN.
    resetValue: 0
    fields:
      - name: CURRENT
        description: Reads return the current value of the SysTick counter. This
          register is write-clear. Writing to it with any value clears the 
          register to 0. Clearing this register also clears the COUNTFLAG bit of
          the SysTick Control and Status Register.
        access: read-write
        bitOffset: 0
        bitWidth: 24
  - name: SYST_CALIB
    addressOffset: 57372
    description: Use the SysTick Calibration Value Register to enable software 
      to scale to any required speed using divide and multiply.
    resetValue: 0
    fields:
      - name: TENMS
        description: An optional Reload value to be used for 10ms (100Hz) 
          timing, subject to system clock skew errors. If the value reads as 0, 
          the calibration value is not known.
        access: read-only
        bitOffset: 0
        bitWidth: 24
      - name: SKEW
        description: If reads as 1, the calibration value for 10ms is inexact 
          (due to clock frequency).
        access: read-only
        bitOffset: 30
        bitWidth: 1
      - name: NOREF
        description: If reads as 1, the Reference clock is not provided - the 
          CLKSOURCE bit of the SysTick Control and Status register will be 
          forced to 1 and cannot be cleared to 0.
        access: read-only
        bitOffset: 31
        bitWidth: 1
  - name: NVIC_ISER0
    addressOffset: 57600
    description: Enables or reads the enabled state of each group of 32 
      interrupts
    resetValue: 0
    fields:
      - name: SETENA
        description: For SETENA[m] in NVIC_ISER*n, indicates whether interrupt 
          32*n + m is enabled
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: NVIC_ISER1
    addressOffset: 57604
    description: Enables or reads the enabled state of each group of 32 
      interrupts
    resetValue: 0
    fields:
      - name: SETENA
        description: For SETENA[m] in NVIC_ISER*n, indicates whether interrupt 
          32*n + m is enabled
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: NVIC_ICER0
    addressOffset: 57728
    description: Clears or reads the enabled state of each group of 32 
      interrupts
    resetValue: 0
    fields:
      - name: CLRENA
        description: For CLRENA[m] in NVIC_ICER*n, indicates whether interrupt 
          32*n + m is enabled
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: NVIC_ICER1
    addressOffset: 57732
    description: Clears or reads the enabled state of each group of 32 
      interrupts
    resetValue: 0
    fields:
      - name: CLRENA
        description: For CLRENA[m] in NVIC_ICER*n, indicates whether interrupt 
          32*n + m is enabled
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: NVIC_ISPR0
    addressOffset: 57856
    description: Enables or reads the pending state of each group of 32 
      interrupts
    resetValue: 0
    fields:
      - name: SETPEND
        description: For SETPEND[m] in NVIC_ISPR*n, indicates whether interrupt 
          32*n + m is pending
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: NVIC_ISPR1
    addressOffset: 57860
    description: Enables or reads the pending state of each group of 32 
      interrupts
    resetValue: 0
    fields:
      - name: SETPEND
        description: For SETPEND[m] in NVIC_ISPR*n, indicates whether interrupt 
          32*n + m is pending
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: NVIC_ICPR0
    addressOffset: 57984
    description: Clears or reads the pending state of each group of 32 
      interrupts
    resetValue: 0
    fields:
      - name: CLRPEND
        description: For CLRPEND[m] in NVIC_ICPR*n, indicates whether interrupt 
          32*n + m is pending
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: NVIC_ICPR1
    addressOffset: 57988
    description: Clears or reads the pending state of each group of 32 
      interrupts
    resetValue: 0
    fields:
      - name: CLRPEND
        description: For CLRPEND[m] in NVIC_ICPR*n, indicates whether interrupt 
          32*n + m is pending
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: NVIC_IABR0
    addressOffset: 58112
    description: For each group of 32 interrupts, shows the active state of each
      interrupt
    resetValue: 0
    fields:
      - name: ACTIVE
        description: For ACTIVE[m] in NVIC_IABR*n, indicates the active state 
          for interrupt 32*n+m
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: NVIC_IABR1
    addressOffset: 58116
    description: For each group of 32 interrupts, shows the active state of each
      interrupt
    resetValue: 0
    fields:
      - name: ACTIVE
        description: For ACTIVE[m] in NVIC_IABR*n, indicates the active state 
          for interrupt 32*n+m
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: NVIC_ITNS0
    addressOffset: 58240
    description: For each group of 32 interrupts, determines whether each 
      interrupt targets Non-secure or Secure state
    resetValue: 0
    fields:
      - name: ITNS
        description: For ITNS[m] in NVIC_ITNS*n, `IAAMO the target Security 
          state for interrupt 32*n+m
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: NVIC_ITNS1
    addressOffset: 58244
    description: For each group of 32 interrupts, determines whether each 
      interrupt targets Non-secure or Secure state
    resetValue: 0
    fields:
      - name: ITNS
        description: For ITNS[m] in NVIC_ITNS*n, `IAAMO the target Security 
          state for interrupt 32*n+m
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: NVIC_IPR0
    addressOffset: 58368
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR1
    addressOffset: 58372
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR2
    addressOffset: 58376
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR3
    addressOffset: 58380
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR4
    addressOffset: 58384
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR5
    addressOffset: 58388
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR6
    addressOffset: 58392
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR7
    addressOffset: 58396
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR8
    addressOffset: 58400
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR9
    addressOffset: 58404
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR10
    addressOffset: 58408
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR11
    addressOffset: 58412
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR12
    addressOffset: 58416
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR13
    addressOffset: 58420
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR14
    addressOffset: 58424
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: NVIC_IPR15
    addressOffset: 58428
    description: Sets or reads interrupt priorities
    resetValue: 0
    fields:
      - name: PRI_N0
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+0, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 4
        bitWidth: 4
      - name: PRI_N1
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+1, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 12
        bitWidth: 4
      - name: PRI_N2
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+2, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 20
        bitWidth: 4
      - name: PRI_N3
        description: For register NVIC_IPRn, the priority of interrupt number 
          4*n+3, or RES0 if the PE does not implement this interrupt
        access: read-write
        bitOffset: 28
        bitWidth: 4
  - name: CPUID
    addressOffset: 60672
    description: Provides identification information for the PE, including an 
      implementer code for the device and a device ID number
    resetValue: 1092604432
    fields:
      - name: REVISION
        description: IMPLEMENTATION DEFINED revision number for the device
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: PARTNO
        description: IMPLEMENTATION DEFINED primary part number for the device
        access: read-only
        bitOffset: 4
        bitWidth: 12
      - name: ARCHITECTURE
        description: Defines the Architecture implemented by the PE
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: VARIANT
        description: IMPLEMENTATION DEFINED variant number. Typically, this 
          field is used to distinguish between different product variants, or 
          major revisions of a product
        access: read-only
        bitOffset: 20
        bitWidth: 4
      - name: IMPLEMENTER
        description: This field must hold an implementer code that has been 
          assigned by ARM
        access: read-only
        bitOffset: 24
        bitWidth: 8
  - name: ICSR
    addressOffset: 60676
    description: Controls and provides status information for NMI, PendSV, 
      SysTick and interrupts
    resetValue: 0
    fields:
      - name: VECTACTIVE
        description: The exception number of the current executing exception
        access: read-only
        bitOffset: 0
        bitWidth: 9
      - name: RETTOBASE
        description: In Handler mode, indicates whether there is more than one 
          active exception
        access: read-only
        bitOffset: 11
        bitWidth: 1
      - name: VECTPENDING
        description: The exception number of the highest priority pending and 
          enabled interrupt
        access: read-only
        bitOffset: 12
        bitWidth: 9
      - name: ISRPENDING
        description: Indicates whether an external interrupt, generated by the 
          NVIC, is pending
        access: read-only
        bitOffset: 22
        bitWidth: 1
      - name: ISRPREEMPT
        description: Indicates whether a pending exception will be serviced on 
          exit from debug halt state
        access: read-only
        bitOffset: 23
        bitWidth: 1
      - name: STTNS
        description: Controls whether in a single SysTick implementation, the 
          SysTick is Secure or Non-secure
        access: read-write
        bitOffset: 24
        bitWidth: 1
      - name: PENDSTCLR
        description: Allows the SysTick exception pend state to be cleared 
          `FTSSS
        access: read-write
        bitOffset: 25
        bitWidth: 1
      - name: PENDSTSET
        description: Indicates whether the SysTick `FTSSS exception is pending
        access: read-only
        bitOffset: 26
        bitWidth: 1
      - name: PENDSVCLR
        description: Allows the PendSV exception pend state to be cleared `FTSSS
        access: read-write
        bitOffset: 27
        bitWidth: 1
      - name: PENDSVSET
        description: Indicates whether the PendSV `FTSSS exception is pending
        access: read-only
        bitOffset: 28
        bitWidth: 1
      - name: PENDNMICLR
        description: Allows the NMI exception pend state to be cleared
        access: read-write
        bitOffset: 30
        bitWidth: 1
      - name: PENDNMISET
        description: Indicates whether the NMI exception is pending
        access: read-only
        bitOffset: 31
        bitWidth: 1
  - name: VTOR
    addressOffset: 60680
    description: The VTOR indicates the offset of the vector table base address 
      from memory address 0x00000000.
    resetValue: 0
    fields:
      - name: TBLOFF
        description: Vector table base offset field. It contains bits[31:7] of 
          the offset of the table base from the bottom of the memory map.
        access: read-write
        bitOffset: 7
        bitWidth: 25
  - name: AIRCR
    addressOffset: 60684
    description: 'Use the Application Interrupt and Reset Control Register to: determine
      data endianness, clear all active state information from debug halt mode, request
      a system reset.'
    resetValue: 0
    fields:
      - name: VECTCLRACTIVE
        description: 'Clears all active state information for fixed and configurable
          exceptions. This bit: is self-clearing, can only be set by the DAP when
          the core is halted.  When set: clears all active exception status of the
          processor, forces a return to Thread mode, forces an IPSR of 0. A debugger
          must re-initialize the stack.'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: SYSRESETREQ
        description: Writing 1 to this bit causes the SYSRESETREQ signal to the 
          outer system to be asserted to request a reset. The intention is to 
          force a large system reset of all major components except for debug. 
          The C_HALT bit in the DHCSR is cleared as a result of the system reset
          requested. The debugger does not lose contact with the device.
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: SYSRESETREQS
        description: "System reset request, Secure state only. \n                \
          \            0\tSYSRESETREQ functionality is available to both Security
          states. \n                            1 SYSRESETREQ functionality is only
          available to Secure state."
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: PRIGROUP
        description: "Interrupt priority grouping field. This field determines the
          split of group priority from subpriority. \n                           \
          \ See https://developer.arm.com/documentation/100235/0004/the-cortex-m33-peripherals/system-control-block/application-interrupt-and-reset-control-register?lang=en"
        access: read-write
        bitOffset: 8
        bitWidth: 3
      - name: BFHFNMINS
        description: "BusFault, HardFault, and NMI Non-secure enable. \n         \
          \                   0\tBusFault, HardFault, and NMI are Secure. \n     \
          \                       1\tBusFault and NMI are Non-secure and exceptions
          can target Non-secure HardFault."
        access: read-write
        bitOffset: 13
        bitWidth: 1
      - name: PRIS
        description: "Prioritize Secure exceptions. The value of this bit defines
          whether Secure exception priority boosting is enabled. \n              \
          \              0\tPriority ranges of Secure and Non-secure exceptions are
          identical. \n                            1\tNon-secure exceptions are de-prioritized."
        access: read-write
        bitOffset: 14
        bitWidth: 1
      - name: ENDIANESS
        description: "Data endianness implemented: \n                            0
          = Little-endian."
        access: read-only
        bitOffset: 15
        bitWidth: 1
      - name: VECTKEY
        description: "Register key: \n                            Reads as Unknown\
          \ \n                            On writes, write 0x05FA to VECTKEY, otherwise
          the write is ignored."
        access: read-write
        bitOffset: 16
        bitWidth: 16
  - name: SCR
    addressOffset: 60688
    description: 'System Control Register. Use the System Control Register for power-management
      functions: signal to the system when the processor can enter a low power state,
      control how the processor enters and exits low power states.'
    resetValue: 0
    fields:
      - name: SLEEPONEXIT
        description: "Indicates sleep-on-exit when returning from Handler mode to
          Thread mode: \n                            0 = Do not sleep when returning
          to Thread mode. \n                            1 = Enter sleep, or deep sleep,
          on return from an ISR to Thread mode. \n                            Setting
          this bit to 1 enables an interrupt driven application to avoid returning
          to an empty main application."
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: SLEEPDEEP
        description: "Controls whether the processor uses sleep or deep sleep as its
          low power mode: \n                            0 = Sleep. \n            \
          \                1 = Deep sleep."
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: SLEEPDEEPS
        description: "0 SLEEPDEEP is available to both security states \n        \
          \                    1 SLEEPDEEP is only available to Secure state"
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: SEVONPEND
        description: "Send Event on Pending bit: \n                            0 =
          Only enabled interrupts or events can wakeup the processor, disabled interrupts
          are excluded. \n                            1 = Enabled events and all interrupts,
          including disabled interrupts, can wakeup the processor. \n            \
          \                When an event or interrupt becomes pending, the event signal
          wakes up the processor from WFE. If the \n                            processor
          is not waiting for an event, the event is registered and affects the next
          WFE. \n                            The processor also wakes up on execution
          of an SEV instruction or an external event."
        access: read-write
        bitOffset: 4
        bitWidth: 1
  - name: CCR
    addressOffset: 60692
    description: Sets or returns configuration and control data
    resetValue: 513
    fields:
      - name: RES1_1
        description: Reserved, RES1
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: USERSETMPEND
        description: Determines whether unprivileged accesses are permitted to 
          pend interrupts via the STIR
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: UNALIGN_TRP
        description: Controls the trapping of unaligned word or halfword 
          accesses
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: DIV_0_TRP
        description: Controls the generation of a DIVBYZERO UsageFault when 
          attempting to perform integer division by zero
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: BFHFNMIGN
        description: Determines the effect of precise BusFaults on handlers 
          running at a requested priority less than 0
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: RES1
        description: Reserved, RES1
        access: read-only
        bitOffset: 9
        bitWidth: 1
      - name: STKOFHFNMIGN
        description: Controls the effect of a stack limit violation while 
          executing at a requested priority less than 0
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: DC
        description: Enables data caching of all data accesses to Normal memory 
          `FTSSS
        access: read-only
        bitOffset: 16
        bitWidth: 1
      - name: IC
        description: This is a global enable bit for instruction caches in the 
          selected Security state
        access: read-only
        bitOffset: 17
        bitWidth: 1
      - name: BP
        description: Enables program flow prediction `FTSSS
        access: read-only
        bitOffset: 18
        bitWidth: 1
  - name: SHPR1
    addressOffset: 60696
    description: Sets or returns priority for system handlers 4 - 7
    resetValue: 0
    fields:
      - name: PRI_4_3
        description: Priority of system handler 4, SecureFault
        access: read-write
        bitOffset: 5
        bitWidth: 3
      - name: PRI_5_3
        description: Priority of system handler 5, SecureFault
        access: read-write
        bitOffset: 13
        bitWidth: 3
      - name: PRI_6_3
        description: Priority of system handler 6, SecureFault
        access: read-write
        bitOffset: 21
        bitWidth: 3
      - name: PRI_7_3
        description: Priority of system handler 7, SecureFault
        access: read-write
        bitOffset: 29
        bitWidth: 3
  - name: SHPR2
    addressOffset: 60700
    description: Sets or returns priority for system handlers 8 - 11
    resetValue: 0
    fields:
      - name: PRI_8
        description: Reserved, RES0
        access: read-only
        bitOffset: 0
        bitWidth: 8
      - name: PRI_9
        description: Reserved, RES0
        access: read-only
        bitOffset: 8
        bitWidth: 8
      - name: PRI_10
        description: Reserved, RES0
        access: read-only
        bitOffset: 16
        bitWidth: 8
      - name: PRI_11_3
        description: Priority of system handler 11, SecureFault
        access: read-write
        bitOffset: 29
        bitWidth: 3
  - name: SHPR3
    addressOffset: 60704
    description: Sets or returns priority for system handlers 12 - 15
    resetValue: 0
    fields:
      - name: PRI_12_3
        description: Priority of system handler 12, SecureFault
        access: read-write
        bitOffset: 5
        bitWidth: 3
      - name: PRI_13
        description: Reserved, RES0
        access: read-only
        bitOffset: 8
        bitWidth: 8
      - name: PRI_14_3
        description: Priority of system handler 14, SecureFault
        access: read-write
        bitOffset: 21
        bitWidth: 3
      - name: PRI_15_3
        description: Priority of system handler 15, SecureFault
        access: read-write
        bitOffset: 29
        bitWidth: 3
  - name: SHCSR
    addressOffset: 60708
    description: Provides access to the active and pending status of system 
      exceptions
    resetValue: 0
    fields:
      - name: MEMFAULTACT
        description: '`IAAMO the active state of the MemManage exception `FTSSS'
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: BUSFAULTACT
        description: '`IAAMO the active state of the BusFault exception'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: HARDFAULTACT
        description: Indicates and allows limited modification of the active 
          state of the HardFault exception `FTSSS
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: USGFAULTACT
        description: '`IAAMO the active state of the UsageFault exception `FTSSS'
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: SECUREFAULTACT
        description: '`IAAMO the active state of the SecureFault exception'
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: NMIACT
        description: '`IAAMO the active state of the NMI exception'
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: SVCALLACT
        description: '`IAAMO the active state of the SVCall exception `FTSSS'
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: MONITORACT
        description: '`IAAMO the active state of the DebugMonitor exception'
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: PENDSVACT
        description: '`IAAMO the active state of the PendSV exception `FTSSS'
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: SYSTICKACT
        description: '`IAAMO the active state of the SysTick exception `FTSSS'
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: USGFAULTPENDED
        description: The UsageFault exception is banked between Security states,
          `IAAMO the pending state of the UsageFault exception `FTSSS
        access: read-write
        bitOffset: 12
        bitWidth: 1
      - name: MEMFAULTPENDED
        description: '`IAAMO the pending state of the MemManage exception `FTSSS'
        access: read-write
        bitOffset: 13
        bitWidth: 1
      - name: BUSFAULTPENDED
        description: '`IAAMO the pending state of the BusFault exception'
        access: read-write
        bitOffset: 14
        bitWidth: 1
      - name: SVCALLPENDED
        description: '`IAAMO the pending state of the SVCall exception `FTSSS'
        access: read-write
        bitOffset: 15
        bitWidth: 1
      - name: MEMFAULTENA
        description: '`DW the MemManage exception is enabled `FTSSS'
        access: read-write
        bitOffset: 16
        bitWidth: 1
      - name: BUSFAULTENA
        description: '`DW the BusFault exception is enabled'
        access: read-write
        bitOffset: 17
        bitWidth: 1
      - name: USGFAULTENA
        description: '`DW the UsageFault exception is enabled `FTSSS'
        access: read-write
        bitOffset: 18
        bitWidth: 1
      - name: SECUREFAULTENA
        description: '`DW the SecureFault exception is enabled'
        access: read-write
        bitOffset: 19
        bitWidth: 1
      - name: SECUREFAULTPENDED
        description: '`IAAMO the pending state of the SecureFault exception'
        access: read-write
        bitOffset: 20
        bitWidth: 1
      - name: HARDFAULTPENDED
        description: '`IAAMO the pending state of the HardFault exception `CTTSSS'
        access: read-write
        bitOffset: 21
        bitWidth: 1
  - name: CFSR
    addressOffset: 60712
    description: "Contains the three Configurable Fault Status Registers.\n\n    \
      \                31:16 UFSR: Provides information on UsageFault exceptions\n\
      \n                    15:8 BFSR: Provides information on BusFault exceptions\n\
      \n                    7:0 MMFSR: Provides information on MemManage exceptions"
    resetValue: 0
    fields:
      - name: MMFSR
        description: Provides information on MemManage exceptions
        access: read-write
        bitOffset: 0
        bitWidth: 8
      - name: BFSR_IBUSERR
        description: Records whether a BusFault on an instruction prefetch has 
          occurred
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: BFSR_PRECISERR
        description: Records whether a precise data access error has occurred
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: BFSR_IMPRECISERR
        description: Records whether an imprecise data access error has occurred
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: BFSR_UNSTKERR
        description: Records whether a derived BusFault occurred during 
          exception return unstacking
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: BFSR_STKERR
        description: Records whether a derived BusFault occurred during 
          exception entry stacking
        access: read-write
        bitOffset: 12
        bitWidth: 1
      - name: BFSR_LSPERR
        description: Records whether a BusFault occurred during FP lazy state 
          preservation
        access: read-write
        bitOffset: 13
        bitWidth: 1
      - name: BFSR_BFARVALID
        description: Indicates validity of the contents of the BFAR register
        access: read-write
        bitOffset: 15
        bitWidth: 1
      - name: UFSR_UNDEFINSTR
        description: Sticky flag indicating whether an undefined instruction 
          error has occurred
        access: read-write
        bitOffset: 16
        bitWidth: 1
      - name: UFSR_INVSTATE
        description: Sticky flag indicating whether an EPSR.T or EPSR.IT 
          validity error has occurred
        access: read-write
        bitOffset: 17
        bitWidth: 1
      - name: UFSR_INVPC
        description: Sticky flag indicating whether an integrity check error has
          occurred
        access: read-write
        bitOffset: 18
        bitWidth: 1
      - name: UFSR_NOCP
        description: Sticky flag indicating whether a coprocessor disabled or 
          not present error has occurred
        access: read-write
        bitOffset: 19
        bitWidth: 1
      - name: UFSR_STKOF
        description: Sticky flag indicating whether a stack overflow error has 
          occurred
        access: read-write
        bitOffset: 20
        bitWidth: 1
      - name: UFSR_UNALIGNED
        description: Sticky flag indicating whether an unaligned access error 
          has occurred
        access: read-write
        bitOffset: 24
        bitWidth: 1
      - name: UFSR_DIVBYZERO
        description: Sticky flag indicating whether an integer division by zero 
          error has occurred
        access: read-write
        bitOffset: 25
        bitWidth: 1
  - name: HFSR
    addressOffset: 60716
    description: Shows the cause of any HardFaults
    resetValue: 0
    fields:
      - name: VECTTBL
        description: Indicates when a fault has occurred because of a vector 
          table read error on exception processing
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: FORCED
        description: Indicates that a fault with configurable priority has been 
          escalated to a HardFault exception, because it could not be made 
          active, because of priority, or because it was disabled
        access: read-write
        bitOffset: 30
        bitWidth: 1
      - name: DEBUGEVT
        description: Indicates when a Debug event has occurred
        access: read-write
        bitOffset: 31
        bitWidth: 1
  - name: DFSR
    addressOffset: 60720
    description: Shows which debug event occurred
    resetValue: 0
    fields:
      - name: HALTED
        description: Sticky flag indicating that a Halt request debug event or 
          Step debug event has occurred
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: BKPT
        description: Sticky flag indicating whether a Breakpoint debug event has
          occurred
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: DWTTRAP
        description: Sticky flag indicating whether a Watchpoint debug event has
          occurred
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: VCATCH
        description: Sticky flag indicating whether a Vector catch debug event 
          has occurred
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: EXTERNAL
        description: Sticky flag indicating whether an External debug request 
          debug event has occurred
        access: read-write
        bitOffset: 4
        bitWidth: 1
  - name: MMFAR
    addressOffset: 60724
    description: Shows the address of the memory location that caused an MPU 
      fault
    resetValue: 0
    fields:
      - name: ADDRESS
        description: This register is updated with the address of a location 
          that produced a MemManage fault. The MMFSR shows the cause of the 
          fault, and whether this field is valid. This field is valid only when 
          MMFSR.MMARVALID is set, otherwise it is UNKNOWN
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: BFAR
    addressOffset: 60728
    description: Shows the address associated with a precise data access 
      BusFault
    resetValue: 0
    fields:
      - name: ADDRESS
        description: This register is updated with the address of a location 
          that produced a BusFault. The BFSR shows the reason for the fault. 
          This field is valid only when BFSR.BFARVALID is set, otherwise it is 
          UNKNOWN
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ID_PFR0
    addressOffset: 60736
    description: Gives top-level information about the instruction set supported
      by the PE
    resetValue: 48
    fields:
      - name: STATE0
        description: A32 instruction set support
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: STATE1
        description: T32 instruction set support
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: ID_PFR1
    addressOffset: 60740
    description: Gives information about the programmers' model and Extensions 
      support
    resetValue: 1312
    fields:
      - name: SECURITY
        description: Identifies whether the Security Extension is implemented
        access: read-only
        bitOffset: 4
        bitWidth: 4
      - name: MPROGMOD
        description: Identifies support for the M-Profile programmers' model 
          support
        access: read-only
        bitOffset: 8
        bitWidth: 4
  - name: ID_DFR0
    addressOffset: 60744
    description: Provides top level information about the debug system
    resetValue: 2097152
    fields:
      - name: MPROFDBG
        description: Indicates the supported M-profile debug architecture
        access: read-only
        bitOffset: 20
        bitWidth: 4
  - name: ID_AFR0
    addressOffset: 60748
    description: Provides information about the IMPLEMENTATION DEFINED features 
      of the PE
    resetValue: 0
    fields:
      - name: IMPDEF0
        description: IMPLEMENTATION DEFINED meaning
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: IMPDEF1
        description: IMPLEMENTATION DEFINED meaning
        access: read-only
        bitOffset: 4
        bitWidth: 4
      - name: IMPDEF2
        description: IMPLEMENTATION DEFINED meaning
        access: read-only
        bitOffset: 8
        bitWidth: 4
      - name: IMPDEF3
        description: IMPLEMENTATION DEFINED meaning
        access: read-only
        bitOffset: 12
        bitWidth: 4
  - name: ID_MMFR0
    addressOffset: 60752
    description: Provides information about the implemented memory model and 
      memory management support
    resetValue: 1056576
    fields:
      - name: PMSA
        description: Indicates support for the protected memory system 
          architecture (PMSA)
        access: read-only
        bitOffset: 4
        bitWidth: 4
      - name: OUTERSHR
        description: Indicates the outermost shareability domain implemented
        access: read-only
        bitOffset: 8
        bitWidth: 4
      - name: SHARELVL
        description: Indicates the number of shareability levels implemented
        access: read-only
        bitOffset: 12
        bitWidth: 4
      - name: TCM
        description: Indicates support for tightly coupled memories (TCMs)
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: AUXREG
        description: Indicates support for Auxiliary Control Registers
        access: read-only
        bitOffset: 20
        bitWidth: 4
  - name: ID_MMFR1
    addressOffset: 60756
    description: Provides information about the implemented memory model and 
      memory management support
    resetValue: 0
    fields:
      - name: ID_MMFR1
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ID_MMFR2
    addressOffset: 60760
    description: Provides information about the implemented memory model and 
      memory management support
    resetValue: 16777216
    fields:
      - name: WFISTALL
        description: Indicates the support for Wait For Interrupt (WFI) stalling
        access: read-only
        bitOffset: 24
        bitWidth: 4
  - name: ID_MMFR3
    addressOffset: 60764
    description: Provides information about the implemented memory model and 
      memory management support
    resetValue: 0
    fields:
      - name: CMAINTVA
        description: Indicates the supported cache maintenance operations by 
          address
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: CMAINTSW
        description: Indicates the supported cache maintenance operations by 
          set/way
        access: read-only
        bitOffset: 4
        bitWidth: 4
      - name: BPMAINT
        description: Indicates the supported branch predictor maintenance
        access: read-only
        bitOffset: 8
        bitWidth: 4
  - name: ID_ISAR0
    addressOffset: 60768
    description: Provides information about the instruction set implemented by 
      the PE
    resetValue: 134816512
    fields:
      - name: BITCOUNT
        description: Indicates the supported bit count instructions
        access: read-only
        bitOffset: 4
        bitWidth: 4
      - name: BITFIELD
        description: Indicates the supported bit field instructions
        access: read-only
        bitOffset: 8
        bitWidth: 4
      - name: CMPBRANCH
        description: Indicates the supported combined Compare and Branch 
          instructions
        access: read-only
        bitOffset: 12
        bitWidth: 4
      - name: COPROC
        description: Indicates the supported Coprocessor instructions
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: DEBUG
        description: Indicates the implemented Debug instructions
        access: read-only
        bitOffset: 20
        bitWidth: 4
      - name: DIVIDE
        description: Indicates the supported Divide instructions
        access: read-only
        bitOffset: 24
        bitWidth: 4
  - name: ID_ISAR1
    addressOffset: 60772
    description: Provides information about the instruction set implemented by 
      the PE
    resetValue: 91377664
    fields:
      - name: EXTEND
        description: Indicates the implemented Extend instructions
        access: read-only
        bitOffset: 12
        bitWidth: 4
      - name: IFTHEN
        description: Indicates the implemented If-Then instructions
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: IMMEDIATE
        description: Indicates the implemented for data-processing instructions 
          with long immediates
        access: read-only
        bitOffset: 20
        bitWidth: 4
      - name: INTERWORK
        description: Indicates the implemented Interworking instructions
        access: read-only
        bitOffset: 24
        bitWidth: 4
  - name: ID_ISAR2
    addressOffset: 60776
    description: Provides information about the instruction set implemented by 
      the PE
    resetValue: 806827046
    fields:
      - name: LOADSTORE
        description: Indicates the implemented additional load/store 
          instructions
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: MEMHINT
        description: Indicates the implemented Memory Hint instructions
        access: read-only
        bitOffset: 4
        bitWidth: 4
      - name: MULTIACCESSINT
        description: Indicates the support for interruptible multi-access 
          instructions
        access: read-only
        bitOffset: 8
        bitWidth: 4
      - name: MULT
        description: Indicates the implemented additional Multiply instructions
        access: read-only
        bitOffset: 12
        bitWidth: 4
      - name: MULTS
        description: Indicates the implemented advanced signed Multiply 
          instructions
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: MULTU
        description: Indicates the implemented advanced unsigned Multiply 
          instructions
        access: read-only
        bitOffset: 20
        bitWidth: 4
      - name: REVERSAL
        description: Indicates the implemented Reversal instructions
        access: read-only
        bitOffset: 28
        bitWidth: 4
  - name: ID_ISAR3
    addressOffset: 60780
    description: Provides information about the instruction set implemented by 
      the PE
    resetValue: 126441257
    fields:
      - name: SATURATE
        description: Indicates the implemented saturating instructions
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: SIMD
        description: Indicates the implemented SIMD instructions
        access: read-only
        bitOffset: 4
        bitWidth: 4
      - name: SVC
        description: Indicates the implemented SVC instructions
        access: read-only
        bitOffset: 8
        bitWidth: 4
      - name: SYNCHPRIM
        description: Used in conjunction with ID_ISAR4.SynchPrim_frac to 
          indicate the implemented Synchronization Primitive instructions
        access: read-only
        bitOffset: 12
        bitWidth: 4
      - name: TABBRANCH
        description: Indicates the implemented Table Branch instructions
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: T32COPY
        description: Indicates the support for T32 non flag-setting MOV 
          instructions
        access: read-only
        bitOffset: 20
        bitWidth: 4
      - name: TRUENOP
        description: Indicates the implemented true NOP instructions
        access: read-only
        bitOffset: 24
        bitWidth: 4
  - name: ID_ISAR4
    addressOffset: 60784
    description: Provides information about the instruction set implemented by 
      the PE
    resetValue: 19988786
    fields:
      - name: UNPRIV
        description: Indicates the implemented unprivileged instructions
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: WITHSHIFTS
        description: Indicates the support for writeback addressing modes
        access: read-only
        bitOffset: 4
        bitWidth: 4
      - name: WRITEBACK
        description: Indicates the support for writeback addressing modes
        access: read-only
        bitOffset: 8
        bitWidth: 4
      - name: BARRIER
        description: Indicates the implemented Barrier instructions
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: SYNCPRIM_FRAC
        description: Used in conjunction with ID_ISAR3.SynchPrim to indicate the
          implemented Synchronization Primitive instructions
        access: read-only
        bitOffset: 20
        bitWidth: 4
      - name: PSR_M
        description: Indicates the implemented M profile instructions to modify 
          the PSRs
        access: read-only
        bitOffset: 24
        bitWidth: 4
  - name: ID_ISAR5
    addressOffset: 60788
    description: Provides information about the instruction set implemented by 
      the PE
    resetValue: 0
    fields:
      - name: ID_ISAR5
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: CTR
    addressOffset: 60796
    description: Provides information about the architecture of the caches. CTR 
      is RES0 if CLIDR is zero.
    resetValue: 2147532800
    fields:
      - name: IMINLINE
        description: Log2 of the number of words in the smallest cache line of 
          all the instruction caches that are controlled by the PE
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: RES1_1
        description: Reserved, RES1
        access: read-only
        bitOffset: 14
        bitWidth: 2
      - name: DMINLINE
        description: Log2 of the number of words in the smallest cache line of 
          all the data caches and unified caches that are controlled by the PE
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: ERG
        description: Log2 of the number of words of the maximum size of the 
          reservation granule that has been implemented for the Load-Exclusive 
          and Store-Exclusive instructions
        access: read-only
        bitOffset: 20
        bitWidth: 4
      - name: CWG
        description: Log2 of the number of words of the maximum size of memory 
          that can be overwritten as a result of the eviction of a cache entry 
          that has had a memory location in it modified
        access: read-only
        bitOffset: 24
        bitWidth: 4
      - name: RES1
        description: Reserved, RES1
        access: read-only
        bitOffset: 31
        bitWidth: 1
  - name: CPACR
    addressOffset: 60808
    description: Specifies the access privileges for coprocessors and the FP 
      Extension
    resetValue: 0
    fields:
      - name: CP0
        description: Controls access privileges for coprocessor 0
        access: read-write
        bitOffset: 0
        bitWidth: 2
      - name: CP1
        description: Controls access privileges for coprocessor 1
        access: read-write
        bitOffset: 2
        bitWidth: 2
      - name: CP2
        description: Controls access privileges for coprocessor 2
        access: read-write
        bitOffset: 4
        bitWidth: 2
      - name: CP3
        description: Controls access privileges for coprocessor 3
        access: read-write
        bitOffset: 6
        bitWidth: 2
      - name: CP4
        description: Controls access privileges for coprocessor 4
        access: read-write
        bitOffset: 8
        bitWidth: 2
      - name: CP5
        description: Controls access privileges for coprocessor 5
        access: read-write
        bitOffset: 10
        bitWidth: 2
      - name: CP6
        description: Controls access privileges for coprocessor 6
        access: read-write
        bitOffset: 12
        bitWidth: 2
      - name: CP7
        description: Controls access privileges for coprocessor 7
        access: read-write
        bitOffset: 14
        bitWidth: 2
      - name: CP10
        description: Defines the access rights for the floating-point 
          functionality
        access: read-write
        bitOffset: 20
        bitWidth: 2
      - name: CP11
        description: The value in this field is ignored. If the implementation 
          does not include the FP Extension, this field is RAZ/WI. If the value 
          of this bit is not programmed to the same value as the CP10 field, 
          then the value is UNKNOWN
        access: read-write
        bitOffset: 22
        bitWidth: 2
  - name: NSACR
    addressOffset: 60812
    description: Defines the Non-secure access permissions for both the FP 
      Extension and coprocessors CP0 to CP7
    resetValue: 0
    fields:
      - name: CP0
        description: Enables Non-secure access to coprocessor CP0
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: CP1
        description: Enables Non-secure access to coprocessor CP1
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: CP2
        description: Enables Non-secure access to coprocessor CP2
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: CP3
        description: Enables Non-secure access to coprocessor CP3
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: CP4
        description: Enables Non-secure access to coprocessor CP4
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: CP5
        description: Enables Non-secure access to coprocessor CP5
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: CP6
        description: Enables Non-secure access to coprocessor CP6
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: CP7
        description: Enables Non-secure access to coprocessor CP7
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: CP10
        description: Enables Non-secure access to the Floating-point Extension
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: CP11
        description: Enables Non-secure access to the Floating-point Extension
        access: read-write
        bitOffset: 11
        bitWidth: 1
  - name: MPU_TYPE
    addressOffset: 60816
    description: The MPU Type Register indicates how many regions the MPU `FTSSS
      supports
    resetValue: 2048
    fields:
      - name: SEPARATE
        description: Indicates support for separate instructions and data 
          address regions
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: DREGION
        description: Number of regions supported by the MPU
        access: read-only
        bitOffset: 8
        bitWidth: 8
  - name: MPU_CTRL
    addressOffset: 60820
    description: Enables the MPU and, when the MPU is enabled, controls whether 
      the default memory map is enabled as a background region for privileged 
      accesses, and whether the MPU is enabled for HardFaults, NMIs, and 
      exception handlers when FAULTMASK is set to 1
    resetValue: 0
    fields:
      - name: ENABLE
        description: Enables the MPU
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: HFNMIENA
        description: Controls whether handlers executing with priority less than
          0 access memory with the MPU enabled or disabled. This applies to 
          HardFaults, NMIs, and exception handlers when FAULTMASK is set to 1
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: PRIVDEFENA
        description: Controls whether the default memory map is enabled for 
          privileged software
        access: read-write
        bitOffset: 2
        bitWidth: 1
  - name: MPU_RNR
    addressOffset: 60824
    description: Selects the region currently accessed by MPU_RBAR and MPU_RLAR
    resetValue: 0
    fields:
      - name: REGION
        description: Indicates the memory region accessed by MPU_RBAR and 
          MPU_RLAR
        access: read-write
        bitOffset: 0
        bitWidth: 3
  - name: MPU_RBAR
    addressOffset: 60828
    description: Provides indirect read and write access to the base address of 
      the currently selected MPU region `FTSSS
    resetValue: 0
    fields:
      - name: XN
        description: Defines whether code can be executed from this region
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: AP
        description: Defines the access permissions for this region
        access: read-write
        bitOffset: 1
        bitWidth: 2
      - name: SH
        description: Defines the Shareability domain of this region for Normal 
          memory
        access: read-write
        bitOffset: 3
        bitWidth: 2
      - name: BASE
        description: Contains bits [31:5] of the lower inclusive limit of the 
          selected MPU memory region. This value is zero extended to provide the
          base address to be checked against
        access: read-write
        bitOffset: 5
        bitWidth: 27
  - name: MPU_RLAR
    addressOffset: 60832
    description: Provides indirect read and write access to the limit address of
      the currently selected MPU region `FTSSS
    resetValue: 0
    fields:
      - name: EN
        description: Region enable
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: ATTRINDX
        description: Associates a set of attributes in the MPU_MAIR0 and 
          MPU_MAIR1 fields
        access: read-write
        bitOffset: 1
        bitWidth: 3
      - name: LIMIT
        description: Contains bits [31:5] of the upper inclusive limit of the 
          selected MPU memory region. This value is postfixed with 0x1F to 
          provide the limit address to be checked against
        access: read-write
        bitOffset: 5
        bitWidth: 27
  - name: MPU_RBAR_A1
    addressOffset: 60836
    description: Provides indirect read and write access to the base address of 
      the MPU region selected by MPU_RNR[7:2]:(1[1:0]) `FTSSS
    resetValue: 0
    fields:
      - name: XN
        description: Defines whether code can be executed from this region
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: AP
        description: Defines the access permissions for this region
        access: read-write
        bitOffset: 1
        bitWidth: 2
      - name: SH
        description: Defines the Shareability domain of this region for Normal 
          memory
        access: read-write
        bitOffset: 3
        bitWidth: 2
      - name: BASE
        description: Contains bits [31:5] of the lower inclusive limit of the 
          selected MPU memory region. This value is zero extended to provide the
          base address to be checked against
        access: read-write
        bitOffset: 5
        bitWidth: 27
  - name: MPU_RLAR_A1
    addressOffset: 60840
    description: Provides indirect read and write access to the limit address of
      the currently selected MPU region selected by MPU_RNR[7:2]:(1[1:0]) `FTSSS
    resetValue: 0
    fields:
      - name: EN
        description: Region enable
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: ATTRINDX
        description: Associates a set of attributes in the MPU_MAIR0 and 
          MPU_MAIR1 fields
        access: read-write
        bitOffset: 1
        bitWidth: 3
      - name: LIMIT
        description: Contains bits [31:5] of the upper inclusive limit of the 
          selected MPU memory region. This value is postfixed with 0x1F to 
          provide the limit address to be checked against
        access: read-write
        bitOffset: 5
        bitWidth: 27
  - name: MPU_RBAR_A2
    addressOffset: 60844
    description: Provides indirect read and write access to the base address of 
      the MPU region selected by MPU_RNR[7:2]:(2[1:0]) `FTSSS
    resetValue: 0
    fields:
      - name: XN
        description: Defines whether code can be executed from this region
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: AP
        description: Defines the access permissions for this region
        access: read-write
        bitOffset: 1
        bitWidth: 2
      - name: SH
        description: Defines the Shareability domain of this region for Normal 
          memory
        access: read-write
        bitOffset: 3
        bitWidth: 2
      - name: BASE
        description: Contains bits [31:5] of the lower inclusive limit of the 
          selected MPU memory region. This value is zero extended to provide the
          base address to be checked against
        access: read-write
        bitOffset: 5
        bitWidth: 27
  - name: MPU_RLAR_A2
    addressOffset: 60848
    description: Provides indirect read and write access to the limit address of
      the currently selected MPU region selected by MPU_RNR[7:2]:(2[1:0]) `FTSSS
    resetValue: 0
    fields:
      - name: EN
        description: Region enable
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: ATTRINDX
        description: Associates a set of attributes in the MPU_MAIR0 and 
          MPU_MAIR1 fields
        access: read-write
        bitOffset: 1
        bitWidth: 3
      - name: LIMIT
        description: Contains bits [31:5] of the upper inclusive limit of the 
          selected MPU memory region. This value is postfixed with 0x1F to 
          provide the limit address to be checked against
        access: read-write
        bitOffset: 5
        bitWidth: 27
  - name: MPU_RBAR_A3
    addressOffset: 60852
    description: Provides indirect read and write access to the base address of 
      the MPU region selected by MPU_RNR[7:2]:(3[1:0]) `FTSSS
    resetValue: 0
    fields:
      - name: XN
        description: Defines whether code can be executed from this region
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: AP
        description: Defines the access permissions for this region
        access: read-write
        bitOffset: 1
        bitWidth: 2
      - name: SH
        description: Defines the Shareability domain of this region for Normal 
          memory
        access: read-write
        bitOffset: 3
        bitWidth: 2
      - name: BASE
        description: Contains bits [31:5] of the lower inclusive limit of the 
          selected MPU memory region. This value is zero extended to provide the
          base address to be checked against
        access: read-write
        bitOffset: 5
        bitWidth: 27
  - name: MPU_RLAR_A3
    addressOffset: 60856
    description: Provides indirect read and write access to the limit address of
      the currently selected MPU region selected by MPU_RNR[7:2]:(3[1:0]) `FTSSS
    resetValue: 0
    fields:
      - name: EN
        description: Region enable
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: ATTRINDX
        description: Associates a set of attributes in the MPU_MAIR0 and 
          MPU_MAIR1 fields
        access: read-write
        bitOffset: 1
        bitWidth: 3
      - name: LIMIT
        description: Contains bits [31:5] of the upper inclusive limit of the 
          selected MPU memory region. This value is postfixed with 0x1F to 
          provide the limit address to be checked against
        access: read-write
        bitOffset: 5
        bitWidth: 27
  - name: MPU_MAIR0
    addressOffset: 60864
    description: Along with MPU_MAIR1, provides the memory attribute encodings 
      corresponding to the AttrIndex values
    resetValue: 0
    fields:
      - name: ATTR0
        description: Memory attribute encoding for MPU regions with an AttrIndex
          of 0
        access: read-write
        bitOffset: 0
        bitWidth: 8
      - name: ATTR1
        description: Memory attribute encoding for MPU regions with an AttrIndex
          of 1
        access: read-write
        bitOffset: 8
        bitWidth: 8
      - name: ATTR2
        description: Memory attribute encoding for MPU regions with an AttrIndex
          of 2
        access: read-write
        bitOffset: 16
        bitWidth: 8
      - name: ATTR3
        description: Memory attribute encoding for MPU regions with an AttrIndex
          of 3
        access: read-write
        bitOffset: 24
        bitWidth: 8
  - name: MPU_MAIR1
    addressOffset: 60868
    description: Along with MPU_MAIR0, provides the memory attribute encodings 
      corresponding to the AttrIndex values
    resetValue: 0
    fields:
      - name: ATTR4
        description: Memory attribute encoding for MPU regions with an AttrIndex
          of 4
        access: read-write
        bitOffset: 0
        bitWidth: 8
      - name: ATTR5
        description: Memory attribute encoding for MPU regions with an AttrIndex
          of 5
        access: read-write
        bitOffset: 8
        bitWidth: 8
      - name: ATTR6
        description: Memory attribute encoding for MPU regions with an AttrIndex
          of 6
        access: read-write
        bitOffset: 16
        bitWidth: 8
      - name: ATTR7
        description: Memory attribute encoding for MPU regions with an AttrIndex
          of 7
        access: read-write
        bitOffset: 24
        bitWidth: 8
  - name: SAU_CTRL
    addressOffset: 60880
    description: Allows enabling of the Security Attribution Unit
    resetValue: 0
    fields:
      - name: ENABLE
        description: Enables the SAU
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: ALLNS
        description: When SAU_CTRL.ENABLE is 0 this bit controls if the memory 
          is marked as Non-secure or Secure
        access: read-write
        bitOffset: 1
        bitWidth: 1
  - name: SAU_TYPE
    addressOffset: 60884
    description: Indicates the number of regions implemented by the Security 
      Attribution Unit
    resetValue: 8
    fields:
      - name: SREGION
        description: The number of implemented SAU regions
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: SAU_RNR
    addressOffset: 60888
    description: Selects the region currently accessed by SAU_RBAR and SAU_RLAR
    resetValue: 0
    fields:
      - name: REGION
        description: Indicates the SAU region accessed by SAU_RBAR and SAU_RLAR
        access: read-write
        bitOffset: 0
        bitWidth: 8
  - name: SAU_RBAR
    addressOffset: 60892
    description: Provides indirect read and write access to the base address of 
      the currently selected SAU region
    resetValue: 0
    fields:
      - name: BADDR
        description: Holds bits [31:5] of the base address for the selected SAU 
          region
        access: read-write
        bitOffset: 5
        bitWidth: 27
  - name: SAU_RLAR
    addressOffset: 60896
    description: Provides indirect read and write access to the limit address of
      the currently selected SAU region
    resetValue: 0
    fields:
      - name: ENABLE
        description: SAU region enable
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: NSC
        description: Controls whether Non-secure state is permitted to execute 
          an SG instruction from this region
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: LADDR
        description: Holds bits [31:5] of the limit address for the selected SAU
          region
        access: read-write
        bitOffset: 5
        bitWidth: 27
  - name: SFSR
    addressOffset: 60900
    description: Provides information about any security related faults
    resetValue: 0
    fields:
      - name: INVEP
        description: This bit is set if a function call from the Non-secure 
          state or exception targets a non-SG instruction in the Secure state. 
          This bit is also set if the target address is a SG instruction, but 
          there is no matching SAU/IDAU region with the NSC flag set
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: INVIS
        description: This bit is set if the integrity signature in an exception 
          stack frame is found to be invalid during the unstacking operation
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: INVER
        description: This can be caused by EXC_RETURN.DCRS being set to 0 when 
          returning from an exception in the Non-secure state, or by 
          EXC_RETURN.ES being set to 1 when returning from an exception in the 
          Non-secure state
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: AUVIOL
        description: Sticky flag indicating that an attempt was made to access 
          parts of the address space that are marked as Secure with NS-Req for 
          the transaction set to Non-secure. This bit is not set if the 
          violation occurred during lazy state preservation. See LSPERR
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: INVTRAN
        description: Sticky flag indicating that an exception was raised due to 
          a branch that was not flagged as being domain crossing causing a 
          transition from Secure to Non-secure memory
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: LSPERR
        description: Stick flag indicating that an SAU or IDAU violation 
          occurred during the lazy preservation of floating-point state
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: SFARVALID
        description: This bit is set when the SFAR register contains a valid 
          value. As with similar fields, such as BFSR.BFARVALID and 
          MMFSR.MMARVALID, this bit can be cleared by other exceptions, such as 
          BusFault
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: LSERR
        description: Sticky flag indicating that an error occurred during lazy 
          state activation or deactivation
        access: read-write
        bitOffset: 7
        bitWidth: 1
  - name: SFAR
    addressOffset: 60904
    description: Shows the address of the memory location that caused a Security
      violation
    resetValue: 0
    fields:
      - name: ADDRESS
        description: The address of an access that caused a attribution unit 
          violation. This field is only valid when SFSR.SFARVALID is set. This 
          allows the actual flip flops associated with this register to be 
          shared with other fault address registers. If an implementation 
          chooses to share the storage in this way, care must be taken to not 
          leak Secure address information to the Non-secure state. One way of 
          achieving this is to share the SFAR register with the MMFAR_S 
          register, which is not accessible to the Non-secure state
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: DHCSR
    addressOffset: 60912
    description: Controls halting debug
    resetValue: 0
    fields:
      - name: C_DEBUGEN
        description: Enable Halting debug
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: C_HALT
        description: PE enter Debug state halt request
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: C_STEP
        description: Enable single instruction step
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: C_MASKINTS
        description: When debug is enabled, the debugger can write to this bit 
          to mask PendSV, SysTick and external configurable interrupts
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: C_SNAPSTALL
        description: Allow imprecise entry to Debug state
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: S_REGRDY
        description: Handshake flag to transfers through the DCRDR
        access: read-only
        bitOffset: 16
        bitWidth: 1
      - name: S_HALT
        description: Indicates whether the PE is in Debug state
        access: read-only
        bitOffset: 17
        bitWidth: 1
      - name: S_SLEEP
        description: Indicates whether the PE is sleeping
        access: read-only
        bitOffset: 18
        bitWidth: 1
      - name: S_LOCKUP
        description: Indicates whether the PE is in Lockup state
        access: read-only
        bitOffset: 19
        bitWidth: 1
      - name: S_SDE
        description: Indicates whether Secure invasive debug is allowed
        access: read-only
        bitOffset: 20
        bitWidth: 1
      - name: S_RETIRE_ST
        description: Set to 1 every time the PE retires one of more instructions
        access: read-only
        bitOffset: 24
        bitWidth: 1
      - name: S_RESET_ST
        description: Indicates whether the PE has been reset since the last read
          of the DHCSR
        access: read-only
        bitOffset: 25
        bitWidth: 1
      - name: S_RESTART_ST
        description: Indicates the PE has processed a request to clear 
          DHCSR.C_HALT to 0. That is, either a write to DHCSR that clears 
          DHCSR.C_HALT from 1 to 0, or an External Restart Request
        access: read-only
        bitOffset: 26
        bitWidth: 1
  - name: DCRSR
    addressOffset: 60916
    description: With the DCRDR, provides debug access to the general-purpose 
      registers, special-purpose registers, and the FP extension registers. A 
      write to the DCRSR specifies the register to transfer, whether the 
      transfer is a read or write, and starts the transfer
    resetValue: 0
    fields:
      - name: REGSEL
        description: Specifies the general-purpose register, special-purpose 
          register, or FP register to transfer
        access: read-write
        bitOffset: 0
        bitWidth: 7
      - name: REGWNR
        description: Specifies the access type for the transfer
        access: read-write
        bitOffset: 16
        bitWidth: 1
  - name: DCRDR
    addressOffset: 60920
    description: With the DCRSR, provides debug access to the general-purpose 
      registers, special-purpose registers, and the FP Extension registers. If 
      the Main Extension is implemented, it can also be used for message passing
      between an external debugger and a debug agent running on the PE
    resetValue: 0
    fields:
      - name: DBGTMP
        description: Provides debug access for reading and writing the 
          general-purpose registers, special-purpose registers, and 
          Floating-point Extension registers
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: DEMCR
    addressOffset: 60924
    description: Manages vector catch behavior and DebugMonitor handling when 
      debugging
    resetValue: 0
    fields:
      - name: VC_CORERESET
        description: Enable Reset Vector Catch. This causes a warm reset to halt
          a running system
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: VC_MMERR
        description: Enable halting debug trap on a MemManage exception
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: VC_NOCPERR
        description: Enable halting debug trap on a UsageFault caused by an 
          access to a coprocessor
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: VC_CHKERR
        description: Enable halting debug trap on a UsageFault exception caused 
          by a checking error, for example an alignment check error
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: VC_STATERR
        description: Enable halting debug trap on a UsageFault exception caused 
          by a state information error, for example an Undefined Instruction 
          exception
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: VC_BUSERR
        description: BusFault exception halting debug vector catch enable
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: VC_INTERR
        description: Enable halting debug vector catch for faults during 
          exception entry and return
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: VC_HARDERR
        description: HardFault exception halting debug vector catch enable
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: VC_SFERR
        description: SecureFault exception halting debug vector catch enable
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: MON_EN
        description: Enable the DebugMonitor exception
        access: read-write
        bitOffset: 16
        bitWidth: 1
      - name: MON_PEND
        description: Sets or clears the pending state of the DebugMonitor 
          exception
        access: read-write
        bitOffset: 17
        bitWidth: 1
      - name: MON_STEP
        description: Enable DebugMonitor stepping
        access: read-write
        bitOffset: 18
        bitWidth: 1
      - name: MON_REQ
        description: DebugMonitor semaphore bit
        access: read-write
        bitOffset: 19
        bitWidth: 1
      - name: SDME
        description: Indicates whether the DebugMonitor targets the Secure or 
          the Non-secure state and whether debug events are allowed in Secure 
          state
        access: read-only
        bitOffset: 20
        bitWidth: 1
      - name: TRCENA
        description: Global enable for all DWT and ITM features
        access: read-write
        bitOffset: 24
        bitWidth: 1
  - name: DSCSR
    addressOffset: 60936
    description: Provides control and status information for Secure debug
    resetValue: 0
    fields:
      - name: SBRSELEN
        description: Controls whether the SBRSEL field or the current Security 
          state of the processor selects which version of the memory-mapped 
          Banked registers are accessed to the debugger
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: SBRSEL
        description: If SBRSELEN is 1 this bit selects whether the Non-secure or
          the Secure version of the memory-mapped Banked registers are 
          accessible to the debugger
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: CDS
        description: This field indicates the current Security state of the 
          processor
        access: read-write
        bitOffset: 16
        bitWidth: 1
      - name: CDSKEY
        description: Writes to the CDS bit are ignored unless CDSKEY is 
          concurrently written to zero
        access: read-write
        bitOffset: 17
        bitWidth: 1
  - name: STIR
    addressOffset: 61184
    description: Provides a mechanism for software to generate an interrupt
    resetValue: 0
    fields:
      - name: INTID
        description: Indicates the interrupt to be pended. The value written is 
          (ExceptionNumber - 16)
        access: read-write
        bitOffset: 0
        bitWidth: 9
  - name: FPCCR
    addressOffset: 61236
    description: Holds control data for the Floating-point extension
    resetValue: 536872050
    fields:
      - name: LSPACT
        description: Indicates whether lazy preservation of the floating-point 
          state is active
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: USER
        description: Indicates the privilege level of the software executing 
          when the PE allocated the floating-point stack frame
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: S
        description: Security status of the floating-point context. This bit is 
          only present in the Secure version of the register, and behaves as 
          RAZ/WI when accessed from the Non-secure state. This bit is updated 
          whenever lazy state preservation is activated, or when a 
          floating-point instruction is executed
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: THREAD
        description: Indicates the PE mode when it allocated the floating-point 
          stack frame
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: HFRDY
        description: Indicates whether the software executing when the PE 
          allocated the floating-point stack frame was able to set the HardFault
          exception to pending
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: MMRDY
        description: Indicates whether the software executing when the PE 
          allocated the floating-point stack frame was able to set the MemManage
          exception to pending
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: BFRDY
        description: Indicates whether the software executing when the PE 
          allocated the floating-point stack frame was able to set the BusFault 
          exception to pending
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: SFRDY
        description: Indicates whether the software executing when the PE 
          allocated the floating-point stack frame was able to set the 
          SecureFault exception to pending. This bit is only present in the 
          Secure version of the register, and behaves as RAZ/WI when accessed 
          from the Non-secure state
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: MONRDY
        description: Indicates whether the software executing when the PE 
          allocated the floating-point stack frame was able to set the 
          DebugMonitor exception to pending
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: SPLIMVIOL
        description: This bit is banked between the Security states and 
          indicates whether the floating-point context violates the stack 
          pointer limit that was active when lazy state preservation was 
          activated. SPLIMVIOL modifies the lazy floating-point state 
          preservation behavior
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: UFRDY
        description: Indicates whether the software executing when the PE 
          allocated the floating-point stack frame was able to set the 
          UsageFault exception to pending
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: TS
        description: Treat floating-point registers as Secure enable
        access: read-write
        bitOffset: 26
        bitWidth: 1
      - name: CLRONRETS
        description: This bit controls whether the CLRONRET bit is writeable 
          from the Non-secure state
        access: read-write
        bitOffset: 27
        bitWidth: 1
      - name: CLRONRET
        description: Clear floating-point caller saved registers on exception 
          return
        access: read-write
        bitOffset: 28
        bitWidth: 1
      - name: LSPENS
        description: This bit controls whether the LSPEN bit is writeable from 
          the Non-secure state
        access: read-write
        bitOffset: 29
        bitWidth: 1
      - name: LSPEN
        description: Enables lazy context save of floating-point state
        access: read-write
        bitOffset: 30
        bitWidth: 1
      - name: ASPEN
        description: When this bit is set to 1, execution of a floating-point 
          instruction sets the CONTROL.FPCA bit to 1
        access: read-write
        bitOffset: 31
        bitWidth: 1
  - name: FPCAR
    addressOffset: 61240
    description: Holds the location of the unpopulated floating-point register 
      space allocated on an exception stack frame
    resetValue: 0
    fields:
      - name: ADDRESS
        description: The location of the unpopulated floating-point register 
          space allocated on an exception stack frame
        access: read-write
        bitOffset: 3
        bitWidth: 29
  - name: FPDSCR
    addressOffset: 61244
    description: Holds the default values for the floating-point status control 
      data that the PE assigns to the FPSCR when it creates a new floating-point
      context
    resetValue: 0
    fields:
      - name: RMODE
        description: Default value for FPSCR.RMode
        access: read-write
        bitOffset: 22
        bitWidth: 2
      - name: FZ
        description: Default value for FPSCR.FZ
        access: read-write
        bitOffset: 24
        bitWidth: 1
      - name: DN
        description: Default value for FPSCR.DN
        access: read-write
        bitOffset: 25
        bitWidth: 1
      - name: AHP
        description: Default value for FPSCR.AHP
        access: read-write
        bitOffset: 26
        bitWidth: 1
  - name: MVFR0
    addressOffset: 61248
    description: Describes the features provided by the Floating-point Extension
    resetValue: 1616119297
    fields:
      - name: SIMDREG
        description: Indicates size of FP register file
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: FPSP
        description: Indicates support for FP single-precision operations
        access: read-only
        bitOffset: 4
        bitWidth: 4
      - name: FPDP
        description: Indicates support for FP double-precision operations
        access: read-only
        bitOffset: 8
        bitWidth: 4
      - name: FPDIVIDE
        description: Indicates the support for FP divide operations
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: FPSQRT
        description: Indicates the support for FP square root operations
        access: read-only
        bitOffset: 20
        bitWidth: 4
      - name: FPROUND
        description: Indicates the rounding modes supported by the FP Extension
        access: read-only
        bitOffset: 28
        bitWidth: 4
  - name: MVFR1
    addressOffset: 61252
    description: Describes the features provided by the Floating-point Extension
    resetValue: 2231369865
    fields:
      - name: FPFTZ
        description: Indicates whether subnormals are always flushed-to-zero
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: FPDNAN
        description: Indicates whether the FP hardware implementation supports 
          NaN propagation
        access: read-only
        bitOffset: 4
        bitWidth: 4
      - name: FPHP
        description: Indicates whether the FP Extension implements 
          half-precision FP conversion instructions
        access: read-only
        bitOffset: 24
        bitWidth: 4
      - name: FMAC
        description: Indicates whether the FP Extension implements the fused 
          multiply accumulate instructions
        access: read-only
        bitOffset: 28
        bitWidth: 4
  - name: MVFR2
    addressOffset: 61256
    description: Describes the features provided by the Floating-point Extension
    resetValue: 96
    fields:
      - name: FPMISC
        description: Indicates support for miscellaneous FP features
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: DDEVARCH
    addressOffset: 61372
    description: Provides CoreSight discovery information for the SCS
    resetValue: 1198533124
    fields:
      - name: ARCHPART
        description: Defines the architecture of the component
        access: read-only
        bitOffset: 0
        bitWidth: 12
      - name: ARCHVER
        description: Defines the architecture version of the component
        access: read-only
        bitOffset: 12
        bitWidth: 4
      - name: REVISION
        description: Defines the architecture revision of the component
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: PRESENT
        description: Defines that the DEVARCH register is present
        access: read-only
        bitOffset: 20
        bitWidth: 1
      - name: ARCHITECT
        description: Defines the architect of the component. Bits [31:28] are 
          the JEP106 continuation code (JEP106 bank ID, minus 1) and bits 
          [27:21] are the JEP106 ID code.
        access: read-only
        bitOffset: 21
        bitWidth: 11
  - name: DDEVTYPE
    addressOffset: 61388
    description: Provides CoreSight discovery information for the SCS
    resetValue: 0
    fields:
      - name: MAJOR
        description: CoreSight major type
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: SUB
        description: Component sub-type
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: DPIDR4
    addressOffset: 61392
    description: Provides CoreSight discovery information for the SCS
    resetValue: 4
    fields:
      - name: DES_2
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: SIZE
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: DPIDR5
    addressOffset: 61396
    description: Provides CoreSight discovery information for the SCS
    resetValue: 0
    fields:
      - name: DPIDR5
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: DPIDR6
    addressOffset: 61400
    description: Provides CoreSight discovery information for the SCS
    resetValue: 0
    fields:
      - name: DPIDR6
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: DPIDR7
    addressOffset: 61404
    description: Provides CoreSight discovery information for the SCS
    resetValue: 0
    fields:
      - name: DPIDR7
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: DPIDR0
    addressOffset: 61408
    description: Provides CoreSight discovery information for the SCS
    resetValue: 33
    fields:
      - name: PART_0
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: DPIDR1
    addressOffset: 61412
    description: Provides CoreSight discovery information for the SCS
    resetValue: 189
    fields:
      - name: PART_1
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: DES_0
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: DPIDR2
    addressOffset: 61416
    description: Provides CoreSight discovery information for the SCS
    resetValue: 11
    fields:
      - name: DES_1
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 3
      - name: JEDEC
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 3
        bitWidth: 1
      - name: REVISION
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: DPIDR3
    addressOffset: 61420
    description: Provides CoreSight discovery information for the SCS
    resetValue: 0
    fields:
      - name: CMOD
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: REVAND
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: DCIDR0
    addressOffset: 61424
    description: Provides CoreSight discovery information for the SCS
    resetValue: 13
    fields:
      - name: PRMBL_0
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: DCIDR1
    addressOffset: 61428
    description: Provides CoreSight discovery information for the SCS
    resetValue: 144
    fields:
      - name: PRMBL_1
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: CLASS
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: DCIDR2
    addressOffset: 61432
    description: Provides CoreSight discovery information for the SCS
    resetValue: 5
    fields:
      - name: PRMBL_2
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: DCIDR3
    addressOffset: 61436
    description: Provides CoreSight discovery information for the SCS
    resetValue: 177
    fields:
      - name: PRMBL_3
        description: See CoreSight Architecture Specification
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: TRCPRGCTLR
    addressOffset: 266244
    description: Programming Control Register
    resetValue: 0
    fields:
      - name: EN
        description: Trace Unit Enable
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: TRCSTATR
    addressOffset: 266252
    description: The TRCSTATR indicates the ETM-Teal status
    resetValue: 0
    fields:
      - name: IDLE
        description: Indicates that the trace unit is inactive
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: PMSTABLE
        description: Indicates whether the ETM-Teal registers are stable and can
          be read
        access: read-only
        bitOffset: 1
        bitWidth: 1
  - name: TRCCONFIGR
    addressOffset: 266256
    description: The TRCCONFIGR sets the basic tracing options for the trace 
      unit
    resetValue: 0
    fields:
      - name: BB
        description: Branch broadcast mode
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: CCI
        description: Cycle counting in instruction trace
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: COND
        description: Conditional instruction tracing
        access: read-write
        bitOffset: 5
        bitWidth: 6
      - name: TS
        description: Global timestamp tracing
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: RS
        description: Return stack enable
        access: read-write
        bitOffset: 12
        bitWidth: 1
  - name: TRCEVENTCTL0R
    addressOffset: 266272
    description: The TRCEVENTCTL0R controls the tracing of events in the trace 
      stream. The events also drive the ETM-Teal external outputs.
    resetValue: 0
    fields:
      - name: SEL0
        description: 'Selects the resource number, based on the value of TYPE0: When
          TYPE1 is 0, selects a single selected resource from 0-15 defined by SEL0[2:0].  When
          TYPE1 is 1, selects a Boolean combined resource pair from 0-7 defined by
          SEL0[2:0]'
        access: read-write
        bitOffset: 0
        bitWidth: 3
      - name: TYPE0
        description: Selects the resource type for event 0
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: SEL1
        description: 'Selects the resource number, based on the value of TYPE1: When
          TYPE1 is 0, selects a single selected resource from 0-15 defined by SEL1[2:0].  When
          TYPE1 is 1, selects a Boolean combined resource pair from 0-7 defined by
          SEL1[2:0]'
        access: read-write
        bitOffset: 8
        bitWidth: 3
      - name: TYPE1
        description: Selects the resource type for event 1
        access: read-write
        bitOffset: 15
        bitWidth: 1
  - name: TRCEVENTCTL1R
    addressOffset: 266276
    description: The TRCEVENTCTL1R controls how the events selected by 
      TRCEVENTCTL0R behave
    resetValue: 0
    fields:
      - name: INSTEN0
        description: One bit per event, to enable generation of an event element
          in the instruction trace stream when the selected event occurs
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: INSTEN1
        description: One bit per event, to enable generation of an event element
          in the instruction trace stream when the selected event occurs
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: ATB
        description: ATB enabled
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: LPOVERRIDE
        description: Low power state behavior override
        access: read-write
        bitOffset: 12
        bitWidth: 1
  - name: TRCSTALLCTLR
    addressOffset: 266284
    description: The TRCSTALLCTLR enables ETM-Teal to stall the processor if the
      ETM-Teal FIFO goes over the programmed level to minimize risk of overflow
    resetValue: 0
    fields:
      - name: LEVEL
        description: Threshold at which stalling becomes active. This provides 
          four levels. This level can be varied to optimize the level of 
          invasion caused by stalling, balanced against the risk of a FIFO 
          overflow
        access: read-write
        bitOffset: 2
        bitWidth: 2
      - name: ISTALL
        description: Stall processor based on instruction trace buffer space
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: INSTPRIORITY
        description: Reserved, RES0
        access: read-only
        bitOffset: 10
        bitWidth: 1
  - name: TRCTSCTLR
    addressOffset: 266288
    description: The TRCTSCTLR controls the insertion of global timestamps into 
      the trace stream. A timestamp is always inserted into the instruction 
      trace stream
    resetValue: 0
    fields:
      - name: SEL0
        description: 'Selects the resource number, based on the value of TYPE0: When
          TYPE1 is 0, selects a single selected resource from 0-15 defined by SEL0[2:0].  When
          TYPE1 is 1, selects a Boolean combined resource pair from 0-7 defined by
          SEL0[2:0]'
        access: read-write
        bitOffset: 0
        bitWidth: 2
      - name: TYPE0
        description: Selects the resource type for event 0
        access: read-write
        bitOffset: 7
        bitWidth: 1
  - name: TRCSYNCPR
    addressOffset: 266292
    description: The TRCSYNCPR specifies the period of trace synchronization of 
      the trace streams. TRCSYNCPR defines a number of bytes of trace between 
      requests for trace synchronization. This value is always a power of two
    resetValue: 10
    fields:
      - name: PERIOD
        description: 'Defines the number of bytes of trace between trace synchronization
          requests as a total of the number of bytes generated by the instruction
          stream. The number of bytes is 2N where N is the value of this field: -
          A value of zero disables these periodic trace synchronization requests,
          but does not disable other trace synchronization requests.  - The minimum
          value that can be programmed, other than zero, is 8, providing a minimum
          trace synchronization period of 256 bytes.  - The maximum value is 20, providing
          a maximum trace synchronization period of 2^20 bytes'
        access: read-only
        bitOffset: 0
        bitWidth: 5
  - name: TRCCCCTLR
    addressOffset: 266296
    description: The TRCCCCTLR sets the threshold value for instruction trace 
      cycle counting. The threshold represents the minimum interval between 
      cycle count trace packets
    resetValue: 0
    fields:
      - name: THRESHOLD
        description: Instruction trace cycle count threshold
        access: read-write
        bitOffset: 0
        bitWidth: 12
  - name: TRCVICTLR
    addressOffset: 266368
    description: The TRCVICTLR controls instruction trace filtering
    resetValue: 0
    fields:
      - name: SEL0
        description: 'Selects the resource number, based on the value of TYPE0: When
          TYPE1 is 0, selects a single selected resource from 0-15 defined by SEL0[2:0].  When
          TYPE1 is 1, selects a Boolean combined resource pair from 0-7 defined by
          SEL0[2:0]'
        access: read-write
        bitOffset: 0
        bitWidth: 2
      - name: TYPE0
        description: Selects the resource type for event 0
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: SSSTATUS
        description: Indicates the current status of the start/stop logic
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: TRCRESET
        description: Selects whether a reset exception must always be traced
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: TRCERR
        description: Selects whether a system error exception must always be 
          traced
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: EXLEVEL_S0
        description: In Secure state, each bit controls whether instruction 
          tracing is enabled for the corresponding exception level
        access: read-write
        bitOffset: 16
        bitWidth: 1
      - name: EXLEVEL_S3
        description: In Secure state, each bit controls whether instruction 
          tracing is enabled for the corresponding exception level
        access: read-write
        bitOffset: 19
        bitWidth: 1
  - name: TRCCNTRLDVR0
    addressOffset: 266560
    description: The TRCCNTRLDVR defines the reload value for the reduced 
      function counter
    resetValue: 0
    fields:
      - name: VALUE
        description: Defines the reload value for the counter. This value is 
          loaded into the counter each time the reload event occurs
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: TRCIDR8
    addressOffset: 266624
    description: TRCIDR8
    resetValue: 0
    fields:
      - name: MAXSPEC
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: TRCIDR9
    addressOffset: 266628
    description: TRCIDR9
    resetValue: 0
    fields:
      - name: NUMP0KEY
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: TRCIDR10
    addressOffset: 266632
    description: TRCIDR10
    resetValue: 0
    fields:
      - name: NUMP1KEY
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: TRCIDR11
    addressOffset: 266636
    description: TRCIDR11
    resetValue: 0
    fields:
      - name: NUMP1SPC
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: TRCIDR12
    addressOffset: 266640
    description: TRCIDR12
    resetValue: 1
    fields:
      - name: NUMCONDKEY
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: TRCIDR13
    addressOffset: 266644
    description: TRCIDR13
    resetValue: 0
    fields:
      - name: NUMCONDSPC
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: TRCIMSPEC
    addressOffset: 266688
    description: The TRCIMSPEC shows the presence of any IMPLEMENTATION SPECIFIC
      features, and enables any features that are provided
    resetValue: 0
    fields:
      - name: SUPPORT
        description: Reserved, RES0
        access: read-only
        bitOffset: 0
        bitWidth: 4
  - name: TRCIDR0
    addressOffset: 266720
    description: TRCIDR0
    resetValue: 671090401
    fields:
      - name: RES1
        description: Reserved, RES1
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: INSTP0
        description: reads as `ImpDef
        access: read-only
        bitOffset: 1
        bitWidth: 2
      - name: TRCDATA
        description: reads as `ImpDef
        access: read-only
        bitOffset: 3
        bitWidth: 2
      - name: TRCBB
        description: reads as `ImpDef
        access: read-only
        bitOffset: 5
        bitWidth: 1
      - name: TRCCOND
        description: reads as `ImpDef
        access: read-only
        bitOffset: 6
        bitWidth: 1
      - name: TRCCCI
        description: reads as `ImpDef
        access: read-only
        bitOffset: 7
        bitWidth: 1
      - name: RETSTACK
        description: reads as `ImpDef
        access: read-only
        bitOffset: 9
        bitWidth: 1
      - name: NUMEVENT
        description: reads as `ImpDef
        access: read-only
        bitOffset: 10
        bitWidth: 2
      - name: CONDTYPE
        description: reads as `ImpDef
        access: read-only
        bitOffset: 12
        bitWidth: 2
      - name: QFILT
        description: reads as `ImpDef
        access: read-only
        bitOffset: 14
        bitWidth: 1
      - name: QSUPP
        description: reads as `ImpDef
        access: read-only
        bitOffset: 15
        bitWidth: 2
      - name: TRCEXDATA
        description: reads as `ImpDef
        access: read-only
        bitOffset: 17
        bitWidth: 1
      - name: TSSIZE
        description: reads as `ImpDef
        access: read-only
        bitOffset: 24
        bitWidth: 5
      - name: COMMOPT
        description: reads as `ImpDef
        access: read-only
        bitOffset: 29
        bitWidth: 1
  - name: TRCIDR1
    addressOffset: 266724
    description: TRCIDR1
    resetValue: 1090581537
    fields:
      - name: REVISION
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: TRCARCHMIN
        description: reads as 0b0000
        access: read-only
        bitOffset: 4
        bitWidth: 4
      - name: TRCARCHMAJ
        description: reads as 0b0100
        access: read-only
        bitOffset: 8
        bitWidth: 4
      - name: RES1
        description: Reserved, RES1
        access: read-only
        bitOffset: 12
        bitWidth: 4
      - name: DESIGNER
        description: reads as `ImpDef
        access: read-only
        bitOffset: 24
        bitWidth: 8
  - name: TRCIDR2
    addressOffset: 266728
    description: TRCIDR2
    resetValue: 4
    fields:
      - name: IASIZE
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 5
      - name: CIDSIZE
        description: reads as `ImpDef
        access: read-only
        bitOffset: 5
        bitWidth: 5
      - name: VMIDSIZE
        description: reads as `ImpDef
        access: read-only
        bitOffset: 10
        bitWidth: 5
      - name: DASIZE
        description: reads as `ImpDef
        access: read-only
        bitOffset: 15
        bitWidth: 5
      - name: DVSIZE
        description: reads as `ImpDef
        access: read-only
        bitOffset: 20
        bitWidth: 5
      - name: CCSIZE
        description: reads as `ImpDef
        access: read-only
        bitOffset: 25
        bitWidth: 4
  - name: TRCIDR3
    addressOffset: 266732
    description: TRCIDR3
    resetValue: 252248068
    fields:
      - name: CCITMIN
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 12
      - name: EXLEVEL_S
        description: reads as `ImpDef
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: EXLEVEL_NS
        description: reads as `ImpDef
        access: read-only
        bitOffset: 20
        bitWidth: 4
      - name: TRCERR
        description: reads as `ImpDef
        access: read-only
        bitOffset: 24
        bitWidth: 1
      - name: SYNCPR
        description: reads as `ImpDef
        access: read-only
        bitOffset: 25
        bitWidth: 1
      - name: STALLCTL
        description: reads as `ImpDef
        access: read-only
        bitOffset: 26
        bitWidth: 1
      - name: SYSSTALL
        description: reads as `ImpDef
        access: read-only
        bitOffset: 27
        bitWidth: 1
      - name: NUMPROC
        description: reads as `ImpDef
        access: read-only
        bitOffset: 28
        bitWidth: 3
      - name: NOOVERFLOW
        description: reads as `ImpDef
        access: read-only
        bitOffset: 31
        bitWidth: 1
  - name: TRCIDR4
    addressOffset: 266736
    description: TRCIDR4
    resetValue: 1130496
    fields:
      - name: NUMACPAIRS
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: NUMDVC
        description: reads as `ImpDef
        access: read-only
        bitOffset: 4
        bitWidth: 4
      - name: SUPPDAC
        description: reads as `ImpDef
        access: read-only
        bitOffset: 8
        bitWidth: 1
      - name: NUMPC
        description: reads as `ImpDef
        access: read-only
        bitOffset: 12
        bitWidth: 4
      - name: NUMRSPAIR
        description: reads as `ImpDef
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: NUMSSCC
        description: reads as `ImpDef
        access: read-only
        bitOffset: 20
        bitWidth: 4
      - name: NUMCIDC
        description: reads as `ImpDef
        access: read-only
        bitOffset: 24
        bitWidth: 4
      - name: NUMVMIDC
        description: reads as `ImpDef
        access: read-only
        bitOffset: 28
        bitWidth: 4
  - name: TRCIDR5
    addressOffset: 266740
    description: TRCIDR5
    resetValue: 2428960772
    fields:
      - name: NUMEXTIN
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 9
      - name: NUMEXTINSEL
        description: reads as `ImpDef
        access: read-only
        bitOffset: 9
        bitWidth: 3
      - name: TRACEIDSIZE
        description: reads as 0x07
        access: read-only
        bitOffset: 16
        bitWidth: 6
      - name: ATBTRIG
        description: reads as `ImpDef
        access: read-only
        bitOffset: 22
        bitWidth: 1
      - name: LPOVERRIDE
        description: reads as `ImpDef
        access: read-only
        bitOffset: 23
        bitWidth: 1
      - name: NUMSEQSTATE
        description: reads as `ImpDef
        access: read-only
        bitOffset: 25
        bitWidth: 3
      - name: NUMCNTR
        description: reads as `ImpDef
        access: read-only
        bitOffset: 28
        bitWidth: 3
      - name: REDFUNCNTR
        description: reads as `ImpDef
        access: read-only
        bitOffset: 31
        bitWidth: 1
  - name: TRCIDR6
    addressOffset: 266744
    description: TRCIDR6
    resetValue: 0
    fields:
      - name: TRCIDR6
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: TRCIDR7
    addressOffset: 266748
    description: TRCIDR7
    resetValue: 0
    fields:
      - name: TRCIDR7
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: TRCRSCTLR2
    addressOffset: 266760
    description: The TRCRSCTLR controls the trace resources
    resetValue: 0
    fields:
      - name: SELECT
        description: Selects one or more resources from the wanted group. One 
          bit is provided per resource from the group
        access: read-write
        bitOffset: 0
        bitWidth: 8
      - name: GROUP
        description: Selects a group of resource
        access: read-write
        bitOffset: 16
        bitWidth: 3
      - name: INV
        description: Inverts the selected resources
        access: read-write
        bitOffset: 20
        bitWidth: 1
      - name: PAIRINV
        description: Inverts the result of a combined pair of resources.  This 
          bit is only implemented on the lower register for a pair of resource 
          selectors
        access: read-write
        bitOffset: 21
        bitWidth: 1
  - name: TRCRSCTLR3
    addressOffset: 266764
    description: The TRCRSCTLR controls the trace resources
    resetValue: 0
    fields:
      - name: SELECT
        description: Selects one or more resources from the wanted group. One 
          bit is provided per resource from the group
        access: read-write
        bitOffset: 0
        bitWidth: 8
      - name: GROUP
        description: Selects a group of resource
        access: read-write
        bitOffset: 16
        bitWidth: 3
      - name: INV
        description: Inverts the selected resources
        access: read-write
        bitOffset: 20
        bitWidth: 1
      - name: PAIRINV
        description: Inverts the result of a combined pair of resources.  This 
          bit is only implemented on the lower register for a pair of resource 
          selectors
        access: read-write
        bitOffset: 21
        bitWidth: 1
  - name: TRCSSCSR
    addressOffset: 266912
    description: Controls the corresponding single-shot comparator resource
    resetValue: 0
    fields:
      - name: INST
        description: Reserved, RES0
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: DA
        description: Reserved, RES0
        access: read-only
        bitOffset: 1
        bitWidth: 1
      - name: DV
        description: Reserved, RES0
        access: read-only
        bitOffset: 2
        bitWidth: 1
      - name: PC
        description: Reserved, RES1
        access: read-only
        bitOffset: 3
        bitWidth: 1
      - name: STATUS
        description: Single-shot status bit. Indicates if any of the 
          comparators, that TRCSSCCRn.SAC or TRCSSCCRn.ARC selects, have matched
        access: read-write
        bitOffset: 31
        bitWidth: 1
  - name: TRCSSPCICR
    addressOffset: 266944
    description: Selects the PE comparator inputs for Single-shot control
    resetValue: 0
    fields:
      - name: PC
        description: Selects one or more PE comparator inputs for Single-shot 
          control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is 
          provided for each implemented PE comparator input.  For example, if 
          bit[1] == 1 this selects PE comparator input 1 for Single-shot control
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: TRCPDCR
    addressOffset: 267024
    description: Requests the system to provide power to the trace unit
    resetValue: 0
    fields:
      - name: PU
        description: 'Powerup request bit:'
        access: read-write
        bitOffset: 3
        bitWidth: 1
  - name: TRCPDSR
    addressOffset: 267028
    description: 'Returns the following information about the trace unit: - OS Lock
      status.  - Core power domain status.  - Power interruption status'
    resetValue: 3
    fields:
      - name: POWER
        description: 'Power status bit:'
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: STICKYPD
        description: 'Sticky powerdown status bit. Indicates whether the trace register
          state is valid:'
        access: read-only
        bitOffset: 1
        bitWidth: 1
      - name: OSLK
        description: 'OS Lock status bit:'
        access: read-only
        bitOffset: 5
        bitWidth: 1
  - name: TRCITATBIDR
    addressOffset: 270052
    description: Trace Integration ATB Identification Register
    resetValue: 0
    fields:
      - name: ID
        description: Trace ID
        access: read-write
        bitOffset: 0
        bitWidth: 7
  - name: TRCITIATBINR
    addressOffset: 270068
    description: Trace Integration Instruction ATB In Register
    resetValue: 0
    fields:
      - name: ATREADYM
        description: Integration Mode instruction ATREADYM in
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: AFVALIDM
        description: Integration Mode instruction AFVALIDM in
        access: read-write
        bitOffset: 1
        bitWidth: 1
  - name: TRCITIATBOUTR
    addressOffset: 270076
    description: Trace Integration Instruction ATB Out Register
    resetValue: 0
    fields:
      - name: ATVALID
        description: Integration Mode instruction ATVALID out
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: AFREADY
        description: Integration Mode instruction AFREADY out
        access: read-write
        bitOffset: 1
        bitWidth: 1
  - name: TRCCLAIMSET
    addressOffset: 270240
    description: Claim Tag Set Register
    resetValue: 15
    fields:
      - name: SET0
        description: 'When a write to one of these bits occurs, with the value:'
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: SET1
        description: 'When a write to one of these bits occurs, with the value:'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: SET2
        description: 'When a write to one of these bits occurs, with the value:'
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: SET3
        description: 'When a write to one of these bits occurs, with the value:'
        access: read-write
        bitOffset: 3
        bitWidth: 1
  - name: TRCCLAIMCLR
    addressOffset: 270244
    description: Claim Tag Clear Register
    resetValue: 0
    fields:
      - name: CLR0
        description: 'When a write to one of these bits occurs, with the value:'
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: CLR1
        description: 'When a write to one of these bits occurs, with the value:'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: CLR2
        description: 'When a write to one of these bits occurs, with the value:'
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: CLR3
        description: 'When a write to one of these bits occurs, with the value:'
        access: read-write
        bitOffset: 3
        bitWidth: 1
  - name: TRCAUTHSTATUS
    addressOffset: 270264
    description: Returns the level of tracing that the trace unit can support
    resetValue: 0
    fields:
      - name: NSID
        description: 'Indicates whether the trace unit supports Non-secure invasive
          debug:'
        access: read-only
        bitOffset: 0
        bitWidth: 2
      - name: NSNID
        description: 'Indicates whether the system enables the trace unit to support
          Non-secure non-invasive debug:'
        access: read-only
        bitOffset: 2
        bitWidth: 2
      - name: SID
        description: 'Indicates whether the trace unit supports Secure invasive debug:'
        access: read-only
        bitOffset: 4
        bitWidth: 2
      - name: SNID
        description: 'Indicates whether the system enables the trace unit to support
          Secure non-invasive debug:'
        access: read-only
        bitOffset: 6
        bitWidth: 2
  - name: TRCDEVARCH
    addressOffset: 270268
    description: TRCDEVARCH
    resetValue: 1198672403
    fields:
      - name: ARCHID
        description: reads as 0b0100101000010011
        access: read-only
        bitOffset: 0
        bitWidth: 16
      - name: REVISION
        description: reads as 0b0000
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: PRESENT
        description: reads as 0b1
        access: read-only
        bitOffset: 20
        bitWidth: 1
      - name: ARCHITECT
        description: reads as 0b01000111011
        access: read-only
        bitOffset: 21
        bitWidth: 11
  - name: TRCDEVID
    addressOffset: 270280
    description: TRCDEVID
    resetValue: 0
    fields:
      - name: TRCDEVID
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: TRCDEVTYPE
    addressOffset: 270284
    description: TRCDEVTYPE
    resetValue: 19
    fields:
      - name: MAJOR
        description: reads as 0b0011
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: SUB
        description: reads as 0b0001
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: TRCPIDR4
    addressOffset: 270288
    description: TRCPIDR4
    resetValue: 4
    fields:
      - name: DES_2
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: SIZE
        description: reads as `ImpDef
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: TRCPIDR5
    addressOffset: 270292
    description: TRCPIDR5
    resetValue: 0
    fields:
      - name: TRCPIDR5
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: TRCPIDR6
    addressOffset: 270296
    description: TRCPIDR6
    resetValue: 0
    fields:
      - name: TRCPIDR6
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: TRCPIDR7
    addressOffset: 270300
    description: TRCPIDR7
    resetValue: 0
    fields:
      - name: TRCPIDR7
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: TRCPIDR0
    addressOffset: 270304
    description: TRCPIDR0
    resetValue: 33
    fields:
      - name: PART_0
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: TRCPIDR1
    addressOffset: 270308
    description: TRCPIDR1
    resetValue: 189
    fields:
      - name: PART_0
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: DES_0
        description: reads as `ImpDef
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: TRCPIDR2
    addressOffset: 270312
    description: TRCPIDR2
    resetValue: 43
    fields:
      - name: DES_0
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 3
      - name: JEDEC
        description: reads as 0b1
        access: read-only
        bitOffset: 3
        bitWidth: 1
      - name: REVISION
        description: reads as `ImpDef
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: TRCPIDR3
    addressOffset: 270316
    description: TRCPIDR3
    resetValue: 0
    fields:
      - name: CMOD
        description: reads as `ImpDef
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: REVAND
        description: reads as `ImpDef
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: TRCCIDR0
    addressOffset: 270320
    description: TRCCIDR0
    resetValue: 13
    fields:
      - name: PRMBL_0
        description: reads as 0b00001101
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: TRCCIDR1
    addressOffset: 270324
    description: TRCCIDR1
    resetValue: 144
    fields:
      - name: PRMBL_1
        description: reads as 0b0000
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: CLASS
        description: reads as 0b1001
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: TRCCIDR2
    addressOffset: 270328
    description: TRCCIDR2
    resetValue: 5
    fields:
      - name: PRMBL_2
        description: reads as 0b00000101
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: TRCCIDR3
    addressOffset: 270332
    description: TRCCIDR3
    resetValue: 177
    fields:
      - name: PRMBL_3
        description: reads as 0b10110001
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: CTICONTROL
    addressOffset: 270336
    description: CTI Control Register
    resetValue: 0
    fields:
      - name: GLBEN
        description: Enables or disables the CTI
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: CTIINTACK
    addressOffset: 270352
    description: CTI Interrupt Acknowledge Register
    resetValue: 0
    fields:
      - name: INTACK
        description: Acknowledges the corresponding ctitrigout output. There is 
          one bit of the register for each ctitrigout output. When a 1 is 
          written to a bit in this register, the corresponding ctitrigout is 
          acknowledged, causing it to be cleared.
        access: read-write
        bitOffset: 0
        bitWidth: 8
  - name: CTIAPPSET
    addressOffset: 270356
    description: CTI Application Trigger Set Register
    resetValue: 0
    fields:
      - name: APPSET
        description: Setting a bit HIGH generates a channel event for the 
          selected channel. There is one bit of the register for each channel
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIAPPCLEAR
    addressOffset: 270360
    description: CTI Application Trigger Clear Register
    resetValue: 0
    fields:
      - name: APPCLEAR
        description: Sets the corresponding bits in the CTIAPPSET to 0. There is
          one bit of the register for each channel.
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIAPPPULSE
    addressOffset: 270364
    description: CTI Application Pulse Register
    resetValue: 0
    fields:
      - name: APPULSE
        description: Setting a bit HIGH generates a channel event pulse for the 
          selected channel. There is one bit of the register for each channel.
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIINEN0
    addressOffset: 270368
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGINEN
        description: Enables a cross trigger event to the corresponding channel 
          when a ctitrigin input is activated. There is one bit of the field for
          each of the four channels
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIINEN1
    addressOffset: 270372
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGINEN
        description: Enables a cross trigger event to the corresponding channel 
          when a ctitrigin input is activated. There is one bit of the field for
          each of the four channels
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIINEN2
    addressOffset: 270376
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGINEN
        description: Enables a cross trigger event to the corresponding channel 
          when a ctitrigin input is activated. There is one bit of the field for
          each of the four channels
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIINEN3
    addressOffset: 270380
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGINEN
        description: Enables a cross trigger event to the corresponding channel 
          when a ctitrigin input is activated. There is one bit of the field for
          each of the four channels
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIINEN4
    addressOffset: 270384
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGINEN
        description: Enables a cross trigger event to the corresponding channel 
          when a ctitrigin input is activated. There is one bit of the field for
          each of the four channels
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIINEN5
    addressOffset: 270388
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGINEN
        description: Enables a cross trigger event to the corresponding channel 
          when a ctitrigin input is activated. There is one bit of the field for
          each of the four channels
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIINEN6
    addressOffset: 270392
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGINEN
        description: Enables a cross trigger event to the corresponding channel 
          when a ctitrigin input is activated. There is one bit of the field for
          each of the four channels
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIINEN7
    addressOffset: 270396
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGINEN
        description: Enables a cross trigger event to the corresponding channel 
          when a ctitrigin input is activated. There is one bit of the field for
          each of the four channels
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIOUTEN0
    addressOffset: 270496
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGOUTEN
        description: Enables a cross trigger event to ctitrigout when the 
          corresponding channel is activated. There is one bit of the field for 
          each of the four channels.
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIOUTEN1
    addressOffset: 270500
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGOUTEN
        description: Enables a cross trigger event to ctitrigout when the 
          corresponding channel is activated. There is one bit of the field for 
          each of the four channels.
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIOUTEN2
    addressOffset: 270504
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGOUTEN
        description: Enables a cross trigger event to ctitrigout when the 
          corresponding channel is activated. There is one bit of the field for 
          each of the four channels.
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIOUTEN3
    addressOffset: 270508
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGOUTEN
        description: Enables a cross trigger event to ctitrigout when the 
          corresponding channel is activated. There is one bit of the field for 
          each of the four channels.
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIOUTEN4
    addressOffset: 270512
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGOUTEN
        description: Enables a cross trigger event to ctitrigout when the 
          corresponding channel is activated. There is one bit of the field for 
          each of the four channels.
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIOUTEN5
    addressOffset: 270516
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGOUTEN
        description: Enables a cross trigger event to ctitrigout when the 
          corresponding channel is activated. There is one bit of the field for 
          each of the four channels.
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIOUTEN6
    addressOffset: 270520
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGOUTEN
        description: Enables a cross trigger event to ctitrigout when the 
          corresponding channel is activated. There is one bit of the field for 
          each of the four channels.
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTIOUTEN7
    addressOffset: 270524
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGOUTEN
        description: Enables a cross trigger event to ctitrigout when the 
          corresponding channel is activated. There is one bit of the field for 
          each of the four channels.
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: CTITRIGINSTATUS
    addressOffset: 270640
    description: CTI Trigger to Channel Enable Registers
    resetValue: 0
    fields:
      - name: TRIGINSTATUS
        description: Shows the status of the ctitrigin inputs. There is one bit 
          of the field for each trigger input.Because the register provides a 
          view of the raw ctitrigin inputs, the reset value is UNKNOWN.
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: CTITRIGOUTSTATUS
    addressOffset: 270644
    description: CTI Trigger In Status Register
    resetValue: 0
    fields:
      - name: TRIGOUTSTATUS
        description: Shows the status of the ctitrigout outputs. There is one 
          bit of the field for each trigger output.
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: CTICHINSTATUS
    addressOffset: 270648
    description: CTI Channel In Status Register
    resetValue: 0
    fields:
      - name: CTICHOUTSTATUS
        description: Shows the status of the ctichout outputs. There is one bit 
          of the field for each channel output
        access: read-only
        bitOffset: 0
        bitWidth: 4
  - name: CTIGATE
    addressOffset: 270656
    description: Enable CTI Channel Gate register
    resetValue: 15
    fields:
      - name: CTIGATEEN0
        description: Enable ctichout0. Set to 0 to disable channel propagation.
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: CTIGATEEN1
        description: Enable ctichout1. Set to 0 to disable channel propagation.
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: CTIGATEEN2
        description: Enable ctichout2. Set to 0 to disable channel propagation.
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: CTIGATEEN3
        description: Enable ctichout3. Set to 0 to disable channel propagation.
        access: read-write
        bitOffset: 3
        bitWidth: 1
  - name: ASICCTL
    addressOffset: 270660
    description: External Multiplexer Control register
    resetValue: 0
    fields:
      - name: ASICCTL
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: ITCHOUT
    addressOffset: 274148
    description: Integration Test Channel Output register
    resetValue: 0
    fields:
      - name: CTCHOUT
        description: Sets the value of the ctichout outputs
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: ITTRIGOUT
    addressOffset: 274152
    description: Integration Test Trigger Output register
    resetValue: 0
    fields:
      - name: CTTRIGOUT
        description: Sets the value of the ctitrigout outputs
        access: read-write
        bitOffset: 0
        bitWidth: 8
  - name: ITCHIN
    addressOffset: 274164
    description: Integration Test Channel Input register
    resetValue: 0
    fields:
      - name: CTCHIN
        description: Reads the value of the ctichin inputs.
        access: read-only
        bitOffset: 0
        bitWidth: 4
  - name: ITCTRL
    addressOffset: 274176
    description: Integration Mode Control register
    resetValue: 0
    fields:
      - name: IME
        description: Integration Mode Enable
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: DEVARCH
    addressOffset: 274364
    description: Device Architecture register
    resetValue: 1198529044
    fields:
      - name: ARCHID
        description: Indicates the component
        access: read-only
        bitOffset: 0
        bitWidth: 16
      - name: REVISION
        description: Indicates the architecture revision
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: PRESENT
        description: Indicates whether the DEVARCH register is present
        access: read-only
        bitOffset: 20
        bitWidth: 1
      - name: ARCHITECT
        description: Indicates the component architect
        access: read-only
        bitOffset: 21
        bitWidth: 11
  - name: DEVID
    addressOffset: 274376
    description: Device Configuration register
    resetValue: 264192
    fields:
      - name: EXTMUXNUM
        description: Indicates the number of multiplexers available on Trigger 
          Inputs and Trigger Outputs that are using asicctl. The default value 
          of 0b00000 indicates that no multiplexing is present. This value of 
          this bit depends on the Verilog define EXTMUXNUM that you must change 
          accordingly.
        access: read-only
        bitOffset: 0
        bitWidth: 5
      - name: NUMTRIG
        description: Number of ECT triggers available.
        access: read-only
        bitOffset: 8
        bitWidth: 8
      - name: NUMCH
        description: Number of ECT channels available
        access: read-only
        bitOffset: 16
        bitWidth: 4
  - name: DEVTYPE
    addressOffset: 274380
    description: Device Type Identifier register
    resetValue: 20
    fields:
      - name: MAJOR
        description: Major classification of the type of the debug component as 
          specified in the ARM Architecture Specification for this debug and 
          trace component.
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: SUB
        description: Sub-classification of the type of the debug component as 
          specified in the ARM Architecture Specification within the major 
          classification as specified in the MAJOR field.
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: PIDR4
    addressOffset: 274384
    description: CoreSight Peripheral ID4
    resetValue: 4
    fields:
      - name: DES_2
        description: Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 
          identify the designer of the component.
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: SIZE
        description: Always 0b0000. Indicates that the device only occupies 4KB 
          of memory
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: PIDR5
    addressOffset: 274388
    description: CoreSight Peripheral ID5
    resetValue: 0
    fields:
      - name: PIDR5
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: PIDR6
    addressOffset: 274392
    description: CoreSight Peripheral ID6
    resetValue: 0
    fields:
      - name: PIDR6
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: PIDR7
    addressOffset: 274396
    description: CoreSight Peripheral ID7
    resetValue: 0
    fields:
      - name: PIDR7
        access: read-write
        bitOffset: 0
        bitWidth: 32
  - name: PIDR0
    addressOffset: 274400
    description: CoreSight Peripheral ID0
    resetValue: 33
    fields:
      - name: PART_0
        description: Bits[7:0] of the 12-bit part number of the component. The 
          designer of the component assigns this part number.
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: PIDR1
    addressOffset: 274404
    description: CoreSight Peripheral ID1
    resetValue: 189
    fields:
      - name: PART_1
        description: Bits[11:8] of the 12-bit part number of the component. The 
          designer of the component assigns this part number.
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: DES_0
        description: Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 
          identify the designer of the component.
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: PIDR2
    addressOffset: 274408
    description: CoreSight Peripheral ID2
    resetValue: 11
    fields:
      - name: DES_1
        description: Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 
          identify the designer of the component.
        access: read-only
        bitOffset: 0
        bitWidth: 3
      - name: JEDEC
        description: Always 1. Indicates that the JEDEC-assigned designer ID is 
          used.
        access: read-only
        bitOffset: 3
        bitWidth: 1
      - name: REVISION
        description: This device is at r1p0
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: PIDR3
    addressOffset: 274412
    description: CoreSight Peripheral ID3
    resetValue: 0
    fields:
      - name: CMOD
        description: Customer Modified. Indicates whether the customer has 
          modified the behavior of the component. In most cases, this field is 
          0b0000. Customers change this value when they make authorized 
          modifications to this component.
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: REVAND
        description: Indicates minor errata fixes specific to the revision of 
          the component being used, for example metal fixes after 
          implementation. In most cases, this field is 0b0000. ARM recommends 
          that the component designers ensure that a metal fix can change this 
          field if required, for example, by driving it from registers that 
          reset to 0b0000.
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: CIDR0
    addressOffset: 274416
    description: CoreSight Component ID0
    resetValue: 13
    fields:
      - name: PRMBL_0
        description: Preamble[0]. Contains bits[7:0] of the component 
          identification code
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: CIDR1
    addressOffset: 274420
    description: CoreSight Component ID1
    resetValue: 144
    fields:
      - name: PRMBL_1
        description: Preamble[1]. Contains bits[11:8] of the component 
          identification code.
        access: read-only
        bitOffset: 0
        bitWidth: 4
      - name: CLASS
        description: Class of the component, for example, whether the component 
          is a ROM table or a generic CoreSight component. Contains bits[15:12] 
          of the component identification code.
        access: read-only
        bitOffset: 4
        bitWidth: 4
  - name: CIDR2
    addressOffset: 274424
    description: CoreSight Component ID2
    resetValue: 5
    fields:
      - name: PRMBL_2
        description: Preamble[2]. Contains bits[23:16] of the component 
          identification code.
        access: read-only
        bitOffset: 0
        bitWidth: 8
  - name: CIDR3
    addressOffset: 274428
    description: CoreSight Component ID3
    resetValue: 177
    fields:
      - name: PRMBL_3
        description: Preamble[3]. Contains bits[31:24] of the component 
          identification code.
        access: read-only
        bitOffset: 0
        bitWidth: 8
addressBlocks:
  - offset: 0
    size: 274432
    usage: registers
