// =============================================================================
//
//   @generated @fully-generated
//
//   THIS FILE IS GENERATED!!! DO NOT EDIT MANUALLY. CHANGES ARE LOST.
//
// =============================================================================
//
//  MIT License
//
//  Copyright (c) 2024-2025 nbiotcloud
//
//  Permission is hereby granted, free of charge, to any person obtaining a copy
//  of this software and associated documentation files (the "Software"), to deal
//  in the Software without restriction, including without limitation the rights
//  to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
//  copies of the Software, and to permit persons to whom the Software is
//  furnished to do so, subject to the following conditions:
//
//  The above copyright notice and this permission notice shall be included in all
//  copies or substantial portions of the Software.
//
//  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
//  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
//  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
//  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
//  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
//  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
//  SOFTWARE.
//
// =============================================================================
//
// Library:    tests
// Module:     portgroup_regf
// Data Model: RegfMod
//             tests/test_svmako.py
//
//
// Addressing-Width: data
// Size:             1024x32 (4 KB)
//
//
// Offset    Word                                 Field    Bus/Core    Reset    Const    Impl
// --------  -----------------------------------  -------  ----------  -------  -------  ------
// +0        ctrl
//           [0]                                  .ena     RW/RO       0        False    regf
//           [1]                                  .busy    RO/RW       0        False    core
// +1        rx
//           [width_p-1:0]                        .data0   RO/RW       0x0      False    core
//           [(width_p-1)+width_p:width_p]        .data1   RO/RW       0x0      False    core
//           [(width_p-1)+(3*width_p):3*width_p]  .data2   RO/RW       0x0      False    core
// +2        tx
//           [width_p-1:0]                        .data0   RW/RO       0x0      False    regf
//
//
// Mnemonic    ReadOp    WriteOp
// ----------  --------  ---------
// RO          Read
// RW          Read      Write
//
// =============================================================================

`begin_keywords "1800-2009"
`default_nettype none  // implicit wires are forbidden

module portgroup_regf #(
  parameter integer width_p = 1
) (
  // main_i: Clock and Reset
  input  wire                main_clk_i,                // Clock
  input  wire                main_rst_an_i,             // Async Reset (Low-Active)
  // mem_i
  input  wire                mem_ena_i,                 // Memory Access Enable
  input  wire  [9:0]         mem_addr_i,                // Memory Address
  input  wire                mem_wena_i,                // Memory Write Enable
  input  wire  [31:0]        mem_wdata_i,               // Memory Write Data
  output logic [31:0]        mem_rdata_o,               // Memory Read Data
  output logic               mem_err_o,                 // Memory Access Failed.
  // regf_o
  //   regf_top_o
  //     regf_top_ctrl_ena_o: bus=RW core=RO in_regf=True
  output logic               regf_top_ctrl_ena_rval_o,  // Core Read Value
  //     regf_top_ctrl_busy_o: bus=RO core=RW in_regf=False
  input  wire                regf_top_ctrl_busy_rbus_i, // Bus Read Value
  //   regf_rx_o
  //     regf_rx_ctrl_ena_o: bus=RW core=RO in_regf=True
  output logic               regf_rx_ctrl_ena_rval_o,   // Core Read Value
  //     regf_rx_rx_data0_o: bus=RO core=RW in_regf=False
  input  wire  [width_p-1:0] regf_rx_rx_data0_rbus_i,   // Bus Read Value
  //     regf_rx_rx_data1_o: bus=RO core=RW in_regf=False
  input  wire  [width_p-1:0] regf_rx_rx_data1_rbus_i,   // Bus Read Value
  //     regf_rx_rx_data2_o: bus=RO core=RW in_regf=False
  input  wire  [width_p-1:0] regf_rx_rx_data2_rbus_i,   // Bus Read Value
  //   regf_tx_o
  //     regf_tx_ctrl_ena_o: bus=RW core=RO in_regf=True
  output logic               regf_tx_ctrl_ena_rval_o,   // Core Read Value
  //     regf_tx_tx_data0_o: bus=RW core=RO in_regf=True
  output logic [width_p-1:0] regf_tx_tx_data0_rval_o    // Core Read Value
  // regfword_o
);




  // ------------------------------------------------------
  //  Signals
  // ------------------------------------------------------
  logic               data_ctrl_ena_r; // Word ctrl
  logic [width_p-1:0] data_tx_data0_r; // Word tx
  logic               bus_ctrl_wren_s; // bus word write enables
  logic               bus_tx_wren_s;
  logic [31:0]        wvec_ctrl_s;     // word vectors
  logic [31:0]        wvec_rx_s;
  logic [31:0]        wvec_tx_s;

  always_comb begin: proc_bus_addr_dec
    // defaults
    mem_err_o = 1'b0;
    bus_ctrl_wren_s = 1'b0;
    bus_tx_wren_s   = 1'b0;

    // decode address
    if (mem_ena_i == 1'b1) begin
      case (mem_addr_i)
        10'h000: begin
          bus_ctrl_wren_s = mem_wena_i;
        end
        10'h001: begin
          mem_err_o = mem_wena_i;
        end
        10'h002: begin
          bus_tx_wren_s = mem_wena_i;
        end
        default: begin
          mem_err_o = 1'b1;
        end
      endcase
    end

  end

  // ------------------------------------------------------
  // in-regf storage
  // ------------------------------------------------------
  always_ff @ (posedge main_clk_i or negedge main_rst_an_i) begin: proc_regf_flops
    if (main_rst_an_i == 1'b0) begin
      // Word: ctrl
      data_ctrl_ena_r <= 1'b0;
      // Word: rx
      // Word: tx
      data_tx_data0_r <= {width_p {1'b0}};
    end else begin
      if (bus_ctrl_wren_s == 1'b1) begin
        data_ctrl_ena_r <= mem_wdata_i[0];
      end
      if (bus_tx_wren_s == 1'b1) begin
        data_tx_data0_r <= mem_wdata_i[width_p - 1:0];
      end
    end
  end


  // ------------------------------------------------------
  //  Bus Read-Mux
  // ------------------------------------------------------
  always_comb begin: proc_bus_rd
    if ((mem_ena_i == 1'b1) && (mem_wena_i == 1'b0)) begin
      case (mem_addr_i)
        10'h000: begin
          mem_rdata_o = {30'h00000000, regf_top_ctrl_busy_rbus_i, data_ctrl_ena_r};
        end
        10'h001: begin
          mem_rdata_o = {{32 - (((width_p - 1) + (3 * width_p)) + 1) {1'b0}}, regf_rx_rx_data2_rbus_i, {(3 * width_p) - (((width_p - 1) + width_p) + 1) {1'b0}}, regf_rx_rx_data1_rbus_i, regf_rx_rx_data0_rbus_i};
        end
        10'h002: begin
          mem_rdata_o = {{32 - ((width_p - 1) + 1) {1'b0}}, data_tx_data0_r};
        end
        default: begin
          mem_rdata_o = 32'h00000000;
        end
      endcase
    end else begin
      mem_rdata_o = 32'h00000000;
    end
  end

  // ------------------------------------------------------
  //  Output Assignments
  // ------------------------------------------------------
  assign regf_top_ctrl_ena_rval_o = data_ctrl_ena_r;
  assign regf_rx_ctrl_ena_rval_o  = data_ctrl_ena_r;
  assign regf_tx_ctrl_ena_rval_o  = data_ctrl_ena_r;
  assign regf_tx_tx_data0_rval_o  = data_tx_data0_r;

endmodule // portgroup_regf

`default_nettype wire
`end_keywords

// =============================================================================
//
//   @generated @fully-generated
//
//   THIS FILE IS GENERATED!!! DO NOT EDIT MANUALLY. CHANGES ARE LOST.
//
// =============================================================================
