DDR2_CONTROLLER
===============

An controller for DDR2 on FPGA with vhdl, content testbeach and model.  
----The wr_num or rd_num must be litter than x"0100"----  
----it means you can only read or write one row form this ram----  

ddr2_controller----------95%  
testbeach-------------90%  
sim----------------80%
