

================================================================
== Vivado HLS Report for 'ov7670_diretto'
================================================================
* Date:           Thu Oct  8 16:53:43 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        lettura_diretta
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  41.67|      1.96|        0.01|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    3|    2|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    168|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     93|    -|
|Register         |        -|      -|     100|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     136|    301|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |             Instance            |             Module            | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |ov7670_diretto_AXILiteS_s_axi_U  |ov7670_diretto_AXILiteS_s_axi  |        0|      0|  36|  40|
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |Total                            |                               |        0|      0|  36|  40|
    +---------------------------------+-------------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_fu_206_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp_8_fu_194_p2                 |     +    |      0|  0|  39|          32|           1|
    |ap_block_state4_io              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_196                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_295                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op63_write_state4  |    and   |      0|  0|   2|           1|           1|
    |data_out_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |data_out_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |or_cond1_fu_166_p2              |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_154_p2               |    and   |      0|  0|   2|           1|           1|
    |data_out_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |tmp_2_fu_148_p2                 |   icmp   |      0|  0|  20|          32|           9|
    |tmp_3_fu_160_p2                 |   icmp   |      0|  0|  20|          32|           9|
    |tmp_7_fu_182_p2                 |   icmp   |      0|  0|  20|          32|          11|
    |brmerge_fu_130_p2               |    or    |      0|  0|   2|           1|           1|
    |p_not1_fu_124_p2                |    xor   |      0|  0|   2|           1|           2|
    |p_not_fu_142_p2                 |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 168|         173|          45|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |count_lines             |   9|          2|   32|         64|
    |count_readings          |   9|          2|   32|         64|
    |data_out_V_1_data_out   |   9|          2|    8|         16|
    |data_out_V_1_state      |  15|          3|    2|          6|
    |data_out_V_TDATA_blk_n  |   9|          2|    1|          2|
    |frame_valid_V           |  15|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  93|         19|   77|        160|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   4|   0|    4|          0|
    |brmerge_reg_228         |   1|   0|    1|          0|
    |count_lines             |  32|   0|   32|          0|
    |count_readings          |  32|   0|   32|          0|
    |data_in_assign_fu_60    |   8|   0|    8|          0|
    |data_out_V_1_payload_A  |   8|   0|    8|          0|
    |data_out_V_1_payload_B  |   8|   0|    8|          0|
    |data_out_V_1_sel_rd     |   1|   0|    1|          0|
    |data_out_V_1_sel_wr     |   1|   0|    1|          0|
    |data_out_V_1_state      |   2|   0|    2|          0|
    |first                   |   1|   0|    1|          0|
    |frame_valid_V_preg      |   1|   0|    1|          0|
    |or_cond_reg_232         |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 100|   0|  100|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | ov7670_diretto | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | ov7670_diretto | return value |
|interrupt               | out |    1| ap_ctrl_hs | ov7670_diretto | return value |
|data_in                 |  in |    8|   ap_none  |     data_in    |    scalar    |
|href_V                  |  in |    1|   ap_none  |     href_V     |    scalar    |
|vsync_V                 |  in |    1|   ap_none  |     vsync_V    |    scalar    |
|data_out_V_TDATA        | out |    8|    axis    |   data_out_V   |    pointer   |
|data_out_V_TVALID       | out |    1|    axis    |   data_out_V   |    pointer   |
|data_out_V_TREADY       |  in |    1|    axis    |   data_out_V   |    pointer   |
|line_valid_V            | out |    1|   ap_none  |  line_valid_V  |    pointer   |
|frame_valid_V           | out |    1|   ap_none  |  frame_valid_V |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

