

================================================================
== Vitis HLS Report for 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2'
================================================================
* Date:           Sun Nov  3 23:06:18 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Matmul_op_ver2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_26_2  |      257|      257|         3|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln25_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln25_1"   --->   Operation 9 'read' 'sext_ln25_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln25_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln25"   --->   Operation 10 'read' 'sext_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln25_1_cast = sext i62 %sext_ln25_1_read"   --->   Operation 11 'sext' 'sext_ln25_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln25_cast = sext i62 %sext_ln25_read"   --->   Operation 12 'sext' 'sext_ln25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataB, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 256, void @empty_9, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataA, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 256, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [Matmul_op.cpp:25]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%icmp_ln25 = icmp_eq  i9 %indvar_flatten_load, i9 256" [Matmul_op.cpp:25]   --->   Operation 20 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.77ns)   --->   "%add_ln25 = add i9 %indvar_flatten_load, i9 1" [Matmul_op.cpp:25]   --->   Operation 21 'add' 'add_ln25' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc23, void %for.inc48.preheader.exitStub" [Matmul_op.cpp:25]   --->   Operation 22 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [Matmul_op.cpp:26]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [Matmul_op.cpp:25]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%icmp_ln26 = icmp_eq  i5 %j_load, i5 16" [Matmul_op.cpp:26]   --->   Operation 25 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.41ns)   --->   "%select_ln25 = select i1 %icmp_ln26, i5 0, i5 %j_load" [Matmul_op.cpp:25]   --->   Operation 26 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%add_ln25_1 = add i5 %i_load, i5 1" [Matmul_op.cpp:25]   --->   Operation 27 'add' 'add_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.41ns)   --->   "%select_ln25_1 = select i1 %icmp_ln26, i5 %add_ln25_1, i5 %i_load" [Matmul_op.cpp:25]   --->   Operation 28 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %select_ln25_1" [Matmul_op.cpp:25]   --->   Operation 29 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i5 %select_ln25_1" [Matmul_op.cpp:25]   --->   Operation 30 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i5 %select_ln25" [Matmul_op.cpp:26]   --->   Operation 31 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.74ns)   --->   "%switch_ln27 = switch i4 %trunc_ln26, void %arrayidx107.case.15, i4 0, void %arrayidx107.case.0, i4 1, void %arrayidx107.case.1, i4 2, void %arrayidx107.case.2, i4 3, void %arrayidx107.case.3, i4 4, void %arrayidx107.case.4, i4 5, void %arrayidx107.case.5, i4 6, void %arrayidx107.case.6, i4 7, void %arrayidx107.case.7, i4 8, void %arrayidx107.case.8, i4 9, void %arrayidx107.case.9, i4 10, void %arrayidx107.case.10, i4 11, void %arrayidx107.case.11, i4 12, void %arrayidx107.case.12, i4 13, void %arrayidx107.case.13, i4 14, void %arrayidx107.case.14" [Matmul_op.cpp:27]   --->   Operation 32 'switch' 'switch_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.74>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 33 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 14)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 34 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 13)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 35 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 12)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 36 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 11)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 37 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 10)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 38 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 9)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 39 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 8)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 40 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 7)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 41 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 6)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 42 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 5)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 43 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 4)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 44 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 3)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 45 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 2)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 46 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 47 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 0)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx107.exit" [Matmul_op.cpp:27]   --->   Operation 48 'br' 'br_ln27' <Predicate = (!icmp_ln25 & trunc_ln26 == 15)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 49 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 14)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 50 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 13)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 51 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 12)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 52 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 11)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 53 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 10)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 54 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 9)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 55 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 8)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 56 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 7)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 57 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 6)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 58 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 5)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 59 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 4)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 60 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 3)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 61 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 2)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 62 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 63 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 0)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx189.exit" [Matmul_op.cpp:28]   --->   Operation 64 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln25 == 15)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%AB_local_14_addr = getelementptr i32 %AB_local_14, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 65 'getelementptr' 'AB_local_14_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 14)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_14_addr" [Matmul_op.cpp:29]   --->   Operation 66 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 67 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 14)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%AB_local_13_addr = getelementptr i32 %AB_local_13, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 68 'getelementptr' 'AB_local_13_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 13)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_13_addr" [Matmul_op.cpp:29]   --->   Operation 69 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 70 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 13)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%AB_local_12_addr = getelementptr i32 %AB_local_12, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 71 'getelementptr' 'AB_local_12_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 12)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_12_addr" [Matmul_op.cpp:29]   --->   Operation 72 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 73 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 12)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%AB_local_11_addr = getelementptr i32 %AB_local_11, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 74 'getelementptr' 'AB_local_11_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 11)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_11_addr" [Matmul_op.cpp:29]   --->   Operation 75 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 76 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 11)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%AB_local_10_addr = getelementptr i32 %AB_local_10, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 77 'getelementptr' 'AB_local_10_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 10)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_10_addr" [Matmul_op.cpp:29]   --->   Operation 78 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 79 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 10)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%AB_local_9_addr = getelementptr i32 %AB_local_9, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 80 'getelementptr' 'AB_local_9_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 9)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_9_addr" [Matmul_op.cpp:29]   --->   Operation 81 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 82 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 9)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%AB_local_8_addr = getelementptr i32 %AB_local_8, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 83 'getelementptr' 'AB_local_8_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 8)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_8_addr" [Matmul_op.cpp:29]   --->   Operation 84 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 85 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 8)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%AB_local_7_addr = getelementptr i32 %AB_local_7, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 86 'getelementptr' 'AB_local_7_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 7)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_7_addr" [Matmul_op.cpp:29]   --->   Operation 87 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 88 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 7)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%AB_local_6_addr = getelementptr i32 %AB_local_6, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 89 'getelementptr' 'AB_local_6_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 6)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_6_addr" [Matmul_op.cpp:29]   --->   Operation 90 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 91 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 6)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%AB_local_5_addr = getelementptr i32 %AB_local_5, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 92 'getelementptr' 'AB_local_5_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 5)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_5_addr" [Matmul_op.cpp:29]   --->   Operation 93 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 94 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 5)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%AB_local_4_addr = getelementptr i32 %AB_local_4, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 95 'getelementptr' 'AB_local_4_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 4)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_4_addr" [Matmul_op.cpp:29]   --->   Operation 96 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 97 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 4)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%AB_local_3_addr = getelementptr i32 %AB_local_3, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 98 'getelementptr' 'AB_local_3_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 3)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_3_addr" [Matmul_op.cpp:29]   --->   Operation 99 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 100 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 3)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%AB_local_2_addr = getelementptr i32 %AB_local_2, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 101 'getelementptr' 'AB_local_2_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 2)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_2_addr" [Matmul_op.cpp:29]   --->   Operation 102 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 103 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 2)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%AB_local_1_addr = getelementptr i32 %AB_local_1, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 104 'getelementptr' 'AB_local_1_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 1)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_1_addr" [Matmul_op.cpp:29]   --->   Operation 105 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 106 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 1)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%AB_local_addr = getelementptr i32 %AB_local, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 107 'getelementptr' 'AB_local_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 0)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_addr" [Matmul_op.cpp:29]   --->   Operation 108 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 109 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 0)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%AB_local_15_addr = getelementptr i32 %AB_local_15, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 110 'getelementptr' 'AB_local_15_addr' <Predicate = (!icmp_ln25 & trunc_ln26 == 15)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 0, i4 %AB_local_15_addr" [Matmul_op.cpp:29]   --->   Operation 111 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx2210.exit" [Matmul_op.cpp:29]   --->   Operation 112 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln26 == 15)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.78ns)   --->   "%add_ln26 = add i5 %select_ln25, i5 1" [Matmul_op.cpp:26]   --->   Operation 113 'add' 'add_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln26 = store i9 %add_ln25, i9 %indvar_flatten" [Matmul_op.cpp:26]   --->   Operation 114 'store' 'store_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln26 = store i5 %select_ln25_1, i5 %i" [Matmul_op.cpp:26]   --->   Operation 115 'store' 'store_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln26 = store i5 %add_ln26, i5 %j" [Matmul_op.cpp:26]   --->   Operation 116 'store' 'store_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [Matmul_op.cpp:26]   --->   Operation 117 'br' 'br_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataB"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataA"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%dataA_addr = getelementptr i32 %dataA, i64 %sext_ln25_cast" [Matmul_op.cpp:25]   --->   Operation 120 'getelementptr' 'dataA_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%dataB_addr = getelementptr i32 %dataB, i64 %sext_ln25_1_cast" [Matmul_op.cpp:25]   --->   Operation 121 'getelementptr' 'dataB_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 122 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (7.30ns)   --->   "%dataA_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [Matmul_op.cpp:27]   --->   Operation 123 'read' 'dataA_addr_read' <Predicate = (!icmp_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %dataA_addr_read" [Matmul_op.cpp:27]   --->   Operation 124 'bitcast' 'bitcast_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (7.30ns)   --->   "%dataB_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataB_addr" [Matmul_op.cpp:28]   --->   Operation 125 'read' 'dataB_addr_read' <Predicate = (!icmp_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 126 [1/1] (0.74ns)   --->   "%switch_ln28 = switch i4 %trunc_ln25, void %arrayidx189.case.15, i4 0, void %arrayidx189.case.0, i4 1, void %arrayidx189.case.1, i4 2, void %arrayidx189.case.2, i4 3, void %arrayidx189.case.3, i4 4, void %arrayidx189.case.4, i4 5, void %arrayidx189.case.5, i4 6, void %arrayidx189.case.6, i4 7, void %arrayidx189.case.7, i4 8, void %arrayidx189.case.8, i4 9, void %arrayidx189.case.9, i4 10, void %arrayidx189.case.10, i4 11, void %arrayidx189.case.11, i4 12, void %arrayidx189.case.12, i4 13, void %arrayidx189.case.13, i4 14, void %arrayidx189.case.14" [Matmul_op.cpp:28]   --->   Operation 126 'switch' 'switch_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.74>
ST_2 : Operation 127 [1/1] (0.74ns)   --->   "%switch_ln29 = switch i4 %trunc_ln26, void %arrayidx2210.case.15, i4 0, void %arrayidx2210.case.0, i4 1, void %arrayidx2210.case.1, i4 2, void %arrayidx2210.case.2, i4 3, void %arrayidx2210.case.3, i4 4, void %arrayidx2210.case.4, i4 5, void %arrayidx2210.case.5, i4 6, void %arrayidx2210.case.6, i4 7, void %arrayidx2210.case.7, i4 8, void %arrayidx2210.case.8, i4 9, void %arrayidx2210.case.9, i4 10, void %arrayidx2210.case.10, i4 11, void %arrayidx2210.case.11, i4 12, void %arrayidx2210.case.12, i4 13, void %arrayidx2210.case.13, i4 14, void %arrayidx2210.case.14" [Matmul_op.cpp:29]   --->   Operation 127 'switch' 'switch_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.74>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 198 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_26_2_str"   --->   Operation 128 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 129 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 130 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %select_ln25" [Matmul_op.cpp:25]   --->   Operation 131 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Matmul_op.cpp:26]   --->   Operation 132 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%A_local_14_addr = getelementptr i32 %A_local_14, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 133 'getelementptr' 'A_local_14_addr' <Predicate = (trunc_ln26 == 14)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_14_addr" [Matmul_op.cpp:27]   --->   Operation 134 'store' 'store_ln27' <Predicate = (trunc_ln26 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%A_local_13_addr = getelementptr i32 %A_local_13, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 135 'getelementptr' 'A_local_13_addr' <Predicate = (trunc_ln26 == 13)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_13_addr" [Matmul_op.cpp:27]   --->   Operation 136 'store' 'store_ln27' <Predicate = (trunc_ln26 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%A_local_12_addr = getelementptr i32 %A_local_12, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 137 'getelementptr' 'A_local_12_addr' <Predicate = (trunc_ln26 == 12)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_12_addr" [Matmul_op.cpp:27]   --->   Operation 138 'store' 'store_ln27' <Predicate = (trunc_ln26 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%A_local_11_addr = getelementptr i32 %A_local_11, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 139 'getelementptr' 'A_local_11_addr' <Predicate = (trunc_ln26 == 11)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_11_addr" [Matmul_op.cpp:27]   --->   Operation 140 'store' 'store_ln27' <Predicate = (trunc_ln26 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%A_local_10_addr = getelementptr i32 %A_local_10, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 141 'getelementptr' 'A_local_10_addr' <Predicate = (trunc_ln26 == 10)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_10_addr" [Matmul_op.cpp:27]   --->   Operation 142 'store' 'store_ln27' <Predicate = (trunc_ln26 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%A_local_9_addr = getelementptr i32 %A_local_9, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 143 'getelementptr' 'A_local_9_addr' <Predicate = (trunc_ln26 == 9)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_9_addr" [Matmul_op.cpp:27]   --->   Operation 144 'store' 'store_ln27' <Predicate = (trunc_ln26 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%A_local_8_addr = getelementptr i32 %A_local_8, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 145 'getelementptr' 'A_local_8_addr' <Predicate = (trunc_ln26 == 8)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_8_addr" [Matmul_op.cpp:27]   --->   Operation 146 'store' 'store_ln27' <Predicate = (trunc_ln26 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%A_local_7_addr = getelementptr i32 %A_local_7, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 147 'getelementptr' 'A_local_7_addr' <Predicate = (trunc_ln26 == 7)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_7_addr" [Matmul_op.cpp:27]   --->   Operation 148 'store' 'store_ln27' <Predicate = (trunc_ln26 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%A_local_6_addr = getelementptr i32 %A_local_6, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 149 'getelementptr' 'A_local_6_addr' <Predicate = (trunc_ln26 == 6)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_6_addr" [Matmul_op.cpp:27]   --->   Operation 150 'store' 'store_ln27' <Predicate = (trunc_ln26 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%A_local_5_addr = getelementptr i32 %A_local_5, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 151 'getelementptr' 'A_local_5_addr' <Predicate = (trunc_ln26 == 5)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_5_addr" [Matmul_op.cpp:27]   --->   Operation 152 'store' 'store_ln27' <Predicate = (trunc_ln26 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%A_local_4_addr = getelementptr i32 %A_local_4, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 153 'getelementptr' 'A_local_4_addr' <Predicate = (trunc_ln26 == 4)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_4_addr" [Matmul_op.cpp:27]   --->   Operation 154 'store' 'store_ln27' <Predicate = (trunc_ln26 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%A_local_3_addr = getelementptr i32 %A_local_3, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 155 'getelementptr' 'A_local_3_addr' <Predicate = (trunc_ln26 == 3)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_3_addr" [Matmul_op.cpp:27]   --->   Operation 156 'store' 'store_ln27' <Predicate = (trunc_ln26 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%A_local_2_addr = getelementptr i32 %A_local_2, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 157 'getelementptr' 'A_local_2_addr' <Predicate = (trunc_ln26 == 2)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_2_addr" [Matmul_op.cpp:27]   --->   Operation 158 'store' 'store_ln27' <Predicate = (trunc_ln26 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%A_local_1_addr = getelementptr i32 %A_local_1, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 159 'getelementptr' 'A_local_1_addr' <Predicate = (trunc_ln26 == 1)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_1_addr" [Matmul_op.cpp:27]   --->   Operation 160 'store' 'store_ln27' <Predicate = (trunc_ln26 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%A_local_addr = getelementptr i32 %A_local, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 161 'getelementptr' 'A_local_addr' <Predicate = (trunc_ln26 == 0)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_addr" [Matmul_op.cpp:27]   --->   Operation 162 'store' 'store_ln27' <Predicate = (trunc_ln26 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%A_local_15_addr = getelementptr i32 %A_local_15, i64 0, i64 %zext_ln25" [Matmul_op.cpp:25]   --->   Operation 163 'getelementptr' 'A_local_15_addr' <Predicate = (trunc_ln26 == 15)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.67ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %A_local_15_addr" [Matmul_op.cpp:27]   --->   Operation 164 'store' 'store_ln27' <Predicate = (trunc_ln26 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %dataB_addr_read" [Matmul_op.cpp:28]   --->   Operation 165 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%B_local_addr = getelementptr i32 %B_local, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 166 'getelementptr' 'B_local_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%B_local_1_addr = getelementptr i32 %B_local_1, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 167 'getelementptr' 'B_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%B_local_2_addr = getelementptr i32 %B_local_2, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 168 'getelementptr' 'B_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%B_local_3_addr = getelementptr i32 %B_local_3, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 169 'getelementptr' 'B_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%B_local_4_addr = getelementptr i32 %B_local_4, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 170 'getelementptr' 'B_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%B_local_5_addr = getelementptr i32 %B_local_5, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 171 'getelementptr' 'B_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%B_local_6_addr = getelementptr i32 %B_local_6, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 172 'getelementptr' 'B_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%B_local_7_addr = getelementptr i32 %B_local_7, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 173 'getelementptr' 'B_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%B_local_8_addr = getelementptr i32 %B_local_8, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 174 'getelementptr' 'B_local_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%B_local_9_addr = getelementptr i32 %B_local_9, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 175 'getelementptr' 'B_local_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%B_local_10_addr = getelementptr i32 %B_local_10, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 176 'getelementptr' 'B_local_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%B_local_11_addr = getelementptr i32 %B_local_11, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 177 'getelementptr' 'B_local_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%B_local_12_addr = getelementptr i32 %B_local_12, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 178 'getelementptr' 'B_local_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%B_local_13_addr = getelementptr i32 %B_local_13, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 179 'getelementptr' 'B_local_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%B_local_14_addr = getelementptr i32 %B_local_14, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 180 'getelementptr' 'B_local_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%B_local_15_addr = getelementptr i32 %B_local_15, i64 0, i64 %j_cast" [Matmul_op.cpp:28]   --->   Operation 181 'getelementptr' 'B_local_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_14_addr" [Matmul_op.cpp:28]   --->   Operation 182 'store' 'store_ln28' <Predicate = (trunc_ln25 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 183 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_13_addr" [Matmul_op.cpp:28]   --->   Operation 183 'store' 'store_ln28' <Predicate = (trunc_ln25 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 184 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_12_addr" [Matmul_op.cpp:28]   --->   Operation 184 'store' 'store_ln28' <Predicate = (trunc_ln25 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 185 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_11_addr" [Matmul_op.cpp:28]   --->   Operation 185 'store' 'store_ln28' <Predicate = (trunc_ln25 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 186 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_10_addr" [Matmul_op.cpp:28]   --->   Operation 186 'store' 'store_ln28' <Predicate = (trunc_ln25 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 187 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_9_addr" [Matmul_op.cpp:28]   --->   Operation 187 'store' 'store_ln28' <Predicate = (trunc_ln25 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 188 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_8_addr" [Matmul_op.cpp:28]   --->   Operation 188 'store' 'store_ln28' <Predicate = (trunc_ln25 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 189 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_7_addr" [Matmul_op.cpp:28]   --->   Operation 189 'store' 'store_ln28' <Predicate = (trunc_ln25 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 190 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_6_addr" [Matmul_op.cpp:28]   --->   Operation 190 'store' 'store_ln28' <Predicate = (trunc_ln25 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 191 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_5_addr" [Matmul_op.cpp:28]   --->   Operation 191 'store' 'store_ln28' <Predicate = (trunc_ln25 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 192 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_4_addr" [Matmul_op.cpp:28]   --->   Operation 192 'store' 'store_ln28' <Predicate = (trunc_ln25 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 193 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_3_addr" [Matmul_op.cpp:28]   --->   Operation 193 'store' 'store_ln28' <Predicate = (trunc_ln25 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 194 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_2_addr" [Matmul_op.cpp:28]   --->   Operation 194 'store' 'store_ln28' <Predicate = (trunc_ln25 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 195 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_1_addr" [Matmul_op.cpp:28]   --->   Operation 195 'store' 'store_ln28' <Predicate = (trunc_ln25 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 196 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_addr" [Matmul_op.cpp:28]   --->   Operation 196 'store' 'store_ln28' <Predicate = (trunc_ln25 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 197 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i4 %B_local_15_addr" [Matmul_op.cpp:28]   --->   Operation 197 'store' 'store_ln28' <Predicate = (trunc_ln25 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.419ns
The critical path consists of the following:
	'alloca' operation ('j') [53]  (0.000 ns)
	'load' operation ('j_load', Matmul_op.cpp:26) on local variable 'j' [77]  (0.000 ns)
	'icmp' operation ('icmp_ln26', Matmul_op.cpp:26) [81]  (0.789 ns)
	'select' operation ('select_ln25', Matmul_op.cpp:25) [82]  (0.414 ns)
	'add' operation ('add_ln26', Matmul_op.cpp:26) [293]  (0.789 ns)
	'store' operation ('store_ln26', Matmul_op.cpp:26) of variable 'add_ln26', Matmul_op.cpp:26 on local variable 'j' [296]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('dataB_addr', Matmul_op.cpp:25) [71]  (0.000 ns)
	bus read operation ('dataB_addr_read', Matmul_op.cpp:28) on port 'dataB' (Matmul_op.cpp:28) [159]  (7.300 ns)

 <State 3>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('B_local_14_addr', Matmul_op.cpp:28) [175]  (0.000 ns)
	'store' operation ('store_ln28', Matmul_op.cpp:28) of variable 'bitcast_ln28', Matmul_op.cpp:28 on array 'B_local_14' [179]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
