
miracode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ca58  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ab0  0801cc18  0801cc18  0002cc18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d6c8  0801d6c8  000302d0  2**0
                  CONTENTS
  4 .ARM          00000008  0801d6c8  0801d6c8  0002d6c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d6d0  0801d6d0  000302d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d6d0  0801d6d0  0002d6d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801d6d4  0801d6d4  0002d6d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d0  20000000  0801d6d8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002d00  200002d0  0801d9a8  000302d0  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  20002fd0  0801d9a8  00032fd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004999e  00000000  00000000  00030300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006b45  00000000  00000000  00079c9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003660  00000000  00000000  000807e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000033e0  00000000  00000000  00083e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000358e2  00000000  00000000  00087228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003cda6  00000000  00000000  000bcb0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012a691  00000000  00000000  000f98b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00223f41  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000fe68  00000000  00000000  00223f94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  00233dfc  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  00233ec8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200002d0 	.word	0x200002d0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0801cc00 	.word	0x0801cc00

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200002d4 	.word	0x200002d4
 80001fc:	0801cc00 	.word	0x0801cc00

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c8c:	f000 b974 	b.w	8000f78 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	468e      	mov	lr, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d14d      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb6:	428a      	cmp	r2, r1
 8000cb8:	4694      	mov	ip, r2
 8000cba:	d969      	bls.n	8000d90 <__udivmoddi4+0xe8>
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	b152      	cbz	r2, 8000cd8 <__udivmoddi4+0x30>
 8000cc2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cc6:	f1c2 0120 	rsb	r1, r2, #32
 8000cca:	fa20 f101 	lsr.w	r1, r0, r1
 8000cce:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cd6:	4094      	lsls	r4, r2
 8000cd8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cdc:	0c21      	lsrs	r1, r4, #16
 8000cde:	fbbe f6f8 	udiv	r6, lr, r8
 8000ce2:	fa1f f78c 	uxth.w	r7, ip
 8000ce6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cee:	fb06 f107 	mul.w	r1, r6, r7
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cfe:	f080 811f 	bcs.w	8000f40 <__udivmoddi4+0x298>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 811c 	bls.w	8000f40 <__udivmoddi4+0x298>
 8000d08:	3e02      	subs	r6, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a5b      	subs	r3, r3, r1
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d14:	fb08 3310 	mls	r3, r8, r0, r3
 8000d18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d1c:	fb00 f707 	mul.w	r7, r0, r7
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x92>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d2c:	f080 810a 	bcs.w	8000f44 <__udivmoddi4+0x29c>
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	f240 8107 	bls.w	8000f44 <__udivmoddi4+0x29c>
 8000d36:	4464      	add	r4, ip
 8000d38:	3802      	subs	r0, #2
 8000d3a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d3e:	1be4      	subs	r4, r4, r7
 8000d40:	2600      	movs	r6, #0
 8000d42:	b11d      	cbz	r5, 8000d4c <__udivmoddi4+0xa4>
 8000d44:	40d4      	lsrs	r4, r2
 8000d46:	2300      	movs	r3, #0
 8000d48:	e9c5 4300 	strd	r4, r3, [r5]
 8000d4c:	4631      	mov	r1, r6
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d909      	bls.n	8000d6a <__udivmoddi4+0xc2>
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	f000 80ef 	beq.w	8000f3a <__udivmoddi4+0x292>
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d62:	4630      	mov	r0, r6
 8000d64:	4631      	mov	r1, r6
 8000d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6a:	fab3 f683 	clz	r6, r3
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	d14a      	bne.n	8000e08 <__udivmoddi4+0x160>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d302      	bcc.n	8000d7c <__udivmoddi4+0xd4>
 8000d76:	4282      	cmp	r2, r0
 8000d78:	f200 80f9 	bhi.w	8000f6e <__udivmoddi4+0x2c6>
 8000d7c:	1a84      	subs	r4, r0, r2
 8000d7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d82:	2001      	movs	r0, #1
 8000d84:	469e      	mov	lr, r3
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	d0e0      	beq.n	8000d4c <__udivmoddi4+0xa4>
 8000d8a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d8e:	e7dd      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000d90:	b902      	cbnz	r2, 8000d94 <__udivmoddi4+0xec>
 8000d92:	deff      	udf	#255	; 0xff
 8000d94:	fab2 f282 	clz	r2, r2
 8000d98:	2a00      	cmp	r2, #0
 8000d9a:	f040 8092 	bne.w	8000ec2 <__udivmoddi4+0x21a>
 8000d9e:	eba1 010c 	sub.w	r1, r1, ip
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	2601      	movs	r6, #1
 8000dac:	0c20      	lsrs	r0, r4, #16
 8000dae:	fbb1 f3f7 	udiv	r3, r1, r7
 8000db2:	fb07 1113 	mls	r1, r7, r3, r1
 8000db6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dba:	fb0e f003 	mul.w	r0, lr, r3
 8000dbe:	4288      	cmp	r0, r1
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x12c>
 8000dc2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x12a>
 8000dcc:	4288      	cmp	r0, r1
 8000dce:	f200 80cb 	bhi.w	8000f68 <__udivmoddi4+0x2c0>
 8000dd2:	4643      	mov	r3, r8
 8000dd4:	1a09      	subs	r1, r1, r0
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ddc:	fb07 1110 	mls	r1, r7, r0, r1
 8000de0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000de4:	fb0e fe00 	mul.w	lr, lr, r0
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x156>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000df4:	d202      	bcs.n	8000dfc <__udivmoddi4+0x154>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f200 80bb 	bhi.w	8000f72 <__udivmoddi4+0x2ca>
 8000dfc:	4608      	mov	r0, r1
 8000dfe:	eba4 040e 	sub.w	r4, r4, lr
 8000e02:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e06:	e79c      	b.n	8000d42 <__udivmoddi4+0x9a>
 8000e08:	f1c6 0720 	rsb	r7, r6, #32
 8000e0c:	40b3      	lsls	r3, r6
 8000e0e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e12:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e16:	fa20 f407 	lsr.w	r4, r0, r7
 8000e1a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e1e:	431c      	orrs	r4, r3
 8000e20:	40f9      	lsrs	r1, r7
 8000e22:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e26:	fa00 f306 	lsl.w	r3, r0, r6
 8000e2a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e2e:	0c20      	lsrs	r0, r4, #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fb09 1118 	mls	r1, r9, r8, r1
 8000e38:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e3c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e40:	4288      	cmp	r0, r1
 8000e42:	fa02 f206 	lsl.w	r2, r2, r6
 8000e46:	d90b      	bls.n	8000e60 <__udivmoddi4+0x1b8>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e50:	f080 8088 	bcs.w	8000f64 <__udivmoddi4+0x2bc>
 8000e54:	4288      	cmp	r0, r1
 8000e56:	f240 8085 	bls.w	8000f64 <__udivmoddi4+0x2bc>
 8000e5a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e68:	fb09 1110 	mls	r1, r9, r0, r1
 8000e6c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e70:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e74:	458e      	cmp	lr, r1
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x1e2>
 8000e78:	eb1c 0101 	adds.w	r1, ip, r1
 8000e7c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e80:	d26c      	bcs.n	8000f5c <__udivmoddi4+0x2b4>
 8000e82:	458e      	cmp	lr, r1
 8000e84:	d96a      	bls.n	8000f5c <__udivmoddi4+0x2b4>
 8000e86:	3802      	subs	r0, #2
 8000e88:	4461      	add	r1, ip
 8000e8a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e8e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e92:	eba1 010e 	sub.w	r1, r1, lr
 8000e96:	42a1      	cmp	r1, r4
 8000e98:	46c8      	mov	r8, r9
 8000e9a:	46a6      	mov	lr, r4
 8000e9c:	d356      	bcc.n	8000f4c <__udivmoddi4+0x2a4>
 8000e9e:	d053      	beq.n	8000f48 <__udivmoddi4+0x2a0>
 8000ea0:	b15d      	cbz	r5, 8000eba <__udivmoddi4+0x212>
 8000ea2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ea6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eaa:	fa01 f707 	lsl.w	r7, r1, r7
 8000eae:	fa22 f306 	lsr.w	r3, r2, r6
 8000eb2:	40f1      	lsrs	r1, r6
 8000eb4:	431f      	orrs	r7, r3
 8000eb6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eba:	2600      	movs	r6, #0
 8000ebc:	4631      	mov	r1, r6
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	f1c2 0320 	rsb	r3, r2, #32
 8000ec6:	40d8      	lsrs	r0, r3
 8000ec8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ecc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ed0:	4091      	lsls	r1, r2
 8000ed2:	4301      	orrs	r1, r0
 8000ed4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed8:	fa1f fe8c 	uxth.w	lr, ip
 8000edc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ee0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ee4:	0c0b      	lsrs	r3, r1, #16
 8000ee6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eea:	fb00 f60e 	mul.w	r6, r0, lr
 8000eee:	429e      	cmp	r6, r3
 8000ef0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ef4:	d908      	bls.n	8000f08 <__udivmoddi4+0x260>
 8000ef6:	eb1c 0303 	adds.w	r3, ip, r3
 8000efa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000efe:	d22f      	bcs.n	8000f60 <__udivmoddi4+0x2b8>
 8000f00:	429e      	cmp	r6, r3
 8000f02:	d92d      	bls.n	8000f60 <__udivmoddi4+0x2b8>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4463      	add	r3, ip
 8000f08:	1b9b      	subs	r3, r3, r6
 8000f0a:	b289      	uxth	r1, r1
 8000f0c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f10:	fb07 3316 	mls	r3, r7, r6, r3
 8000f14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f18:	fb06 f30e 	mul.w	r3, r6, lr
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x28a>
 8000f20:	eb1c 0101 	adds.w	r1, ip, r1
 8000f24:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f28:	d216      	bcs.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	d914      	bls.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2e:	3e02      	subs	r6, #2
 8000f30:	4461      	add	r1, ip
 8000f32:	1ac9      	subs	r1, r1, r3
 8000f34:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f38:	e738      	b.n	8000dac <__udivmoddi4+0x104>
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e705      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e3      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6f8      	b.n	8000d3a <__udivmoddi4+0x92>
 8000f48:	454b      	cmp	r3, r9
 8000f4a:	d2a9      	bcs.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f4c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f50:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7a3      	b.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f58:	4646      	mov	r6, r8
 8000f5a:	e7ea      	b.n	8000f32 <__udivmoddi4+0x28a>
 8000f5c:	4620      	mov	r0, r4
 8000f5e:	e794      	b.n	8000e8a <__udivmoddi4+0x1e2>
 8000f60:	4640      	mov	r0, r8
 8000f62:	e7d1      	b.n	8000f08 <__udivmoddi4+0x260>
 8000f64:	46d0      	mov	r8, sl
 8000f66:	e77b      	b.n	8000e60 <__udivmoddi4+0x1b8>
 8000f68:	3b02      	subs	r3, #2
 8000f6a:	4461      	add	r1, ip
 8000f6c:	e732      	b.n	8000dd4 <__udivmoddi4+0x12c>
 8000f6e:	4630      	mov	r0, r6
 8000f70:	e709      	b.n	8000d86 <__udivmoddi4+0xde>
 8000f72:	4464      	add	r4, ip
 8000f74:	3802      	subs	r0, #2
 8000f76:	e742      	b.n	8000dfe <__udivmoddi4+0x156>

08000f78 <__aeabi_idiv0>:
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop

08000f7c <bmp3_init>:
 *  @brief This API is the entry point.
 *  It performs the selection of I2C/SPI read mechanism according to the
 *  selected interface and reads the chip-id and calibration data of the sensor.
 */
int8_t bmp3_init(struct bmp3_dev *dev)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t chip_id = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	73bb      	strb	r3, [r7, #14]

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f001 fbd6 	bl	800273a <null_ptr_check>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BMP3_OK)
 8000f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d131      	bne.n	8000ffe <bmp3_init+0x82>
    {
        /* Read mechanism according to selected interface */
        if (dev->intf != BMP3_I2C_INTF)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	7a1b      	ldrb	r3, [r3, #8]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d003      	beq.n	8000faa <bmp3_init+0x2e>
        {
            /* If SPI interface is selected, read extra byte */
            dev->dummy_byte = 1;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	729a      	strb	r2, [r3, #10]
 8000fa8:	e002      	b.n	8000fb0 <bmp3_init+0x34>
        }
        else
        {
            /* If I2C interface is selected, no need to read
             * extra byte */
            dev->dummy_byte = 0;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2200      	movs	r2, #0
 8000fae:	729a      	strb	r2, [r3, #10]

	/* Read the chip-id of bmp3 sensor */
        //rslt = bmp3_get_regs(BMP3_REG_CHIP_ID, &chip_id, 1, dev);
	
        /* Read the chip-id of bmp3 sensor */
        rslt = bmp3_get_regs(BMP3_REG_CHIP_ID, &chip_id, 1, dev);
 8000fb0:	f107 010e 	add.w	r1, r7, #14
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2000      	movs	r0, #0
 8000fba:	f000 f826 	bl	800100a <bmp3_get_regs>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	73fb      	strb	r3, [r7, #15]

        /* Proceed if everything is fine until now */
        if (rslt == BMP3_OK)
 8000fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d119      	bne.n	8000ffe <bmp3_init+0x82>
        {
            /* Check for chip id validity */
            if ((chip_id == BMP3_CHIP_ID) || (chip_id == BMP390_CHIP_ID))
 8000fca:	7bbb      	ldrb	r3, [r7, #14]
 8000fcc:	2b50      	cmp	r3, #80	; 0x50
 8000fce:	d002      	beq.n	8000fd6 <bmp3_init+0x5a>
 8000fd0:	7bbb      	ldrb	r3, [r7, #14]
 8000fd2:	2b60      	cmp	r3, #96	; 0x60
 8000fd4:	d111      	bne.n	8000ffa <bmp3_init+0x7e>
            {
                dev->chip_id = chip_id;
 8000fd6:	7bba      	ldrb	r2, [r7, #14]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	701a      	strb	r2, [r3, #0]

                /* Reset the sensor */
                rslt = bmp3_soft_reset(dev);
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f000 f9ae 	bl	800133e <bmp3_soft_reset>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP3_OK)
 8000fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d107      	bne.n	8000ffe <bmp3_init+0x82>
                {
                    /* Read the calibration data */
                    rslt = get_calib_data(dev);
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f000 fb4e 	bl	8001690 <get_calib_data>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP3_OK)
 8000ff8:	e001      	b.n	8000ffe <bmp3_init+0x82>
                }
            }
            else
            {
                rslt = BMP3_E_DEV_NOT_FOUND;
 8000ffa:	23f9      	movs	r3, #249	; 0xf9
 8000ffc:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8000ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <bmp3_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bmp3_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp3_dev *dev)
{
 800100a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800100e:	b08b      	sub	sp, #44	; 0x2c
 8001010:	af00      	add	r7, sp, #0
 8001012:	60b9      	str	r1, [r7, #8]
 8001014:	607a      	str	r2, [r7, #4]
 8001016:	603b      	str	r3, [r7, #0]
 8001018:	4603      	mov	r3, r0
 800101a:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t idx;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800101c:	6838      	ldr	r0, [r7, #0]
 800101e:	f001 fb8c 	bl	800273a <null_ptr_check>
 8001022:	4603      	mov	r3, r0
 8001024:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    /* Proceed if null check is fine */
    if ((rslt == BMP3_OK) && (reg_data != NULL))
 8001028:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800102c:	2b00      	cmp	r3, #0
 800102e:	d172      	bne.n	8001116 <bmp3_get_regs+0x10c>
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d06f      	beq.n	8001116 <bmp3_get_regs+0x10c>
    {
 8001036:	466b      	mov	r3, sp
 8001038:	461e      	mov	r6, r3
        uint32_t temp_len = len + dev->dummy_byte;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	7a9b      	ldrb	r3, [r3, #10]
 800103e:	461a      	mov	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4413      	add	r3, r2
 8001044:	61fb      	str	r3, [r7, #28]
        uint8_t temp_buff[len + dev->dummy_byte];
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	7a9b      	ldrb	r3, [r3, #10]
 800104a:	461a      	mov	r2, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	18d1      	adds	r1, r2, r3
 8001050:	460b      	mov	r3, r1
 8001052:	3b01      	subs	r3, #1
 8001054:	61bb      	str	r3, [r7, #24]
 8001056:	2300      	movs	r3, #0
 8001058:	4688      	mov	r8, r1
 800105a:	4699      	mov	r9, r3
 800105c:	f04f 0200 	mov.w	r2, #0
 8001060:	f04f 0300 	mov.w	r3, #0
 8001064:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001068:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800106c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001070:	2300      	movs	r3, #0
 8001072:	460c      	mov	r4, r1
 8001074:	461d      	mov	r5, r3
 8001076:	f04f 0200 	mov.w	r2, #0
 800107a:	f04f 0300 	mov.w	r3, #0
 800107e:	00eb      	lsls	r3, r5, #3
 8001080:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001084:	00e2      	lsls	r2, r4, #3
 8001086:	1dcb      	adds	r3, r1, #7
 8001088:	08db      	lsrs	r3, r3, #3
 800108a:	00db      	lsls	r3, r3, #3
 800108c:	ebad 0d03 	sub.w	sp, sp, r3
 8001090:	466b      	mov	r3, sp
 8001092:	3300      	adds	r3, #0
 8001094:	617b      	str	r3, [r7, #20]

        /* If interface selected is SPI */
        if (dev->intf != BMP3_I2C_INTF)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	7a1b      	ldrb	r3, [r3, #8]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d025      	beq.n	80010ea <bmp3_get_regs+0xe0>
        {
            reg_addr = reg_addr | 0x80;
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010a4:	73fb      	strb	r3, [r7, #15]

            /* Read the data from the register */
            dev->intf_rslt = dev->read(reg_addr, temp_buff, temp_len, dev->intf_ptr);
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	68dc      	ldr	r4, [r3, #12]
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	7bf8      	ldrb	r0, [r7, #15]
 80010b0:	69fa      	ldr	r2, [r7, #28]
 80010b2:	6979      	ldr	r1, [r7, #20]
 80010b4:	47a0      	blx	r4
 80010b6:	4603      	mov	r3, r0
 80010b8:	461a      	mov	r2, r3
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	725a      	strb	r2, [r3, #9]
            for (idx = 0; idx < len; idx++)
 80010be:	2300      	movs	r3, #0
 80010c0:	627b      	str	r3, [r7, #36]	; 0x24
 80010c2:	e00d      	b.n	80010e0 <bmp3_get_regs+0xd6>
            {
                reg_data[idx] = temp_buff[idx + dev->dummy_byte];
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	7a9b      	ldrb	r3, [r3, #10]
 80010c8:	461a      	mov	r2, r3
 80010ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010cc:	441a      	add	r2, r3
 80010ce:	68b9      	ldr	r1, [r7, #8]
 80010d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d2:	440b      	add	r3, r1
 80010d4:	6979      	ldr	r1, [r7, #20]
 80010d6:	5c8a      	ldrb	r2, [r1, r2]
 80010d8:	701a      	strb	r2, [r3, #0]
            for (idx = 0; idx < len; idx++)
 80010da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010dc:	3301      	adds	r3, #1
 80010de:	627b      	str	r3, [r7, #36]	; 0x24
 80010e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d3ed      	bcc.n	80010c4 <bmp3_get_regs+0xba>
 80010e8:	e00b      	b.n	8001102 <bmp3_get_regs+0xf8>
            }
        }
        else
        {
            /* Read the data using I2C */
            dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	68dc      	ldr	r4, [r3, #12]
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	7bf8      	ldrb	r0, [r7, #15]
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	68b9      	ldr	r1, [r7, #8]
 80010f8:	47a0      	blx	r4
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	725a      	strb	r2, [r3, #9]
        }

        /* Check for communication error */
        if (dev->intf_rslt != BMP3_INTF_RET_SUCCESS)
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d002      	beq.n	8001112 <bmp3_get_regs+0x108>
        {
            rslt = BMP3_E_COMM_FAIL;
 800110c:	23fe      	movs	r3, #254	; 0xfe
 800110e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001112:	46b5      	mov	sp, r6
    {
 8001114:	e002      	b.n	800111c <bmp3_get_regs+0x112>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001116:	23ff      	movs	r3, #255	; 0xff
 8001118:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    }

    return rslt;
 800111c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
}
 8001120:	4618      	mov	r0, r3
 8001122:	372c      	adds	r7, #44	; 0x2c
 8001124:	46bd      	mov	sp, r7
 8001126:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800112a <bmp3_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bmp3_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp3_dev *dev)
{
 800112a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800112e:	b089      	sub	sp, #36	; 0x24
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
 8001138:	603b      	str	r3, [r7, #0]
 800113a:	466b      	mov	r3, sp
 800113c:	461e      	mov	r6, r3
    int8_t rslt;
    uint8_t temp_buff[len * 2];
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	0059      	lsls	r1, r3, #1
 8001142:	460b      	mov	r3, r1
 8001144:	3b01      	subs	r3, #1
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	2300      	movs	r3, #0
 800114a:	4688      	mov	r8, r1
 800114c:	4699      	mov	r9, r3
 800114e:	f04f 0200 	mov.w	r2, #0
 8001152:	f04f 0300 	mov.w	r3, #0
 8001156:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800115a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800115e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001162:	2300      	movs	r3, #0
 8001164:	460c      	mov	r4, r1
 8001166:	461d      	mov	r5, r3
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	f04f 0300 	mov.w	r3, #0
 8001170:	00eb      	lsls	r3, r5, #3
 8001172:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001176:	00e2      	lsls	r2, r4, #3
 8001178:	1dcb      	adds	r3, r1, #7
 800117a:	08db      	lsrs	r3, r3, #3
 800117c:	00db      	lsls	r3, r3, #3
 800117e:	ebad 0d03 	sub.w	sp, sp, r3
 8001182:	466b      	mov	r3, sp
 8001184:	3300      	adds	r3, #0
 8001186:	613b      	str	r3, [r7, #16]
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 8001188:	6838      	ldr	r0, [r7, #0]
 800118a:	f001 fad6 	bl	800273a <null_ptr_check>
 800118e:	4603      	mov	r3, r0
 8001190:	76fb      	strb	r3, [r7, #27]

    /* Check for arguments validity */
    if ((rslt == BMP3_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8001192:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d14c      	bne.n	8001234 <bmp3_set_regs+0x10a>
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d049      	beq.n	8001234 <bmp3_set_regs+0x10a>
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d046      	beq.n	8001234 <bmp3_set_regs+0x10a>
    {
        if (len != 0)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d040      	beq.n	800122e <bmp3_set_regs+0x104>
        {
            temp_buff[0] = reg_data[0];
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	781a      	ldrb	r2, [r3, #0]
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	701a      	strb	r2, [r3, #0]

            /* If interface selected is SPI */
            if (dev->intf == BMP3_SPI_INTF)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	7a1b      	ldrb	r3, [r3, #8]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d114      	bne.n	80011e6 <bmp3_set_regs+0xbc>
            {
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80011bc:	2300      	movs	r3, #0
 80011be:	76bb      	strb	r3, [r7, #26]
 80011c0:	e00d      	b.n	80011de <bmp3_set_regs+0xb4>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80011c2:	7ebb      	ldrb	r3, [r7, #26]
 80011c4:	68fa      	ldr	r2, [r7, #12]
 80011c6:	4413      	add	r3, r2
 80011c8:	781a      	ldrb	r2, [r3, #0]
 80011ca:	7ebb      	ldrb	r3, [r7, #26]
 80011cc:	68f9      	ldr	r1, [r7, #12]
 80011ce:	440b      	add	r3, r1
 80011d0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80011d4:	b2d2      	uxtb	r2, r2
 80011d6:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80011d8:	7ebb      	ldrb	r3, [r7, #26]
 80011da:	3301      	adds	r3, #1
 80011dc:	76bb      	strb	r3, [r7, #26]
 80011de:	7ebb      	ldrb	r3, [r7, #26]
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d8ed      	bhi.n	80011c2 <bmp3_set_regs+0x98>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d909      	bls.n	8001200 <bmp3_set_regs+0xd6>
            {
                /* Interleave register address w.r.t data for
                 * burst write*/
                interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	68ba      	ldr	r2, [r7, #8]
 80011f0:	6939      	ldr	r1, [r7, #16]
 80011f2:	68f8      	ldr	r0, [r7, #12]
 80011f4:	f000 fa71 	bl	80016da <interleave_reg_addr>
                temp_len = len * 2;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	61fb      	str	r3, [r7, #28]
 80011fe:	e001      	b.n	8001204 <bmp3_set_regs+0xda>
            }
            else
            {
                temp_len = len;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	61fb      	str	r3, [r7, #28]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	691c      	ldr	r4, [r3, #16]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	7818      	ldrb	r0, [r3, #0]
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	69fa      	ldr	r2, [r7, #28]
 8001212:	6939      	ldr	r1, [r7, #16]
 8001214:	47a0      	blx	r4
 8001216:	4603      	mov	r3, r0
 8001218:	461a      	mov	r2, r3
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	725a      	strb	r2, [r3, #9]

            /* Check for communication error */
            if (dev->intf_rslt != BMP3_INTF_RET_SUCCESS)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d008      	beq.n	800123a <bmp3_set_regs+0x110>
            {
                rslt = BMP3_E_COMM_FAIL;
 8001228:	23fe      	movs	r3, #254	; 0xfe
 800122a:	76fb      	strb	r3, [r7, #27]
        if (len != 0)
 800122c:	e005      	b.n	800123a <bmp3_set_regs+0x110>
            }
        }
        else
        {
            rslt = BMP3_E_INVALID_LEN;
 800122e:	23fa      	movs	r3, #250	; 0xfa
 8001230:	76fb      	strb	r3, [r7, #27]
        if (len != 0)
 8001232:	e002      	b.n	800123a <bmp3_set_regs+0x110>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001234:	23ff      	movs	r3, #255	; 0xff
 8001236:	76fb      	strb	r3, [r7, #27]
 8001238:	e000      	b.n	800123c <bmp3_set_regs+0x112>
        if (len != 0)
 800123a:	bf00      	nop
    }

    return rslt;
 800123c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001240:	46b5      	mov	sp, r6
}
 8001242:	4618      	mov	r0, r3
 8001244:	3724      	adds	r7, #36	; 0x24
 8001246:	46bd      	mov	sp, r7
 8001248:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800124c <bmp3_set_sensor_settings>:
 * @brief This API sets the power control(pressure enable and
 * temperature enable), over sampling, ODR and filter
 * settings in the sensor.
 */
int8_t bmp3_set_sensor_settings(uint32_t desired_settings, struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 8001258:	2300      	movs	r3, #0
 800125a:	75fb      	strb	r3, [r7, #23]

    if (settings != NULL)
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d03a      	beq.n	80012d8 <bmp3_set_sensor_settings+0x8c>
    {

        if (are_settings_changed(BMP3_POWER_CNTL, desired_settings))
 8001262:	68f9      	ldr	r1, [r7, #12]
 8001264:	2006      	movs	r0, #6
 8001266:	f001 fa50 	bl	800270a <are_settings_changed>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d006      	beq.n	800127e <bmp3_set_sensor_settings+0x32>
        {
            /* Set the power control settings */
            rslt = set_pwr_ctrl_settings(desired_settings, settings, dev);
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	68b9      	ldr	r1, [r7, #8]
 8001274:	68f8      	ldr	r0, [r7, #12]
 8001276:	f000 fa96 	bl	80017a6 <set_pwr_ctrl_settings>
 800127a:	4603      	mov	r3, r0
 800127c:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_ODR_FILTER, desired_settings))
 800127e:	68f9      	ldr	r1, [r7, #12]
 8001280:	20f0      	movs	r0, #240	; 0xf0
 8001282:	f001 fa42 	bl	800270a <are_settings_changed>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d006      	beq.n	800129a <bmp3_set_sensor_settings+0x4e>
        {
            /* Set the over sampling, ODR and filter settings */
            rslt = set_odr_filter_settings(desired_settings, settings, dev);
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	68b9      	ldr	r1, [r7, #8]
 8001290:	68f8      	ldr	r0, [r7, #12]
 8001292:	f000 fad7 	bl	8001844 <set_odr_filter_settings>
 8001296:	4603      	mov	r3, r0
 8001298:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_INT_CTRL, desired_settings))
 800129a:	68f9      	ldr	r1, [r7, #12]
 800129c:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 80012a0:	f001 fa33 	bl	800270a <are_settings_changed>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d006      	beq.n	80012b8 <bmp3_set_sensor_settings+0x6c>
        {
            /* Set the interrupt control settings */
            rslt = set_int_ctrl_settings(desired_settings, settings, dev);
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	68b9      	ldr	r1, [r7, #8]
 80012ae:	68f8      	ldr	r0, [r7, #12]
 80012b0:	f000 fb36 	bl	8001920 <set_int_ctrl_settings>
 80012b4:	4603      	mov	r3, r0
 80012b6:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_ADV_SETT, desired_settings))
 80012b8:	68f9      	ldr	r1, [r7, #12]
 80012ba:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 80012be:	f001 fa24 	bl	800270a <are_settings_changed>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d009      	beq.n	80012dc <bmp3_set_sensor_settings+0x90>
        {
            /* Set the advance settings */
            rslt = set_advance_settings(desired_settings, settings, dev);
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	68b9      	ldr	r1, [r7, #8]
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f000 fba1 	bl	8001a14 <set_advance_settings>
 80012d2:	4603      	mov	r3, r0
 80012d4:	75fb      	strb	r3, [r7, #23]
 80012d6:	e001      	b.n	80012dc <bmp3_set_sensor_settings+0x90>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 80012d8:	23ff      	movs	r3, #255	; 0xff
 80012da:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80012dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3718      	adds	r7, #24
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <bmp3_get_status>:
 * @brief This API gets the command ready, data ready for pressure and
 * temperature and interrupt (fifo watermark, fifo full, data ready) and
 * error status from the sensor.
 */
int8_t bmp3_get_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (status != NULL)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d01a      	beq.n	800132e <bmp3_get_status+0x46>
    {
        rslt = get_sensor_status(status, dev);
 80012f8:	6839      	ldr	r1, [r7, #0]
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f001 fa41 	bl	8002782 <get_sensor_status>
 8001300:	4603      	mov	r3, r0
 8001302:	73fb      	strb	r3, [r7, #15]

        /* Proceed further if the earlier operation is fine */
        if (rslt == BMP3_OK)
 8001304:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d112      	bne.n	8001332 <bmp3_get_status+0x4a>
        {
            rslt = get_int_status(status, dev);
 800130c:	6839      	ldr	r1, [r7, #0]
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f001 fa7a 	bl	8002808 <get_int_status>
 8001314:	4603      	mov	r3, r0
 8001316:	73fb      	strb	r3, [r7, #15]

            /* Proceed further if the earlier operation is fine */
            if (rslt == BMP3_OK)
 8001318:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d108      	bne.n	8001332 <bmp3_get_status+0x4a>
            {
                /* Get the error status */
                rslt = get_err_status(status, dev);
 8001320:	6839      	ldr	r1, [r7, #0]
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f001 fa9e 	bl	8002864 <get_err_status>
 8001328:	4603      	mov	r3, r0
 800132a:	73fb      	strb	r3, [r7, #15]
 800132c:	e001      	b.n	8001332 <bmp3_get_status+0x4a>
            }
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 800132e:	23ff      	movs	r3, #255	; 0xff
 8001330:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001332:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001336:	4618      	mov	r0, r3
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <bmp3_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bmp3_soft_reset(struct bmp3_dev *dev)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b084      	sub	sp, #16
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_CMD;
 8001346:	237e      	movs	r3, #126	; 0x7e
 8001348:	73bb      	strb	r3, [r7, #14]

    /* 0xB6 is the soft reset command */
    uint8_t soft_rst_cmd = BMP3_SOFT_RESET;
 800134a:	23b6      	movs	r3, #182	; 0xb6
 800134c:	737b      	strb	r3, [r7, #13]
    uint8_t cmd_rdy_status;
    uint8_t cmd_err_status;

    /* Check for command ready status */
    rslt = bmp3_get_regs(BMP3_REG_SENS_STATUS, &cmd_rdy_status, 1, dev);
 800134e:	f107 010c 	add.w	r1, r7, #12
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2201      	movs	r2, #1
 8001356:	2003      	movs	r0, #3
 8001358:	f7ff fe57 	bl	800100a <bmp3_get_regs>
 800135c:	4603      	mov	r3, r0
 800135e:	73fb      	strb	r3, [r7, #15]

    /* Device is ready to accept new command */
    if ((cmd_rdy_status & BMP3_CMD_RDY) && (rslt == BMP3_OK))
 8001360:	7b3b      	ldrb	r3, [r7, #12]
 8001362:	f003 0310 	and.w	r3, r3, #16
 8001366:	2b00      	cmp	r3, #0
 8001368:	d02d      	beq.n	80013c6 <bmp3_soft_reset+0x88>
 800136a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d129      	bne.n	80013c6 <bmp3_soft_reset+0x88>
    {
        /* Write the soft reset command in the sensor */
        rslt = bmp3_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001372:	f107 010d 	add.w	r1, r7, #13
 8001376:	f107 000e 	add.w	r0, r7, #14
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2201      	movs	r2, #1
 800137e:	f7ff fed4 	bl	800112a <bmp3_set_regs>
 8001382:	4603      	mov	r3, r0
 8001384:	73fb      	strb	r3, [r7, #15]

        /* Proceed if everything is fine until now */
        if (rslt == BMP3_OK)
 8001386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d11b      	bne.n	80013c6 <bmp3_soft_reset+0x88>
        {
            /* Wait for 2 ms */
            dev->delay_us(2000, dev->intf_ptr);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	695b      	ldr	r3, [r3, #20]
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	6852      	ldr	r2, [r2, #4]
 8001396:	4611      	mov	r1, r2
 8001398:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800139c:	4798      	blx	r3

            /* Read for command error status */
            rslt = bmp3_get_regs(BMP3_REG_ERR, &cmd_err_status, 1, dev);
 800139e:	f107 010b 	add.w	r1, r7, #11
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2201      	movs	r2, #1
 80013a6:	2002      	movs	r0, #2
 80013a8:	f7ff fe2f 	bl	800100a <bmp3_get_regs>
 80013ac:	4603      	mov	r3, r0
 80013ae:	73fb      	strb	r3, [r7, #15]

            /* check for command error status */
            if ((cmd_err_status & BMP3_REG_CMD) || (rslt != BMP3_OK))
 80013b0:	7afb      	ldrb	r3, [r7, #11]
 80013b2:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d103      	bne.n	80013c2 <bmp3_soft_reset+0x84>
 80013ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <bmp3_soft_reset+0x88>
            {
                /* Command not written hence return
                 * error */
                rslt = BMP3_E_CMD_EXEC_FAILED;
 80013c2:	23fc      	movs	r3, #252	; 0xfc
 80013c4:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 80013c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <bmp3_set_op_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bmp3_set_op_mode(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b084      	sub	sp, #16
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
 80013da:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t last_set_mode;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 80013dc:	6838      	ldr	r0, [r7, #0]
 80013de:	f001 f9ac 	bl	800273a <null_ptr_check>
 80013e2:	4603      	mov	r3, r0
 80013e4:	73fb      	strb	r3, [r7, #15]

    if ((rslt == BMP3_OK) && (settings != NULL))
 80013e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d139      	bne.n	8001462 <bmp3_set_op_mode+0x90>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d036      	beq.n	8001462 <bmp3_set_op_mode+0x90>
    {
        uint8_t curr_mode = settings->op_mode;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	73bb      	strb	r3, [r7, #14]

        rslt = bmp3_get_op_mode(&last_set_mode, dev);
 80013fa:	f107 030d 	add.w	r3, r7, #13
 80013fe:	6839      	ldr	r1, [r7, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f000 f838 	bl	8001476 <bmp3_get_op_mode>
 8001406:	4603      	mov	r3, r0
 8001408:	73fb      	strb	r3, [r7, #15]

        /* If the sensor is not in sleep mode put the device to sleep
         * mode */
        if ((last_set_mode != BMP3_MODE_SLEEP) && (rslt == BMP3_OK))
 800140a:	7b7b      	ldrb	r3, [r7, #13]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d010      	beq.n	8001432 <bmp3_set_op_mode+0x60>
 8001410:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d10c      	bne.n	8001432 <bmp3_set_op_mode+0x60>
        {
            /* Device should be put to sleep before transiting to
             * forced mode or normal mode */
            rslt = put_device_to_sleep(dev);
 8001418:	6838      	ldr	r0, [r7, #0]
 800141a:	f000 f8f7 	bl	800160c <put_device_to_sleep>
 800141e:	4603      	mov	r3, r0
 8001420:	73fb      	strb	r3, [r7, #15]

            /* Give some time for device to go into sleep mode */
            dev->delay_us(5000, dev->intf_ptr);
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	683a      	ldr	r2, [r7, #0]
 8001428:	6852      	ldr	r2, [r2, #4]
 800142a:	4611      	mov	r1, r2
 800142c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001430:	4798      	blx	r3
        }

        /* Set the power mode */
        if (rslt == BMP3_OK)
 8001432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d116      	bne.n	8001468 <bmp3_set_op_mode+0x96>
        {
            if (curr_mode == BMP3_MODE_NORMAL)
 800143a:	7bbb      	ldrb	r3, [r7, #14]
 800143c:	2b03      	cmp	r3, #3
 800143e:	d106      	bne.n	800144e <bmp3_set_op_mode+0x7c>
            {
                /* Set normal mode and validate
                 * necessary settings */
                rslt = set_normal_mode(settings, dev);
 8001440:	6839      	ldr	r1, [r7, #0]
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f000 f879 	bl	800153a <set_normal_mode>
 8001448:	4603      	mov	r3, r0
 800144a:	73fb      	strb	r3, [r7, #15]
    {
 800144c:	e00c      	b.n	8001468 <bmp3_set_op_mode+0x96>
            }
            else if (curr_mode == BMP3_MODE_FORCED)
 800144e:	7bbb      	ldrb	r3, [r7, #14]
 8001450:	2b01      	cmp	r3, #1
 8001452:	d109      	bne.n	8001468 <bmp3_set_op_mode+0x96>
            {
                /* Set forced mode */
                rslt = write_power_mode(settings, dev);
 8001454:	6839      	ldr	r1, [r7, #0]
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f000 f8a2 	bl	80015a0 <write_power_mode>
 800145c:	4603      	mov	r3, r0
 800145e:	73fb      	strb	r3, [r7, #15]
    {
 8001460:	e002      	b.n	8001468 <bmp3_set_op_mode+0x96>
            }
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001462:	23ff      	movs	r3, #255	; 0xff
 8001464:	73fb      	strb	r3, [r7, #15]
 8001466:	e000      	b.n	800146a <bmp3_set_op_mode+0x98>
    {
 8001468:	bf00      	nop
    }

    return rslt;
 800146a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800146e:	4618      	mov	r0, r3
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}

08001476 <bmp3_get_op_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bmp3_get_op_mode(uint8_t *op_mode, struct bmp3_dev *dev)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b084      	sub	sp, #16
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
 800147e:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (op_mode != NULL)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d011      	beq.n	80014aa <bmp3_get_op_mode+0x34>
    {
        /* Read the power mode register */
        rslt = bmp3_get_regs(BMP3_REG_PWR_CTRL, op_mode, 1, dev);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	2201      	movs	r2, #1
 800148a:	6879      	ldr	r1, [r7, #4]
 800148c:	201b      	movs	r0, #27
 800148e:	f7ff fdbc 	bl	800100a <bmp3_get_regs>
 8001492:	4603      	mov	r3, r0
 8001494:	73fb      	strb	r3, [r7, #15]

        /* Assign the power mode in the device structure */
        *op_mode = BMP3_GET_BITS(*op_mode, BMP3_OP_MODE);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	111b      	asrs	r3, r3, #4
 800149c:	b2db      	uxtb	r3, r3
 800149e:	f003 0303 	and.w	r3, r3, #3
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	701a      	strb	r2, [r3, #0]
 80014a8:	e001      	b.n	80014ae <bmp3_get_op_mode+0x38>
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 80014aa:	23ff      	movs	r3, #255	; 0xff
 80014ac:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80014ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <bmp3_get_sensor_data>:
 * @brief This API reads the pressure, temperature or both data from the
 * sensor, compensates the data and store it in the bmp3_data structure
 * instance passed by the user.
 */
int8_t bmp3_get_sensor_data(uint8_t sensor_comp, struct bmp3_data *comp_data, struct bmp3_dev *dev)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b08a      	sub	sp, #40	; 0x28
 80014be:	af00      	add	r7, sp, #0
 80014c0:	4603      	mov	r3, r0
 80014c2:	60b9      	str	r1, [r7, #8]
 80014c4:	607a      	str	r2, [r7, #4]
 80014c6:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Array to store the pressure and temperature data read from
     * the sensor */
    uint8_t reg_data[BMP3_LEN_P_T_DATA] = { 0 };
 80014c8:	2300      	movs	r3, #0
 80014ca:	623b      	str	r3, [r7, #32]
 80014cc:	2300      	movs	r3, #0
 80014ce:	84bb      	strh	r3, [r7, #36]	; 0x24
    struct bmp3_uncomp_data uncomp_data = { 0 };
 80014d0:	f107 0310 	add.w	r3, r7, #16
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]

    if (comp_data != NULL)
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d021      	beq.n	8001528 <bmp3_get_sensor_data+0x6e>
    {
        /* Read the pressure and temperature data from the sensor */
        rslt = bmp3_get_regs(BMP3_REG_DATA, reg_data, BMP3_LEN_P_T_DATA, dev);
 80014e4:	f107 0120 	add.w	r1, r7, #32
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2206      	movs	r2, #6
 80014ec:	2004      	movs	r0, #4
 80014ee:	f7ff fd8c 	bl	800100a <bmp3_get_regs>
 80014f2:	4603      	mov	r3, r0
 80014f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (rslt == BMP3_OK)
 80014f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d116      	bne.n	800152e <bmp3_get_sensor_data+0x74>
        {
            /* Parse the read data from the sensor */
            parse_sensor_data(reg_data, &uncomp_data);
 8001500:	f107 0210 	add.w	r2, r7, #16
 8001504:	f107 0320 	add.w	r3, r7, #32
 8001508:	4611      	mov	r1, r2
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fc70 	bl	8001df0 <parse_sensor_data>

            /* Compensate the pressure/temperature/both data read
             * from the sensor */
            rslt = compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3318      	adds	r3, #24
 8001514:	f107 0110 	add.w	r1, r7, #16
 8001518:	7bf8      	ldrb	r0, [r7, #15]
 800151a:	68ba      	ldr	r2, [r7, #8]
 800151c:	f000 fca3 	bl	8001e66 <compensate_data>
 8001520:	4603      	mov	r3, r0
 8001522:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001526:	e002      	b.n	800152e <bmp3_get_sensor_data+0x74>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001528:	23ff      	movs	r3, #255	; 0xff
 800152a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return rslt;
 800152e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001532:	4618      	mov	r0, r3
 8001534:	3728      	adds	r7, #40	; 0x28
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <set_normal_mode>:

/*!
 * @brief This internal API sets the normal mode in the sensor.
 */
static int8_t set_normal_mode(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b084      	sub	sp, #16
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
 8001542:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t conf_err_status;

    rslt = validate_normal_mode_settings(settings, dev);
 8001544:	6839      	ldr	r1, [r7, #0]
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f000 f888 	bl	800165c <validate_normal_mode_settings>
 800154c:	4603      	mov	r3, r0
 800154e:	73fb      	strb	r3, [r7, #15]

    /* If OSR and ODR settings are proper then write the power mode */
    if (rslt == BMP3_OK)
 8001550:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d11d      	bne.n	8001594 <set_normal_mode+0x5a>
    {
        rslt = write_power_mode(settings, dev);
 8001558:	6839      	ldr	r1, [r7, #0]
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f000 f820 	bl	80015a0 <write_power_mode>
 8001560:	4603      	mov	r3, r0
 8001562:	73fb      	strb	r3, [r7, #15]

        /* check for configuration error */
        if (rslt == BMP3_OK)
 8001564:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d113      	bne.n	8001594 <set_normal_mode+0x5a>
        {
            /* Read the configuration error status */
            rslt = bmp3_get_regs(BMP3_REG_ERR, &conf_err_status, 1, dev);
 800156c:	f107 010e 	add.w	r1, r7, #14
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	2201      	movs	r2, #1
 8001574:	2002      	movs	r0, #2
 8001576:	f7ff fd48 	bl	800100a <bmp3_get_regs>
 800157a:	4603      	mov	r3, r0
 800157c:	73fb      	strb	r3, [r7, #15]

            /* Check if conf. error flag is set */
            if (rslt == BMP3_OK)
 800157e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d106      	bne.n	8001594 <set_normal_mode+0x5a>
            {
                if (conf_err_status & BMP3_ERR_CONF)
 8001586:	7bbb      	ldrb	r3, [r7, #14]
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <set_normal_mode+0x5a>
                {
                    /* OSR and ODR configuration is not proper */
                    rslt = BMP3_E_CONFIGURATION_ERR;
 8001590:	23fb      	movs	r3, #251	; 0xfb
 8001592:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8001594:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3710      	adds	r7, #16
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <write_power_mode>:

/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(const struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 80015aa:	231b      	movs	r3, #27
 80015ac:	737b      	strb	r3, [r7, #13]
    uint8_t op_mode = settings->op_mode;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	73bb      	strb	r3, [r7, #14]

    /* Temporary variable to store the value read from op-mode register */
    uint8_t op_mode_reg_val;

    /* Read the power mode register */
    rslt = bmp3_get_regs(reg_addr, &op_mode_reg_val, 1, dev);
 80015b4:	7b78      	ldrb	r0, [r7, #13]
 80015b6:	f107 010c 	add.w	r1, r7, #12
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	2201      	movs	r2, #1
 80015be:	f7ff fd24 	bl	800100a <bmp3_get_regs>
 80015c2:	4603      	mov	r3, r0
 80015c4:	73fb      	strb	r3, [r7, #15]

    /* Set the power mode */
    if (rslt == BMP3_OK)
 80015c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d118      	bne.n	8001600 <write_power_mode+0x60>
    {
        op_mode_reg_val = BMP3_SET_BITS(op_mode_reg_val, BMP3_OP_MODE, op_mode);
 80015ce:	7b3b      	ldrb	r3, [r7, #12]
 80015d0:	b25b      	sxtb	r3, r3
 80015d2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80015d6:	b25a      	sxtb	r2, r3
 80015d8:	7bbb      	ldrb	r3, [r7, #14]
 80015da:	011b      	lsls	r3, r3, #4
 80015dc:	b25b      	sxtb	r3, r3
 80015de:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80015e2:	b25b      	sxtb	r3, r3
 80015e4:	4313      	orrs	r3, r2
 80015e6:	b25b      	sxtb	r3, r3
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	733b      	strb	r3, [r7, #12]

        /* Write the power mode in the register */
        rslt = bmp3_set_regs(&reg_addr, &op_mode_reg_val, 1, dev);
 80015ec:	f107 010c 	add.w	r1, r7, #12
 80015f0:	f107 000d 	add.w	r0, r7, #13
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	2201      	movs	r2, #1
 80015f8:	f7ff fd97 	bl	800112a <bmp3_set_regs>
 80015fc:	4603      	mov	r3, r0
 80015fe:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001600:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001604:	4618      	mov	r0, r3
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(struct bmp3_dev *dev)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 8001614:	231b      	movs	r3, #27
 8001616:	73bb      	strb	r3, [r7, #14]

    /* Temporary variable to store the value read from op-mode register */
    uint8_t op_mode_reg_val;

    rslt = bmp3_get_regs(BMP3_REG_PWR_CTRL, &op_mode_reg_val, 1, dev);
 8001618:	f107 010d 	add.w	r1, r7, #13
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2201      	movs	r2, #1
 8001620:	201b      	movs	r0, #27
 8001622:	f7ff fcf2 	bl	800100a <bmp3_get_regs>
 8001626:	4603      	mov	r3, r0
 8001628:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 800162a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d10e      	bne.n	8001650 <put_device_to_sleep+0x44>
    {
        /* Set the power mode */
        op_mode_reg_val = op_mode_reg_val & (~(BMP3_OP_MODE_MSK));
 8001632:	7b7b      	ldrb	r3, [r7, #13]
 8001634:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001638:	b2db      	uxtb	r3, r3
 800163a:	737b      	strb	r3, [r7, #13]

        /* Write the power mode in the register */
        rslt = bmp3_set_regs(&reg_addr, &op_mode_reg_val, 1, dev);
 800163c:	f107 010d 	add.w	r1, r7, #13
 8001640:	f107 000e 	add.w	r0, r7, #14
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2201      	movs	r2, #1
 8001648:	f7ff fd6f 	bl	800112a <bmp3_set_regs>
 800164c:	4603      	mov	r3, r0
 800164e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001650:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <validate_normal_mode_settings>:

/*!
 * @brief This internal API validate the normal mode settings of the sensor.
 */
static int8_t validate_normal_mode_settings(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    rslt = get_odr_filter_settings(settings, dev);
 8001666:	6839      	ldr	r1, [r7, #0]
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f000 fa26 	bl	8001aba <get_odr_filter_settings>
 800166e:	4603      	mov	r3, r0
 8001670:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8001672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d104      	bne.n	8001684 <validate_normal_mode_settings+0x28>
    {
        rslt = validate_osr_and_odr_settings(settings);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f000 fa3a 	bl	8001af4 <validate_osr_and_odr_settings>
 8001680:	4603      	mov	r3, r0
 8001682:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001684:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it then compensates it and store in the device structure.
 */
static int8_t get_calib_data(struct bmp3_dev *dev)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b088      	sub	sp, #32
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_CALIB_DATA;
 8001698:	2331      	movs	r3, #49	; 0x31
 800169a:	77fb      	strb	r3, [r7, #31]

    /* Array to store calibration data */
    uint8_t calib_data[BMP3_LEN_CALIB_DATA] = { 0 };
 800169c:	2300      	movs	r3, #0
 800169e:	60bb      	str	r3, [r7, #8]
 80016a0:	f107 030c 	add.w	r3, r7, #12
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	741a      	strb	r2, [r3, #16]

    /* Read the calibration data from the sensor */
    rslt = bmp3_get_regs(reg_addr, calib_data, BMP3_LEN_CALIB_DATA, dev);
 80016b0:	f107 0108 	add.w	r1, r7, #8
 80016b4:	7ff8      	ldrb	r0, [r7, #31]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2215      	movs	r2, #21
 80016ba:	f7ff fca6 	bl	800100a <bmp3_get_regs>
 80016be:	4603      	mov	r3, r0
 80016c0:	77bb      	strb	r3, [r7, #30]

    /* Parse calibration data and store it in device structure */
    parse_calib_data(calib_data, dev);
 80016c2:	f107 0308 	add.w	r3, r7, #8
 80016c6:	6879      	ldr	r1, [r7, #4]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f000 fc3f 	bl	8001f4c <parse_calib_data>

    return rslt;
 80016ce:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3720      	adds	r7, #32
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 80016da:	b480      	push	{r7}
 80016dc:	b087      	sub	sp, #28
 80016de:	af00      	add	r7, sp, #0
 80016e0:	60f8      	str	r0, [r7, #12]
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	607a      	str	r2, [r7, #4]
 80016e6:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 80016e8:	2301      	movs	r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	e015      	b.n	800171a <interleave_reg_addr+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 80016ee:	68fa      	ldr	r2, [r7, #12]
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	441a      	add	r2, r3
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	3b01      	subs	r3, #1
 80016fa:	68b9      	ldr	r1, [r7, #8]
 80016fc:	440b      	add	r3, r1
 80016fe:	7812      	ldrb	r2, [r2, #0]
 8001700:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	441a      	add	r2, r3
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	68b9      	ldr	r1, [r7, #8]
 800170e:	440b      	add	r3, r1
 8001710:	7812      	ldrb	r2, [r2, #0]
 8001712:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	3301      	adds	r3, #1
 8001718:	617b      	str	r3, [r7, #20]
 800171a:	697a      	ldr	r2, [r7, #20]
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	429a      	cmp	r2, r3
 8001720:	d3e5      	bcc.n	80016ee <interleave_reg_addr+0x14>
    }
}
 8001722:	bf00      	nop
 8001724:	bf00      	nop
 8001726:	371c      	adds	r7, #28
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <parse_odr_filter_settings>:
/*!
 * @brief This internal API parse the over sampling, ODR and filter
 * settings and store in the device structure.
 */
static void  parse_odr_filter_settings(const uint8_t *reg_data, struct bmp3_odr_filter_settings *settings)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
    uint8_t index = 0;
 800173a:	2300      	movs	r3, #0
 800173c:	73fb      	strb	r3, [r7, #15]

    /* ODR and filter settings index starts from one (0x1C register) */
    settings->press_os = BMP3_GET_BITS_POS_0(reg_data[index], BMP3_PRESS_OS);
 800173e:	7bfb      	ldrb	r3, [r7, #15]
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	4413      	add	r3, r2
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	b2da      	uxtb	r2, r3
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	701a      	strb	r2, [r3, #0]
    settings->temp_os = BMP3_GET_BITS(reg_data[index], BMP3_TEMP_OS);
 8001750:	7bfb      	ldrb	r3, [r7, #15]
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	4413      	add	r3, r2
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	10db      	asrs	r3, r3, #3
 800175a:	b2db      	uxtb	r3, r3
 800175c:	f003 0307 	and.w	r3, r3, #7
 8001760:	b2da      	uxtb	r2, r3
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	705a      	strb	r2, [r3, #1]

    /* Move index to 0x1D register */
    index++;
 8001766:	7bfb      	ldrb	r3, [r7, #15]
 8001768:	3301      	adds	r3, #1
 800176a:	73fb      	strb	r3, [r7, #15]
    settings->odr = BMP3_GET_BITS_POS_0(reg_data[index], BMP3_ODR);
 800176c:	7bfb      	ldrb	r3, [r7, #15]
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	4413      	add	r3, r2
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	f003 031f 	and.w	r3, r3, #31
 8001778:	b2da      	uxtb	r2, r3
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	70da      	strb	r2, [r3, #3]

    /* Move index to 0x1F register */
    index = index + 2;
 800177e:	7bfb      	ldrb	r3, [r7, #15]
 8001780:	3302      	adds	r3, #2
 8001782:	73fb      	strb	r3, [r7, #15]
    settings->iir_filter = BMP3_GET_BITS(reg_data[index], BMP3_IIR_FILTER);
 8001784:	7bfb      	ldrb	r3, [r7, #15]
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	105b      	asrs	r3, r3, #1
 800178e:	b2db      	uxtb	r3, r3
 8001790:	f003 0307 	and.w	r3, r3, #7
 8001794:	b2da      	uxtb	r2, r3
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	709a      	strb	r2, [r3, #2]
}
 800179a:	bf00      	nop
 800179c:	3714      	adds	r7, #20
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <set_pwr_ctrl_settings>:
 * settings of the sensor.
 */
static int8_t set_pwr_ctrl_settings(uint32_t desired_settings,
                                    const struct bmp3_settings *settings,
                                    struct bmp3_dev *dev)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	60f8      	str	r0, [r7, #12]
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 80017b2:	231b      	movs	r3, #27
 80017b4:	75bb      	strb	r3, [r7, #22]
    uint8_t reg_data;

    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 80017b6:	7db8      	ldrb	r0, [r7, #22]
 80017b8:	f107 0115 	add.w	r1, r7, #21
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2201      	movs	r2, #1
 80017c0:	f7ff fc23 	bl	800100a <bmp3_get_regs>
 80017c4:	4603      	mov	r3, r0
 80017c6:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 80017c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d132      	bne.n	8001836 <set_pwr_ctrl_settings+0x90>
    {
        if (desired_settings & BMP3_SEL_PRESS_EN)
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d00e      	beq.n	80017f8 <set_pwr_ctrl_settings+0x52>
        {
            /* Set the pressure enable settings in the
             * register variable */
            reg_data = BMP3_SET_BITS_POS_0(reg_data, BMP3_PRESS_EN, settings->press_en);
 80017da:	7d7b      	ldrb	r3, [r7, #21]
 80017dc:	b25b      	sxtb	r3, r3
 80017de:	f023 0301 	bic.w	r3, r3, #1
 80017e2:	b25a      	sxtb	r2, r3
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	785b      	ldrb	r3, [r3, #1]
 80017e8:	b25b      	sxtb	r3, r3
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	4313      	orrs	r3, r2
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	757b      	strb	r3, [r7, #21]
        }

        if (desired_settings & BMP3_SEL_TEMP_EN)
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f003 0304 	and.w	r3, r3, #4
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d00f      	beq.n	8001822 <set_pwr_ctrl_settings+0x7c>
        {
            /* Set the temperature enable settings in the
             * register variable */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_TEMP_EN, settings->temp_en);
 8001802:	7d7b      	ldrb	r3, [r7, #21]
 8001804:	b25b      	sxtb	r3, r3
 8001806:	f023 0302 	bic.w	r3, r3, #2
 800180a:	b25a      	sxtb	r2, r3
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	789b      	ldrb	r3, [r3, #2]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	b25b      	sxtb	r3, r3
 8001814:	f003 0302 	and.w	r3, r3, #2
 8001818:	b25b      	sxtb	r3, r3
 800181a:	4313      	orrs	r3, r2
 800181c:	b25b      	sxtb	r3, r3
 800181e:	b2db      	uxtb	r3, r3
 8001820:	757b      	strb	r3, [r7, #21]
        }

        /* Write the power control settings in the register */
        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 8001822:	f107 0115 	add.w	r1, r7, #21
 8001826:	f107 0016 	add.w	r0, r7, #22
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2201      	movs	r2, #1
 800182e:	f7ff fc7c 	bl	800112a <bmp3_set_regs>
 8001832:	4603      	mov	r3, r0
 8001834:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001836:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800183a:	4618      	mov	r0, r3
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <set_odr_filter_settings>:
/*!
 * @brief This internal API sets the over sampling, ODR and filter settings
 * of the sensor based on the settings selected by the user.
 */
static int8_t set_odr_filter_settings(uint32_t desired_settings, struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08a      	sub	sp, #40	; 0x28
 8001848:	af02      	add	r7, sp, #8
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* No of registers to be configured is 3*/
    uint8_t reg_addr[3] = { 0 };
 8001850:	4b32      	ldr	r3, [pc, #200]	; (800191c <set_odr_filter_settings+0xd8>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	83bb      	strh	r3, [r7, #28]
 8001856:	2300      	movs	r3, #0
 8001858:	77bb      	strb	r3, [r7, #30]

    /* No of register data to be read is 4 */
    uint8_t reg_data[4];
    uint8_t len = 0;
 800185a:	2300      	movs	r3, #0
 800185c:	75fb      	strb	r3, [r7, #23]

    rslt = bmp3_get_regs(BMP3_REG_OSR, reg_data, 4, dev);
 800185e:	f107 0118 	add.w	r1, r7, #24
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2204      	movs	r2, #4
 8001866:	201c      	movs	r0, #28
 8001868:	f7ff fbcf 	bl	800100a <bmp3_get_regs>
 800186c:	4603      	mov	r3, r0
 800186e:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMP3_OK)
 8001870:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d14a      	bne.n	800190e <set_odr_filter_settings+0xca>
    {
        if (are_settings_changed((BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS), desired_settings))
 8001878:	68f9      	ldr	r1, [r7, #12]
 800187a:	2030      	movs	r0, #48	; 0x30
 800187c:	f000 ff45 	bl	800270a <are_settings_changed>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d00b      	beq.n	800189e <set_odr_filter_settings+0x5a>
        {
            /* Fill the over sampling register address and
            * register data to be written in the sensor */
            fill_osr_data(desired_settings, reg_addr, reg_data, &len, settings);
 8001886:	f107 0017 	add.w	r0, r7, #23
 800188a:	f107 0218 	add.w	r2, r7, #24
 800188e:	f107 011c 	add.w	r1, r7, #28
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	4603      	mov	r3, r0
 8001898:	68f8      	ldr	r0, [r7, #12]
 800189a:	f000 f9e1 	bl	8001c60 <fill_osr_data>
        }

        if (are_settings_changed(BMP3_SEL_ODR, desired_settings))
 800189e:	68f9      	ldr	r1, [r7, #12]
 80018a0:	2080      	movs	r0, #128	; 0x80
 80018a2:	f000 ff32 	bl	800270a <are_settings_changed>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d008      	beq.n	80018be <set_odr_filter_settings+0x7a>
        {
            /* Fill the output data rate register address and
             * register data to be written in the sensor */
            fill_odr_data(reg_addr, reg_data, &len, settings);
 80018ac:	f107 0217 	add.w	r2, r7, #23
 80018b0:	f107 0118 	add.w	r1, r7, #24
 80018b4:	f107 001c 	add.w	r0, r7, #28
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	f000 fa29 	bl	8001d10 <fill_odr_data>
        }

        if (are_settings_changed(BMP3_SEL_IIR_FILTER, desired_settings))
 80018be:	68f9      	ldr	r1, [r7, #12]
 80018c0:	2040      	movs	r0, #64	; 0x40
 80018c2:	f000 ff22 	bl	800270a <are_settings_changed>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d008      	beq.n	80018de <set_odr_filter_settings+0x9a>
        {
            /* Fill the iir filter register address and
             * register data to be written in the sensor */
            fill_filter_data(reg_addr, reg_data, &len, settings);
 80018cc:	f107 0217 	add.w	r2, r7, #23
 80018d0:	f107 0118 	add.w	r1, r7, #24
 80018d4:	f107 001c 	add.w	r0, r7, #28
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	f000 fa53 	bl	8001d84 <fill_filter_data>
        }

        if (settings->op_mode == BMP3_MODE_NORMAL)
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	2b03      	cmp	r3, #3
 80018e4:	d104      	bne.n	80018f0 <set_odr_filter_settings+0xac>
        {
            /* For normal mode, OSR and ODR settings should
             * be proper */
            rslt = validate_osr_and_odr_settings(settings);
 80018e6:	68b8      	ldr	r0, [r7, #8]
 80018e8:	f000 f904 	bl	8001af4 <validate_osr_and_odr_settings>
 80018ec:	4603      	mov	r3, r0
 80018ee:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMP3_OK)
 80018f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d10a      	bne.n	800190e <set_odr_filter_settings+0xca>
        {
            /* Burst write the over sampling, ODR and filter
             * settings in the register */
            rslt = bmp3_set_regs(reg_addr, reg_data, len, dev);
 80018f8:	7dfb      	ldrb	r3, [r7, #23]
 80018fa:	461a      	mov	r2, r3
 80018fc:	f107 0118 	add.w	r1, r7, #24
 8001900:	f107 001c 	add.w	r0, r7, #28
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f7ff fc10 	bl	800112a <bmp3_set_regs>
 800190a:	4603      	mov	r3, r0
 800190c:	77fb      	strb	r3, [r7, #31]
        }
    }

    return rslt;
 800190e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001912:	4618      	mov	r0, r3
 8001914:	3720      	adds	r7, #32
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	0801cc18 	.word	0x0801cc18

08001920 <set_int_ctrl_settings>:
 * selected by the user.
 */
static int8_t set_int_ctrl_settings(uint32_t desired_settings,
                                    const struct bmp3_settings *settings,
                                    struct bmp3_dev *dev)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_data;
    uint8_t reg_addr;
    struct bmp3_int_ctrl_settings int_settings;

    reg_addr = BMP3_REG_INT_CTRL;
 800192c:	2319      	movs	r3, #25
 800192e:	757b      	strb	r3, [r7, #21]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8001930:	7d78      	ldrb	r0, [r7, #21]
 8001932:	f107 0116 	add.w	r1, r7, #22
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2201      	movs	r2, #1
 800193a:	f7ff fb66 	bl	800100a <bmp3_get_regs>
 800193e:	4603      	mov	r3, r0
 8001940:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 8001942:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d15e      	bne.n	8001a08 <set_int_ctrl_settings+0xe8>
    {
        int_settings = settings->int_settings;
 800194a:	68ba      	ldr	r2, [r7, #8]
 800194c:	f107 0310 	add.w	r3, r7, #16
 8001950:	3207      	adds	r2, #7
 8001952:	6810      	ldr	r0, [r2, #0]
 8001954:	6018      	str	r0, [r3, #0]

        if (desired_settings & BMP3_SEL_OUTPUT_MODE)
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800195c:	2b00      	cmp	r3, #0
 800195e:	d00d      	beq.n	800197c <set_int_ctrl_settings+0x5c>
        {
            /* Set the interrupt output mode bits */
            reg_data = BMP3_SET_BITS_POS_0(reg_data, BMP3_INT_OUTPUT_MODE, int_settings.output_mode);
 8001960:	7dbb      	ldrb	r3, [r7, #22]
 8001962:	b25b      	sxtb	r3, r3
 8001964:	f023 0301 	bic.w	r3, r3, #1
 8001968:	b25a      	sxtb	r2, r3
 800196a:	7c3b      	ldrb	r3, [r7, #16]
 800196c:	b25b      	sxtb	r3, r3
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	b25b      	sxtb	r3, r3
 8001974:	4313      	orrs	r3, r2
 8001976:	b25b      	sxtb	r3, r3
 8001978:	b2db      	uxtb	r3, r3
 800197a:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_LEVEL)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001982:	2b00      	cmp	r3, #0
 8001984:	d00e      	beq.n	80019a4 <set_int_ctrl_settings+0x84>
        {
            /* Set the interrupt level bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_LEVEL, int_settings.level);
 8001986:	7dbb      	ldrb	r3, [r7, #22]
 8001988:	b25b      	sxtb	r3, r3
 800198a:	f023 0302 	bic.w	r3, r3, #2
 800198e:	b25a      	sxtb	r2, r3
 8001990:	7c7b      	ldrb	r3, [r7, #17]
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	b25b      	sxtb	r3, r3
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	b25b      	sxtb	r3, r3
 800199c:	4313      	orrs	r3, r2
 800199e:	b25b      	sxtb	r3, r3
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_LATCH)
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d00e      	beq.n	80019cc <set_int_ctrl_settings+0xac>
        {
            /* Set the interrupt latch bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_LATCH, int_settings.latch);
 80019ae:	7dbb      	ldrb	r3, [r7, #22]
 80019b0:	b25b      	sxtb	r3, r3
 80019b2:	f023 0304 	bic.w	r3, r3, #4
 80019b6:	b25a      	sxtb	r2, r3
 80019b8:	7cbb      	ldrb	r3, [r7, #18]
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	b25b      	sxtb	r3, r3
 80019be:	f003 0304 	and.w	r3, r3, #4
 80019c2:	b25b      	sxtb	r3, r3
 80019c4:	4313      	orrs	r3, r2
 80019c6:	b25b      	sxtb	r3, r3
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_DRDY_EN)
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f003 0308 	and.w	r3, r3, #8
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d00e      	beq.n	80019f4 <set_int_ctrl_settings+0xd4>
        {
            /* Set the interrupt data ready bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_DRDY_EN, int_settings.drdy_en);
 80019d6:	7dbb      	ldrb	r3, [r7, #22]
 80019d8:	b25b      	sxtb	r3, r3
 80019da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80019de:	b25a      	sxtb	r2, r3
 80019e0:	7cfb      	ldrb	r3, [r7, #19]
 80019e2:	019b      	lsls	r3, r3, #6
 80019e4:	b25b      	sxtb	r3, r3
 80019e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019ea:	b25b      	sxtb	r3, r3
 80019ec:	4313      	orrs	r3, r2
 80019ee:	b25b      	sxtb	r3, r3
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	75bb      	strb	r3, [r7, #22]
        }

        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 80019f4:	f107 0116 	add.w	r1, r7, #22
 80019f8:	f107 0015 	add.w	r0, r7, #21
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2201      	movs	r2, #1
 8001a00:	f7ff fb93 	bl	800112a <bmp3_set_regs>
 8001a04:	4603      	mov	r3, r0
 8001a06:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001a08:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3718      	adds	r7, #24
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <set_advance_settings>:
 * @brief This internal API sets the advance (i2c_wdt_en, i2c_wdt_sel)
 * settings of the sensor based on the settings selected by the user.
 */
static int8_t set_advance_settings(uint32_t desired_settings, const struct bmp3_settings *settings,
                                   struct bmp3_dev *dev)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr;
    uint8_t reg_data;
    struct bmp3_adv_settings adv_settings = settings->adv_settings;
 8001a20:	68ba      	ldr	r2, [r7, #8]
 8001a22:	f107 0310 	add.w	r3, r7, #16
 8001a26:	320b      	adds	r2, #11
 8001a28:	8812      	ldrh	r2, [r2, #0]
 8001a2a:	801a      	strh	r2, [r3, #0]

    reg_addr = BMP3_REG_IF_CONF;
 8001a2c:	231a      	movs	r3, #26
 8001a2e:	75bb      	strb	r3, [r7, #22]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8001a30:	7db8      	ldrb	r0, [r7, #22]
 8001a32:	f107 0115 	add.w	r1, r7, #21
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f7ff fae6 	bl	800100a <bmp3_get_regs>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 8001a42:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d131      	bne.n	8001aae <set_advance_settings+0x9a>
    {
        if (desired_settings & BMP3_SEL_I2C_WDT_EN)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d00e      	beq.n	8001a72 <set_advance_settings+0x5e>
        {
            /* Set the i2c watch dog enable bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_I2C_WDT_EN, adv_settings.i2c_wdt_en);
 8001a54:	7d7b      	ldrb	r3, [r7, #21]
 8001a56:	b25b      	sxtb	r3, r3
 8001a58:	f023 0302 	bic.w	r3, r3, #2
 8001a5c:	b25a      	sxtb	r2, r3
 8001a5e:	7c3b      	ldrb	r3, [r7, #16]
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	b25b      	sxtb	r3, r3
 8001a64:	f003 0302 	and.w	r3, r3, #2
 8001a68:	b25b      	sxtb	r3, r3
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	b25b      	sxtb	r3, r3
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	757b      	strb	r3, [r7, #21]
        }

        if (desired_settings & BMP3_SEL_I2C_WDT)
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d00e      	beq.n	8001a9a <set_advance_settings+0x86>
        {
            /* Set the i2c watch dog select bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_I2C_WDT_SEL, adv_settings.i2c_wdt_sel);
 8001a7c:	7d7b      	ldrb	r3, [r7, #21]
 8001a7e:	b25b      	sxtb	r3, r3
 8001a80:	f023 0304 	bic.w	r3, r3, #4
 8001a84:	b25a      	sxtb	r2, r3
 8001a86:	7c7b      	ldrb	r3, [r7, #17]
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	b25b      	sxtb	r3, r3
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	b25b      	sxtb	r3, r3
 8001a92:	4313      	orrs	r3, r2
 8001a94:	b25b      	sxtb	r3, r3
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	757b      	strb	r3, [r7, #21]
        }

        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 8001a9a:	f107 0115 	add.w	r1, r7, #21
 8001a9e:	f107 0016 	add.w	r0, r7, #22
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	f7ff fb40 	bl	800112a <bmp3_set_regs>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001aae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <get_odr_filter_settings>:
/*!
 * @brief This internal API gets the over sampling, ODR and filter settings
 * of the sensor.
 */
static int8_t get_odr_filter_settings(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b084      	sub	sp, #16
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
 8001ac2:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data[4];

    /* Read data beginning from 0x1C register */
    rslt = bmp3_get_regs(BMP3_REG_OSR, reg_data, 4, dev);
 8001ac4:	f107 0108 	add.w	r1, r7, #8
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	2204      	movs	r2, #4
 8001acc:	201c      	movs	r0, #28
 8001ace:	f7ff fa9c 	bl	800100a <bmp3_get_regs>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	73fb      	strb	r3, [r7, #15]

    /* Parse the read data and store it in dev structure */
    parse_odr_filter_settings(reg_data, &settings->odr_filter);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	1cda      	adds	r2, r3, #3
 8001ada:	f107 0308 	add.w	r3, r7, #8
 8001ade:	4611      	mov	r1, r2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff fe25 	bl	8001730 <parse_odr_filter_settings>

    return rslt;
 8001ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <validate_osr_and_odr_settings>:
/*!
 * @brief This internal API validate the over sampling, ODR settings of the
 * sensor.
 */
static int8_t validate_osr_and_odr_settings(const struct bmp3_settings *settings)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b098      	sub	sp, #96	; 0x60
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* According to BMP388 datasheet at Section 3.9.2. "Measurement rate in
     * forced mode and normal mode" there is also the constant of 234us also to
     * be considered in the sum. */
    uint32_t meas_t = 234;
 8001afc:	23ea      	movs	r3, #234	; 0xea
 8001afe:	65bb      	str	r3, [r7, #88]	; 0x58
    uint32_t meas_t_p = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	65fb      	str	r3, [r7, #92]	; 0x5c

    /* Sampling period corresponding to ODR in microseconds  */
    uint32_t odr[18] = {
 8001b04:	4a1a      	ldr	r2, [pc, #104]	; (8001b70 <validate_osr_and_odr_settings+0x7c>)
 8001b06:	f107 030c 	add.w	r3, r7, #12
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	2248      	movs	r2, #72	; 0x48
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f018 f896 	bl	8019c40 <memcpy>
        5000, 10000, 20000, 40000, 80000, 160000, 320000, 640000, 1280000, 2560000, 5120000, 10240000, 20480000,
        40960000, 81920000, 163840000, 327680000, 655360000
    };

    if (settings->press_en)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	785b      	ldrb	r3, [r3, #1]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d006      	beq.n	8001b2a <validate_osr_and_odr_settings+0x36>
    {
        /* Calculate the pressure measurement duration */
        meas_t_p += calculate_press_meas_time(settings);
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f000 f83f 	bl	8001ba0 <calculate_press_meas_time>
 8001b22:	4602      	mov	r2, r0
 8001b24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b26:	4413      	add	r3, r2
 8001b28:	65fb      	str	r3, [r7, #92]	; 0x5c
    }

    if (settings->temp_en)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	789b      	ldrb	r3, [r3, #2]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d006      	beq.n	8001b40 <validate_osr_and_odr_settings+0x4c>
    {
        /* Calculate the temperature measurement duration */
        meas_t_p += calculate_temp_meas_time(settings);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f000 f864 	bl	8001c00 <calculate_temp_meas_time>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b3c:	4413      	add	r3, r2
 8001b3e:	65fb      	str	r3, [r7, #92]	; 0x5c
    }

    /* Constant 234us added to the summation of temperature and pressure measurement duration */
    meas_t += meas_t_p;
 8001b40:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001b42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b44:	4413      	add	r3, r2
 8001b46:	65bb      	str	r3, [r7, #88]	; 0x58

    rslt = verify_meas_time_and_odr_duration(meas_t, odr[settings->odr_filter.odr]);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	799b      	ldrb	r3, [r3, #6]
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	3360      	adds	r3, #96	; 0x60
 8001b50:	443b      	add	r3, r7
 8001b52:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001b56:	4619      	mov	r1, r3
 8001b58:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001b5a:	f000 f80b 	bl	8001b74 <verify_meas_time_and_odr_duration>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    return rslt;
 8001b64:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3760      	adds	r7, #96	; 0x60
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	0801cc1c 	.word	0x0801cc1c

08001b74 <verify_meas_time_and_odr_duration>:
/*!
 * @brief This internal API checks whether the measurement time and ODR duration
 * of the sensor are proper.
 */
static int8_t verify_meas_time_and_odr_duration(uint32_t meas_t, uint32_t odr_duration)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (meas_t < odr_duration)
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d202      	bcs.n	8001b8c <verify_meas_time_and_odr_duration+0x18>
    {
        /* If measurement duration is less than ODR duration
         * then OSR and ODR settings are fine */
        rslt = BMP3_OK;
 8001b86:	2300      	movs	r3, #0
 8001b88:	73fb      	strb	r3, [r7, #15]
 8001b8a:	e001      	b.n	8001b90 <verify_meas_time_and_odr_duration+0x1c>
    }
    else
    {
        /* OSR and ODR settings are not proper */
        rslt = BMP3_E_INVALID_ODR_OSR_SETTINGS;
 8001b8c:	23fd      	movs	r3, #253	; 0xfd
 8001b8e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001b90:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <calculate_press_meas_time>:
/*!
 * @brief This internal API calculates the pressure measurement duration of the
 * sensor.
 */
static uint32_t calculate_press_meas_time(const struct bmp3_settings *settings)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b088      	sub	sp, #32
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
    uint32_t press_meas_t;
    struct bmp3_odr_filter_settings odr_filter = settings->odr_filter;
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	f107 030c 	add.w	r3, r7, #12
 8001bae:	3203      	adds	r2, #3
 8001bb0:	6810      	ldr	r0, [r2, #0]
 8001bb2:	6018      	str	r0, [r3, #0]

#ifdef BMP3_FLOAT_COMPENSATION
    double base = 2.0;
 8001bb4:	f04f 0200 	mov.w	r2, #0
 8001bb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001bbc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    float partial_out;
#else
    uint8_t base = 2;
    uint32_t partial_out;
#endif /* BMP3_FLOAT_COMPENSATION */
    partial_out = pow_bmp3(base, odr_filter.press_os);
 8001bc0:	7b3b      	ldrb	r3, [r7, #12]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	ed97 0b06 	vldr	d0, [r7, #24]
 8001bc8:	f000 fd7a 	bl	80026c0 <pow_bmp3>
 8001bcc:	ed87 0a05 	vstr	s0, [r7, #20]
    press_meas_t = (uint32_t)(BMP3_SETTLE_TIME_PRESS + partial_out * BMP3_ADC_CONV_TIME);
 8001bd0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bd4:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001bf8 <calculate_press_meas_time+0x58>
 8001bd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bdc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001bfc <calculate_press_meas_time+0x5c>
 8001be0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001be4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001be8:	ee17 3a90 	vmov	r3, s15
 8001bec:	613b      	str	r3, [r7, #16]

    /* Output in microseconds */
    return press_meas_t;
 8001bee:	693b      	ldr	r3, [r7, #16]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3720      	adds	r7, #32
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	44fa0000 	.word	0x44fa0000
 8001bfc:	43c40000 	.word	0x43c40000

08001c00 <calculate_temp_meas_time>:
/*!
 * @brief This internal API calculates the temperature measurement duration of
 * the sensor.
 */
static uint32_t calculate_temp_meas_time(const struct bmp3_settings *settings)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b088      	sub	sp, #32
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
    uint32_t temp_meas_t;
    struct bmp3_odr_filter_settings odr_filter = settings->odr_filter;
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	f107 030c 	add.w	r3, r7, #12
 8001c0e:	3203      	adds	r2, #3
 8001c10:	6810      	ldr	r0, [r2, #0]
 8001c12:	6018      	str	r0, [r3, #0]

#ifdef BMP3_FLOAT_COMPENSATION
    double base = 2.0;
 8001c14:	f04f 0200 	mov.w	r2, #0
 8001c18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c1c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    float partial_out;
#else
    uint8_t base = 2;
    uint32_t partial_out;
#endif /* BMP3_FLOAT_COMPENSATION */
    partial_out = pow_bmp3(base, odr_filter.temp_os);
 8001c20:	7b7b      	ldrb	r3, [r7, #13]
 8001c22:	4618      	mov	r0, r3
 8001c24:	ed97 0b06 	vldr	d0, [r7, #24]
 8001c28:	f000 fd4a 	bl	80026c0 <pow_bmp3>
 8001c2c:	ed87 0a05 	vstr	s0, [r7, #20]
    temp_meas_t = (uint32_t)(BMP3_SETTLE_TIME_TEMP + partial_out * BMP3_ADC_CONV_TIME);
 8001c30:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c34:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001c58 <calculate_temp_meas_time+0x58>
 8001c38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c3c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001c5c <calculate_temp_meas_time+0x5c>
 8001c40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c48:	ee17 3a90 	vmov	r3, s15
 8001c4c:	613b      	str	r3, [r7, #16]

    /* Output in uint32_t */
    return temp_meas_t;
 8001c4e:	693b      	ldr	r3, [r7, #16]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3720      	adds	r7, #32
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	44fa0000 	.word	0x44fa0000
 8001c5c:	439c8000 	.word	0x439c8000

08001c60 <fill_osr_data>:
static void fill_osr_data(uint32_t desired_settings,
                          uint8_t *addr,
                          uint8_t *reg_data,
                          uint8_t *len,
                          const struct bmp3_settings *settings)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b087      	sub	sp, #28
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
 8001c6c:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings osr_settings = settings->odr_filter;
 8001c6e:	6a3a      	ldr	r2, [r7, #32]
 8001c70:	f107 0314 	add.w	r3, r7, #20
 8001c74:	3203      	adds	r2, #3
 8001c76:	6810      	ldr	r0, [r2, #0]
 8001c78:	6018      	str	r0, [r3, #0]

    if (desired_settings & (BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS))
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d03f      	beq.n	8001d04 <fill_osr_data+0xa4>
    {
        /* Pressure over sampling settings check */
        if (desired_settings & BMP3_SEL_PRESS_OS)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f003 0310 	and.w	r3, r3, #16
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d013      	beq.n	8001cb6 <fill_osr_data+0x56>
        {
            /* Set the pressure over sampling settings in the
             * register variable */
            reg_data[*len] = BMP3_SET_BITS_POS_0(reg_data[0], BMP3_PRESS_OS, osr_settings.press_os);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	b25b      	sxtb	r3, r3
 8001c94:	f023 0307 	bic.w	r3, r3, #7
 8001c98:	b25a      	sxtb	r2, r3
 8001c9a:	7d3b      	ldrb	r3, [r7, #20]
 8001c9c:	b25b      	sxtb	r3, r3
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	b25b      	sxtb	r3, r3
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	b25a      	sxtb	r2, r3
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	4619      	mov	r1, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	440b      	add	r3, r1
 8001cb2:	b2d2      	uxtb	r2, r2
 8001cb4:	701a      	strb	r2, [r3, #0]
        }

        /* Temperature over sampling settings check */
        if (desired_settings & BMP3_SEL_TEMP_OS)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f003 0320 	and.w	r3, r3, #32
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d014      	beq.n	8001cea <fill_osr_data+0x8a>
        {
            /* Set the temperature over sampling settings in the
             * register variable */
            reg_data[*len] = BMP3_SET_BITS(reg_data[0], BMP3_TEMP_OS, osr_settings.temp_os);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	b25b      	sxtb	r3, r3
 8001cc6:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8001cca:	b25a      	sxtb	r2, r3
 8001ccc:	7d7b      	ldrb	r3, [r7, #21]
 8001cce:	00db      	lsls	r3, r3, #3
 8001cd0:	b25b      	sxtb	r3, r3
 8001cd2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001cd6:	b25b      	sxtb	r3, r3
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	b25a      	sxtb	r2, r3
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	440b      	add	r3, r1
 8001ce6:	b2d2      	uxtb	r2, r2
 8001ce8:	701a      	strb	r2, [r3, #0]
        }

        /* 0x1C is the register address of over sampling register */
        addr[*len] = BMP3_REG_OSR;
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	221c      	movs	r2, #28
 8001cf6:	701a      	strb	r2, [r3, #0]
        (*len)++;
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	701a      	strb	r2, [r3, #0]
    }
}
 8001d04:	bf00      	nop
 8001d06:	371c      	adds	r7, #28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <fill_odr_data>:
/*!
 * @brief This internal API fills the register address and register data of
 * the ODR settings for burst write operation.
 */
static void fill_odr_data(uint8_t *addr, uint8_t *reg_data, uint8_t *len, struct bmp3_settings *settings)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b087      	sub	sp, #28
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
 8001d1c:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings *osr_settings = &settings->odr_filter;
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	3303      	adds	r3, #3
 8001d22:	617b      	str	r3, [r7, #20]

    /* Limit the ODR to 0.001525879 Hz*/
    if (osr_settings->odr > BMP3_ODR_0_001_HZ)
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	78db      	ldrb	r3, [r3, #3]
 8001d28:	2b11      	cmp	r3, #17
 8001d2a:	d902      	bls.n	8001d32 <fill_odr_data+0x22>
    {
        osr_settings->odr = BMP3_ODR_0_001_HZ;
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	2211      	movs	r2, #17
 8001d30:	70da      	strb	r2, [r3, #3]
    }

    /* Set the ODR settings in the register variable */
    reg_data[*len] = BMP3_SET_BITS_POS_0(reg_data[1], BMP3_ODR, osr_settings->odr);
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	3301      	adds	r3, #1
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	b25b      	sxtb	r3, r3
 8001d3a:	f023 031f 	bic.w	r3, r3, #31
 8001d3e:	b25a      	sxtb	r2, r3
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	78db      	ldrb	r3, [r3, #3]
 8001d44:	b25b      	sxtb	r3, r3
 8001d46:	f003 031f 	and.w	r3, r3, #31
 8001d4a:	b25b      	sxtb	r3, r3
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	b25a      	sxtb	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	4619      	mov	r1, r3
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	440b      	add	r3, r1
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	701a      	strb	r2, [r3, #0]

    /* 0x1D is the register address of output data rate register */
    addr[*len] = BMP3_REG_ODR;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	461a      	mov	r2, r3
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4413      	add	r3, r2
 8001d68:	221d      	movs	r2, #29
 8001d6a:	701a      	strb	r2, [r3, #0]
    (*len)++;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	3301      	adds	r3, #1
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	701a      	strb	r2, [r3, #0]
}
 8001d78:	bf00      	nop
 8001d7a:	371c      	adds	r7, #28
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <fill_filter_data>:
/*!
 * @brief This internal API fills the register address and register data of
 * the filter settings for burst write operation.
 */
static void fill_filter_data(uint8_t *addr, uint8_t *reg_data, uint8_t *len, const struct bmp3_settings *settings)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b087      	sub	sp, #28
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
 8001d90:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings osr_settings = settings->odr_filter;
 8001d92:	683a      	ldr	r2, [r7, #0]
 8001d94:	f107 0314 	add.w	r3, r7, #20
 8001d98:	3203      	adds	r2, #3
 8001d9a:	6810      	ldr	r0, [r2, #0]
 8001d9c:	6018      	str	r0, [r3, #0]

    /* Set the iir settings in the register variable */
    reg_data[*len] = BMP3_SET_BITS(reg_data[3], BMP3_IIR_FILTER, osr_settings.iir_filter);
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	3303      	adds	r3, #3
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	b25b      	sxtb	r3, r3
 8001da6:	f023 030e 	bic.w	r3, r3, #14
 8001daa:	b25a      	sxtb	r2, r3
 8001dac:	7dbb      	ldrb	r3, [r7, #22]
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	b25b      	sxtb	r3, r3
 8001db2:	f003 030e 	and.w	r3, r3, #14
 8001db6:	b25b      	sxtb	r3, r3
 8001db8:	4313      	orrs	r3, r2
 8001dba:	b25a      	sxtb	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	440b      	add	r3, r1
 8001dc6:	b2d2      	uxtb	r2, r2
 8001dc8:	701a      	strb	r2, [r3, #0]

    /* 0x1F is the register address of iir filter register */
    addr[*len] = BMP3_REG_CONFIG;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	461a      	mov	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	221f      	movs	r2, #31
 8001dd6:	701a      	strb	r2, [r3, #0]
    (*len)++;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	b2da      	uxtb	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	701a      	strb	r2, [r3, #0]
}
 8001de4:	bf00      	nop
 8001de6:	371c      	adds	r7, #28
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure or temperature or
 *  both the data and store it in the bmp3_uncomp_data structure instance.
 */
static void parse_sensor_data(const uint8_t *reg_data, struct bmp3_uncomp_data *uncomp_data)
{
 8001df0:	b4b0      	push	{r4, r5, r7}
 8001df2:	b087      	sub	sp, #28
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_xlsb = (uint32_t)reg_data[0];
 8001dfa:	6879      	ldr	r1, [r7, #4]
 8001dfc:	7809      	ldrb	r1, [r1, #0]
 8001dfe:	6179      	str	r1, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 8;
 8001e00:	6879      	ldr	r1, [r7, #4]
 8001e02:	3101      	adds	r1, #1
 8001e04:	7809      	ldrb	r1, [r1, #0]
 8001e06:	0209      	lsls	r1, r1, #8
 8001e08:	6139      	str	r1, [r7, #16]
    data_msb = (uint32_t)reg_data[2] << 16;
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	3102      	adds	r1, #2
 8001e0e:	7809      	ldrb	r1, [r1, #0]
 8001e10:	0409      	lsls	r1, r1, #16
 8001e12:	60f9      	str	r1, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001e14:	68f8      	ldr	r0, [r7, #12]
 8001e16:	6939      	ldr	r1, [r7, #16]
 8001e18:	4308      	orrs	r0, r1
 8001e1a:	6979      	ldr	r1, [r7, #20]
 8001e1c:	4301      	orrs	r1, r0
 8001e1e:	2000      	movs	r0, #0
 8001e20:	460c      	mov	r4, r1
 8001e22:	4605      	mov	r5, r0
 8001e24:	6839      	ldr	r1, [r7, #0]
 8001e26:	e9c1 4500 	strd	r4, r5, [r1]

    /* Store the parsed register values for temperature data */
    data_xlsb = (uint32_t)reg_data[3];
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	3103      	adds	r1, #3
 8001e2e:	7809      	ldrb	r1, [r1, #0]
 8001e30:	6179      	str	r1, [r7, #20]
    data_lsb = (uint32_t)reg_data[4] << 8;
 8001e32:	6879      	ldr	r1, [r7, #4]
 8001e34:	3104      	adds	r1, #4
 8001e36:	7809      	ldrb	r1, [r1, #0]
 8001e38:	0209      	lsls	r1, r1, #8
 8001e3a:	6139      	str	r1, [r7, #16]
    data_msb = (uint32_t)reg_data[5] << 16;
 8001e3c:	6879      	ldr	r1, [r7, #4]
 8001e3e:	3105      	adds	r1, #5
 8001e40:	7809      	ldrb	r1, [r1, #0]
 8001e42:	0409      	lsls	r1, r1, #16
 8001e44:	60f9      	str	r1, [r7, #12]
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	6939      	ldr	r1, [r7, #16]
 8001e4a:	4308      	orrs	r0, r1
 8001e4c:	6979      	ldr	r1, [r7, #20]
 8001e4e:	4301      	orrs	r1, r0
 8001e50:	2000      	movs	r0, #0
 8001e52:	460a      	mov	r2, r1
 8001e54:	4603      	mov	r3, r0
 8001e56:	6839      	ldr	r1, [r7, #0]
 8001e58:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 8001e5c:	bf00      	nop
 8001e5e:	371c      	adds	r7, #28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bcb0      	pop	{r4, r5, r7}
 8001e64:	4770      	bx	lr

08001e66 <compensate_data>:
 */
static int8_t compensate_data(uint8_t sensor_comp,
                              const struct bmp3_uncomp_data *uncomp_data,
                              struct bmp3_data *comp_data,
                              struct bmp3_calib_data *calib_data)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b086      	sub	sp, #24
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
 8001e70:	603b      	str	r3, [r7, #0]
 8001e72:	4603      	mov	r3, r0
 8001e74:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BMP3_OK;
 8001e76:	2300      	movs	r3, #0
 8001e78:	75fb      	strb	r3, [r7, #23]

    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d05a      	beq.n	8001f36 <compensate_data+0xd0>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d057      	beq.n	8001f36 <compensate_data+0xd0>
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d054      	beq.n	8001f36 <compensate_data+0xd0>
    {
        /* If pressure and temperature component is selected */
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001e8c:	7bfb      	ldrb	r3, [r7, #15]
 8001e8e:	2b03      	cmp	r3, #3
 8001e90:	d115      	bne.n	8001ebe <compensate_data+0x58>
             * Compensated temperature updated in calib structure,
             * is needed for pressure calculation
             */

            /* Compensate pressure and temperature data */
            rslt = compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	68b9      	ldr	r1, [r7, #8]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f000 fa1f 	bl	80022dc <compensate_temperature>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP3_OK)
 8001ea2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d148      	bne.n	8001f3c <compensate_data+0xd6>
            {
                rslt = compensate_pressure(&comp_data->pressure, uncomp_data, calib_data);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	3308      	adds	r3, #8
 8001eae:	683a      	ldr	r2, [r7, #0]
 8001eb0:	68b9      	ldr	r1, [r7, #8]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f000 fa8c 	bl	80023d0 <compensate_pressure>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	75fb      	strb	r3, [r7, #23]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001ebc:	e03e      	b.n	8001f3c <compensate_data+0xd6>
            }
        }
        else if (sensor_comp == BMP3_PRESS)
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d116      	bne.n	8001ef2 <compensate_data+0x8c>
             * Compensated temperature updated in calib structure,
             * is needed for pressure calculation.
             * As only pressure is enabled in 'sensor_comp', after calculating
             * compensated temperature, assign it to zero.
             */
            (void)compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	68b9      	ldr	r1, [r7, #8]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f000 fa06 	bl	80022dc <compensate_temperature>
            comp_data->temperature = 0;
 8001ed0:	6879      	ldr	r1, [r7, #4]
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	f04f 0300 	mov.w	r3, #0
 8001eda:	e9c1 2300 	strd	r2, r3, [r1]

            /* Compensate the pressure data */
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, calib_data);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	3308      	adds	r3, #8
 8001ee2:	683a      	ldr	r2, [r7, #0]
 8001ee4:	68b9      	ldr	r1, [r7, #8]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f000 fa72 	bl	80023d0 <compensate_pressure>
 8001eec:	4603      	mov	r3, r0
 8001eee:	75fb      	strb	r3, [r7, #23]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001ef0:	e024      	b.n	8001f3c <compensate_data+0xd6>
        }
        else if (sensor_comp == BMP3_TEMP)
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d10f      	bne.n	8001f18 <compensate_data+0xb2>
        {
            /* Compensate the temperature data */
            rslt = compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	68b9      	ldr	r1, [r7, #8]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f000 f9ec 	bl	80022dc <compensate_temperature>
 8001f04:	4603      	mov	r3, r0
 8001f06:	75fb      	strb	r3, [r7, #23]

            /*
             * As only temperature is enabled in 'sensor_comp'
             * make compensated pressure as zero
             */
            comp_data->pressure = 0;
 8001f08:	6879      	ldr	r1, [r7, #4]
 8001f0a:	f04f 0200 	mov.w	r2, #0
 8001f0e:	f04f 0300 	mov.w	r3, #0
 8001f12:	e9c1 2302 	strd	r2, r3, [r1, #8]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001f16:	e011      	b.n	8001f3c <compensate_data+0xd6>
        }
        else
        {
            comp_data->pressure = 0;
 8001f18:	6879      	ldr	r1, [r7, #4]
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	f04f 0300 	mov.w	r3, #0
 8001f22:	e9c1 2302 	strd	r2, r3, [r1, #8]
            comp_data->temperature = 0;
 8001f26:	6879      	ldr	r1, [r7, #4]
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	f04f 0300 	mov.w	r3, #0
 8001f30:	e9c1 2300 	strd	r2, r3, [r1]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001f34:	e002      	b.n	8001f3c <compensate_data+0xd6>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001f36:	23ff      	movs	r3, #255	; 0xff
 8001f38:	75fb      	strb	r3, [r7, #23]
 8001f3a:	e000      	b.n	8001f3e <compensate_data+0xd8>
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001f3c:	bf00      	nop
    }

    return rslt;
 8001f3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3718      	adds	r7, #24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <parse_calib_data>:
/*!
 *  @brief This internal API is used to parse the calibration data, compensates
 *  it and store it in device structure
 */
static void parse_calib_data(const uint8_t *reg_data, struct bmp3_dev *dev)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
    /* Temporary variable to store the aligned trim data */
    struct bmp3_reg_calib_data *reg_calib_data = &dev->calib_data.reg_calib_data;
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	3390      	adds	r3, #144	; 0x90
 8001f5a:	617b      	str	r3, [r7, #20]
    struct bmp3_quantized_calib_data *quantized_calib_data = &dev->calib_data.quantized_calib_data;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	3318      	adds	r3, #24
 8001f60:	613b      	str	r3, [r7, #16]

    /* Temporary variable */
    double temp_var;

    /* 1 / 2^8 */
    temp_var = 0.00390625f;
 8001f62:	f04f 0200 	mov.w	r2, #0
 8001f66:	4ba4      	ldr	r3, [pc, #656]	; (80021f8 <parse_calib_data+0x2ac>)
 8001f68:	e9c7 2302 	strd	r2, r3, [r7, #8]
    reg_calib_data->par_t1 = BMP3_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	021b      	lsls	r3, r3, #8
 8001f74:	b21a      	sxth	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	b21b      	sxth	r3, r3
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	b21b      	sxth	r3, r3
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	801a      	strh	r2, [r3, #0]
    quantized_calib_data->par_t1 = ((double)reg_calib_data->par_t1 / temp_var);
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe fad2 	bl	8000534 <__aeabi_ui2d>
 8001f90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f94:	f7fe fc72 	bl	800087c <__aeabi_ddiv>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	6939      	ldr	r1, [r7, #16]
 8001f9e:	e9c1 2300 	strd	r2, r3, [r1]
    reg_calib_data->par_t2 = BMP3_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	3303      	adds	r3, #3
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	021b      	lsls	r3, r3, #8
 8001faa:	b21a      	sxth	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	3302      	adds	r3, #2
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	b21b      	sxth	r3, r3
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	b21b      	sxth	r3, r3
 8001fb8:	b29a      	uxth	r2, r3
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	805a      	strh	r2, [r3, #2]
    temp_var = 1073741824.0f;
 8001fbe:	f04f 0200 	mov.w	r2, #0
 8001fc2:	4b8e      	ldr	r3, [pc, #568]	; (80021fc <parse_calib_data+0x2b0>)
 8001fc4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_t2 = ((double)reg_calib_data->par_t2 / temp_var);
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	885b      	ldrh	r3, [r3, #2]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7fe fab1 	bl	8000534 <__aeabi_ui2d>
 8001fd2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fd6:	f7fe fc51 	bl	800087c <__aeabi_ddiv>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	460b      	mov	r3, r1
 8001fde:	6939      	ldr	r1, [r7, #16]
 8001fe0:	e9c1 2302 	strd	r2, r3, [r1, #8]
    reg_calib_data->par_t3 = (int8_t)reg_data[4];
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	3304      	adds	r3, #4
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	b25a      	sxtb	r2, r3
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	711a      	strb	r2, [r3, #4]
    temp_var = 281474976710656.0f;
 8001ff0:	f04f 0200 	mov.w	r2, #0
 8001ff4:	4b82      	ldr	r3, [pc, #520]	; (8002200 <parse_calib_data+0x2b4>)
 8001ff6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_t3 = ((double)reg_calib_data->par_t3 / temp_var);
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8002000:	4618      	mov	r0, r3
 8002002:	f7fe faa7 	bl	8000554 <__aeabi_i2d>
 8002006:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800200a:	f7fe fc37 	bl	800087c <__aeabi_ddiv>
 800200e:	4602      	mov	r2, r0
 8002010:	460b      	mov	r3, r1
 8002012:	6939      	ldr	r1, [r7, #16]
 8002014:	e9c1 2304 	strd	r2, r3, [r1, #16]
    reg_calib_data->par_p1 = (int16_t)BMP3_CONCAT_BYTES(reg_data[6], reg_data[5]);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	3306      	adds	r3, #6
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	021b      	lsls	r3, r3, #8
 8002020:	b21a      	sxth	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	3305      	adds	r3, #5
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	b21b      	sxth	r3, r3
 800202a:	4313      	orrs	r3, r2
 800202c:	b21a      	sxth	r2, r3
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	80da      	strh	r2, [r3, #6]
    temp_var = 1048576.0f;
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	4b73      	ldr	r3, [pc, #460]	; (8002204 <parse_calib_data+0x2b8>)
 8002038:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p1 = ((double)(reg_calib_data->par_p1 - (16384)) / temp_var);
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002042:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8002046:	4618      	mov	r0, r3
 8002048:	f7fe fa84 	bl	8000554 <__aeabi_i2d>
 800204c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002050:	f7fe fc14 	bl	800087c <__aeabi_ddiv>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	6939      	ldr	r1, [r7, #16]
 800205a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    reg_calib_data->par_p2 = (int16_t)BMP3_CONCAT_BYTES(reg_data[8], reg_data[7]);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3308      	adds	r3, #8
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	021b      	lsls	r3, r3, #8
 8002066:	b21a      	sxth	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3307      	adds	r3, #7
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	b21b      	sxth	r3, r3
 8002070:	4313      	orrs	r3, r2
 8002072:	b21a      	sxth	r2, r3
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	811a      	strh	r2, [r3, #8]
    temp_var = 536870912.0f;
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	4b62      	ldr	r3, [pc, #392]	; (8002208 <parse_calib_data+0x2bc>)
 800207e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p2 = ((double)(reg_calib_data->par_p2 - (16384)) / temp_var);
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002088:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800208c:	4618      	mov	r0, r3
 800208e:	f7fe fa61 	bl	8000554 <__aeabi_i2d>
 8002092:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002096:	f7fe fbf1 	bl	800087c <__aeabi_ddiv>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	6939      	ldr	r1, [r7, #16]
 80020a0:	e9c1 2308 	strd	r2, r3, [r1, #32]
    reg_calib_data->par_p3 = (int8_t)reg_data[9];
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3309      	adds	r3, #9
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	b25a      	sxtb	r2, r3
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	729a      	strb	r2, [r3, #10]
    temp_var = 4294967296.0f;
 80020b0:	f04f 0200 	mov.w	r2, #0
 80020b4:	4b55      	ldr	r3, [pc, #340]	; (800220c <parse_calib_data+0x2c0>)
 80020b6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p3 = ((double)reg_calib_data->par_p3 / temp_var);
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7fe fa47 	bl	8000554 <__aeabi_i2d>
 80020c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80020ca:	f7fe fbd7 	bl	800087c <__aeabi_ddiv>
 80020ce:	4602      	mov	r2, r0
 80020d0:	460b      	mov	r3, r1
 80020d2:	6939      	ldr	r1, [r7, #16]
 80020d4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    reg_calib_data->par_p4 = (int8_t)reg_data[10];
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	330a      	adds	r3, #10
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	b25a      	sxtb	r2, r3
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	72da      	strb	r2, [r3, #11]
    temp_var = 137438953472.0f;
 80020e4:	f04f 0200 	mov.w	r2, #0
 80020e8:	4b49      	ldr	r3, [pc, #292]	; (8002210 <parse_calib_data+0x2c4>)
 80020ea:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p4 = ((double)reg_calib_data->par_p4 / temp_var);
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7fe fa2d 	bl	8000554 <__aeabi_i2d>
 80020fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80020fe:	f7fe fbbd 	bl	800087c <__aeabi_ddiv>
 8002102:	4602      	mov	r2, r0
 8002104:	460b      	mov	r3, r1
 8002106:	6939      	ldr	r1, [r7, #16]
 8002108:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    reg_calib_data->par_p5 = BMP3_CONCAT_BYTES(reg_data[12], reg_data[11]);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	330c      	adds	r3, #12
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	021b      	lsls	r3, r3, #8
 8002114:	b21a      	sxth	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	330b      	adds	r3, #11
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	b21b      	sxth	r3, r3
 800211e:	4313      	orrs	r3, r2
 8002120:	b21b      	sxth	r3, r3
 8002122:	b29a      	uxth	r2, r3
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	819a      	strh	r2, [r3, #12]

    /* 1 / 2^3 */
    temp_var = 0.125f;
 8002128:	f04f 0200 	mov.w	r2, #0
 800212c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8002130:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p5 = ((double)reg_calib_data->par_p5 / temp_var);
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	899b      	ldrh	r3, [r3, #12]
 8002138:	4618      	mov	r0, r3
 800213a:	f7fe f9fb 	bl	8000534 <__aeabi_ui2d>
 800213e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002142:	f7fe fb9b 	bl	800087c <__aeabi_ddiv>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	6939      	ldr	r1, [r7, #16]
 800214c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    reg_calib_data->par_p6 = BMP3_CONCAT_BYTES(reg_data[14], reg_data[13]);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	330e      	adds	r3, #14
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	021b      	lsls	r3, r3, #8
 8002158:	b21a      	sxth	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	330d      	adds	r3, #13
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	b21b      	sxth	r3, r3
 8002162:	4313      	orrs	r3, r2
 8002164:	b21b      	sxth	r3, r3
 8002166:	b29a      	uxth	r2, r3
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	81da      	strh	r2, [r3, #14]
    temp_var = 64.0f;
 800216c:	f04f 0200 	mov.w	r2, #0
 8002170:	4b28      	ldr	r3, [pc, #160]	; (8002214 <parse_calib_data+0x2c8>)
 8002172:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p6 = ((double)reg_calib_data->par_p6 / temp_var);
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	89db      	ldrh	r3, [r3, #14]
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe f9da 	bl	8000534 <__aeabi_ui2d>
 8002180:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002184:	f7fe fb7a 	bl	800087c <__aeabi_ddiv>
 8002188:	4602      	mov	r2, r0
 800218a:	460b      	mov	r3, r1
 800218c:	6939      	ldr	r1, [r7, #16]
 800218e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
    reg_calib_data->par_p7 = (int8_t)reg_data[15];
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	330f      	adds	r3, #15
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	b25a      	sxtb	r2, r3
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	741a      	strb	r2, [r3, #16]
    temp_var = 256.0f;
 800219e:	f04f 0200 	mov.w	r2, #0
 80021a2:	4b1d      	ldr	r3, [pc, #116]	; (8002218 <parse_calib_data+0x2cc>)
 80021a4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p7 = ((double)reg_calib_data->par_p7 / temp_var);
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7fe f9d0 	bl	8000554 <__aeabi_i2d>
 80021b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021b8:	f7fe fb60 	bl	800087c <__aeabi_ddiv>
 80021bc:	4602      	mov	r2, r0
 80021be:	460b      	mov	r3, r1
 80021c0:	6939      	ldr	r1, [r7, #16]
 80021c2:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
    reg_calib_data->par_p8 = (int8_t)reg_data[16];
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	3310      	adds	r3, #16
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	b25a      	sxtb	r2, r3
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	745a      	strb	r2, [r3, #17]
    temp_var = 32768.0f;
 80021d2:	f04f 0200 	mov.w	r2, #0
 80021d6:	4b11      	ldr	r3, [pc, #68]	; (800221c <parse_calib_data+0x2d0>)
 80021d8:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p8 = ((double)reg_calib_data->par_p8 / temp_var);
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	f993 3011 	ldrsb.w	r3, [r3, #17]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe f9b6 	bl	8000554 <__aeabi_i2d>
 80021e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021ec:	f7fe fb46 	bl	800087c <__aeabi_ddiv>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	6939      	ldr	r1, [r7, #16]
 80021f6:	e013      	b.n	8002220 <parse_calib_data+0x2d4>
 80021f8:	3f700000 	.word	0x3f700000
 80021fc:	41d00000 	.word	0x41d00000
 8002200:	42f00000 	.word	0x42f00000
 8002204:	41300000 	.word	0x41300000
 8002208:	41c00000 	.word	0x41c00000
 800220c:	41f00000 	.word	0x41f00000
 8002210:	42400000 	.word	0x42400000
 8002214:	40500000 	.word	0x40500000
 8002218:	40700000 	.word	0x40700000
 800221c:	40e00000 	.word	0x40e00000
 8002220:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
    reg_calib_data->par_p9 = (int16_t)BMP3_CONCAT_BYTES(reg_data[18], reg_data[17]);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3312      	adds	r3, #18
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	021b      	lsls	r3, r3, #8
 800222c:	b21a      	sxth	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	3311      	adds	r3, #17
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	b21b      	sxth	r3, r3
 8002236:	4313      	orrs	r3, r2
 8002238:	b21a      	sxth	r2, r3
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	825a      	strh	r2, [r3, #18]
    temp_var = 281474976710656.0f;
 800223e:	f04f 0200 	mov.w	r2, #0
 8002242:	4b25      	ldr	r3, [pc, #148]	; (80022d8 <parse_calib_data+0x38c>)
 8002244:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p9 = ((double)reg_calib_data->par_p9 / temp_var);
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800224e:	4618      	mov	r0, r3
 8002250:	f7fe f980 	bl	8000554 <__aeabi_i2d>
 8002254:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002258:	f7fe fb10 	bl	800087c <__aeabi_ddiv>
 800225c:	4602      	mov	r2, r0
 800225e:	460b      	mov	r3, r1
 8002260:	6939      	ldr	r1, [r7, #16]
 8002262:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
    reg_calib_data->par_p10 = (int8_t)reg_data[19];
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	3313      	adds	r3, #19
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	b25a      	sxtb	r2, r3
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	751a      	strb	r2, [r3, #20]
    temp_var = 281474976710656.0f;
 8002272:	f04f 0200 	mov.w	r2, #0
 8002276:	4b18      	ldr	r3, [pc, #96]	; (80022d8 <parse_calib_data+0x38c>)
 8002278:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p10 = ((double)reg_calib_data->par_p10 / temp_var);
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8002282:	4618      	mov	r0, r3
 8002284:	f7fe f966 	bl	8000554 <__aeabi_i2d>
 8002288:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800228c:	f7fe faf6 	bl	800087c <__aeabi_ddiv>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	6939      	ldr	r1, [r7, #16]
 8002296:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
    reg_calib_data->par_p11 = (int8_t)reg_data[20];
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	3314      	adds	r3, #20
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	b25a      	sxtb	r2, r3
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	755a      	strb	r2, [r3, #21]
    temp_var = 36893488147419103232.0f;
 80022a6:	f04f 0200 	mov.w	r2, #0
 80022aa:	f04f 4388 	mov.w	r3, #1140850688	; 0x44000000
 80022ae:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p11 = ((double)reg_calib_data->par_p11 / temp_var);
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7fe f94b 	bl	8000554 <__aeabi_i2d>
 80022be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022c2:	f7fe fadb 	bl	800087c <__aeabi_ddiv>
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	6939      	ldr	r1, [r7, #16]
 80022cc:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
}
 80022d0:	bf00      	nop
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	42f00000 	.word	0x42f00000

080022dc <compensate_temperature>:
 * For e.g. Returns temperature 24.26 deg Celsius
 */
static int8_t compensate_temperature(double *temperature,
                                     const struct bmp3_uncomp_data *uncomp_data,
                                     struct bmp3_calib_data *calib_data)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08c      	sub	sp, #48	; 0x30
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 80022e8:	2300      	movs	r3, #0
 80022ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int64_t uncomp_temp = uncomp_data->temperature;
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80022f4:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double partial_data1;
    double partial_data2;

    partial_data1 = (double)(uncomp_temp - calib_data->quantized_calib_data.par_t1);
 80022f8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80022fc:	f7fe f966 	bl	80005cc <__aeabi_l2d>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002306:	f7fd ffd7 	bl	80002b8 <__aeabi_dsub>
 800230a:	4602      	mov	r2, r0
 800230c:	460b      	mov	r3, r1
 800230e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    partial_data2 = (double)(partial_data1 * calib_data->quantized_calib_data.par_t2);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002318:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800231c:	f7fe f984 	bl	8000628 <__aeabi_dmul>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	e9c7 2304 	strd	r2, r3, [r7, #16]

    /* Update the compensated temperature in calib structure since this is
     * needed for pressure calculation */
    calib_data->quantized_calib_data.t_lin = partial_data2 + (partial_data1 * partial_data1) *
 8002328:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800232c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002330:	f7fe f97a 	bl	8000628 <__aeabi_dmul>
 8002334:	4602      	mov	r2, r0
 8002336:	460b      	mov	r3, r1
 8002338:	4610      	mov	r0, r2
 800233a:	4619      	mov	r1, r3
                                             calib_data->quantized_calib_data.par_t3;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
    calib_data->quantized_calib_data.t_lin = partial_data2 + (partial_data1 * partial_data1) *
 8002342:	f7fe f971 	bl	8000628 <__aeabi_dmul>
 8002346:	4602      	mov	r2, r0
 8002348:	460b      	mov	r3, r1
 800234a:	4610      	mov	r0, r2
 800234c:	4619      	mov	r1, r3
 800234e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002352:	f7fd ffb3 	bl	80002bc <__adddf3>
 8002356:	4602      	mov	r2, r0
 8002358:	460b      	mov	r3, r1
 800235a:	6879      	ldr	r1, [r7, #4]
 800235c:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70

    /* Returns compensated temperature */
    if (calib_data->quantized_calib_data.t_lin < BMP3_MIN_TEMP_DOUBLE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8002366:	f04f 0200 	mov.w	r2, #0
 800236a:	4b17      	ldr	r3, [pc, #92]	; (80023c8 <compensate_temperature+0xec>)
 800236c:	f7fe fbce 	bl	8000b0c <__aeabi_dcmplt>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d008      	beq.n	8002388 <compensate_temperature+0xac>
    {
        calib_data->quantized_calib_data.t_lin = BMP3_MIN_TEMP_DOUBLE;
 8002376:	6879      	ldr	r1, [r7, #4]
 8002378:	f04f 0200 	mov.w	r2, #0
 800237c:	4b12      	ldr	r3, [pc, #72]	; (80023c8 <compensate_temperature+0xec>)
 800237e:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
        rslt = BMP3_W_MIN_TEMP;
 8002382:	2303      	movs	r3, #3
 8002384:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if (calib_data->quantized_calib_data.t_lin > BMP3_MAX_TEMP_DOUBLE)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 800238e:	f04f 0200 	mov.w	r2, #0
 8002392:	4b0e      	ldr	r3, [pc, #56]	; (80023cc <compensate_temperature+0xf0>)
 8002394:	f7fe fbd8 	bl	8000b48 <__aeabi_dcmpgt>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d008      	beq.n	80023b0 <compensate_temperature+0xd4>
    {
        calib_data->quantized_calib_data.t_lin = BMP3_MAX_TEMP_DOUBLE;
 800239e:	6879      	ldr	r1, [r7, #4]
 80023a0:	f04f 0200 	mov.w	r2, #0
 80023a4:	4b09      	ldr	r3, [pc, #36]	; (80023cc <compensate_temperature+0xf0>)
 80023a6:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
        rslt = BMP3_W_MAX_TEMP;
 80023aa:	2304      	movs	r3, #4
 80023ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    (*temperature) = calib_data->quantized_calib_data.t_lin;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80023b6:	68f9      	ldr	r1, [r7, #12]
 80023b8:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 80023bc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3730      	adds	r7, #48	; 0x30
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	c0440000 	.word	0xc0440000
 80023cc:	40554000 	.word	0x40554000

080023d0 <compensate_pressure>:
 * For e.g. returns pressure in Pascal p = 95305.295
 */
static int8_t compensate_pressure(double *pressure,
                                  const struct bmp3_uncomp_data *uncomp_data,
                                  const struct bmp3_calib_data *calib_data)
{
 80023d0:	b5b0      	push	{r4, r5, r7, lr}
 80023d2:	b096      	sub	sp, #88	; 0x58
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 80023dc:	2300      	movs	r3, #0
 80023de:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    const struct bmp3_quantized_calib_data *quantized_calib_data = &calib_data->quantized_calib_data;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	647b      	str	r3, [r7, #68]	; 0x44
    double partial_data3;
    double partial_data4;
    double partial_out1;
    double partial_out2;

    partial_data1 = quantized_calib_data->par_p6 * quantized_calib_data->t_lin;
 80023e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023e8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80023ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023ee:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80023f2:	f7fe f919 	bl	8000628 <__aeabi_dmul>
 80023f6:	4602      	mov	r2, r0
 80023f8:	460b      	mov	r3, r1
 80023fa:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p7 * pow_bmp3(quantized_calib_data->t_lin, 2);
 80023fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002400:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	; 0x48
 8002404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002406:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 800240a:	2002      	movs	r0, #2
 800240c:	eeb0 0a47 	vmov.f32	s0, s14
 8002410:	eef0 0a67 	vmov.f32	s1, s15
 8002414:	f000 f954 	bl	80026c0 <pow_bmp3>
 8002418:	ee10 3a10 	vmov	r3, s0
 800241c:	4618      	mov	r0, r3
 800241e:	f7fe f8ab 	bl	8000578 <__aeabi_f2d>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	4620      	mov	r0, r4
 8002428:	4629      	mov	r1, r5
 800242a:	f7fe f8fd 	bl	8000628 <__aeabi_dmul>
 800242e:	4602      	mov	r2, r0
 8002430:	460b      	mov	r3, r1
 8002432:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = quantized_calib_data->par_p8 * pow_bmp3(quantized_calib_data->t_lin, 3);
 8002436:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002438:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 800243c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800243e:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 8002442:	2003      	movs	r0, #3
 8002444:	eeb0 0a47 	vmov.f32	s0, s14
 8002448:	eef0 0a67 	vmov.f32	s1, s15
 800244c:	f000 f938 	bl	80026c0 <pow_bmp3>
 8002450:	ee10 3a10 	vmov	r3, s0
 8002454:	4618      	mov	r0, r3
 8002456:	f7fe f88f 	bl	8000578 <__aeabi_f2d>
 800245a:	4602      	mov	r2, r0
 800245c:	460b      	mov	r3, r1
 800245e:	4620      	mov	r0, r4
 8002460:	4629      	mov	r1, r5
 8002462:	f7fe f8e1 	bl	8000628 <__aeabi_dmul>
 8002466:	4602      	mov	r2, r0
 8002468:	460b      	mov	r3, r1
 800246a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_out1 = quantized_calib_data->par_p5 + partial_data1 + partial_data2 + partial_data3;
 800246e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002470:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002474:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002478:	f7fd ff20 	bl	80002bc <__adddf3>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	4610      	mov	r0, r2
 8002482:	4619      	mov	r1, r3
 8002484:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002488:	f7fd ff18 	bl	80002bc <__adddf3>
 800248c:	4602      	mov	r2, r0
 800248e:	460b      	mov	r3, r1
 8002490:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002494:	f7fd ff12 	bl	80002bc <__adddf3>
 8002498:	4602      	mov	r2, r0
 800249a:	460b      	mov	r3, r1
 800249c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    partial_data1 = quantized_calib_data->par_p2 * quantized_calib_data->t_lin;
 80024a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024a2:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80024a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024a8:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80024ac:	f7fe f8bc 	bl	8000628 <__aeabi_dmul>
 80024b0:	4602      	mov	r2, r0
 80024b2:	460b      	mov	r3, r1
 80024b4:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p3 * pow_bmp3(quantized_calib_data->t_lin, 2);
 80024b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024ba:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80024be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024c0:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 80024c4:	2002      	movs	r0, #2
 80024c6:	eeb0 0a47 	vmov.f32	s0, s14
 80024ca:	eef0 0a67 	vmov.f32	s1, s15
 80024ce:	f000 f8f7 	bl	80026c0 <pow_bmp3>
 80024d2:	ee10 3a10 	vmov	r3, s0
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7fe f84e 	bl	8000578 <__aeabi_f2d>
 80024dc:	4602      	mov	r2, r0
 80024de:	460b      	mov	r3, r1
 80024e0:	4620      	mov	r0, r4
 80024e2:	4629      	mov	r1, r5
 80024e4:	f7fe f8a0 	bl	8000628 <__aeabi_dmul>
 80024e8:	4602      	mov	r2, r0
 80024ea:	460b      	mov	r3, r1
 80024ec:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = quantized_calib_data->par_p4 * pow_bmp3(quantized_calib_data->t_lin, 3);
 80024f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024f2:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 80024f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024f8:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 80024fc:	2003      	movs	r0, #3
 80024fe:	eeb0 0a47 	vmov.f32	s0, s14
 8002502:	eef0 0a67 	vmov.f32	s1, s15
 8002506:	f000 f8db 	bl	80026c0 <pow_bmp3>
 800250a:	ee10 3a10 	vmov	r3, s0
 800250e:	4618      	mov	r0, r3
 8002510:	f7fe f832 	bl	8000578 <__aeabi_f2d>
 8002514:	4602      	mov	r2, r0
 8002516:	460b      	mov	r3, r1
 8002518:	4620      	mov	r0, r4
 800251a:	4629      	mov	r1, r5
 800251c:	f7fe f884 	bl	8000628 <__aeabi_dmul>
 8002520:	4602      	mov	r2, r0
 8002522:	460b      	mov	r3, r1
 8002524:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_out2 = uncomp_data->pressure *
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800252e:	4610      	mov	r0, r2
 8002530:	4619      	mov	r1, r3
 8002532:	f7fe f843 	bl	80005bc <__aeabi_ul2d>
 8002536:	4604      	mov	r4, r0
 8002538:	460d      	mov	r5, r1
                   (quantized_calib_data->par_p1 + partial_data1 + partial_data2 + partial_data3);
 800253a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800253c:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8002540:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002544:	f7fd feba 	bl	80002bc <__adddf3>
 8002548:	4602      	mov	r2, r0
 800254a:	460b      	mov	r3, r1
 800254c:	4610      	mov	r0, r2
 800254e:	4619      	mov	r1, r3
 8002550:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002554:	f7fd feb2 	bl	80002bc <__adddf3>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	4610      	mov	r0, r2
 800255e:	4619      	mov	r1, r3
 8002560:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002564:	f7fd feaa 	bl	80002bc <__adddf3>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
    partial_out2 = uncomp_data->pressure *
 800256c:	4620      	mov	r0, r4
 800256e:	4629      	mov	r1, r5
 8002570:	f7fe f85a 	bl	8000628 <__aeabi_dmul>
 8002574:	4602      	mov	r2, r0
 8002576:	460b      	mov	r3, r1
 8002578:	e9c7 2306 	strd	r2, r3, [r7, #24]
    partial_data1 = pow_bmp3((double)uncomp_data->pressure, 2);
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002582:	4610      	mov	r0, r2
 8002584:	4619      	mov	r1, r3
 8002586:	f7fe f819 	bl	80005bc <__aeabi_ul2d>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	2002      	movs	r0, #2
 8002590:	ec43 2b10 	vmov	d0, r2, r3
 8002594:	f000 f894 	bl	80026c0 <pow_bmp3>
 8002598:	ee10 3a10 	vmov	r3, s0
 800259c:	4618      	mov	r0, r3
 800259e:	f7fd ffeb 	bl	8000578 <__aeabi_f2d>
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p9 + quantized_calib_data->par_p10 * quantized_calib_data->t_lin;
 80025aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025ac:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	; 0x58
 80025b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025b2:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 80025b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025b8:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80025bc:	f7fe f834 	bl	8000628 <__aeabi_dmul>
 80025c0:	4602      	mov	r2, r0
 80025c2:	460b      	mov	r3, r1
 80025c4:	4620      	mov	r0, r4
 80025c6:	4629      	mov	r1, r5
 80025c8:	f7fd fe78 	bl	80002bc <__adddf3>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = partial_data1 * partial_data2;
 80025d4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80025d8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80025dc:	f7fe f824 	bl	8000628 <__aeabi_dmul>
 80025e0:	4602      	mov	r2, r0
 80025e2:	460b      	mov	r3, r1
 80025e4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_data4 = partial_data3 + pow_bmp3((double)uncomp_data->pressure, 3) * quantized_calib_data->par_p11;
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ee:	4610      	mov	r0, r2
 80025f0:	4619      	mov	r1, r3
 80025f2:	f7fd ffe3 	bl	80005bc <__aeabi_ul2d>
 80025f6:	4602      	mov	r2, r0
 80025f8:	460b      	mov	r3, r1
 80025fa:	2003      	movs	r0, #3
 80025fc:	ec43 2b10 	vmov	d0, r2, r3
 8002600:	f000 f85e 	bl	80026c0 <pow_bmp3>
 8002604:	ee10 3a10 	vmov	r3, s0
 8002608:	4618      	mov	r0, r3
 800260a:	f7fd ffb5 	bl	8000578 <__aeabi_f2d>
 800260e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002610:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002614:	f7fe f808 	bl	8000628 <__aeabi_dmul>
 8002618:	4602      	mov	r2, r0
 800261a:	460b      	mov	r3, r1
 800261c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002620:	f7fd fe4c 	bl	80002bc <__adddf3>
 8002624:	4602      	mov	r2, r0
 8002626:	460b      	mov	r3, r1
 8002628:	e9c7 2304 	strd	r2, r3, [r7, #16]
    comp_press = partial_out1 + partial_out2 + partial_data4;
 800262c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002630:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002634:	f7fd fe42 	bl	80002bc <__adddf3>
 8002638:	4602      	mov	r2, r0
 800263a:	460b      	mov	r3, r1
 800263c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002640:	f7fd fe3c 	bl	80002bc <__adddf3>
 8002644:	4602      	mov	r2, r0
 8002646:	460b      	mov	r3, r1
 8002648:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

    if (comp_press < BMP3_MIN_PRES_DOUBLE)
 800264c:	a318      	add	r3, pc, #96	; (adr r3, 80026b0 <compensate_pressure+0x2e0>)
 800264e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002652:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002656:	f7fe fa59 	bl	8000b0c <__aeabi_dcmplt>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d007      	beq.n	8002670 <compensate_pressure+0x2a0>
    {
        comp_press = BMP3_MIN_PRES_DOUBLE;
 8002660:	a313      	add	r3, pc, #76	; (adr r3, 80026b0 <compensate_pressure+0x2e0>)
 8002662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002666:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
        rslt = BMP3_W_MIN_PRES;
 800266a:	2305      	movs	r3, #5
 800266c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    if (comp_press > BMP3_MAX_PRES_DOUBLE)
 8002670:	a311      	add	r3, pc, #68	; (adr r3, 80026b8 <compensate_pressure+0x2e8>)
 8002672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002676:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800267a:	f7fe fa65 	bl	8000b48 <__aeabi_dcmpgt>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d007      	beq.n	8002694 <compensate_pressure+0x2c4>
    {
        comp_press = BMP3_MAX_PRES_DOUBLE;
 8002684:	a30c      	add	r3, pc, #48	; (adr r3, 80026b8 <compensate_pressure+0x2e8>)
 8002686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268a:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
        rslt = BMP3_W_MAX_PRES;
 800268e:	2306      	movs	r3, #6
 8002690:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    (*pressure) = comp_press;
 8002694:	68f9      	ldr	r1, [r7, #12]
 8002696:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800269a:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 800269e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3758      	adds	r7, #88	; 0x58
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bdb0      	pop	{r4, r5, r7, pc}
 80026aa:	bf00      	nop
 80026ac:	f3af 8000 	nop.w
 80026b0:	00000000 	.word	0x00000000
 80026b4:	40dd4c00 	.word	0x40dd4c00
 80026b8:	00000000 	.word	0x00000000
 80026bc:	40fe8480 	.word	0x40fe8480

080026c0 <pow_bmp3>:
/*!
 * @brief This internal API is used to calculate the power functionality for
 *  floating point values.
 */
static float pow_bmp3(double base, uint8_t power)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	ed87 0b02 	vstr	d0, [r7, #8]
 80026ca:	4603      	mov	r3, r0
 80026cc:	71fb      	strb	r3, [r7, #7]
    float pow_output = 1;
 80026ce:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80026d2:	617b      	str	r3, [r7, #20]

    while (power != 0)
 80026d4:	e00e      	b.n	80026f4 <pow_bmp3+0x34>
    {
        pow_output = (float) base * pow_output;
 80026d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80026da:	f7fe fa7d 	bl	8000bd8 <__aeabi_d2f>
 80026de:	ee07 0a10 	vmov	s14, r0
 80026e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80026e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026ea:	edc7 7a05 	vstr	s15, [r7, #20]
        power--;
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	3b01      	subs	r3, #1
 80026f2:	71fb      	strb	r3, [r7, #7]
    while (power != 0)
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1ed      	bne.n	80026d6 <pow_bmp3+0x16>
    }

    return pow_output;
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	ee07 3a90 	vmov	s15, r3
}
 8002700:	eeb0 0a67 	vmov.f32	s0, s15
 8002704:	3718      	adds	r7, #24
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint32_t sub_settings, uint32_t desired_settings)
{
 800270a:	b480      	push	{r7}
 800270c:	b085      	sub	sp, #20
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
 8002712:	6039      	str	r1, [r7, #0]
    uint8_t settings_changed = FALSE;
 8002714:	2300      	movs	r3, #0
 8002716:	73fb      	strb	r3, [r7, #15]

    if (sub_settings & desired_settings)
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	4013      	ands	r3, r2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d002      	beq.n	8002728 <are_settings_changed+0x1e>
    {
        /* User wants to modify this particular settings */
        settings_changed = TRUE;
 8002722:	2301      	movs	r3, #1
 8002724:	73fb      	strb	r3, [r7, #15]
 8002726:	e001      	b.n	800272c <are_settings_changed+0x22>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = FALSE;
 8002728:	2300      	movs	r3, #0
 800272a:	73fb      	strb	r3, [r7, #15]
    }

    return settings_changed;
 800272c:	7bfb      	ldrb	r3, [r7, #15]
}
 800272e:	4618      	mov	r0, r3
 8002730:	3714      	adds	r7, #20
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr

0800273a <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmp3_dev *dev)
{
 800273a:	b480      	push	{r7}
 800273c:	b085      	sub	sp, #20
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d00f      	beq.n	8002768 <null_ptr_check+0x2e>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00b      	beq.n	8002768 <null_ptr_check+0x2e>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d007      	beq.n	8002768 <null_ptr_check+0x2e>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	695b      	ldr	r3, [r3, #20]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d003      	beq.n	8002768 <null_ptr_check+0x2e>
        (dev->intf_ptr == NULL))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685b      	ldr	r3, [r3, #4]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 8002764:	2b00      	cmp	r3, #0
 8002766:	d102      	bne.n	800276e <null_ptr_check+0x34>
    {
        /* Device structure pointer is not valid */
        rslt = BMP3_E_NULL_PTR;
 8002768:	23ff      	movs	r3, #255	; 0xff
 800276a:	73fb      	strb	r3, [r7, #15]
 800276c:	e001      	b.n	8002772 <null_ptr_check+0x38>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMP3_OK;
 800276e:	2300      	movs	r3, #0
 8002770:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002772:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002776:	4618      	mov	r0, r3
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr

08002782 <get_sensor_status>:
/*!
 * @brief This API gets the command ready, data ready for pressure and
 * temperature, power on reset status from the sensor.
 */
static int8_t get_sensor_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b084      	sub	sp, #16
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
 800278a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_addr;
    uint8_t reg_data;

    reg_addr = BMP3_REG_SENS_STATUS;
 800278c:	2303      	movs	r3, #3
 800278e:	73bb      	strb	r3, [r7, #14]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8002790:	f107 010d 	add.w	r1, r7, #13
 8002794:	7bb8      	ldrb	r0, [r7, #14]
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	2201      	movs	r2, #1
 800279a:	f7fe fc36 	bl	800100a <bmp3_get_regs>
 800279e:	4603      	mov	r3, r0
 80027a0:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 80027a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d128      	bne.n	80027fc <get_sensor_status+0x7a>
    {
        status->sensor.cmd_rdy = BMP3_GET_BITS(reg_data, BMP3_STATUS_CMD_RDY);
 80027aa:	7b7b      	ldrb	r3, [r7, #13]
 80027ac:	111b      	asrs	r3, r3, #4
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	b2da      	uxtb	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	70da      	strb	r2, [r3, #3]
        status->sensor.drdy_press = BMP3_GET_BITS(reg_data, BMP3_STATUS_DRDY_PRESS);
 80027ba:	7b7b      	ldrb	r3, [r7, #13]
 80027bc:	115b      	asrs	r3, r3, #5
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	b2da      	uxtb	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	711a      	strb	r2, [r3, #4]
        status->sensor.drdy_temp = BMP3_GET_BITS(reg_data, BMP3_STATUS_DRDY_TEMP);
 80027ca:	7b7b      	ldrb	r3, [r7, #13]
 80027cc:	119b      	asrs	r3, r3, #6
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	f003 0301 	and.w	r3, r3, #1
 80027d4:	b2da      	uxtb	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	715a      	strb	r2, [r3, #5]
        reg_addr = BMP3_REG_EVENT;
 80027da:	2310      	movs	r3, #16
 80027dc:	73bb      	strb	r3, [r7, #14]
        rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 80027de:	f107 010d 	add.w	r1, r7, #13
 80027e2:	7bb8      	ldrb	r0, [r7, #14]
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f7fe fc0f 	bl	800100a <bmp3_get_regs>
 80027ec:	4603      	mov	r3, r0
 80027ee:	73fb      	strb	r3, [r7, #15]
        status->pwr_on_rst = reg_data & 0x01;
 80027f0:	7b7b      	ldrb	r3, [r7, #13]
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	b2da      	uxtb	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	725a      	strb	r2, [r3, #9]
    }

    return rslt;
 80027fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002800:	4618      	mov	r0, r3
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <get_int_status>:
/*!
 * @brief This API gets the interrupt (fifo watermark, fifo full, data ready)
 * status from the sensor.
 */
static int8_t get_int_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmp3_get_regs(BMP3_REG_INT_STATUS, &reg_data, 1, dev);
 8002812:	f107 010e 	add.w	r1, r7, #14
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	2201      	movs	r2, #1
 800281a:	2011      	movs	r0, #17
 800281c:	f7fe fbf5 	bl	800100a <bmp3_get_regs>
 8002820:	4603      	mov	r3, r0
 8002822:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8002824:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d115      	bne.n	8002858 <get_int_status+0x50>
    {
        status->intr.fifo_wm = BMP3_GET_BITS_POS_0(reg_data, BMP3_INT_STATUS_FWTM);
 800282c:	7bbb      	ldrb	r3, [r7, #14]
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	b2da      	uxtb	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	701a      	strb	r2, [r3, #0]
        status->intr.fifo_full = BMP3_GET_BITS(reg_data, BMP3_INT_STATUS_FFULL);
 8002838:	7bbb      	ldrb	r3, [r7, #14]
 800283a:	105b      	asrs	r3, r3, #1
 800283c:	b2db      	uxtb	r3, r3
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	b2da      	uxtb	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	705a      	strb	r2, [r3, #1]
        status->intr.drdy = BMP3_GET_BITS(reg_data, BMP3_INT_STATUS_DRDY);
 8002848:	7bbb      	ldrb	r3, [r7, #14]
 800284a:	10db      	asrs	r3, r3, #3
 800284c:	b2db      	uxtb	r3, r3
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	b2da      	uxtb	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	709a      	strb	r2, [r3, #2]
    }

    return rslt;
 8002858:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <get_err_status>:
/*!
 * @brief This API gets the fatal, command and configuration error
 * from the sensor.
 */
static int8_t get_err_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmp3_get_regs(BMP3_REG_ERR, &reg_data, 1, dev);
 800286e:	f107 010e 	add.w	r1, r7, #14
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	2201      	movs	r2, #1
 8002876:	2002      	movs	r0, #2
 8002878:	f7fe fbc7 	bl	800100a <bmp3_get_regs>
 800287c:	4603      	mov	r3, r0
 800287e:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8002880:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d115      	bne.n	80028b4 <get_err_status+0x50>
    {
        status->err.cmd = BMP3_GET_BITS_POS_0(reg_data, BMP3_ERR_FATAL);
 8002888:	7bbb      	ldrb	r3, [r7, #14]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	b2da      	uxtb	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	71da      	strb	r2, [r3, #7]
        status->err.conf = BMP3_GET_BITS(reg_data, BMP3_ERR_CMD);
 8002894:	7bbb      	ldrb	r3, [r7, #14]
 8002896:	105b      	asrs	r3, r3, #1
 8002898:	b2db      	uxtb	r3, r3
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	b2da      	uxtb	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	721a      	strb	r2, [r3, #8]
        status->err.fatal = BMP3_GET_BITS(reg_data, BMP3_ERR_CONF);
 80028a4:	7bbb      	ldrb	r3, [r7, #14]
 80028a6:	109b      	asrs	r3, r3, #2
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	b2da      	uxtb	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	719a      	strb	r2, [r3, #6]
    }

    return rslt;
 80028b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3710      	adds	r7, #16
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <bmp3_check_rslt>:
extern volatile uint8_t int2_flag;

static uint8_t dev_addr = 0;

void bmp3_check_rslt(const char api_name[], int8_t rslt)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	460b      	mov	r3, r1
 80028ca:	70fb      	strb	r3, [r7, #3]
    switch (rslt)
 80028cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028d0:	3307      	adds	r3, #7
 80028d2:	2b09      	cmp	r3, #9
 80028d4:	d839      	bhi.n	800294a <bmp3_check_rslt+0x8a>
 80028d6:	a201      	add	r2, pc, #4	; (adr r2, 80028dc <bmp3_check_rslt+0x1c>)
 80028d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028dc:	08002923 	.word	0x08002923
 80028e0:	08002919 	.word	0x08002919
 80028e4:	0800292d 	.word	0x0800292d
 80028e8:	0800294b 	.word	0x0800294b
 80028ec:	0800294b 	.word	0x0800294b
 80028f0:	0800290f 	.word	0x0800290f
 80028f4:	08002905 	.word	0x08002905
 80028f8:	08002955 	.word	0x08002955
 80028fc:	08002937 	.word	0x08002937
 8002900:	08002941 	.word	0x08002941

            // Do nothing
            break;
        case BMP3_E_NULL_PTR:
            //PDEBUG("API [%s] Error [%d] : Null pointer\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR1\n", 7);
 8002904:	2107      	movs	r1, #7
 8002906:	4816      	ldr	r0, [pc, #88]	; (8002960 <bmp3_check_rslt+0xa0>)
 8002908:	f016 fc38 	bl	801917c <CDC_Transmit_FS>
            break;
 800290c:	e023      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_COMM_FAIL:
        	//PDEBUG("API [%s] Error [%d] : Communication failure\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR2\n", 6);
 800290e:	2106      	movs	r1, #6
 8002910:	4814      	ldr	r0, [pc, #80]	; (8002964 <bmp3_check_rslt+0xa4>)
 8002912:	f016 fc33 	bl	801917c <CDC_Transmit_FS>
        	break;
 8002916:	e01e      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_INVALID_LEN:
        	//PDEBUG("API [%s] Error [%d] : Incorrect length parameter\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR3\n", 6);
 8002918:	2106      	movs	r1, #6
 800291a:	4813      	ldr	r0, [pc, #76]	; (8002968 <bmp3_check_rslt+0xa8>)
 800291c:	f016 fc2e 	bl	801917c <CDC_Transmit_FS>
        	break;
 8002920:	e019      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_DEV_NOT_FOUND:
        	//PDEBUG("API [%s] Error [%d] : Device not found\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR4\n", 6);
 8002922:	2106      	movs	r1, #6
 8002924:	4811      	ldr	r0, [pc, #68]	; (800296c <bmp3_check_rslt+0xac>)
 8002926:	f016 fc29 	bl	801917c <CDC_Transmit_FS>
        	break;
 800292a:	e014      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_CONFIGURATION_ERR:
        	//PDEBUG("API [%s] Error [%d] : Configuration Error\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR5\n", 6);
 800292c:	2106      	movs	r1, #6
 800292e:	4810      	ldr	r0, [pc, #64]	; (8002970 <bmp3_check_rslt+0xb0>)
 8002930:	f016 fc24 	bl	801917c <CDC_Transmit_FS>
        	break;
 8002934:	e00f      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_W_SENSOR_NOT_ENABLED:
        	//PDEBUG("API [%s] Error [%d] : Warning when Sensor not enabled\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR6\n", 6);
 8002936:	2106      	movs	r1, #6
 8002938:	480e      	ldr	r0, [pc, #56]	; (8002974 <bmp3_check_rslt+0xb4>)
 800293a:	f016 fc1f 	bl	801917c <CDC_Transmit_FS>
        	break;
 800293e:	e00a      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_W_INVALID_FIFO_REQ_FRAME_CNT:
        	//PDEBUG("API [%s] Error [%d] : Warning when Fifo watermark level is not in limit\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR7\n", 6);
 8002940:	2106      	movs	r1, #6
 8002942:	480d      	ldr	r0, [pc, #52]	; (8002978 <bmp3_check_rslt+0xb8>)
 8002944:	f016 fc1a 	bl	801917c <CDC_Transmit_FS>
        	break;
 8002948:	e005      	b.n	8002956 <bmp3_check_rslt+0x96>
        default:
        	//PDEBUG("API [%s] Error [%d] : Unknown error code\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR8\n", 6);
 800294a:	2106      	movs	r1, #6
 800294c:	480b      	ldr	r0, [pc, #44]	; (800297c <bmp3_check_rslt+0xbc>)
 800294e:	f016 fc15 	bl	801917c <CDC_Transmit_FS>
        	break;
 8002952:	e000      	b.n	8002956 <bmp3_check_rslt+0x96>
            break;
 8002954:	bf00      	nop
    }
}
 8002956:	bf00      	nop
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	0801cc64 	.word	0x0801cc64
 8002964:	0801cc6c 	.word	0x0801cc6c
 8002968:	0801cc74 	.word	0x0801cc74
 800296c:	0801cc7c 	.word	0x0801cc7c
 8002970:	0801cc84 	.word	0x0801cc84
 8002974:	0801cc8c 	.word	0x0801cc8c
 8002978:	0801cc94 	.word	0x0801cc94
 800297c:	0801cc9c 	.word	0x0801cc9c

08002980 <bmp3_interface_init>:

BMP3_INTF_RET_TYPE bmp3_interface_init(struct bmp3_dev *bmp3, uint8_t intf)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	460b      	mov	r3, r1
 800298a:	70fb      	strb	r3, [r7, #3]
	int8_t rslt = BMP3_OK;
 800298c:	2300      	movs	r3, #0
 800298e:	73fb      	strb	r3, [r7, #15]

	if(bmp3 != NULL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d015      	beq.n	80029c2 <bmp3_interface_init+0x42>
	{
		/* Bus configuration : I2C */
		if (intf == BMP3_I2C_INTF)
 8002996:	78fb      	ldrb	r3, [r7, #3]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d10b      	bne.n	80029b4 <bmp3_interface_init+0x34>
		{
			//PDEBUG("I2C Interface\n");
			dev_addr = BMP3_ADDR_I2C_SEC;
 800299c:	4b0e      	ldr	r3, [pc, #56]	; (80029d8 <bmp3_interface_init+0x58>)
 800299e:	2277      	movs	r2, #119	; 0x77
 80029a0:	701a      	strb	r2, [r3, #0]
			bmp3->read = SensorAPI_I2Cx_Read;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a0d      	ldr	r2, [pc, #52]	; (80029dc <bmp3_interface_init+0x5c>)
 80029a6:	60da      	str	r2, [r3, #12]
			bmp3->write = SensorAPI_I2Cx_Write;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4a0d      	ldr	r2, [pc, #52]	; (80029e0 <bmp3_interface_init+0x60>)
 80029ac:	611a      	str	r2, [r3, #16]
			bmp3->intf = BMP3_I2C_INTF;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	721a      	strb	r2, [r3, #8]
			bmp3->read = SensorAPI_SPIx_Read;
			bmp3->write = SensorAPI_SPIx_Write;
			bmp3->intf = BMP3_SPI_INTF;
		}*/

		bmp3->delay_us = bmp3_delay_us;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a0b      	ldr	r2, [pc, #44]	; (80029e4 <bmp3_interface_init+0x64>)
 80029b8:	615a      	str	r2, [r3, #20]
		bmp3->intf_ptr = &dev_addr;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a06      	ldr	r2, [pc, #24]	; (80029d8 <bmp3_interface_init+0x58>)
 80029be:	605a      	str	r2, [r3, #4]
 80029c0:	e001      	b.n	80029c6 <bmp3_interface_init+0x46>
	}
	else
	{
		rslt = BMP3_E_NULL_PTR;
 80029c2:	23ff      	movs	r3, #255	; 0xff
 80029c4:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80029c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3714      	adds	r7, #20
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	200002ec 	.word	0x200002ec
 80029dc:	08002a21 	.word	0x08002a21
 80029e0:	08002a75 	.word	0x08002a75
 80029e4:	080029e9 	.word	0x080029e9

080029e8 <bmp3_delay_us>:
		}
	}
}

void bmp3_delay_us(uint32_t period, void *intf_ptr)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
	uint32_t i;

	while(period--)
 80029f2:	e008      	b.n	8002a06 <bmp3_delay_us+0x1e>
	{
		for(i = 0; i < 84; i++)
 80029f4:	2300      	movs	r3, #0
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	e002      	b.n	8002a00 <bmp3_delay_us+0x18>
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	3301      	adds	r3, #1
 80029fe:	60fb      	str	r3, [r7, #12]
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2b53      	cmp	r3, #83	; 0x53
 8002a04:	d9f9      	bls.n	80029fa <bmp3_delay_us+0x12>
	while(period--)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	1e5a      	subs	r2, r3, #1
 8002a0a:	607a      	str	r2, [r7, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1f1      	bne.n	80029f4 <bmp3_delay_us+0xc>
		{
			;
		}
	}
}
 8002a10:	bf00      	nop
 8002a12:	bf00      	nop
 8002a14:	3714      	adds	r7, #20
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
	...

08002a20 <SensorAPI_I2Cx_Read>:
* Input          : I2C1 or I2C2, slave_address7, subaddress, Write Number
* Output         : None
* Return         : number of bytes transmitted
*******************************************************************************/
int8_t SensorAPI_I2Cx_Read(uint8_t subaddress, uint8_t *pBuffer, uint16_t ReadNumbr, void *intf_ptr)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b088      	sub	sp, #32
 8002a24:	af02      	add	r7, sp, #8
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607b      	str	r3, [r7, #4]
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	73fb      	strb	r3, [r7, #15]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	81bb      	strh	r3, [r7, #12]
	uint8_t dev_addr = *(uint8_t*)intf_ptr;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	75fb      	strb	r3, [r7, #23]
	uint16_t DevAddress = dev_addr << 1;
 8002a38:	7dfb      	ldrb	r3, [r7, #23]
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	82bb      	strh	r3, [r7, #20]

	// send register address
	HAL_I2C_Master_Transmit(&I2C_HANDLE, DevAddress, &subaddress, 1, BUS_TIMEOUT);
 8002a40:	f107 020f 	add.w	r2, r7, #15
 8002a44:	8ab9      	ldrh	r1, [r7, #20]
 8002a46:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a4a:	9300      	str	r3, [sp, #0]
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	4808      	ldr	r0, [pc, #32]	; (8002a70 <SensorAPI_I2Cx_Read+0x50>)
 8002a50:	f005 fd9c 	bl	800858c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&I2C_HANDLE, DevAddress, pBuffer, ReadNumbr, BUS_TIMEOUT);
 8002a54:	89bb      	ldrh	r3, [r7, #12]
 8002a56:	8ab9      	ldrh	r1, [r7, #20]
 8002a58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a5c:	9200      	str	r2, [sp, #0]
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	4803      	ldr	r0, [pc, #12]	; (8002a70 <SensorAPI_I2Cx_Read+0x50>)
 8002a62:	f005 feab 	bl	80087bc <HAL_I2C_Master_Receive>
	return 0;
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3718      	adds	r7, #24
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	200004f0 	.word	0x200004f0

08002a74 <SensorAPI_I2Cx_Write>:

int8_t SensorAPI_I2Cx_Write(uint8_t subaddress, uint8_t *pBuffer, uint16_t WriteNumbr, void *intf_ptr)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b088      	sub	sp, #32
 8002a78:	af02      	add	r7, sp, #8
 8002a7a:	60b9      	str	r1, [r7, #8]
 8002a7c:	607b      	str	r3, [r7, #4]
 8002a7e:	4603      	mov	r3, r0
 8002a80:	73fb      	strb	r3, [r7, #15]
 8002a82:	4613      	mov	r3, r2
 8002a84:	81bb      	strh	r3, [r7, #12]
	uint8_t dev_addr = *(uint8_t*)intf_ptr;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	75fb      	strb	r3, [r7, #23]
	uint16_t DevAddress = dev_addr << 1;
 8002a8c:	7dfb      	ldrb	r3, [r7, #23]
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	82bb      	strh	r3, [r7, #20]

	GTXBuffer[0] = subaddress;
 8002a94:	4a0c      	ldr	r2, [pc, #48]	; (8002ac8 <SensorAPI_I2Cx_Write+0x54>)
 8002a96:	7bfb      	ldrb	r3, [r7, #15]
 8002a98:	7013      	strb	r3, [r2, #0]
	memcpy(&GTXBuffer[1], pBuffer, WriteNumbr);
 8002a9a:	89bb      	ldrh	r3, [r7, #12]
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	68b9      	ldr	r1, [r7, #8]
 8002aa0:	480a      	ldr	r0, [pc, #40]	; (8002acc <SensorAPI_I2Cx_Write+0x58>)
 8002aa2:	f017 f8cd 	bl	8019c40 <memcpy>

	// send register address
	HAL_I2C_Master_Transmit(&I2C_HANDLE, DevAddress, GTXBuffer, WriteNumbr+1, BUS_TIMEOUT);
 8002aa6:	89bb      	ldrh	r3, [r7, #12]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	8ab9      	ldrh	r1, [r7, #20]
 8002aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ab2:	9200      	str	r2, [sp, #0]
 8002ab4:	4a04      	ldr	r2, [pc, #16]	; (8002ac8 <SensorAPI_I2Cx_Write+0x54>)
 8002ab6:	4806      	ldr	r0, [pc, #24]	; (8002ad0 <SensorAPI_I2Cx_Write+0x5c>)
 8002ab8:	f005 fd68 	bl	800858c <HAL_I2C_Master_Transmit>
	return 0;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3718      	adds	r7, #24
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	200002f0 	.word	0x200002f0
 8002acc:	200002f1 	.word	0x200002f1
 8002ad0:	200004f0 	.word	0x200004f0

08002ad4 <BSP_I2C2_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8002ada:	2300      	movs	r3, #0
 8002adc:	607b      	str	r3, [r7, #4]

  hi2c2.Instance  = I2C2;
 8002ade:	4b19      	ldr	r3, [pc, #100]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002ae0:	4a19      	ldr	r2, [pc, #100]	; (8002b48 <BSP_I2C2_Init+0x74>)
 8002ae2:	601a      	str	r2, [r3, #0]

  if(I2C2InitCounter++ == 0)
 8002ae4:	4b19      	ldr	r3, [pc, #100]	; (8002b4c <BSP_I2C2_Init+0x78>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	1c5a      	adds	r2, r3, #1
 8002aea:	4918      	ldr	r1, [pc, #96]	; (8002b4c <BSP_I2C2_Init+0x78>)
 8002aec:	600a      	str	r2, [r1, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d122      	bne.n	8002b38 <BSP_I2C2_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
 8002af2:	4814      	ldr	r0, [pc, #80]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002af4:	f006 fa8f 	bl	8009016 <HAL_I2C_GetState>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d11c      	bne.n	8002b38 <BSP_I2C2_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C2_MspInit(&hi2c2);
 8002afe:	4811      	ldr	r0, [pc, #68]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002b00:	f000 f8fe 	bl	8002d00 <I2C2_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d116      	bne.n	8002b38 <BSP_I2C2_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C2_Init(&hi2c2) != HAL_OK)
 8002b0a:	480e      	ldr	r0, [pc, #56]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002b0c:	f000 f8b4 	bl	8002c78 <MX_I2C2_Init>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <BSP_I2C2_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8002b16:	f06f 0307 	mvn.w	r3, #7
 8002b1a:	607b      	str	r3, [r7, #4]
 8002b1c:	e00c      	b.n	8002b38 <BSP_I2C2_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b1e:	2100      	movs	r1, #0
 8002b20:	4808      	ldr	r0, [pc, #32]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002b22:	f006 fdcd 	bl	80096c0 <HAL_I2CEx_ConfigAnalogFilter>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d003      	beq.n	8002b34 <BSP_I2C2_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8002b2c:	f06f 0307 	mvn.w	r3, #7
 8002b30:	607b      	str	r3, [r7, #4]
 8002b32:	e001      	b.n	8002b38 <BSP_I2C2_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 8002b34:	2300      	movs	r3, #0
 8002b36:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8002b38:	687b      	ldr	r3, [r7, #4]
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	200004f0 	.word	0x200004f0
 8002b48:	40005800 	.word	0x40005800
 8002b4c:	20000544 	.word	0x20000544

08002b50 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_DeInit(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002b56:	2300      	movs	r3, #0
 8002b58:	607b      	str	r3, [r7, #4]

  if (I2C2InitCounter > 0)
 8002b5a:	4b0f      	ldr	r3, [pc, #60]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d014      	beq.n	8002b8c <BSP_I2C2_DeInit+0x3c>
  {
    if (--I2C2InitCounter == 0)
 8002b62:	4b0d      	ldr	r3, [pc, #52]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	3b01      	subs	r3, #1
 8002b68:	4a0b      	ldr	r2, [pc, #44]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	4b0a      	ldr	r3, [pc, #40]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10b      	bne.n	8002b8c <BSP_I2C2_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C2_MspDeInit(&hi2c2);
 8002b74:	4809      	ldr	r0, [pc, #36]	; (8002b9c <BSP_I2C2_DeInit+0x4c>)
 8002b76:	f000 f923 	bl	8002dc0 <I2C2_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c2) != HAL_OK)
 8002b7a:	4808      	ldr	r0, [pc, #32]	; (8002b9c <BSP_I2C2_DeInit+0x4c>)
 8002b7c:	f005 fcd7 	bl	800852e <HAL_I2C_DeInit>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d002      	beq.n	8002b8c <BSP_I2C2_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8002b86:	f06f 0307 	mvn.w	r3, #7
 8002b8a:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8002b8c:	687b      	ldr	r3, [r7, #4]
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	20000544 	.word	0x20000544
 8002b9c:	200004f0 	.word	0x200004f0

08002ba0 <BSP_I2C2_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b08a      	sub	sp, #40	; 0x28
 8002ba4:	af04      	add	r7, sp, #16
 8002ba6:	60ba      	str	r2, [r7, #8]
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4603      	mov	r3, r0
 8002bac:	81fb      	strh	r3, [r7, #14]
 8002bae:	460b      	mov	r3, r1
 8002bb0:	81bb      	strh	r3, [r7, #12]
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c2, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8002bba:	89ba      	ldrh	r2, [r7, #12]
 8002bbc:	89f9      	ldrh	r1, [r7, #14]
 8002bbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bc2:	9302      	str	r3, [sp, #8]
 8002bc4:	88fb      	ldrh	r3, [r7, #6]
 8002bc6:	9301      	str	r3, [sp, #4]
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	9300      	str	r3, [sp, #0]
 8002bcc:	2301      	movs	r3, #1
 8002bce:	480c      	ldr	r0, [pc, #48]	; (8002c00 <BSP_I2C2_WriteReg+0x60>)
 8002bd0:	f005 feea 	bl	80089a8 <HAL_I2C_Mem_Write>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00c      	beq.n	8002bf4 <BSP_I2C2_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8002bda:	4809      	ldr	r0, [pc, #36]	; (8002c00 <BSP_I2C2_WriteReg+0x60>)
 8002bdc:	f006 fa29 	bl	8009032 <HAL_I2C_GetError>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d103      	bne.n	8002bee <BSP_I2C2_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002be6:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002bea:	617b      	str	r3, [r7, #20]
 8002bec:	e002      	b.n	8002bf4 <BSP_I2C2_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8002bee:	f06f 0303 	mvn.w	r3, #3
 8002bf2:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002bf4:	697b      	ldr	r3, [r7, #20]
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3718      	adds	r7, #24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	200004f0 	.word	0x200004f0

08002c04 <BSP_I2C2_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08a      	sub	sp, #40	; 0x28
 8002c08:	af04      	add	r7, sp, #16
 8002c0a:	60ba      	str	r2, [r7, #8]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4603      	mov	r3, r0
 8002c10:	81fb      	strh	r3, [r7, #14]
 8002c12:	460b      	mov	r3, r1
 8002c14:	81bb      	strh	r3, [r7, #12]
 8002c16:	4613      	mov	r3, r2
 8002c18:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8002c1e:	89ba      	ldrh	r2, [r7, #12]
 8002c20:	89f9      	ldrh	r1, [r7, #14]
 8002c22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c26:	9302      	str	r3, [sp, #8]
 8002c28:	88fb      	ldrh	r3, [r7, #6]
 8002c2a:	9301      	str	r3, [sp, #4]
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	2301      	movs	r3, #1
 8002c32:	480c      	ldr	r0, [pc, #48]	; (8002c64 <BSP_I2C2_ReadReg+0x60>)
 8002c34:	f005 ffcc 	bl	8008bd0 <HAL_I2C_Mem_Read>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00c      	beq.n	8002c58 <BSP_I2C2_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8002c3e:	4809      	ldr	r0, [pc, #36]	; (8002c64 <BSP_I2C2_ReadReg+0x60>)
 8002c40:	f006 f9f7 	bl	8009032 <HAL_I2C_GetError>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b04      	cmp	r3, #4
 8002c48:	d103      	bne.n	8002c52 <BSP_I2C2_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002c4a:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002c4e:	617b      	str	r3, [r7, #20]
 8002c50:	e002      	b.n	8002c58 <BSP_I2C2_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002c52:	f06f 0303 	mvn.w	r3, #3
 8002c56:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002c58:	697b      	ldr	r3, [r7, #20]
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3718      	adds	r7, #24
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	200004f0 	.word	0x200004f0

08002c68 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8002c6c:	f004 fc86 	bl	800757c <HAL_GetTick>
 8002c70:	4603      	mov	r3, r0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	bd80      	pop	{r7, pc}
	...

08002c78 <MX_I2C2_Init>:

/* I2C2 init function */

__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef* hi2c)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002c80:	2300      	movs	r3, #0
 8002c82:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C2;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	4a1c      	ldr	r2, [pc, #112]	; (8002cf8 <MX_I2C2_Init+0x80>)
 8002c88:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x307075B1;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a1b      	ldr	r2, [pc, #108]	; (8002cfc <MX_I2C2_Init+0x84>)
 8002c8e:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f005 fb9c 	bl	80083f8 <HAL_I2C_Init>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <MX_I2C2_Init+0x52>
  {
    ret = HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002cca:	2100      	movs	r1, #0
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f006 fcf7 	bl	80096c0 <HAL_I2CEx_ConfigAnalogFilter>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <MX_I2C2_Init+0x64>
  {
    ret = HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8002cdc:	2100      	movs	r1, #0
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f006 fd39 	bl	8009756 <HAL_I2CEx_ConfigDigitalFilter>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <MX_I2C2_Init+0x76>
  {
    ret = HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3710      	adds	r7, #16
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40005800 	.word	0x40005800
 8002cfc:	307075b1 	.word	0x307075b1

08002d00 <I2C2_MspInit>:

static void I2C2_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b0ae      	sub	sp, #184	; 0xb8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d08:	f107 0310 	add.w	r3, r7, #16
 8002d0c:	2294      	movs	r2, #148	; 0x94
 8002d0e:	2100      	movs	r1, #0
 8002d10:	4618      	mov	r0, r3
 8002d12:	f016 ffa3 	bl	8019c5c <memset>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002d16:	2380      	movs	r3, #128	; 0x80
 8002d18:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	66bb      	str	r3, [r7, #104]	; 0x68
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8002d1e:	f107 0310 	add.w	r3, r7, #16
 8002d22:	4618      	mov	r0, r3
 8002d24:	f008 feee 	bl	800bb04 <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d28:	4b23      	ldr	r3, [pc, #140]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2c:	4a22      	ldr	r2, [pc, #136]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d2e:	f043 0302 	orr.w	r3, r3, #2
 8002d32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d34:	4b20      	ldr	r3, [pc, #128]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C2_SCL_GPIO_PIN;
 8002d40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d44:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d48:	2312      	movs	r3, #18
 8002d4a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d54:	2303      	movs	r3, #3
 8002d56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = BUS_I2C2_SCL_GPIO_AF;
 8002d5a:	2304      	movs	r3, #4
 8002d5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 8002d60:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002d64:	4619      	mov	r1, r3
 8002d66:	4815      	ldr	r0, [pc, #84]	; (8002dbc <I2C2_MspInit+0xbc>)
 8002d68:	f005 f878 	bl	8007e5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C2_SDA_GPIO_PIN;
 8002d6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002d70:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d74:	2312      	movs	r3, #18
 8002d76:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d80:	2303      	movs	r3, #3
 8002d82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = BUS_I2C2_SDA_GPIO_AF;
 8002d86:	2304      	movs	r3, #4
 8002d88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002d8c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002d90:	4619      	mov	r1, r3
 8002d92:	480a      	ldr	r0, [pc, #40]	; (8002dbc <I2C2_MspInit+0xbc>)
 8002d94:	f005 f862 	bl	8007e5c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002d98:	4b07      	ldr	r3, [pc, #28]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d9c:	4a06      	ldr	r2, [pc, #24]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d9e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002da2:	6593      	str	r3, [r2, #88]	; 0x58
 8002da4:	4b04      	ldr	r3, [pc, #16]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002da8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dac:	60bb      	str	r3, [r7, #8]
 8002dae:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
}
 8002db0:	bf00      	nop
 8002db2:	37b8      	adds	r7, #184	; 0xb8
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	48000400 	.word	0x48000400

08002dc0 <I2C2_MspDeInit>:

static void I2C2_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002dc8:	4b09      	ldr	r3, [pc, #36]	; (8002df0 <I2C2_MspDeInit+0x30>)
 8002dca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dcc:	4a08      	ldr	r2, [pc, #32]	; (8002df0 <I2C2_MspDeInit+0x30>)
 8002dce:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002dd2:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 8002dd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002dd8:	4806      	ldr	r0, [pc, #24]	; (8002df4 <I2C2_MspDeInit+0x34>)
 8002dda:	f005 f9d1 	bl	8008180 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 8002dde:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002de2:	4804      	ldr	r0, [pc, #16]	; (8002df4 <I2C2_MspDeInit+0x34>)
 8002de4:	f005 f9cc 	bl	8008180 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
}
 8002de8:	bf00      	nop
 8002dea:	3708      	adds	r7, #8
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40021000 	.word	0x40021000
 8002df4:	48000400 	.word	0x48000400

08002df8 <read_register>:

// SPI helpers //

// Reads single register
static uint8_t read_register(lora_sx1276 *lora, uint8_t address)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	460b      	mov	r3, r1
 8002e02:	70fb      	strb	r3, [r7, #3]
  uint8_t value = 0;
 8002e04:	2300      	movs	r3, #0
 8002e06:	73fb      	strb	r3, [r7, #15]

  // 7bit controls read/write mode
  CLEAR_BIT(address, BIT_7);
 8002e08:	78fb      	ldrb	r3, [r7, #3]
 8002e0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	70fb      	strb	r3, [r7, #3]

  // Start SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6858      	ldr	r0, [r3, #4]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	8adb      	ldrh	r3, [r3, #22]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	f005 fab9 	bl	8008394 <HAL_GPIO_WritePin>
  // Transmit reg address, then receive it value
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6818      	ldr	r0, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	1cf9      	adds	r1, r7, #3
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f00c f94d 	bl	800f0cc <HAL_SPI_Transmit>
 8002e32:	4603      	mov	r3, r0
 8002e34:	617b      	str	r3, [r7, #20]
  uint32_t res2 = HAL_SPI_Receive(lora->spi, &value, 1, lora->spi_timeout);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6818      	ldr	r0, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f107 010f 	add.w	r1, r7, #15
 8002e42:	2201      	movs	r2, #1
 8002e44:	f00c fab7 	bl	800f3b6 <HAL_SPI_Receive>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	613b      	str	r3, [r7, #16]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6858      	ldr	r0, [r3, #4]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	8adb      	ldrh	r3, [r3, #22]
 8002e54:	2201      	movs	r2, #1
 8002e56:	4619      	mov	r1, r3
 8002e58:	f005 fa9c 	bl	8008394 <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit/receive failed (%d %d)", res1, res2);
  }

  return value;
 8002e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3718      	adds	r7, #24
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <write_register>:

// Writes single register
static void write_register(lora_sx1276 *lora, uint8_t address, uint8_t value)
{
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b084      	sub	sp, #16
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
 8002e6e:	460b      	mov	r3, r1
 8002e70:	70fb      	strb	r3, [r7, #3]
 8002e72:	4613      	mov	r3, r2
 8002e74:	70bb      	strb	r3, [r7, #2]
  // 7bit controls read/write mode
  SET_BIT(address, BIT_7);
 8002e76:	78fb      	ldrb	r3, [r7, #3]
 8002e78:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002e7c:	70fb      	strb	r3, [r7, #3]

  // Reg address + its new value
  uint16_t payload = (value << 8) | address;
 8002e7e:	78bb      	ldrb	r3, [r7, #2]
 8002e80:	021b      	lsls	r3, r3, #8
 8002e82:	b21a      	sxth	r2, r3
 8002e84:	78fb      	ldrb	r3, [r7, #3]
 8002e86:	b21b      	sxth	r3, r3
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	b21b      	sxth	r3, r3
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	817b      	strh	r3, [r7, #10]

  // Start SPI transaction, send address + value
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6858      	ldr	r0, [r3, #4]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	8adb      	ldrh	r3, [r3, #22]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	f005 fa7a 	bl	8008394 <HAL_GPIO_WritePin>
  uint32_t res = HAL_SPI_Transmit(lora->spi, (uint8_t*)&payload, 2, lora->spi_timeout);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6818      	ldr	r0, [r3, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f107 010a 	add.w	r1, r7, #10
 8002eac:	2202      	movs	r2, #2
 8002eae:	f00c f90d 	bl	800f0cc <HAL_SPI_Transmit>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	60fb      	str	r3, [r7, #12]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6858      	ldr	r0, [r3, #4]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	8adb      	ldrh	r3, [r3, #22]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	f005 fa67 	bl	8008394 <HAL_GPIO_WritePin>

  if (res != HAL_OK) {
    DEBUGF("SPI transmit failed: %d", res);
  }
}
 8002ec6:	bf00      	nop
 8002ec8:	3710      	adds	r7, #16
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}

08002ece <write_fifo>:

// Copies bytes from buffer into radio FIFO given len length
static void write_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	b088      	sub	sp, #32
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	60f8      	str	r0, [r7, #12]
 8002ed6:	60b9      	str	r1, [r7, #8]
 8002ed8:	4611      	mov	r1, r2
 8002eda:	461a      	mov	r2, r3
 8002edc:	460b      	mov	r3, r1
 8002ede:	71fb      	strb	r3, [r7, #7]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	71bb      	strb	r3, [r7, #6]
  uint8_t address = REG_FIFO | BIT_7;
 8002ee4:	2380      	movs	r3, #128	; 0x80
 8002ee6:	75fb      	strb	r3, [r7, #23]

  // Start SPI transaction, send address
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6858      	ldr	r0, [r3, #4]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8adb      	ldrh	r3, [r3, #22]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	f005 fa4e 	bl	8008394 <HAL_GPIO_WritePin>
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6818      	ldr	r0, [r3, #0]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f107 0117 	add.w	r1, r7, #23
 8002f04:	2201      	movs	r2, #1
 8002f06:	f00c f8e1 	bl	800f0cc <HAL_SPI_Transmit>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	61fb      	str	r3, [r7, #28]
  if (mode == TRANSFER_MODE_DMA) {
 8002f0e:	79bb      	ldrb	r3, [r7, #6]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d108      	bne.n	8002f26 <write_fifo+0x58>
    HAL_SPI_Transmit_DMA(lora->spi, buffer, len);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	79fa      	ldrb	r2, [r7, #7]
 8002f1a:	b292      	uxth	r2, r2
 8002f1c:	68b9      	ldr	r1, [r7, #8]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f00c fda2 	bl	800fa68 <HAL_SPI_Transmit_DMA>
 8002f24:	e012      	b.n	8002f4c <write_fifo+0x7e>
    // Intentionally leave SPI active - let DMA finish transfer
    return;
  }
  uint32_t res2 = HAL_SPI_Transmit(lora->spi, buffer, len, lora->spi_timeout);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6818      	ldr	r0, [r3, #0]
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	68b9      	ldr	r1, [r7, #8]
 8002f34:	f00c f8ca 	bl	800f0cc <HAL_SPI_Transmit>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	61bb      	str	r3, [r7, #24]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6858      	ldr	r0, [r3, #4]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8adb      	ldrh	r3, [r3, #22]
 8002f44:	2201      	movs	r2, #1
 8002f46:	4619      	mov	r1, r3
 8002f48:	f005 fa24 	bl	8008394 <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit failed");
  }
}
 8002f4c:	3720      	adds	r7, #32
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <set_mode>:
    DEBUGF("SPI receive/transmit failed");
  }
}

static void set_mode(lora_sx1276 *lora, uint8_t mode)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b082      	sub	sp, #8
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	70fb      	strb	r3, [r7, #3]
  write_register(lora, REG_OP_MODE, OPMODE_LONG_RANGE_MODE | mode);
 8002f5e:	78fb      	ldrb	r3, [r7, #3]
 8002f60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	461a      	mov	r2, r3
 8002f68:	2101      	movs	r1, #1
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f7ff ff7b 	bl	8002e66 <write_register>
}
 8002f70:	bf00      	nop
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <set_OCP>:

// Set Overload Current Protection
static void set_OCP(lora_sx1276 *lora, uint8_t imax)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	70fb      	strb	r3, [r7, #3]
  uint8_t value;

  // Minimum available current is 45mA, maximum 240mA
  // As per page 80 of datasheet
  if (imax < 45) {
 8002f84:	78fb      	ldrb	r3, [r7, #3]
 8002f86:	2b2c      	cmp	r3, #44	; 0x2c
 8002f88:	d801      	bhi.n	8002f8e <set_OCP+0x16>
    imax = 45;
 8002f8a:	232d      	movs	r3, #45	; 0x2d
 8002f8c:	70fb      	strb	r3, [r7, #3]
  }
  if (imax > 240) {
 8002f8e:	78fb      	ldrb	r3, [r7, #3]
 8002f90:	2bf0      	cmp	r3, #240	; 0xf0
 8002f92:	d901      	bls.n	8002f98 <set_OCP+0x20>
    imax = 240;
 8002f94:	23f0      	movs	r3, #240	; 0xf0
 8002f96:	70fb      	strb	r3, [r7, #3]
  }

  if (imax < 130) {
 8002f98:	78fb      	ldrb	r3, [r7, #3]
 8002f9a:	2b81      	cmp	r3, #129	; 0x81
 8002f9c:	d809      	bhi.n	8002fb2 <set_OCP+0x3a>
    value = (imax - 45) / 5;
 8002f9e:	78fb      	ldrb	r3, [r7, #3]
 8002fa0:	3b2d      	subs	r3, #45	; 0x2d
 8002fa2:	4a0f      	ldr	r2, [pc, #60]	; (8002fe0 <set_OCP+0x68>)
 8002fa4:	fb82 1203 	smull	r1, r2, r2, r3
 8002fa8:	1052      	asrs	r2, r2, #1
 8002faa:	17db      	asrs	r3, r3, #31
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	73fb      	strb	r3, [r7, #15]
 8002fb0:	e008      	b.n	8002fc4 <set_OCP+0x4c>
  } else {
    value = (imax + 30) / 10;
 8002fb2:	78fb      	ldrb	r3, [r7, #3]
 8002fb4:	331e      	adds	r3, #30
 8002fb6:	4a0a      	ldr	r2, [pc, #40]	; (8002fe0 <set_OCP+0x68>)
 8002fb8:	fb82 1203 	smull	r1, r2, r2, r3
 8002fbc:	1092      	asrs	r2, r2, #2
 8002fbe:	17db      	asrs	r3, r3, #31
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	73fb      	strb	r3, [r7, #15]
  }

  write_register(lora, REG_OCP, OCP_ON | value);
 8002fc4:	7bfb      	ldrb	r3, [r7, #15]
 8002fc6:	f043 0320 	orr.w	r3, r3, #32
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	461a      	mov	r2, r3
 8002fce:	210b      	movs	r1, #11
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f7ff ff48 	bl	8002e66 <write_register>
}
 8002fd6:	bf00      	nop
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	66666667 	.word	0x66666667

08002fe4 <set_low_data_rate_optimization>:

static void set_low_data_rate_optimization(lora_sx1276 *lora)
{
 8002fe4:	b5b0      	push	{r4, r5, r7, lr}
 8002fe6:	b088      	sub	sp, #32
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  // Read current signal bandwidth
  uint64_t bandwidth = read_register(lora, REG_MODEM_CONFIG_1) >> 4;
 8002fec:	211d      	movs	r1, #29
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7ff ff02 	bl	8002df8 <read_register>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	091b      	lsrs	r3, r3, #4
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	461c      	mov	r4, r3
 8003000:	4615      	mov	r5, r2
 8003002:	e9c7 4504 	strd	r4, r5, [r7, #16]
  // Read current spreading factor
  uint8_t  sf = read_register(lora, REG_MODEM_CONFIG_2) >> 4;
 8003006:	211e      	movs	r1, #30
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f7ff fef5 	bl	8002df8 <read_register>
 800300e:	4603      	mov	r3, r0
 8003010:	091b      	lsrs	r3, r3, #4
 8003012:	73fb      	strb	r3, [r7, #15]

  uint8_t  mc3 = MC3_AGCAUTO;
 8003014:	2304      	movs	r3, #4
 8003016:	77fb      	strb	r3, [r7, #31]

  if (sf >= 11 && bandwidth == LORA_BANDWIDTH_125_KHZ) {
 8003018:	7bfb      	ldrb	r3, [r7, #15]
 800301a:	2b0a      	cmp	r3, #10
 800301c:	d908      	bls.n	8003030 <set_low_data_rate_optimization+0x4c>
 800301e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003022:	1fd1      	subs	r1, r2, #7
 8003024:	430b      	orrs	r3, r1
 8003026:	d103      	bne.n	8003030 <set_low_data_rate_optimization+0x4c>
    mc3 |= MC3_MOBILE_NODE;
 8003028:	7ffb      	ldrb	r3, [r7, #31]
 800302a:	f043 0308 	orr.w	r3, r3, #8
 800302e:	77fb      	strb	r3, [r7, #31]
  }

  write_register(lora, REG_MODEM_CONFIG_3, mc3);
 8003030:	7ffb      	ldrb	r3, [r7, #31]
 8003032:	461a      	mov	r2, r3
 8003034:	2126      	movs	r1, #38	; 0x26
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f7ff ff15 	bl	8002e66 <write_register>
}
 800303c:	bf00      	nop
 800303e:	3720      	adds	r7, #32
 8003040:	46bd      	mov	sp, r7
 8003042:	bdb0      	pop	{r4, r5, r7, pc}

08003044 <lora_mode_sleep>:

void lora_mode_sleep(lora_sx1276 *lora)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_SLEEP);
 800304c:	2100      	movs	r1, #0
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f7ff ff7f 	bl	8002f52 <set_mode>
}
 8003054:	bf00      	nop
 8003056:	3708      	adds	r7, #8
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <lora_mode_standby>:

  set_mode(lora, OPMODE_RX_SINGLE);
}

void lora_mode_standby(lora_sx1276 *lora)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_STDBY);
 8003064:	2101      	movs	r1, #1
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f7ff ff73 	bl	8002f52 <set_mode>
}
 800306c:	bf00      	nop
 800306e:	3708      	adds	r7, #8
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}

08003074 <lora_set_explicit_header_mode>:
  mc1 |= MC1_IMPLICIT_HEADER_MODE;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_explicit_header_mode(lora_sx1276 *lora)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 800307c:	211d      	movs	r1, #29
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7ff feba 	bl	8002df8 <read_register>
 8003084:	4603      	mov	r3, r0
 8003086:	73fb      	strb	r3, [r7, #15]
  mc1 &= ~MC1_IMPLICIT_HEADER_MODE;
 8003088:	7bfb      	ldrb	r3, [r7, #15]
 800308a:	f023 0301 	bic.w	r3, r3, #1
 800308e:	73fb      	strb	r3, [r7, #15]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 8003090:	7bfb      	ldrb	r3, [r7, #15]
 8003092:	461a      	mov	r2, r3
 8003094:	211d      	movs	r1, #29
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f7ff fee5 	bl	8002e66 <write_register>
}
 800309c:	bf00      	nop
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <lora_set_tx_power>:

void lora_set_tx_power(lora_sx1276 *lora, uint8_t level)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	460b      	mov	r3, r1
 80030ae:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  if (lora->pa_mode == LORA_PA_OUTPUT_RFO) {
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	691b      	ldr	r3, [r3, #16]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d10e      	bne.n	80030d6 <lora_set_tx_power+0x32>
    // RFO pin
    assert_param(level <= 15);
    if (level > 15) {
 80030b8:	78fb      	ldrb	r3, [r7, #3]
 80030ba:	2b0f      	cmp	r3, #15
 80030bc:	d901      	bls.n	80030c2 <lora_set_tx_power+0x1e>
      level = 15;
 80030be:	230f      	movs	r3, #15
 80030c0:	70fb      	strb	r3, [r7, #3]
    }
    // 7 bit -> PaSelect: 0 for RFO    --- = 0x70
    // 6-4 bits -> MaxPower (select all) --^
    // 3-0 bits -> Output power, dB (max 15)
    write_register(lora, REG_PA_CONFIG, 0x70 | level);
 80030c2:	78fb      	ldrb	r3, [r7, #3]
 80030c4:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	461a      	mov	r2, r3
 80030cc:	2109      	movs	r1, #9
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f7ff fec9 	bl	8002e66 <write_register>
    // Minimum power level is 2 which is 0 for chip
    level -= 2;
    // 7 bit -> PaSelect: 1 for PA_BOOST
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
  }
}
 80030d4:	e02e      	b.n	8003134 <lora_set_tx_power+0x90>
    if (level > 20) {
 80030d6:	78fb      	ldrb	r3, [r7, #3]
 80030d8:	2b14      	cmp	r3, #20
 80030da:	d901      	bls.n	80030e0 <lora_set_tx_power+0x3c>
      level = 20;
 80030dc:	2314      	movs	r3, #20
 80030de:	70fb      	strb	r3, [r7, #3]
    if (level < 2) {
 80030e0:	78fb      	ldrb	r3, [r7, #3]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d801      	bhi.n	80030ea <lora_set_tx_power+0x46>
      level = 2;
 80030e6:	2302      	movs	r3, #2
 80030e8:	70fb      	strb	r3, [r7, #3]
    if (level > 17) {
 80030ea:	78fb      	ldrb	r3, [r7, #3]
 80030ec:	2b11      	cmp	r3, #17
 80030ee:	d90c      	bls.n	800310a <lora_set_tx_power+0x66>
      level -= 3;
 80030f0:	78fb      	ldrb	r3, [r7, #3]
 80030f2:	3b03      	subs	r3, #3
 80030f4:	70fb      	strb	r3, [r7, #3]
      write_register(lora, REG_PA_DAC, PA_DAC_HIGH_POWER);
 80030f6:	2287      	movs	r2, #135	; 0x87
 80030f8:	214d      	movs	r1, #77	; 0x4d
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f7ff feb3 	bl	8002e66 <write_register>
      set_OCP(lora, 140);
 8003100:	218c      	movs	r1, #140	; 0x8c
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f7ff ff38 	bl	8002f78 <set_OCP>
 8003108:	e008      	b.n	800311c <lora_set_tx_power+0x78>
      write_register(lora, REG_PA_DAC, PA_DAC_HALF_POWER);
 800310a:	2284      	movs	r2, #132	; 0x84
 800310c:	214d      	movs	r1, #77	; 0x4d
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7ff fea9 	bl	8002e66 <write_register>
      set_OCP(lora, 97);
 8003114:	2161      	movs	r1, #97	; 0x61
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f7ff ff2e 	bl	8002f78 <set_OCP>
    level -= 2;
 800311c:	78fb      	ldrb	r3, [r7, #3]
 800311e:	3b02      	subs	r3, #2
 8003120:	70fb      	strb	r3, [r7, #3]
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
 8003122:	78fb      	ldrb	r3, [r7, #3]
 8003124:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003128:	b2db      	uxtb	r3, r3
 800312a:	461a      	mov	r2, r3
 800312c:	2109      	movs	r1, #9
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f7ff fe99 	bl	8002e66 <write_register>
}
 8003134:	bf00      	nop
 8003136:	3708      	adds	r7, #8
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <lora_set_frequency>:

void lora_set_frequency(lora_sx1276 *lora, uint64_t freq)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(lora);

  // From datasheet: FREQ = (FRF * 32 Mhz) / (2 ^ 19)
  uint64_t frf = (freq << 19) / (32 * MHZ);
 8003148:	e9d7 2300 	ldrd	r2, r3, [r7]
 800314c:	f04f 0000 	mov.w	r0, #0
 8003150:	f04f 0100 	mov.w	r1, #0
 8003154:	04d9      	lsls	r1, r3, #19
 8003156:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 800315a:	04d0      	lsls	r0, r2, #19
 800315c:	4a19      	ldr	r2, [pc, #100]	; (80031c4 <lora_set_frequency+0x88>)
 800315e:	f04f 0300 	mov.w	r3, #0
 8003162:	f7fd fd89 	bl	8000c78 <__aeabi_uldivmod>
 8003166:	4602      	mov	r2, r0
 8003168:	460b      	mov	r3, r1
 800316a:	e9c7 2304 	strd	r2, r3, [r7, #16]

  write_register(lora, REG_FRF_MSB, frf >> 16);
 800316e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003172:	f04f 0200 	mov.w	r2, #0
 8003176:	f04f 0300 	mov.w	r3, #0
 800317a:	0c02      	lsrs	r2, r0, #16
 800317c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003180:	0c0b      	lsrs	r3, r1, #16
 8003182:	b2d3      	uxtb	r3, r2
 8003184:	461a      	mov	r2, r3
 8003186:	2106      	movs	r1, #6
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f7ff fe6c 	bl	8002e66 <write_register>
  write_register(lora, REG_FRF_MID, (frf & 0xff00) >> 8);
 800318e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003192:	f04f 0200 	mov.w	r2, #0
 8003196:	f04f 0300 	mov.w	r3, #0
 800319a:	0a02      	lsrs	r2, r0, #8
 800319c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80031a0:	0a0b      	lsrs	r3, r1, #8
 80031a2:	b2d3      	uxtb	r3, r2
 80031a4:	461a      	mov	r2, r3
 80031a6:	2107      	movs	r1, #7
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f7ff fe5c 	bl	8002e66 <write_register>
  write_register(lora, REG_FRF_LSB, frf & 0xff);
 80031ae:	7c3b      	ldrb	r3, [r7, #16]
 80031b0:	461a      	mov	r2, r3
 80031b2:	2108      	movs	r1, #8
 80031b4:	68f8      	ldr	r0, [r7, #12]
 80031b6:	f7ff fe56 	bl	8002e66 <write_register>
}
 80031ba:	bf00      	nop
 80031bc:	3718      	adds	r7, #24
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	01e84800 	.word	0x01e84800

080031c8 <lora_set_spreading_factor>:

  set_low_data_rate_optimization(lora);
}

void lora_set_spreading_factor(lora_sx1276 *lora, uint8_t sf)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	460b      	mov	r3, r1
 80031d2:	70fb      	strb	r3, [r7, #3]
  assert_param(lora && sf <= 12 && sf >=6);

  if (sf < 6) {
 80031d4:	78fb      	ldrb	r3, [r7, #3]
 80031d6:	2b05      	cmp	r3, #5
 80031d8:	d802      	bhi.n	80031e0 <lora_set_spreading_factor+0x18>
    sf = 6;
 80031da:	2306      	movs	r3, #6
 80031dc:	70fb      	strb	r3, [r7, #3]
 80031de:	e004      	b.n	80031ea <lora_set_spreading_factor+0x22>
  } else if (sf > 12) {
 80031e0:	78fb      	ldrb	r3, [r7, #3]
 80031e2:	2b0c      	cmp	r3, #12
 80031e4:	d901      	bls.n	80031ea <lora_set_spreading_factor+0x22>
    sf = 12;
 80031e6:	230c      	movs	r3, #12
 80031e8:	70fb      	strb	r3, [r7, #3]
  }

  if (sf == 6) {
 80031ea:	78fb      	ldrb	r3, [r7, #3]
 80031ec:	2b06      	cmp	r3, #6
 80031ee:	d10a      	bne.n	8003206 <lora_set_spreading_factor+0x3e>
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc5);
 80031f0:	22c5      	movs	r2, #197	; 0xc5
 80031f2:	2131      	movs	r1, #49	; 0x31
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f7ff fe36 	bl	8002e66 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0c);
 80031fa:	220c      	movs	r2, #12
 80031fc:	2137      	movs	r1, #55	; 0x37
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f7ff fe31 	bl	8002e66 <write_register>
 8003204:	e009      	b.n	800321a <lora_set_spreading_factor+0x52>
  } else {
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc3);
 8003206:	22c3      	movs	r2, #195	; 0xc3
 8003208:	2131      	movs	r1, #49	; 0x31
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f7ff fe2b 	bl	8002e66 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0a);
 8003210:	220a      	movs	r2, #10
 8003212:	2137      	movs	r1, #55	; 0x37
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f7ff fe26 	bl	8002e66 <write_register>
  }
  // Set new spread factor
  uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 800321a:	211e      	movs	r1, #30
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f7ff fdeb 	bl	8002df8 <read_register>
 8003222:	4603      	mov	r3, r0
 8003224:	73fb      	strb	r3, [r7, #15]
  mc2 = (mc2 & 0x0F) | (sf << 4);
 8003226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800322a:	f003 030f 	and.w	r3, r3, #15
 800322e:	b25a      	sxtb	r2, r3
 8003230:	78fb      	ldrb	r3, [r7, #3]
 8003232:	011b      	lsls	r3, r3, #4
 8003234:	b25b      	sxtb	r3, r3
 8003236:	4313      	orrs	r3, r2
 8003238:	b25b      	sxtb	r3, r3
 800323a:	73fb      	strb	r3, [r7, #15]
  // uint8_t new_config = (current_config & 0x0f) | ((sf << 4) & 0xf0);
  write_register(lora, REG_MODEM_CONFIG_2, mc2);
 800323c:	7bfb      	ldrb	r3, [r7, #15]
 800323e:	461a      	mov	r2, r3
 8003240:	211e      	movs	r1, #30
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f7ff fe0f 	bl	8002e66 <write_register>

  set_low_data_rate_optimization(lora);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f7ff fecb 	bl	8002fe4 <set_low_data_rate_optimization>
}
 800324e:	bf00      	nop
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <lora_set_preamble_length>:
  mc1 |= rate << 1;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_preamble_length(lora_sx1276 *lora, uint16_t len)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b082      	sub	sp, #8
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
 800325e:	460b      	mov	r3, r1
 8003260:	807b      	strh	r3, [r7, #2]
  assert_param(lora);

  write_register(lora, REG_PREAMBLE_MSB, len >> 8);
 8003262:	887b      	ldrh	r3, [r7, #2]
 8003264:	0a1b      	lsrs	r3, r3, #8
 8003266:	b29b      	uxth	r3, r3
 8003268:	b2db      	uxtb	r3, r3
 800326a:	461a      	mov	r2, r3
 800326c:	2120      	movs	r1, #32
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f7ff fdf9 	bl	8002e66 <write_register>
  write_register(lora, REG_PREAMBLE_LSB, len & 0xf);
 8003274:	887b      	ldrh	r3, [r7, #2]
 8003276:	b2db      	uxtb	r3, r3
 8003278:	f003 030f 	and.w	r3, r3, #15
 800327c:	b2db      	uxtb	r3, r3
 800327e:	461a      	mov	r2, r3
 8003280:	2121      	movs	r1, #33	; 0x21
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f7ff fdef 	bl	8002e66 <write_register>
}
 8003288:	bf00      	nop
 800328a:	3708      	adds	r7, #8
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}

08003290 <lora_version>:

uint8_t lora_version(lora_sx1276 *lora)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  return read_register(lora, REG_VERSION);
 8003298:	2142      	movs	r1, #66	; 0x42
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f7ff fdac 	bl	8002df8 <read_register>
 80032a0:	4603      	mov	r3, r0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}

080032aa <lora_is_transmitting>:

uint8_t lora_is_transmitting(lora_sx1276 *lora)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b084      	sub	sp, #16
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t opmode = read_register(lora, REG_OP_MODE);
 80032b2:	2101      	movs	r1, #1
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f7ff fd9f 	bl	8002df8 <read_register>
 80032ba:	4603      	mov	r3, r0
 80032bc:	73fb      	strb	r3, [r7, #15]

  return (opmode & OPMODE_TX) == OPMODE_TX ? LORA_BUSY : LORA_OK;
 80032be:	7bfb      	ldrb	r3, [r7, #15]
 80032c0:	f003 0303 	and.w	r3, r3, #3
 80032c4:	2b03      	cmp	r3, #3
 80032c6:	d101      	bne.n	80032cc <lora_is_transmitting+0x22>
 80032c8:	2305      	movs	r3, #5
 80032ca:	e000      	b.n	80032ce <lora_is_transmitting+0x24>
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <lora_send_packet_base>:

static uint8_t lora_send_packet_base(lora_sx1276 *lora, uint8_t *data, uint8_t data_len, uint8_t mode)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b084      	sub	sp, #16
 80032da:	af00      	add	r7, sp, #0
 80032dc:	60f8      	str	r0, [r7, #12]
 80032de:	60b9      	str	r1, [r7, #8]
 80032e0:	4611      	mov	r1, r2
 80032e2:	461a      	mov	r2, r3
 80032e4:	460b      	mov	r3, r1
 80032e6:	71fb      	strb	r3, [r7, #7]
 80032e8:	4613      	mov	r3, r2
 80032ea:	71bb      	strb	r3, [r7, #6]
  assert_param(lora && data && data_len > 0);

  if (lora_is_transmitting(lora)) {
 80032ec:	68f8      	ldr	r0, [r7, #12]
 80032ee:	f7ff ffdc 	bl	80032aa <lora_is_transmitting>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <lora_send_packet_base+0x26>
    return LORA_BUSY;
 80032f8:	2305      	movs	r3, #5
 80032fa:	e02a      	b.n	8003352 <lora_send_packet_base+0x7c>
  }

  // Wakeup radio because of FIFO is only available in STANDBY mode
  set_mode(lora, OPMODE_STDBY);
 80032fc:	2101      	movs	r1, #1
 80032fe:	68f8      	ldr	r0, [r7, #12]
 8003300:	f7ff fe27 	bl	8002f52 <set_mode>

  // Clear TX IRQ flag, to be sure
  lora_clear_interrupt_tx_done(lora);
 8003304:	68f8      	ldr	r0, [r7, #12]
 8003306:	f000 f83a 	bl	800337e <lora_clear_interrupt_tx_done>

  // Set FIFO pointer to the beginning of the buffer
  write_register(lora, REG_FIFO_ADDR_PTR, lora->tx_base_addr);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	7d1b      	ldrb	r3, [r3, #20]
 800330e:	461a      	mov	r2, r3
 8003310:	210d      	movs	r1, #13
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f7ff fda7 	bl	8002e66 <write_register>
  write_register(lora, REG_FIFO_TX_BASE_ADDR, lora->tx_base_addr);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	7d1b      	ldrb	r3, [r3, #20]
 800331c:	461a      	mov	r2, r3
 800331e:	210e      	movs	r1, #14
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f7ff fda0 	bl	8002e66 <write_register>
  write_register(lora, REG_PAYLOAD_LENGTH, data_len);
 8003326:	79fb      	ldrb	r3, [r7, #7]
 8003328:	461a      	mov	r2, r3
 800332a:	2122      	movs	r1, #34	; 0x22
 800332c:	68f8      	ldr	r0, [r7, #12]
 800332e:	f7ff fd9a 	bl	8002e66 <write_register>

  // Copy packet into radio FIFO
  write_fifo(lora, data, data_len, mode);
 8003332:	79bb      	ldrb	r3, [r7, #6]
 8003334:	79fa      	ldrb	r2, [r7, #7]
 8003336:	68b9      	ldr	r1, [r7, #8]
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f7ff fdc8 	bl	8002ece <write_fifo>
  if (mode == TRANSFER_MODE_DMA) {
 800333e:	79bb      	ldrb	r3, [r7, #6]
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <lora_send_packet_base+0x72>
    return LORA_OK;
 8003344:	2300      	movs	r3, #0
 8003346:	e004      	b.n	8003352 <lora_send_packet_base+0x7c>
  }

  // Put radio in TX mode - packet will be transmitted ASAP
  set_mode(lora, OPMODE_TX);
 8003348:	2103      	movs	r1, #3
 800334a:	68f8      	ldr	r0, [r7, #12]
 800334c:	f7ff fe01 	bl	8002f52 <set_mode>
  return LORA_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <lora_send_packet>:

uint8_t lora_send_packet(lora_sx1276 *lora, uint8_t *data, uint8_t data_len)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b084      	sub	sp, #16
 800335e:	af00      	add	r7, sp, #0
 8003360:	60f8      	str	r0, [r7, #12]
 8003362:	60b9      	str	r1, [r7, #8]
 8003364:	4613      	mov	r3, r2
 8003366:	71fb      	strb	r3, [r7, #7]
  return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_BLOCKING);
 8003368:	79fa      	ldrb	r2, [r7, #7]
 800336a:	2302      	movs	r3, #2
 800336c:	68b9      	ldr	r1, [r7, #8]
 800336e:	68f8      	ldr	r0, [r7, #12]
 8003370:	f7ff ffb1 	bl	80032d6 <lora_send_packet_base>
 8003374:	4603      	mov	r3, r0
}
 8003376:	4618      	mov	r0, r3
 8003378:	3710      	adds	r7, #16
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <lora_clear_interrupt_tx_done>:
  // DIO0 uses 6-7 bits of DIO_MAPPING_1
  write_register(lora, REG_DIO_MAPPING_1, 0x40);
}

void lora_clear_interrupt_tx_done(lora_sx1276 *lora)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b082      	sub	sp, #8
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_TX_DONE);
 8003386:	2208      	movs	r2, #8
 8003388:	2112      	movs	r1, #18
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f7ff fd6b 	bl	8002e66 <write_register>
}
 8003390:	bf00      	nop
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <lora_init>:
}


uint8_t lora_init(lora_sx1276 *lora, SPI_HandleTypeDef *spi, GPIO_TypeDef *nss_port,
    uint16_t nss_pin, uint64_t freq)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
 80033a4:	807b      	strh	r3, [r7, #2]
  assert_param(lora && spi);

  // Init params with default values
  lora->spi = spi;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	601a      	str	r2, [r3, #0]
  lora->nss_port = nss_port;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	605a      	str	r2, [r3, #4]
  lora->nss_pin = nss_pin;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	887a      	ldrh	r2, [r7, #2]
 80033b6:	82da      	strh	r2, [r3, #22]
  lora->frequency = freq;
 80033b8:	6a3a      	ldr	r2, [r7, #32]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	60da      	str	r2, [r3, #12]
  lora->pa_mode = LORA_PA_OUTPUT_PA_BOOST;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2201      	movs	r2, #1
 80033c2:	611a      	str	r2, [r3, #16]
  lora->tx_base_addr = LORA_DEFAULT_TX_ADDR;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2200      	movs	r2, #0
 80033c8:	751a      	strb	r2, [r3, #20]
  lora->rx_base_addr = LORA_DEFAULT_RX_ADDR;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	755a      	strb	r2, [r3, #21]
  lora->spi_timeout = LORA_DEFAULT_SPI_TIMEOUT;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033d6:	609a      	str	r2, [r3, #8]

  // Check version
  uint8_t ver = lora_version(lora);
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f7ff ff59 	bl	8003290 <lora_version>
 80033de:	4603      	mov	r3, r0
 80033e0:	75fb      	strb	r3, [r7, #23]
  if (ver != LORA_COMPATIBLE_VERSION) {
 80033e2:	7dfb      	ldrb	r3, [r7, #23]
 80033e4:	2b12      	cmp	r3, #18
 80033e6:	d001      	beq.n	80033ec <lora_init+0x54>
    DEBUGF("Got wrong radio version 0x%x, expected 0x12", ver);
    return LORA_ERROR;
 80033e8:	2304      	movs	r3, #4
 80033ea:	e031      	b.n	8003450 <lora_init+0xb8>
  }

  // Modem parameters (freq, mode, etc) must be done in SLEEP mode.
  lora_mode_sleep(lora);
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f7ff fe29 	bl	8003044 <lora_mode_sleep>
  // Enable LoRa mode (since it can be switched on only in sleep)
  lora_mode_sleep(lora);
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f7ff fe26 	bl	8003044 <lora_mode_sleep>

  // Set frequency
  lora_set_frequency(lora, freq);
 80033f8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	f7ff fe9d 	bl	800313c <lora_set_frequency>
  lora_set_spreading_factor(lora, LORA_DEFAULT_SF);
 8003402:	2107      	movs	r1, #7
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f7ff fedf 	bl	80031c8 <lora_set_spreading_factor>
  lora_set_preamble_length(lora, LORA_DEFAULT_PREAMBLE_LEN);
 800340a:	210a      	movs	r1, #10
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f7ff ff22 	bl	8003256 <lora_set_preamble_length>
  // By default - explicit header mode
  lora_set_explicit_header_mode(lora);
 8003412:	68f8      	ldr	r0, [r7, #12]
 8003414:	f7ff fe2e 	bl	8003074 <lora_set_explicit_header_mode>
  // Set LNA boost
  uint8_t current_lna = read_register(lora, REG_LNA);
 8003418:	210c      	movs	r1, #12
 800341a:	68f8      	ldr	r0, [r7, #12]
 800341c:	f7ff fcec 	bl	8002df8 <read_register>
 8003420:	4603      	mov	r3, r0
 8003422:	75bb      	strb	r3, [r7, #22]
  write_register(lora, REG_LNA,  current_lna | 0x03);
 8003424:	7dbb      	ldrb	r3, [r7, #22]
 8003426:	f043 0303 	orr.w	r3, r3, #3
 800342a:	b2db      	uxtb	r3, r3
 800342c:	461a      	mov	r2, r3
 800342e:	210c      	movs	r1, #12
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f7ff fd18 	bl	8002e66 <write_register>
  // Set auto AGC
  write_register(lora, REG_MODEM_CONFIG_3, 0x04);
 8003436:	2204      	movs	r2, #4
 8003438:	2126      	movs	r1, #38	; 0x26
 800343a:	68f8      	ldr	r0, [r7, #12]
 800343c:	f7ff fd13 	bl	8002e66 <write_register>
  // Set default output power
  lora_set_tx_power(lora, LORA_DEFAULT_TX_POWER);
 8003440:	2102      	movs	r1, #2
 8003442:	68f8      	ldr	r0, [r7, #12]
 8003444:	f7ff fe2e 	bl	80030a4 <lora_set_tx_power>
  // Set default mode
  lora_mode_standby(lora);
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f7ff fe07 	bl	800305c <lora_mode_standby>

  return LORA_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3718      	adds	r7, #24
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <add_to_buffer>:
 * Adds ASCII data to a data buffer.
 * @param data_buffer: pointer to the data buffer
 * @param data: pointer to the data that is added to the buffer
 * @param size: int telling the size (length) of data
 */
void add_to_buffer(uint8_t* data_buffer, uint8_t* data, int size) {
 8003458:	b580      	push	{r7, lr}
 800345a:	b086      	sub	sp, #24
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]

	for (int i = 0; i < size; i++) {
 8003464:	2300      	movs	r3, #0
 8003466:	617b      	str	r3, [r7, #20]
 8003468:	e010      	b.n	800348c <add_to_buffer+0x34>
		sprintf(data_buffer + strlen(data_buffer), "%c", data[i]);
 800346a:	68f8      	ldr	r0, [r7, #12]
 800346c:	f7fc fec8 	bl	8000200 <strlen>
 8003470:	4602      	mov	r2, r0
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	1898      	adds	r0, r3, r2
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	68ba      	ldr	r2, [r7, #8]
 800347a:	4413      	add	r3, r2
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	461a      	mov	r2, r3
 8003480:	4907      	ldr	r1, [pc, #28]	; (80034a0 <add_to_buffer+0x48>)
 8003482:	f017 f965 	bl	801a750 <siprintf>
	for (int i = 0; i < size; i++) {
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	3301      	adds	r3, #1
 800348a:	617b      	str	r3, [r7, #20]
 800348c:	697a      	ldr	r2, [r7, #20]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	429a      	cmp	r2, r3
 8003492:	dbea      	blt.n	800346a <add_to_buffer+0x12>
	}

}
 8003494:	bf00      	nop
 8003496:	bf00      	nop
 8003498:	3718      	adds	r7, #24
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	0801cd44 	.word	0x0801cd44
 80034a4:	00000000 	.word	0x00000000

080034a8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80034a8:	b5b0      	push	{r4, r5, r7, lr}
 80034aa:	f5ad 5d9e 	sub.w	sp, sp, #5056	; 0x13c0
 80034ae:	b084      	sub	sp, #16
 80034b0:	af02      	add	r7, sp, #8

	/* USER CODE BEGIN 1 */
	// The SD card mount, init, read, and write variables
	FRESULT sd_result_write; /* FatFs function common result code */
	UINT sd_err_byteswritten, sd_err_bytesread; /* File write/read counts */
	uint8_t sd_write_buffer[50] = "Start of operation\n"; /* File write buffer. */
 80034b2:	4b9b      	ldr	r3, [pc, #620]	; (8003720 <main+0x278>)
 80034b4:	f507 5498 	add.w	r4, r7, #4864	; 0x1300
 80034b8:	f104 0404 	add.w	r4, r4, #4
 80034bc:	461d      	mov	r5, r3
 80034be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80034c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80034c2:	682b      	ldr	r3, [r5, #0]
 80034c4:	6023      	str	r3, [r4, #0]
 80034c6:	f507 5398 	add.w	r3, r7, #4864	; 0x1300
 80034ca:	f103 0318 	add.w	r3, r3, #24
 80034ce:	221e      	movs	r2, #30
 80034d0:	2100      	movs	r1, #0
 80034d2:	4618      	mov	r0, r3
 80034d4:	f016 fbc2 	bl	8019c5c <memset>

	// Buffer for all data to be stored into in the same way as it has been printed to the PC
	uint8_t data_buffer[LORA_MAX_PACKET_SIZE]; //LORA_MAX_PACKET_SIZE

	uint8_t gps_buffer[1000];
	char *gps_buffer_ptr1 = gps_buffer;
 80034d8:	f207 63dc 	addw	r3, r7, #1756	; 0x6dc
 80034dc:	f507 529e 	add.w	r2, r7, #5056	; 0x13c0
 80034e0:	6013      	str	r3, [r2, #0]
	char *gps_buffer_ptr2 = gps_buffer;
 80034e2:	f207 63dc 	addw	r3, r7, #1756	; 0x6dc
 80034e6:	f507 529e 	add.w	r2, r7, #5056	; 0x13c0
 80034ea:	f102 0204 	add.w	r2, r2, #4
 80034ee:	6013      	str	r3, [r2, #0]
	uint8_t gps_parsed_buffer[1000];
	int parser_i;
	int parser_sub_i;
	gps_buffer[0] = '\0';
 80034f0:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 80034f4:	f103 0308 	add.w	r3, r3, #8
 80034f8:	f6a3 43ec 	subw	r3, r3, #3308	; 0xcec
 80034fc:	2200      	movs	r2, #0
 80034fe:	701a      	strb	r2, [r3, #0]
	gps_parsed_buffer[0] = '\0';
 8003500:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003504:	2200      	movs	r2, #0
 8003506:	f803 2cd4 	strb.w	r2, [r3, #-212]

	// The pressure sensor BMP390 variables
	int8_t bmp_result;
	uint16_t bmp_settings_select;
	struct bmp3_dev bmp_device;
	struct bmp3_data bmp_data = { 0 };
 800350a:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 800350e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003512:	461a      	mov	r2, r3
 8003514:	2300      	movs	r3, #0
 8003516:	6013      	str	r3, [r2, #0]
 8003518:	6053      	str	r3, [r2, #4]
 800351a:	6093      	str	r3, [r2, #8]
 800351c:	60d3      	str	r3, [r2, #12]
	struct bmp3_settings bmp_settings = { 0 };
 800351e:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003522:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003526:	2200      	movs	r2, #0
 8003528:	601a      	str	r2, [r3, #0]
 800352a:	605a      	str	r2, [r3, #4]
 800352c:	609a      	str	r2, [r3, #8]
 800352e:	731a      	strb	r2, [r3, #12]
	struct bmp3_status bmp_status = { { 0 } };
 8003530:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003534:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003538:	2200      	movs	r2, #0
 800353a:	601a      	str	r2, [r3, #0]
 800353c:	605a      	str	r2, [r3, #4]
 800353e:	811a      	strh	r2, [r3, #8]
	uint8_t bmp_temperature_buffer[25] = {0};
 8003540:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003544:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003548:	2200      	movs	r2, #0
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	3304      	adds	r3, #4
 800354e:	2200      	movs	r2, #0
 8003550:	601a      	str	r2, [r3, #0]
 8003552:	605a      	str	r2, [r3, #4]
 8003554:	609a      	str	r2, [r3, #8]
 8003556:	60da      	str	r2, [r3, #12]
 8003558:	611a      	str	r2, [r3, #16]
 800355a:	751a      	strb	r2, [r3, #20]
	uint8_t bmp_pressure_buffer[25] = {0};
 800355c:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003560:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]
 8003568:	3304      	adds	r3, #4
 800356a:	2200      	movs	r2, #0
 800356c:	601a      	str	r2, [r3, #0]
 800356e:	605a      	str	r2, [r3, #4]
 8003570:	609a      	str	r2, [r3, #8]
 8003572:	60da      	str	r2, [r3, #12]
 8003574:	611a      	str	r2, [r3, #16]
 8003576:	751a      	strb	r2, [r3, #20]

	//test
	//HAL_StatusTypeDef i2c2status;
	//uint8_t hello[7] = "Hello!\n";
	uint8_t i2c2check_active_address[25] = {0};
 8003578:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 800357c:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 8003580:	2200      	movs	r2, #0
 8003582:	601a      	str	r2, [r3, #0]
 8003584:	3304      	adds	r3, #4
 8003586:	2200      	movs	r2, #0
 8003588:	601a      	str	r2, [r3, #0]
 800358a:	605a      	str	r2, [r3, #4]
 800358c:	609a      	str	r2, [r3, #8]
 800358e:	60da      	str	r2, [r3, #12]
 8003590:	611a      	str	r2, [r3, #16]
 8003592:	751a      	strb	r2, [r3, #20]
	uint8_t i2c2check_space[] = " - ";
 8003594:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003598:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 800359c:	4a61      	ldr	r2, [pc, #388]	; (8003724 <main+0x27c>)
 800359e:	601a      	str	r2, [r3, #0]

	// The gyroscope LSM6DSO variables
	LSM6DSO_Object_t gyro_device;
	LSM6DSO_Axes_t gyro_acceleration_object;
	uint8_t gyro_acceleration_buffer[40] = {0};
 80035a0:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 80035a4:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 80035a8:	2200      	movs	r2, #0
 80035aa:	601a      	str	r2, [r3, #0]
 80035ac:	3304      	adds	r3, #4
 80035ae:	2224      	movs	r2, #36	; 0x24
 80035b0:	2100      	movs	r1, #0
 80035b2:	4618      	mov	r0, r3
 80035b4:	f016 fb52 	bl	8019c5c <memset>
	LSM6DSO_Axes_t gyro_angularvel_object;
	uint8_t gyro_angularvel_buffer[40] = {0};
 80035b8:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 80035bc:	f5a3 732b 	sub.w	r3, r3, #684	; 0x2ac
 80035c0:	2200      	movs	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]
 80035c4:	3304      	adds	r3, #4
 80035c6:	2224      	movs	r2, #36	; 0x24
 80035c8:	2100      	movs	r1, #0
 80035ca:	4618      	mov	r0, r3
 80035cc:	f016 fb46 	bl	8019c5c <memset>

	//LoRa
	lora_sx1276 lora;

	//MIRA
	uint8_t mira_target_reg = 0x00;
 80035d0:	2300      	movs	r3, #0
 80035d2:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 80035d6:	f102 020a 	add.w	r2, r2, #10
 80035da:	7013      	strb	r3, [r2, #0]
	uint8_t mira_Tx_payload[4] = {0x00,0x00,0x00,0x00};
 80035dc:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 80035e0:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]
	//	int message;
	//	int message_length;

	// Time progress tracking using tick
	double system_time_counter;
	system_time_counter = 0;
 80035e8:	f04f 0200 	mov.w	r2, #0
 80035ec:	f04f 0300 	mov.w	r3, #0
 80035f0:	f507 519d 	add.w	r1, r7, #5024	; 0x13a0
 80035f4:	f101 0110 	add.w	r1, r1, #16
 80035f8:	e9c1 2300 	strd	r2, r3, [r1]
	uint8_t system_time_buffer[25] = {0};
 80035fc:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003600:	f5a3 736e 	sub.w	r3, r3, #952	; 0x3b8
 8003604:	2200      	movs	r2, #0
 8003606:	601a      	str	r2, [r3, #0]
 8003608:	3304      	adds	r3, #4
 800360a:	2200      	movs	r2, #0
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	605a      	str	r2, [r3, #4]
 8003610:	609a      	str	r2, [r3, #8]
 8003612:	60da      	str	r2, [r3, #12]
 8003614:	611a      	str	r2, [r3, #16]
 8003616:	751a      	strb	r2, [r3, #20]
	static uint8_t USB_TIMERS = 0x07;

	static uint8_t USB_PING = 0x08;
	static uint8_t USB_FLIGHTMODE = 0x09;

	uint8_t lora_test_packet[10] = {0,1,2,3,4,5,6,7,8,9};
 8003618:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 800361c:	f5a3 7371 	sub.w	r3, r3, #964	; 0x3c4
 8003620:	4a41      	ldr	r2, [pc, #260]	; (8003728 <main+0x280>)
 8003622:	ca07      	ldmia	r2, {r0, r1, r2}
 8003624:	c303      	stmia	r3!, {r0, r1}
 8003626:	801a      	strh	r2, [r3, #0]

	int PRINT_TOGGLE = 0;
 8003628:	2300      	movs	r3, #0
 800362a:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 800362e:	f102 0204 	add.w	r2, r2, #4
 8003632:	6013      	str	r3, [r2, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003634:	f003 ff3a 	bl	80074ac <HAL_Init>


	/* USER CODE BEGIN Init */

	// Initialize HAL for UART interrupts
	HAL_MspInit();
 8003638:	f001 fedc 	bl	80053f4 <HAL_MspInit>
	// Initialize I2C2 with custom driver
	BSP_I2C2_Init();
 800363c:	f7ff fa4a 	bl	8002ad4 <BSP_I2C2_Init>


	//Initialize Msp for both UARTs
	HAL_UART_MspInit(&huart1);
 8003640:	483a      	ldr	r0, [pc, #232]	; (800372c <main+0x284>)
 8003642:	f002 f869 	bl	8005718 <HAL_UART_MspInit>
	HAL_UART_MspInit(&huart2);
 8003646:	483a      	ldr	r0, [pc, #232]	; (8003730 <main+0x288>)
 8003648:	f002 f866 	bl	8005718 <HAL_UART_MspInit>

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800364c:	f000 ffa0 	bl	8004590 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */
	// Initialize SD card
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003650:	f001 f9f2 	bl	8004a38 <MX_GPIO_Init>
	MX_DMA_Init();
 8003654:	f001 f9cc 	bl	80049f0 <MX_DMA_Init>
	MX_I2C1_Init();
 8003658:	f001 f818 	bl	800468c <MX_I2C1_Init>
	MX_SDMMC1_SD_Init();
 800365c:	f001 f856 	bl	800470c <MX_SDMMC1_SD_Init>
	//BSP_SD_Init();
	MX_SPI1_Init();
 8003660:	f001 f876 	bl	8004750 <MX_SPI1_Init>
	MX_USART1_UART_Init();
 8003664:	f001 f928 	bl	80048b8 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8003668:	f001 f972 	bl	8004950 <MX_USART2_UART_Init>
	MX_FATFS_Init();
 800366c:	f011 f94c 	bl	8014908 <MX_FATFS_Init>
	MX_USB_DEVICE_Init();
 8003670:	f015 fcb6 	bl	8018fe0 <MX_USB_DEVICE_Init>
	MX_TIM17_Init();
 8003674:	f001 f8aa 	bl	80047cc <MX_TIM17_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 8003678:	f000 ffdc 	bl	8004634 <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */

	// Power on LED
	HAL_GPIO_TogglePin (LED0_GPIO_Port, LED0_Pin);
 800367c:	2108      	movs	r1, #8
 800367e:	482d      	ldr	r0, [pc, #180]	; (8003734 <main+0x28c>)
 8003680:	f004 fea0 	bl	80083c4 <HAL_GPIO_TogglePin>

	/// MIRA Init /////////////////////////////////////////////////////////////////////////////////


	// Enable MIRA power from OBC
	HAL_GPIO_WritePin(MIRA_EN_PWR_GPIO_Port, MIRA_EN_PWR_Pin, GPIO_PIN_SET);
 8003684:	2201      	movs	r2, #1
 8003686:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800368a:	482b      	ldr	r0, [pc, #172]	; (8003738 <main+0x290>)
 800368c:	f004 fe82 	bl	8008394 <HAL_GPIO_WritePin>
	// Enable Over Current Protection at U4
	HAL_GPIO_WritePin(OCPEN_GPIO_Port, OCPEN_Pin, GPIO_PIN_SET);
 8003690:	2201      	movs	r2, #1
 8003692:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003696:	4828      	ldr	r0, [pc, #160]	; (8003738 <main+0x290>)
 8003698:	f004 fe7c 	bl	8008394 <HAL_GPIO_WritePin>

	// disable channel 1 for MIRA communication
	HAL_GPIO_WritePin(RX_EN_1_GPIO_Port, RX_EN_1_Pin, GPIO_PIN_SET);
 800369c:	2201      	movs	r2, #1
 800369e:	2110      	movs	r1, #16
 80036a0:	4825      	ldr	r0, [pc, #148]	; (8003738 <main+0x290>)
 80036a2:	f004 fe77 	bl	8008394 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TX_EN_1_GPIO_Port, TX_EN_1_Pin, GPIO_PIN_RESET);
 80036a6:	2200      	movs	r2, #0
 80036a8:	2120      	movs	r1, #32
 80036aa:	4823      	ldr	r0, [pc, #140]	; (8003738 <main+0x290>)
 80036ac:	f004 fe72 	bl	8008394 <HAL_GPIO_WritePin>

	// enable channel 2
	HAL_GPIO_WritePin(RX_EN_2_GPIO_Port, RX_EN_2_Pin, GPIO_PIN_SET);
 80036b0:	2201      	movs	r2, #1
 80036b2:	2104      	movs	r1, #4
 80036b4:	4820      	ldr	r0, [pc, #128]	; (8003738 <main+0x290>)
 80036b6:	f004 fe6d 	bl	8008394 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TX_EN_2_GPIO_Port, TX_EN_2_Pin, GPIO_PIN_SET);
 80036ba:	2201      	movs	r2, #1
 80036bc:	2108      	movs	r1, #8
 80036be:	481e      	ldr	r0, [pc, #120]	; (8003738 <main+0x290>)
 80036c0:	f004 fe68 	bl	8008394 <HAL_GPIO_WritePin>

	// Waiting for power distribution in all systems for 10 seconds
	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 80036c4:	2120      	movs	r1, #32
 80036c6:	481b      	ldr	r0, [pc, #108]	; (8003734 <main+0x28c>)
 80036c8:	f004 fe7c 	bl	80083c4 <HAL_GPIO_TogglePin>
	HAL_Delay(2000);
 80036cc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80036d0:	f003 ff60 	bl	8007594 <HAL_Delay>
	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 80036d4:	2120      	movs	r1, #32
 80036d6:	4817      	ldr	r0, [pc, #92]	; (8003734 <main+0x28c>)
 80036d8:	f004 fe74 	bl	80083c4 <HAL_GPIO_TogglePin>

	//status = mira_science_data(&huart1, mira_science_Rx_buffer, mira_response_Rx_buffer, 5000);

	// WAIT FOR USB CONNECTION
	// Comment this out once build finished
	if (PRINT_TOGGLE == 1) {
 80036dc:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 80036e0:	f103 0304 	add.w	r3, r3, #4
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d107      	bne.n	80036fa <main+0x252>
		while (CDC_Transmit_FS ("START\n", 6) == USBD_BUSY); }
 80036ea:	bf00      	nop
 80036ec:	2106      	movs	r1, #6
 80036ee:	4813      	ldr	r0, [pc, #76]	; (800373c <main+0x294>)
 80036f0:	f015 fd44 	bl	801917c <CDC_Transmit_FS>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d0f8      	beq.n	80036ec <main+0x244>

	// Run test sequence for MIRA
	status = mira_test_sequence(&huart1, mira_science_Rx_buffer, mira_response_Rx_buffer, 5000);
 80036fa:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80036fe:	3a1c      	subs	r2, #28
 8003700:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8003704:	3910      	subs	r1, #16
 8003706:	f241 3388 	movw	r3, #5000	; 0x1388
 800370a:	4808      	ldr	r0, [pc, #32]	; (800372c <main+0x284>)
 800370c:	f001 fc48 	bl	8004fa0 <mira_test_sequence>
 8003710:	4603      	mov	r3, r0
 8003712:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 8003716:	f102 021b 	add.w	r2, r2, #27
 800371a:	7013      	strb	r3, [r2, #0]

	while(status != HAL_OK){
 800371c:	e030      	b.n	8003780 <main+0x2d8>
 800371e:	bf00      	nop
 8003720:	0801cea4 	.word	0x0801cea4
 8003724:	00202d20 	.word	0x00202d20
 8003728:	0801ced8 	.word	0x0801ced8
 800372c:	200006cc 	.word	0x200006cc
 8003730:	20000760 	.word	0x20000760
 8003734:	48000c00 	.word	0x48000c00
 8003738:	48001000 	.word	0x48001000
 800373c:	0801cd48 	.word	0x0801cd48

		HAL_GPIO_TogglePin (LED3_GPIO_Port, LED3_Pin);
 8003740:	2140      	movs	r1, #64	; 0x40
 8003742:	4885      	ldr	r0, [pc, #532]	; (8003958 <main+0x4b0>)
 8003744:	f004 fe3e 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(800);
 8003748:	f44f 7048 	mov.w	r0, #800	; 0x320
 800374c:	f003 ff22 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED3_GPIO_Port, LED3_Pin);
 8003750:	2140      	movs	r1, #64	; 0x40
 8003752:	4881      	ldr	r0, [pc, #516]	; (8003958 <main+0x4b0>)
 8003754:	f004 fe36 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(200);
 8003758:	20c8      	movs	r0, #200	; 0xc8
 800375a:	f003 ff1b 	bl	8007594 <HAL_Delay>
		status = mira_test_sequence(&huart1, mira_science_Rx_buffer, mira_response_Rx_buffer, 5000);
 800375e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003762:	3a1c      	subs	r2, #28
 8003764:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8003768:	3910      	subs	r1, #16
 800376a:	f241 3388 	movw	r3, #5000	; 0x1388
 800376e:	487b      	ldr	r0, [pc, #492]	; (800395c <main+0x4b4>)
 8003770:	f001 fc16 	bl	8004fa0 <mira_test_sequence>
 8003774:	4603      	mov	r3, r0
 8003776:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 800377a:	f102 021b 	add.w	r2, r2, #27
 800377e:	7013      	strb	r3, [r2, #0]
	while(status != HAL_OK){
 8003780:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003784:	f103 031b 	add.w	r3, r3, #27
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d1d8      	bne.n	8003740 <main+0x298>

	}

	HAL_Delay(1000);
 800378e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003792:	f003 feff 	bl	8007594 <HAL_Delay>
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8003796:	2110      	movs	r1, #16
 8003798:	486f      	ldr	r0, [pc, #444]	; (8003958 <main+0x4b0>)
 800379a:	f004 fe13 	bl	80083c4 <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 800379e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80037a2:	f003 fef7 	bl	8007594 <HAL_Delay>
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80037a6:	2110      	movs	r1, #16
 80037a8:	486b      	ldr	r0, [pc, #428]	; (8003958 <main+0x4b0>)
 80037aa:	f004 fe0b 	bl	80083c4 <HAL_GPIO_TogglePin>


	/// LoRa Init /////////////////////////////////////////////////////////////////////////////////
	uint8_t lora_res = lora_init(&lora, &hspi1, LORA_NSS_GPIO_Port, LORA_NSS_Pin, LORA_BASE_FREQUENCY_435);
 80037ae:	f107 00e8 	add.w	r0, r7, #232	; 0xe8
 80037b2:	3804      	subs	r0, #4
 80037b4:	a366      	add	r3, pc, #408	; (adr r3, 8003950 <main+0x4a8>)
 80037b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ba:	e9cd 2300 	strd	r2, r3, [sp]
 80037be:	2320      	movs	r3, #32
 80037c0:	4a67      	ldr	r2, [pc, #412]	; (8003960 <main+0x4b8>)
 80037c2:	4968      	ldr	r1, [pc, #416]	; (8003964 <main+0x4bc>)
 80037c4:	f7ff fde8 	bl	8003398 <lora_init>
 80037c8:	4603      	mov	r3, r0
 80037ca:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 80037ce:	f102 0203 	add.w	r2, r2, #3
 80037d2:	7013      	strb	r3, [r2, #0]
	// Comment this out once build finished
	if (lora_res != LORA_OK) {
 80037d4:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 80037d8:	f103 0303 	add.w	r3, r3, #3
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d00e      	beq.n	8003800 <main+0x358>
		// Initialization failed
		if (PRINT_TOGGLE == 1) {
 80037e2:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 80037e6:	f103 0304 	add.w	r3, r3, #4
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d107      	bne.n	8003800 <main+0x358>
			while (CDC_Transmit_FS ("LORA INIT NOT OK!\n", 18) == USBD_BUSY);}
 80037f0:	bf00      	nop
 80037f2:	2112      	movs	r1, #18
 80037f4:	485c      	ldr	r0, [pc, #368]	; (8003968 <main+0x4c0>)
 80037f6:	f015 fcc1 	bl	801917c <CDC_Transmit_FS>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d0f8      	beq.n	80037f2 <main+0x34a>
	}
	if (lora_res == LORA_OK) {
 8003800:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003804:	f103 0303 	add.w	r3, r3, #3
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d10e      	bne.n	800382c <main+0x384>
		// All good
		if (PRINT_TOGGLE == 1) {
 800380e:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003812:	f103 0304 	add.w	r3, r3, #4
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2b01      	cmp	r3, #1
 800381a:	d107      	bne.n	800382c <main+0x384>
			while (CDC_Transmit_FS ("LORA OK!\n", 9) == USBD_BUSY);}
 800381c:	bf00      	nop
 800381e:	2109      	movs	r1, #9
 8003820:	4852      	ldr	r0, [pc, #328]	; (800396c <main+0x4c4>)
 8003822:	f015 fcab 	bl	801917c <CDC_Transmit_FS>
 8003826:	4603      	mov	r3, r0
 8003828:	2b01      	cmp	r3, #1
 800382a:	d0f8      	beq.n	800381e <main+0x376>
	}
	lora_res = lora_send_packet(&lora, (uint8_t *)"test", 4);
 800382c:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003830:	3b04      	subs	r3, #4
 8003832:	2204      	movs	r2, #4
 8003834:	494e      	ldr	r1, [pc, #312]	; (8003970 <main+0x4c8>)
 8003836:	4618      	mov	r0, r3
 8003838:	f7ff fd8f 	bl	800335a <lora_send_packet>
 800383c:	4603      	mov	r3, r0
 800383e:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 8003842:	f102 0203 	add.w	r2, r2, #3
 8003846:	7013      	strb	r3, [r2, #0]
	if (lora_res != LORA_OK) {
 8003848:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 800384c:	f103 0303 	add.w	r3, r3, #3
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d00e      	beq.n	8003874 <main+0x3cc>
		// Send failed
		if (PRINT_TOGGLE == 1) {
 8003856:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 800385a:	f103 0304 	add.w	r3, r3, #4
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2b01      	cmp	r3, #1
 8003862:	d107      	bne.n	8003874 <main+0x3cc>
			while (CDC_Transmit_FS ("LORA SEND NOT OK!\n", 18) == USBD_BUSY);}
 8003864:	bf00      	nop
 8003866:	2112      	movs	r1, #18
 8003868:	4842      	ldr	r0, [pc, #264]	; (8003974 <main+0x4cc>)
 800386a:	f015 fc87 	bl	801917c <CDC_Transmit_FS>
 800386e:	4603      	mov	r3, r0
 8003870:	2b01      	cmp	r3, #1
 8003872:	d0f8      	beq.n	8003866 <main+0x3be>
	}

	HAL_Delay(1000);
 8003874:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003878:	f003 fe8c 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 800387c:	2110      	movs	r1, #16
 800387e:	4836      	ldr	r0, [pc, #216]	; (8003958 <main+0x4b0>)
 8003880:	f004 fda0 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8003884:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003888:	f003 fe84 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 800388c:	2110      	movs	r1, #16
 800388e:	4832      	ldr	r0, [pc, #200]	; (8003958 <main+0x4b0>)
 8003890:	f004 fd98 	bl	80083c4 <HAL_GPIO_TogglePin>


	/// Gyro Init /////////////////////////////////////////////////////////////////////////////////

	// Set gyro io functions and values
	gyro_io.Init = BSP_I2C2_Init;
 8003894:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003898:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 800389c:	4a36      	ldr	r2, [pc, #216]	; (8003978 <main+0x4d0>)
 800389e:	601a      	str	r2, [r3, #0]
	gyro_io.DeInit = BSP_I2C2_DeInit;
 80038a0:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 80038a4:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 80038a8:	4a34      	ldr	r2, [pc, #208]	; (800397c <main+0x4d4>)
 80038aa:	605a      	str	r2, [r3, #4]
	gyro_io.BusType = 0;
 80038ac:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 80038b0:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 80038b4:	2200      	movs	r2, #0
 80038b6:	609a      	str	r2, [r3, #8]
	gyro_io.Address = LSM6DSO_I2C_ADD_L;
 80038b8:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 80038bc:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 80038c0:	22d5      	movs	r2, #213	; 0xd5
 80038c2:	731a      	strb	r2, [r3, #12]
	gyro_io.WriteReg = BSP_I2C2_WriteReg;
 80038c4:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 80038c8:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 80038cc:	4a2c      	ldr	r2, [pc, #176]	; (8003980 <main+0x4d8>)
 80038ce:	611a      	str	r2, [r3, #16]
	gyro_io.ReadReg = BSP_I2C2_ReadReg;
 80038d0:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 80038d4:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 80038d8:	4a2a      	ldr	r2, [pc, #168]	; (8003984 <main+0x4dc>)
 80038da:	615a      	str	r2, [r3, #20]
	gyro_io.GetTick = BSP_GetTick;
 80038dc:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 80038e0:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 80038e4:	4a28      	ldr	r2, [pc, #160]	; (8003988 <main+0x4e0>)
 80038e6:	619a      	str	r2, [r3, #24]
	gyro_io.Delay = HAL_Delay;
 80038e8:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 80038ec:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 80038f0:	4a26      	ldr	r2, [pc, #152]	; (800398c <main+0x4e4>)
 80038f2:	61da      	str	r2, [r3, #28]

	// Initialize gyro
	LSM6DSO_RegisterBusIO(&gyro_device, &gyro_io);
 80038f4:	f507 7284 	add.w	r2, r7, #264	; 0x108
 80038f8:	3a0c      	subs	r2, #12
 80038fa:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80038fe:	3b04      	subs	r3, #4
 8003900:	4611      	mov	r1, r2
 8003902:	4618      	mov	r0, r3
 8003904:	f002 f92a 	bl	8005b5c <LSM6DSO_RegisterBusIO>
	gyro_result_init = LSM6DSO_Init(&gyro_device);
 8003908:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800390c:	3b04      	subs	r3, #4
 800390e:	4618      	mov	r0, r3
 8003910:	f002 f98e 	bl	8005c30 <LSM6DSO_Init>
 8003914:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8003918:	f103 031c 	add.w	r3, r3, #28
 800391c:	6018      	str	r0, [r3, #0]

	// Check and print gyro device status
	// Comment this out once build finished
	if (PRINT_TOGGLE == 1) {
 800391e:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003922:	f103 0304 	add.w	r3, r3, #4
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d13b      	bne.n	80039a4 <main+0x4fc>
		if (gyro_result_init == 0) {
 800392c:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8003930:	f103 031c 	add.w	r3, r3, #28
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d12c      	bne.n	8003994 <main+0x4ec>
			while (CDC_Transmit_FS ("GYRO OK!\n", 9) == USBD_BUSY);}
 800393a:	bf00      	nop
 800393c:	2109      	movs	r1, #9
 800393e:	4814      	ldr	r0, [pc, #80]	; (8003990 <main+0x4e8>)
 8003940:	f015 fc1c 	bl	801917c <CDC_Transmit_FS>
 8003944:	4603      	mov	r3, r0
 8003946:	2b01      	cmp	r3, #1
 8003948:	d0f8      	beq.n	800393c <main+0x494>
 800394a:	e02b      	b.n	80039a4 <main+0x4fc>
 800394c:	f3af 8000 	nop.w
 8003950:	19ed92c0 	.word	0x19ed92c0
 8003954:	00000000 	.word	0x00000000
 8003958:	48000c00 	.word	0x48000c00
 800395c:	200006cc 	.word	0x200006cc
 8003960:	48000800 	.word	0x48000800
 8003964:	2000061c 	.word	0x2000061c
 8003968:	0801cd50 	.word	0x0801cd50
 800396c:	0801cd64 	.word	0x0801cd64
 8003970:	0801cd70 	.word	0x0801cd70
 8003974:	0801cd78 	.word	0x0801cd78
 8003978:	08002ad5 	.word	0x08002ad5
 800397c:	08002b51 	.word	0x08002b51
 8003980:	08002ba1 	.word	0x08002ba1
 8003984:	08002c05 	.word	0x08002c05
 8003988:	08002c69 	.word	0x08002c69
 800398c:	08007595 	.word	0x08007595
 8003990:	0801cd8c 	.word	0x0801cd8c
		else {
			while (CDC_Transmit_FS ("GYRO NOT OK!\n", 13) == USBD_BUSY);}
 8003994:	bf00      	nop
 8003996:	210d      	movs	r1, #13
 8003998:	48d5      	ldr	r0, [pc, #852]	; (8003cf0 <main+0x848>)
 800399a:	f015 fbef 	bl	801917c <CDC_Transmit_FS>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d0f8      	beq.n	8003996 <main+0x4ee>
	}


	// Enabling translational and angular acceleration measurements
	LSM6DSO_ACC_Enable(&gyro_device);
 80039a4:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80039a8:	3b04      	subs	r3, #4
 80039aa:	4618      	mov	r0, r3
 80039ac:	f002 f9b5 	bl	8005d1a <LSM6DSO_ACC_Enable>
	LSM6DSO_GYRO_Enable(&gyro_device);
 80039b0:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80039b4:	3b04      	subs	r3, #4
 80039b6:	4618      	mov	r0, r3
 80039b8:	f002 fc21 	bl	80061fe <LSM6DSO_GYRO_Enable>
	LSM6DSO_ACC_SetOutputDataRate(&gyro_device, 104.0f);
 80039bc:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80039c0:	3b04      	subs	r3, #4
 80039c2:	ed9f 0acc 	vldr	s0, [pc, #816]	; 8003cf4 <main+0x84c>
 80039c6:	4618      	mov	r0, r3
 80039c8:	f002 fa12 	bl	8005df0 <LSM6DSO_ACC_SetOutputDataRate>
	LSM6DSO_GYRO_SetOutputDataRate(&gyro_device, 104.0f);
 80039cc:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80039d0:	3b04      	subs	r3, #4
 80039d2:	ed9f 0ac8 	vldr	s0, [pc, #800]	; 8003cf4 <main+0x84c>
 80039d6:	4618      	mov	r0, r3
 80039d8:	f002 fcb6 	bl	8006348 <LSM6DSO_GYRO_SetOutputDataRate>
	//LSM6DSO_FIFO_Set_Mode(&gyro_device, (uint8_t)3);

	HAL_Delay(1000);
 80039dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80039e0:	f003 fdd8 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80039e4:	2110      	movs	r1, #16
 80039e6:	48c4      	ldr	r0, [pc, #784]	; (8003cf8 <main+0x850>)
 80039e8:	f004 fcec 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80039ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80039f0:	f003 fdd0 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80039f4:	2110      	movs	r1, #16
 80039f6:	48c0      	ldr	r0, [pc, #768]	; (8003cf8 <main+0x850>)
 80039f8:	f004 fce4 	bl	80083c4 <HAL_GPIO_TogglePin>
	/// BMP Init /////////////////////////////////////////////////////////////////////////////////
	/* Interface reference is given as a parameter
	 *         For I2C : BMP3_I2C_INTF
	 *         For SPI : BMP3_SPI_INTF
	 */
	bmp_result = bmp3_interface_init(&bmp_device, BMP3_I2C_INTF);
 80039fc:	f507 7312 	add.w	r3, r7, #584	; 0x248
 8003a00:	3b08      	subs	r3, #8
 8003a02:	2101      	movs	r1, #1
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7fe ffbb 	bl	8002980 <bmp3_interface_init>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	f507 529c 	add.w	r2, r7, #4992	; 0x1380
 8003a10:	f102 021b 	add.w	r2, r2, #27
 8003a14:	7013      	strb	r3, [r2, #0]
	bmp3_check_rslt("bmp3_interface_init", bmp_result);
 8003a16:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8003a1a:	f103 031b 	add.w	r3, r3, #27
 8003a1e:	f993 3000 	ldrsb.w	r3, [r3]
 8003a22:	4619      	mov	r1, r3
 8003a24:	48b5      	ldr	r0, [pc, #724]	; (8003cfc <main+0x854>)
 8003a26:	f7fe ff4b 	bl	80028c0 <bmp3_check_rslt>

	bmp_result = bmp3_init(&bmp_device);
 8003a2a:	f507 7312 	add.w	r3, r7, #584	; 0x248
 8003a2e:	3b08      	subs	r3, #8
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7fd faa3 	bl	8000f7c <bmp3_init>
 8003a36:	4603      	mov	r3, r0
 8003a38:	f507 529c 	add.w	r2, r7, #4992	; 0x1380
 8003a3c:	f102 021b 	add.w	r2, r2, #27
 8003a40:	7013      	strb	r3, [r2, #0]
	bmp3_check_rslt("bmp3_init", bmp_result);
 8003a42:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8003a46:	f103 031b 	add.w	r3, r3, #27
 8003a4a:	f993 3000 	ldrsb.w	r3, [r3]
 8003a4e:	4619      	mov	r1, r3
 8003a50:	48ab      	ldr	r0, [pc, #684]	; (8003d00 <main+0x858>)
 8003a52:	f7fe ff35 	bl	80028c0 <bmp3_check_rslt>


	bmp_settings.int_settings.drdy_en = BMP3_DISABLE;
 8003a56:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003a5a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003a5e:	2200      	movs	r2, #0
 8003a60:	729a      	strb	r2, [r3, #10]
	bmp_settings.int_settings.latch = BMP3_ENABLE;
 8003a62:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003a66:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	725a      	strb	r2, [r3, #9]
	bmp_settings.press_en = BMP3_ENABLE;
 8003a6e:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003a72:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003a76:	2201      	movs	r2, #1
 8003a78:	705a      	strb	r2, [r3, #1]
	bmp_settings.temp_en = BMP3_ENABLE;
 8003a7a:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003a7e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003a82:	2201      	movs	r2, #1
 8003a84:	709a      	strb	r2, [r3, #2]

	bmp_settings.odr_filter.press_os = BMP3_OVERSAMPLING_4X;
 8003a86:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003a8a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003a8e:	2202      	movs	r2, #2
 8003a90:	70da      	strb	r2, [r3, #3]
	bmp_settings.odr_filter.temp_os = BMP3_NO_OVERSAMPLING;
 8003a92:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003a96:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	711a      	strb	r2, [r3, #4]
	bmp_settings.odr_filter.odr = BMP3_ODR_100_HZ;
 8003a9e:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8003aa2:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	719a      	strb	r2, [r3, #6]

	bmp_settings_select = BMP3_SEL_PRESS_EN | BMP3_SEL_TEMP_EN | BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS | BMP3_SEL_ODR | BMP3_SEL_DRDY_EN;
 8003aaa:	23be      	movs	r3, #190	; 0xbe
 8003aac:	f507 529c 	add.w	r2, r7, #4992	; 0x1380
 8003ab0:	f102 0218 	add.w	r2, r2, #24
 8003ab4:	8013      	strh	r3, [r2, #0]

	bmp_result = bmp3_set_sensor_settings(bmp_settings_select, &bmp_settings, &bmp_device);
 8003ab6:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8003aba:	f103 0318 	add.w	r3, r3, #24
 8003abe:	8818      	ldrh	r0, [r3, #0]
 8003ac0:	f507 7212 	add.w	r2, r7, #584	; 0x248
 8003ac4:	3a08      	subs	r2, #8
 8003ac6:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8003aca:	3b08      	subs	r3, #8
 8003acc:	4619      	mov	r1, r3
 8003ace:	f7fd fbbd 	bl	800124c <bmp3_set_sensor_settings>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	f507 529c 	add.w	r2, r7, #4992	; 0x1380
 8003ad8:	f102 021b 	add.w	r2, r2, #27
 8003adc:	7013      	strb	r3, [r2, #0]
	bmp3_check_rslt("bmp3_set_sensor_settings", bmp_result);
 8003ade:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8003ae2:	f103 031b 	add.w	r3, r3, #27
 8003ae6:	f993 3000 	ldrsb.w	r3, [r3]
 8003aea:	4619      	mov	r1, r3
 8003aec:	4885      	ldr	r0, [pc, #532]	; (8003d04 <main+0x85c>)
 8003aee:	f7fe fee7 	bl	80028c0 <bmp3_check_rslt>

	// Comment this out once build finished
	if (bmp_result == BMP3_OK) {
 8003af2:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8003af6:	f103 031b 	add.w	r3, r3, #27
 8003afa:	f993 3000 	ldrsb.w	r3, [r3]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d10e      	bne.n	8003b20 <main+0x678>
		if (PRINT_TOGGLE == 1) {
 8003b02:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003b06:	f103 0304 	add.w	r3, r3, #4
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d107      	bne.n	8003b20 <main+0x678>
			while (CDC_Transmit_FS ("BMP OK!\n", 8) == USBD_BUSY);}
 8003b10:	bf00      	nop
 8003b12:	2108      	movs	r1, #8
 8003b14:	487c      	ldr	r0, [pc, #496]	; (8003d08 <main+0x860>)
 8003b16:	f015 fb31 	bl	801917c <CDC_Transmit_FS>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d0f8      	beq.n	8003b12 <main+0x66a>
	bmp_result = bmp3_set_op_mode(&bmp_settings, &bmp_device);
	bmp3_check_rslt("bmp3_set_op_mode", bmp_result);*/

	//volatile unsigned tmp;

	HAL_Delay(1000);
 8003b20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b24:	f003 fd36 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8003b28:	2110      	movs	r1, #16
 8003b2a:	4873      	ldr	r0, [pc, #460]	; (8003cf8 <main+0x850>)
 8003b2c:	f004 fc4a 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8003b30:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b34:	f003 fd2e 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8003b38:	2110      	movs	r1, #16
 8003b3a:	486f      	ldr	r0, [pc, #444]	; (8003cf8 <main+0x850>)
 8003b3c:	f004 fc42 	bl	80083c4 <HAL_GPIO_TogglePin>

	/// GPS Init /////////////////////////////////////////////////////////////////////////////////

	// Setting the buffer for UART2 data reading
	gps_rxBuffer = gps_rxBuffer1;
 8003b40:	4b72      	ldr	r3, [pc, #456]	; (8003d0c <main+0x864>)
 8003b42:	4a73      	ldr	r2, [pc, #460]	; (8003d10 <main+0x868>)
 8003b44:	601a      	str	r2, [r3, #0]
	ATOMIC_SET_BIT(huart2.Instance->CR1, USART_CR1_UE);
 8003b46:	4b73      	ldr	r3, [pc, #460]	; (8003d14 <main+0x86c>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f507 529b 	add.w	r2, r7, #4960	; 0x1360
 8003b4e:	f102 0208 	add.w	r2, r2, #8
 8003b52:	6013      	str	r3, [r2, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b54:	f507 539b 	add.w	r3, r7, #4960	; 0x1360
 8003b58:	f103 0308 	add.w	r3, r3, #8
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	e853 3f00 	ldrex	r3, [r3]
 8003b62:	f507 529b 	add.w	r2, r7, #4960	; 0x1360
 8003b66:	f102 0204 	add.w	r2, r2, #4
 8003b6a:	6013      	str	r3, [r2, #0]
   return(result);
 8003b6c:	f507 539b 	add.w	r3, r7, #4960	; 0x1360
 8003b70:	f103 0304 	add.w	r3, r3, #4
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f043 0301 	orr.w	r3, r3, #1
 8003b7a:	f507 529c 	add.w	r2, r7, #4992	; 0x1380
 8003b7e:	f102 0214 	add.w	r2, r2, #20
 8003b82:	6013      	str	r3, [r2, #0]
 8003b84:	4b63      	ldr	r3, [pc, #396]	; (8003d14 <main+0x86c>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	461a      	mov	r2, r3
 8003b8a:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8003b8e:	f103 0314 	add.w	r3, r3, #20
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f507 519b 	add.w	r1, r7, #4960	; 0x1360
 8003b98:	f101 0114 	add.w	r1, r1, #20
 8003b9c:	600b      	str	r3, [r1, #0]
 8003b9e:	f507 539b 	add.w	r3, r7, #4960	; 0x1360
 8003ba2:	f103 0310 	add.w	r3, r3, #16
 8003ba6:	601a      	str	r2, [r3, #0]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba8:	f507 539b 	add.w	r3, r7, #4960	; 0x1360
 8003bac:	f103 0310 	add.w	r3, r3, #16
 8003bb0:	6819      	ldr	r1, [r3, #0]
 8003bb2:	f507 539b 	add.w	r3, r7, #4960	; 0x1360
 8003bb6:	f103 0314 	add.w	r3, r3, #20
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	e841 2300 	strex	r3, r2, [r1]
 8003bc0:	f507 529b 	add.w	r2, r7, #4960	; 0x1360
 8003bc4:	f102 020c 	add.w	r2, r2, #12
 8003bc8:	6013      	str	r3, [r2, #0]
   return(result);
 8003bca:	f507 539b 	add.w	r3, r7, #4960	; 0x1360
 8003bce:	f103 030c 	add.w	r3, r3, #12
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1b6      	bne.n	8003b46 <main+0x69e>
	ATOMIC_SET_BIT(huart2.Instance->CR1, USART_CR1_RE);
 8003bd8:	4b4e      	ldr	r3, [pc, #312]	; (8003d14 <main+0x86c>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f507 529a 	add.w	r2, r7, #4928	; 0x1340
 8003be0:	f102 0214 	add.w	r2, r2, #20
 8003be4:	6013      	str	r3, [r2, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be6:	f507 539a 	add.w	r3, r7, #4928	; 0x1340
 8003bea:	f103 0314 	add.w	r3, r3, #20
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	e853 3f00 	ldrex	r3, [r3]
 8003bf4:	f507 529a 	add.w	r2, r7, #4928	; 0x1340
 8003bf8:	f102 0210 	add.w	r2, r2, #16
 8003bfc:	6013      	str	r3, [r2, #0]
   return(result);
 8003bfe:	f507 539a 	add.w	r3, r7, #4928	; 0x1340
 8003c02:	f103 0310 	add.w	r3, r3, #16
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f043 0304 	orr.w	r3, r3, #4
 8003c0c:	f507 529c 	add.w	r2, r7, #4992	; 0x1380
 8003c10:	f102 0210 	add.w	r2, r2, #16
 8003c14:	6013      	str	r3, [r2, #0]
 8003c16:	4b3f      	ldr	r3, [pc, #252]	; (8003d14 <main+0x86c>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8003c20:	f103 0310 	add.w	r3, r3, #16
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f507 519b 	add.w	r1, r7, #4960	; 0x1360
 8003c2a:	600b      	str	r3, [r1, #0]
 8003c2c:	f507 539a 	add.w	r3, r7, #4928	; 0x1340
 8003c30:	f103 031c 	add.w	r3, r3, #28
 8003c34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c36:	f507 539a 	add.w	r3, r7, #4928	; 0x1340
 8003c3a:	f103 031c 	add.w	r3, r3, #28
 8003c3e:	6819      	ldr	r1, [r3, #0]
 8003c40:	f507 539b 	add.w	r3, r7, #4960	; 0x1360
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	e841 2300 	strex	r3, r2, [r1]
 8003c4a:	f507 529a 	add.w	r2, r7, #4928	; 0x1340
 8003c4e:	f102 0218 	add.w	r2, r2, #24
 8003c52:	6013      	str	r3, [r2, #0]
   return(result);
 8003c54:	f507 539a 	add.w	r3, r7, #4928	; 0x1340
 8003c58:	f103 0318 	add.w	r3, r3, #24
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1ba      	bne.n	8003bd8 <main+0x730>
	ATOMIC_SET_BIT(huart2.Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003c62:	4b2c      	ldr	r3, [pc, #176]	; (8003d14 <main+0x86c>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f507 529a 	add.w	r2, r7, #4928	; 0x1340
 8003c6a:	6013      	str	r3, [r2, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c6c:	f507 539a 	add.w	r3, r7, #4928	; 0x1340
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	e853 3f00 	ldrex	r3, [r3]
 8003c76:	f507 5299 	add.w	r2, r7, #4896	; 0x1320
 8003c7a:	f102 021c 	add.w	r2, r2, #28
 8003c7e:	6013      	str	r3, [r2, #0]
   return(result);
 8003c80:	f507 5399 	add.w	r3, r7, #4896	; 0x1320
 8003c84:	f103 031c 	add.w	r3, r3, #28
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f043 0320 	orr.w	r3, r3, #32
 8003c8e:	f507 529c 	add.w	r2, r7, #4992	; 0x1380
 8003c92:	f102 020c 	add.w	r2, r2, #12
 8003c96:	6013      	str	r3, [r2, #0]
 8003c98:	4b1e      	ldr	r3, [pc, #120]	; (8003d14 <main+0x86c>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8003ca2:	f103 030c 	add.w	r3, r3, #12
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f507 519a 	add.w	r1, r7, #4928	; 0x1340
 8003cac:	f101 010c 	add.w	r1, r1, #12
 8003cb0:	600b      	str	r3, [r1, #0]
 8003cb2:	f507 539a 	add.w	r3, r7, #4928	; 0x1340
 8003cb6:	f103 0308 	add.w	r3, r3, #8
 8003cba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cbc:	f507 539a 	add.w	r3, r7, #4928	; 0x1340
 8003cc0:	f103 0308 	add.w	r3, r3, #8
 8003cc4:	6819      	ldr	r1, [r3, #0]
 8003cc6:	f507 539a 	add.w	r3, r7, #4928	; 0x1340
 8003cca:	f103 030c 	add.w	r3, r3, #12
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	e841 2300 	strex	r3, r2, [r1]
 8003cd4:	f507 529a 	add.w	r2, r7, #4928	; 0x1340
 8003cd8:	f102 0204 	add.w	r2, r2, #4
 8003cdc:	6013      	str	r3, [r2, #0]
   return(result);
 8003cde:	f507 539a 	add.w	r3, r7, #4928	; 0x1340
 8003ce2:	f103 0304 	add.w	r3, r3, #4
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d1ba      	bne.n	8003c62 <main+0x7ba>
 8003cec:	e014      	b.n	8003d18 <main+0x870>
 8003cee:	bf00      	nop
 8003cf0:	0801cd98 	.word	0x0801cd98
 8003cf4:	42d00000 	.word	0x42d00000
 8003cf8:	48000c00 	.word	0x48000c00
 8003cfc:	0801cda8 	.word	0x0801cda8
 8003d00:	0801cdbc 	.word	0x0801cdbc
 8003d04:	0801cdc8 	.word	0x0801cdc8
 8003d08:	0801cde4 	.word	0x0801cde4
 8003d0c:	20000ef4 	.word	0x20000ef4
 8003d10:	200008b4 	.word	0x200008b4
 8003d14:	20000760 	.word	0x20000760


	HAL_Delay(1000);
 8003d18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d1c:	f003 fc3a 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8003d20:	2110      	movs	r1, #16
 8003d22:	4878      	ldr	r0, [pc, #480]	; (8003f04 <main+0xa5c>)
 8003d24:	f004 fb4e 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8003d28:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d2c:	f003 fc32 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8003d30:	2110      	movs	r1, #16
 8003d32:	4874      	ldr	r0, [pc, #464]	; (8003f04 <main+0xa5c>)
 8003d34:	f004 fb46 	bl	80083c4 <HAL_GPIO_TogglePin>
	//
	//			}
	//		}
	//	}
	//	f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
	sd_status = f_mount(&SDFatFS, (TCHAR const*)SDPath, 1);
 8003d38:	2201      	movs	r2, #1
 8003d3a:	4973      	ldr	r1, [pc, #460]	; (8003f08 <main+0xa60>)
 8003d3c:	4873      	ldr	r0, [pc, #460]	; (8003f0c <main+0xa64>)
 8003d3e:	f014 fcfb 	bl	8018738 <f_mount>
 8003d42:	4603      	mov	r3, r0
 8003d44:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 8003d48:	f102 020b 	add.w	r2, r2, #11
 8003d4c:	7013      	strb	r3, [r2, #0]
	// Comment this out once build finished
	GPIO_PinState pinstate = HAL_GPIO_ReadPin(CARD_DETECT_GPIO_Port, CARD_DETECT_Pin);
 8003d4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003d56:	f004 fb05 	bl	8008364 <HAL_GPIO_ReadPin>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	f507 529c 	add.w	r2, r7, #4992	; 0x1380
 8003d60:	f102 020b 	add.w	r2, r2, #11
 8003d64:	7013      	strb	r3, [r2, #0]


	while (pinstate == GPIO_PIN_RESET) {
 8003d66:	e00b      	b.n	8003d80 <main+0x8d8>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 8003d68:	2120      	movs	r1, #32
 8003d6a:	4866      	ldr	r0, [pc, #408]	; (8003f04 <main+0xa5c>)
 8003d6c:	f004 fb2a 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8003d70:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d74:	f003 fc0e 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 8003d78:	2120      	movs	r1, #32
 8003d7a:	4862      	ldr	r0, [pc, #392]	; (8003f04 <main+0xa5c>)
 8003d7c:	f004 fb22 	bl	80083c4 <HAL_GPIO_TogglePin>
	while (pinstate == GPIO_PIN_RESET) {
 8003d80:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8003d84:	f103 030b 	add.w	r3, r3, #11
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d0ec      	beq.n	8003d68 <main+0x8c0>
	}


	while(sd_status != FR_OK)
 8003d8e:	e025      	b.n	8003ddc <main+0x934>
	{
		if (PRINT_TOGGLE == 1) {
 8003d90:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003d94:	f103 0304 	add.w	r3, r3, #4
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d107      	bne.n	8003dae <main+0x906>
			while (CDC_Transmit_FS ("Mount failed!\n", 14) == USBD_BUSY);}
 8003d9e:	bf00      	nop
 8003da0:	210e      	movs	r1, #14
 8003da2:	485b      	ldr	r0, [pc, #364]	; (8003f10 <main+0xa68>)
 8003da4:	f015 f9ea 	bl	801917c <CDC_Transmit_FS>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d0f8      	beq.n	8003da0 <main+0x8f8>

		HAL_GPIO_TogglePin (LED3_GPIO_Port, LED3_Pin);
 8003dae:	2140      	movs	r1, #64	; 0x40
 8003db0:	4854      	ldr	r0, [pc, #336]	; (8003f04 <main+0xa5c>)
 8003db2:	f004 fb07 	bl	80083c4 <HAL_GPIO_TogglePin>
					HAL_Delay(1000);
 8003db6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003dba:	f003 fbeb 	bl	8007594 <HAL_Delay>
					HAL_GPIO_TogglePin (LED3_GPIO_Port, LED3_Pin);
 8003dbe:	2140      	movs	r1, #64	; 0x40
 8003dc0:	4850      	ldr	r0, [pc, #320]	; (8003f04 <main+0xa5c>)
 8003dc2:	f004 faff 	bl	80083c4 <HAL_GPIO_TogglePin>

		//while (CDC_Transmit_FS (, 14) == USBD_BUSY);
		sd_status = f_mount(&SDFatFS, (TCHAR const*)SDPath, 1);
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	494f      	ldr	r1, [pc, #316]	; (8003f08 <main+0xa60>)
 8003dca:	4850      	ldr	r0, [pc, #320]	; (8003f0c <main+0xa64>)
 8003dcc:	f014 fcb4 	bl	8018738 <f_mount>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 8003dd6:	f102 020b 	add.w	r2, r2, #11
 8003dda:	7013      	strb	r3, [r2, #0]
	while(sd_status != FR_OK)
 8003ddc:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003de0:	f103 030b 	add.w	r3, r3, #11
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1d2      	bne.n	8003d90 <main+0x8e8>
	}

	sd_status = f_open(&SDFile, "STM32.TXT", FA_OPEN_APPEND | FA_WRITE);
 8003dea:	2232      	movs	r2, #50	; 0x32
 8003dec:	4949      	ldr	r1, [pc, #292]	; (8003f14 <main+0xa6c>)
 8003dee:	484a      	ldr	r0, [pc, #296]	; (8003f18 <main+0xa70>)
 8003df0:	f014 fce8 	bl	80187c4 <f_open>
 8003df4:	4603      	mov	r3, r0
 8003df6:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 8003dfa:	f102 020b 	add.w	r2, r2, #11
 8003dfe:	7013      	strb	r3, [r2, #0]
	if(sd_status != FR_OK)
 8003e00:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003e04:	f103 030b 	add.w	r3, r3, #11
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00e      	beq.n	8003e2c <main+0x984>
	{
		if (PRINT_TOGGLE == 1) {
 8003e0e:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003e12:	f103 0304 	add.w	r3, r3, #4
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d107      	bne.n	8003e2c <main+0x984>
			while (CDC_Transmit_FS ("Open file failed!\n", 18) == USBD_BUSY);}
 8003e1c:	bf00      	nop
 8003e1e:	2112      	movs	r1, #18
 8003e20:	483e      	ldr	r0, [pc, #248]	; (8003f1c <main+0xa74>)
 8003e22:	f015 f9ab 	bl	801917c <CDC_Transmit_FS>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d0f8      	beq.n	8003e1e <main+0x976>
	}

	HAL_Delay(1000);
 8003e2c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003e30:	f003 fbb0 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8003e34:	2110      	movs	r1, #16
 8003e36:	4833      	ldr	r0, [pc, #204]	; (8003f04 <main+0xa5c>)
 8003e38:	f004 fac4 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8003e3c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003e40:	f003 fba8 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8003e44:	2110      	movs	r1, #16
 8003e46:	482f      	ldr	r0, [pc, #188]	; (8003f04 <main+0xa5c>)
 8003e48:	f004 fabc 	bl	80083c4 <HAL_GPIO_TogglePin>

	/// System timers Init /////////////////////////////////////////////////////////////////////////////////

	// Start timers
	HAL_TIM_Base_Start_IT(&htim17);
 8003e4c:	4834      	ldr	r0, [pc, #208]	; (8003f20 <main+0xa78>)
 8003e4e:	f00c f9af 	bl	80101b0 <HAL_TIM_Base_Start_IT>
	tick = 600;
 8003e52:	4b34      	ldr	r3, [pc, #208]	; (8003f24 <main+0xa7c>)
 8003e54:	2258      	movs	r2, #88	; 0x58
 8003e56:	701a      	strb	r2, [r3, #0]
	tickGPS = 0;
 8003e58:	4b33      	ldr	r3, [pc, #204]	; (8003f28 <main+0xa80>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	701a      	strb	r2, [r3, #0]


	HAL_Delay(1000);
 8003e5e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003e62:	f003 fb97 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8003e66:	2110      	movs	r1, #16
 8003e68:	4826      	ldr	r0, [pc, #152]	; (8003f04 <main+0xa5c>)
 8003e6a:	f004 faab 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8003e6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003e72:	f003 fb8f 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8003e76:	2110      	movs	r1, #16
 8003e78:	4822      	ldr	r0, [pc, #136]	; (8003f04 <main+0xa5c>)
 8003e7a:	f004 faa3 	bl	80083c4 <HAL_GPIO_TogglePin>
	/// I2C scanning /////////////////////////////////////////////////////////////////////////////////
	// Comment this out once build finished
	//-[ I2C Bus Scanning ]-
	uint8_t i = 0, ret;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 8003e84:	f102 021a 	add.w	r2, r2, #26
 8003e88:	7013      	strb	r3, [r2, #0]
	for(i = 1; i < 128; i++)
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 8003e90:	f102 021a 	add.w	r2, r2, #26
 8003e94:	7013      	strb	r3, [r2, #0]
 8003e96:	e083      	b.n	8003fa0 <main+0xaf8>
	{
		ret = HAL_I2C_IsDeviceReady(&hi2c2, (uint16_t)(i<<1), 3, 5);
 8003e98:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003e9c:	f103 031a 	add.w	r3, r3, #26
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	005b      	lsls	r3, r3, #1
 8003ea6:	b299      	uxth	r1, r3
 8003ea8:	2305      	movs	r3, #5
 8003eaa:	2203      	movs	r2, #3
 8003eac:	481f      	ldr	r0, [pc, #124]	; (8003f2c <main+0xa84>)
 8003eae:	f004 ffa9 	bl	8008e04 <HAL_I2C_IsDeviceReady>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	f507 529b 	add.w	r2, r7, #4960	; 0x1360
 8003eb8:	f102 021a 	add.w	r2, r2, #26
 8003ebc:	7013      	strb	r3, [r2, #0]
		if (ret != HAL_OK) // No ACK Received At That Address
 8003ebe:	f507 539b 	add.w	r3, r7, #4960	; 0x1360
 8003ec2:	f103 031a 	add.w	r3, r3, #26
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d031      	beq.n	8003f30 <main+0xa88>
		{
			if (PRINT_TOGGLE == 1) {
 8003ecc:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003ed0:	f103 0304 	add.w	r3, r3, #4
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d157      	bne.n	8003f8a <main+0xae2>
				while (CDC_Transmit_FS (i2c2check_space, strlen(i2c2check_space)) == USBD_BUSY);}
 8003eda:	bf00      	nop
 8003edc:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8003ee0:	3b0c      	subs	r3, #12
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7fc f98c 	bl	8000200 <strlen>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8003ef0:	3b0c      	subs	r3, #12
 8003ef2:	4611      	mov	r1, r2
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f015 f941 	bl	801917c <CDC_Transmit_FS>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d0ed      	beq.n	8003edc <main+0xa34>
 8003f00:	e043      	b.n	8003f8a <main+0xae2>
 8003f02:	bf00      	nop
 8003f04:	48000c00 	.word	0x48000c00
 8003f08:	20000f0c 	.word	0x20000f0c
 8003f0c:	20000f10 	.word	0x20000f10
 8003f10:	0801cdf0 	.word	0x0801cdf0
 8003f14:	0801ce00 	.word	0x0801ce00
 8003f18:	20001140 	.word	0x20001140
 8003f1c:	0801ce0c 	.word	0x0801ce0c
 8003f20:	20000680 	.word	0x20000680
 8003f24:	20000f00 	.word	0x20000f00
 8003f28:	20000f01 	.word	0x20000f01
 8003f2c:	200004f0 	.word	0x200004f0
		}
		else if(ret == HAL_OK)
 8003f30:	f507 539b 	add.w	r3, r7, #4960	; 0x1360
 8003f34:	f103 031a 	add.w	r3, r3, #26
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d125      	bne.n	8003f8a <main+0xae2>
		{
			sprintf(i2c2check_active_address, "0x%X", i);
 8003f3e:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003f42:	f103 031a 	add.w	r3, r3, #26
 8003f46:	781a      	ldrb	r2, [r3, #0]
 8003f48:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8003f4c:	3b08      	subs	r3, #8
 8003f4e:	49dc      	ldr	r1, [pc, #880]	; (80042c0 <main+0xe18>)
 8003f50:	4618      	mov	r0, r3
 8003f52:	f016 fbfd 	bl	801a750 <siprintf>
			if (PRINT_TOGGLE == 1) {
 8003f56:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003f5a:	f103 0304 	add.w	r3, r3, #4
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d112      	bne.n	8003f8a <main+0xae2>
				while (CDC_Transmit_FS (i2c2check_active_address, strlen(i2c2check_active_address)) == USBD_BUSY);}
 8003f64:	bf00      	nop
 8003f66:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8003f6a:	3b08      	subs	r3, #8
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7fc f947 	bl	8000200 <strlen>
 8003f72:	4603      	mov	r3, r0
 8003f74:	b29a      	uxth	r2, r3
 8003f76:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8003f7a:	3b08      	subs	r3, #8
 8003f7c:	4611      	mov	r1, r2
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f015 f8fc 	bl	801917c <CDC_Transmit_FS>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d0ed      	beq.n	8003f66 <main+0xabe>
	for(i = 1; i < 128; i++)
 8003f8a:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003f8e:	f103 031a 	add.w	r3, r3, #26
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	3301      	adds	r3, #1
 8003f96:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 8003f9a:	f102 021a 	add.w	r2, r2, #26
 8003f9e:	7013      	strb	r3, [r2, #0]
 8003fa0:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8003fa4:	f103 031a 	add.w	r3, r3, #26
 8003fa8:	f993 3000 	ldrsb.w	r3, [r3]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f6bf af73 	bge.w	8003e98 <main+0x9f0>
		}
	}

	HAL_Delay(1000);
 8003fb2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003fb6:	f003 faed 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8003fba:	2110      	movs	r1, #16
 8003fbc:	48c1      	ldr	r0, [pc, #772]	; (80042c4 <main+0xe1c>)
 8003fbe:	f004 fa01 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8003fc2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003fc6:	f003 fae5 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8003fca:	2110      	movs	r1, #16
 8003fcc:	48bd      	ldr	r0, [pc, #756]	; (80042c4 <main+0xe1c>)
 8003fce:	f004 f9f9 	bl	80083c4 <HAL_GPIO_TogglePin>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	// Have a timer to break the USB loop in case of power cycle
	tick = 600;
 8003fd2:	4bbd      	ldr	r3, [pc, #756]	; (80042c8 <main+0xe20>)
 8003fd4:	2258      	movs	r2, #88	; 0x58
 8003fd6:	701a      	strb	r2, [r3, #0]

	/// Pre-main program /////////////////////////////////////////////////////////////////////////////////
	/// Pre-main program /////////////////////////////////////////////////////////////////////////////////
	/// Pre-main program /////////////////////////////////////////////////////////////////////////////////

	while (0) {
 8003fd8:	bf00      	nop
			}
		}
	}


	HAL_GPIO_TogglePin (LED1_GPIO_Port, LED1_Pin);
 8003fda:	2110      	movs	r1, #16
 8003fdc:	48b9      	ldr	r0, [pc, #740]	; (80042c4 <main+0xe1c>)
 8003fde:	f004 f9f1 	bl	80083c4 <HAL_GPIO_TogglePin>
	// Reset timers before main program
	tick = 0;
 8003fe2:	4bb9      	ldr	r3, [pc, #740]	; (80042c8 <main+0xe20>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	701a      	strb	r2, [r3, #0]
	tickGPS = 0;
 8003fe8:	4bb8      	ldr	r3, [pc, #736]	; (80042cc <main+0xe24>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	701a      	strb	r2, [r3, #0]
	tickSync = 0;
 8003fee:	4bb8      	ldr	r3, [pc, #736]	; (80042d0 <main+0xe28>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	701a      	strb	r2, [r3, #0]
	/// Main program /////////////////////////////////////////////////////////////////////////////////
	/// Main program /////////////////////////////////////////////////////////////////////////////////
	while (1) {

		// Flush SD card every minute
		if (tickSync == 0) {
 8003ff4:	4bb6      	ldr	r3, [pc, #728]	; (80042d0 <main+0xe28>)
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d121      	bne.n	8004042 <main+0xb9a>
			tickSync = 600;
 8003ffe:	4bb4      	ldr	r3, [pc, #720]	; (80042d0 <main+0xe28>)
 8004000:	2258      	movs	r2, #88	; 0x58
 8004002:	701a      	strb	r2, [r3, #0]
			sd_status = f_sync(&SDFile);
 8004004:	48b3      	ldr	r0, [pc, #716]	; (80042d4 <main+0xe2c>)
 8004006:	f014 ff10 	bl	8018e2a <f_sync>
 800400a:	4603      	mov	r3, r0
 800400c:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 8004010:	f102 020b 	add.w	r2, r2, #11
 8004014:	7013      	strb	r3, [r2, #0]
			// Comment this out once build finished
			if(sd_status != FR_OK)
 8004016:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 800401a:	f103 030b 	add.w	r3, r3, #11
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d00e      	beq.n	8004042 <main+0xb9a>
			{
				if (PRINT_TOGGLE == 1) {
 8004024:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8004028:	f103 0304 	add.w	r3, r3, #4
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2b01      	cmp	r3, #1
 8004030:	d107      	bne.n	8004042 <main+0xb9a>
					while (CDC_Transmit_FS ("Sync failed!\n", 14) == USBD_BUSY);}
 8004032:	bf00      	nop
 8004034:	210e      	movs	r1, #14
 8004036:	48a8      	ldr	r0, [pc, #672]	; (80042d8 <main+0xe30>)
 8004038:	f015 f8a0 	bl	801917c <CDC_Transmit_FS>
 800403c:	4603      	mov	r3, r0
 800403e:	2b01      	cmp	r3, #1
 8004040:	d0f8      	beq.n	8004034 <main+0xb8c>

		}


		// Read temperature, pressure and gyro data every second and send everything to SD and lora every second
		if (tick == 0) {
 8004042:	4ba1      	ldr	r3, [pc, #644]	; (80042c8 <main+0xe20>)
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b00      	cmp	r3, #0
 800404a:	f040 825e 	bne.w	800450a <main+0x1062>
			// Start timer again
			tick = 10;
 800404e:	4b9e      	ldr	r3, [pc, #632]	; (80042c8 <main+0xe20>)
 8004050:	220a      	movs	r2, #10
 8004052:	701a      	strb	r2, [r3, #0]

			/// TIMER /////////////////////////////////////////////////////////////////////////////////
			// Print current time
			sprintf(system_time_buffer, "t:%.0f\n", system_time_counter);
 8004054:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8004058:	3818      	subs	r0, #24
 800405a:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 800405e:	f103 0310 	add.w	r3, r3, #16
 8004062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004066:	499d      	ldr	r1, [pc, #628]	; (80042dc <main+0xe34>)
 8004068:	f016 fb72 	bl	801a750 <siprintf>

			//while (CDC_Transmit_FS (system_time_buffer, strlen(system_time_buffer)) == USBD_BUSY);
			add_to_buffer(&data_buffer, &system_time_buffer, strlen(system_time_buffer));
 800406c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004070:	3b18      	subs	r3, #24
 8004072:	4618      	mov	r0, r3
 8004074:	f7fc f8c4 	bl	8000200 <strlen>
 8004078:	4603      	mov	r3, r0
 800407a:	461a      	mov	r2, r3
 800407c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004080:	3b18      	subs	r3, #24
 8004082:	f607 20c4 	addw	r0, r7, #2756	; 0xac4
 8004086:	4619      	mov	r1, r3
 8004088:	f7ff f9e6 	bl	8003458 <add_to_buffer>

			system_time_counter++;
 800408c:	f04f 0200 	mov.w	r2, #0
 8004090:	4b93      	ldr	r3, [pc, #588]	; (80042e0 <main+0xe38>)
 8004092:	f507 519d 	add.w	r1, r7, #5024	; 0x13a0
 8004096:	f101 0110 	add.w	r1, r1, #16
 800409a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800409e:	f7fc f90d 	bl	80002bc <__adddf3>
 80040a2:	4602      	mov	r2, r0
 80040a4:	460b      	mov	r3, r1
 80040a6:	f507 519d 	add.w	r1, r7, #5024	; 0x13a0
 80040aa:	f101 0110 	add.w	r1, r1, #16
 80040ae:	e9c1 2300 	strd	r2, r3, [r1]

			// Toggle LED on board to indicate succesful timer management
			HAL_GPIO_TogglePin (LED3_GPIO_Port, LED3_Pin);
 80040b2:	2140      	movs	r1, #64	; 0x40
 80040b4:	4883      	ldr	r0, [pc, #524]	; (80042c4 <main+0xe1c>)
 80040b6:	f004 f985 	bl	80083c4 <HAL_GPIO_TogglePin>


			/// BMP  /////////////////////////////////////////////////////////////////////////////////
			// bmp needed to be forced for this kind of data reading, as now FIFO buffers or dready interrupts are being used
			bmp_settings.op_mode = BMP3_MODE_FORCED;
 80040ba:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 80040be:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80040c2:	2201      	movs	r2, #1
 80040c4:	701a      	strb	r2, [r3, #0]
			bmp_result = bmp3_set_op_mode(&bmp_settings, &bmp_device);
 80040c6:	f507 7212 	add.w	r2, r7, #584	; 0x248
 80040ca:	3a08      	subs	r2, #8
 80040cc:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80040d0:	3b08      	subs	r3, #8
 80040d2:	4611      	mov	r1, r2
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7fd f97c 	bl	80013d2 <bmp3_set_op_mode>
 80040da:	4603      	mov	r3, r0
 80040dc:	f507 529c 	add.w	r2, r7, #4992	; 0x1380
 80040e0:	f102 021b 	add.w	r2, r2, #27
 80040e4:	7013      	strb	r3, [r2, #0]
			bmp3_check_rslt("bmp3_set_op_mode", bmp_result);
 80040e6:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 80040ea:	f103 031b 	add.w	r3, r3, #27
 80040ee:	f993 3000 	ldrsb.w	r3, [r3]
 80040f2:	4619      	mov	r1, r3
 80040f4:	487b      	ldr	r0, [pc, #492]	; (80042e4 <main+0xe3c>)
 80040f6:	f7fe fbe3 	bl	80028c0 <bmp3_check_rslt>
			 * BMP3_TEMP       : To read only temperature data
			 * BMP3_PRESS      : To read only pressure data
			 */

			// Check sensor measurements
			bmp_result = bmp3_get_sensor_data(BMP3_PRESS_TEMP, &bmp_data, &bmp_device);
 80040fa:	f507 7212 	add.w	r2, r7, #584	; 0x248
 80040fe:	3a08      	subs	r2, #8
 8004100:	f507 7312 	add.w	r3, r7, #584	; 0x248
 8004104:	3b18      	subs	r3, #24
 8004106:	4619      	mov	r1, r3
 8004108:	2003      	movs	r0, #3
 800410a:	f7fd f9d6 	bl	80014ba <bmp3_get_sensor_data>
 800410e:	4603      	mov	r3, r0
 8004110:	f507 529c 	add.w	r2, r7, #4992	; 0x1380
 8004114:	f102 021b 	add.w	r2, r2, #27
 8004118:	7013      	strb	r3, [r2, #0]
			bmp3_check_rslt("bmp3_get_sensor_data", bmp_result);
 800411a:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 800411e:	f103 031b 	add.w	r3, r3, #27
 8004122:	f993 3000 	ldrsb.w	r3, [r3]
 8004126:	4619      	mov	r1, r3
 8004128:	486f      	ldr	r0, [pc, #444]	; (80042e8 <main+0xe40>)
 800412a:	f7fe fbc9 	bl	80028c0 <bmp3_check_rslt>

			// NOTE : Read status register again to clear data ready interrupt status
			bmp_result = bmp3_get_status(&bmp_status, &bmp_device);
 800412e:	f507 7212 	add.w	r2, r7, #584	; 0x248
 8004132:	3a08      	subs	r2, #8
 8004134:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8004138:	3b14      	subs	r3, #20
 800413a:	4611      	mov	r1, r2
 800413c:	4618      	mov	r0, r3
 800413e:	f7fd f8d3 	bl	80012e8 <bmp3_get_status>
 8004142:	4603      	mov	r3, r0
 8004144:	f507 529c 	add.w	r2, r7, #4992	; 0x1380
 8004148:	f102 021b 	add.w	r2, r2, #27
 800414c:	7013      	strb	r3, [r2, #0]
			bmp3_check_rslt("bmp3_get_status", bmp_result);
 800414e:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8004152:	f103 031b 	add.w	r3, r3, #27
 8004156:	f993 3000 	ldrsb.w	r3, [r3]
 800415a:	4619      	mov	r1, r3
 800415c:	4863      	ldr	r0, [pc, #396]	; (80042ec <main+0xe44>)
 800415e:	f7fe fbaf 	bl	80028c0 <bmp3_check_rslt>

			// Print bmp measurements
			sprintf(bmp_temperature_buffer, "%.2f\n", bmp_data.temperature);
 8004162:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8004166:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800416a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800416e:	f507 7002 	add.w	r0, r7, #520	; 0x208
 8004172:	3810      	subs	r0, #16
 8004174:	495e      	ldr	r1, [pc, #376]	; (80042f0 <main+0xe48>)
 8004176:	f016 faeb 	bl	801a750 <siprintf>
			sprintf(bmp_pressure_buffer, "%.2f\n", bmp_data.pressure);
 800417a:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 800417e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004182:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004186:	f507 70f4 	add.w	r0, r7, #488	; 0x1e8
 800418a:	380c      	subs	r0, #12
 800418c:	4958      	ldr	r1, [pc, #352]	; (80042f0 <main+0xe48>)
 800418e:	f016 fadf 	bl	801a750 <siprintf>

			add_to_buffer(&data_buffer, &bmp_temperature_buffer, strlen(bmp_temperature_buffer));
 8004192:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004196:	3b10      	subs	r3, #16
 8004198:	4618      	mov	r0, r3
 800419a:	f7fc f831 	bl	8000200 <strlen>
 800419e:	4603      	mov	r3, r0
 80041a0:	461a      	mov	r2, r3
 80041a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80041a6:	3b10      	subs	r3, #16
 80041a8:	f607 20c4 	addw	r0, r7, #2756	; 0xac4
 80041ac:	4619      	mov	r1, r3
 80041ae:	f7ff f953 	bl	8003458 <add_to_buffer>
			add_to_buffer(&data_buffer, &bmp_pressure_buffer, strlen(bmp_pressure_buffer));
 80041b2:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 80041b6:	3b0c      	subs	r3, #12
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7fc f821 	bl	8000200 <strlen>
 80041be:	4603      	mov	r3, r0
 80041c0:	461a      	mov	r2, r3
 80041c2:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 80041c6:	3b0c      	subs	r3, #12
 80041c8:	f607 20c4 	addw	r0, r7, #2756	; 0xac4
 80041cc:	4619      	mov	r1, r3
 80041ce:	f7ff f943 	bl	8003458 <add_to_buffer>
			//while (CDC_Transmit_FS (bmp_pressure_buffer, strlen(bmp_pressure_buffer)) == USBD_BUSY);


			/// Gyro /////////////////////////////////////////////////////////////////////////////////
			// Read gyro acceleration and angular velocity data
			gyro_result_acceleration = LSM6DSO_ACC_GetAxes (&gyro_device, &gyro_acceleration_object);
 80041d2:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 80041d6:	3a10      	subs	r2, #16
 80041d8:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80041dc:	3b04      	subs	r3, #4
 80041de:	4611      	mov	r1, r2
 80041e0:	4618      	mov	r0, r3
 80041e2:	f001 ffb5 	bl	8006150 <LSM6DSO_ACC_GetAxes>
 80041e6:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 80041ea:	f103 0304 	add.w	r3, r3, #4
 80041ee:	6018      	str	r0, [r3, #0]
			gyro_result_angularvel = LSM6DSO_GYRO_GetAxes (&gyro_device, &gyro_angularvel_object);
 80041f0:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 80041f4:	3a04      	subs	r2, #4
 80041f6:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80041fa:	3b04      	subs	r3, #4
 80041fc:	4611      	mov	r1, r2
 80041fe:	4618      	mov	r0, r3
 8004200:	f002 f94a 	bl	8006498 <LSM6DSO_GYRO_GetAxes>
 8004204:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8004208:	6018      	str	r0, [r3, #0]

			sprintf(gyro_acceleration_buffer, "%"PRId32",%"PRId32",%"PRId32"\n", gyro_acceleration_object.x, gyro_acceleration_object.y, gyro_acceleration_object.z);
 800420a:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 800420e:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8004218:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 800421c:	6859      	ldr	r1, [r3, #4]
 800421e:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8004222:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	f507 70b4 	add.w	r0, r7, #360	; 0x168
 800422c:	3818      	subs	r0, #24
 800422e:	9300      	str	r3, [sp, #0]
 8004230:	460b      	mov	r3, r1
 8004232:	4930      	ldr	r1, [pc, #192]	; (80042f4 <main+0xe4c>)
 8004234:	f016 fa8c 	bl	801a750 <siprintf>
			sprintf(gyro_angularvel_buffer, "%"PRId32",%"PRId32",%"PRId32"\n", gyro_angularvel_object.x, gyro_angularvel_object.y, gyro_angularvel_object.z);
 8004238:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 800423c:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8004246:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 800424a:	6859      	ldr	r1, [r3, #4]
 800424c:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8004250:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	f507 7094 	add.w	r0, r7, #296	; 0x128
 800425a:	380c      	subs	r0, #12
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	460b      	mov	r3, r1
 8004260:	4924      	ldr	r1, [pc, #144]	; (80042f4 <main+0xe4c>)
 8004262:	f016 fa75 	bl	801a750 <siprintf>

			add_to_buffer(&data_buffer, &gyro_acceleration_buffer, strlen(gyro_acceleration_buffer));
 8004266:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800426a:	3b18      	subs	r3, #24
 800426c:	4618      	mov	r0, r3
 800426e:	f7fb ffc7 	bl	8000200 <strlen>
 8004272:	4603      	mov	r3, r0
 8004274:	461a      	mov	r2, r3
 8004276:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800427a:	3b18      	subs	r3, #24
 800427c:	f607 20c4 	addw	r0, r7, #2756	; 0xac4
 8004280:	4619      	mov	r1, r3
 8004282:	f7ff f8e9 	bl	8003458 <add_to_buffer>
			add_to_buffer(&data_buffer, &gyro_angularvel_buffer, strlen(gyro_angularvel_buffer));
 8004286:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800428a:	3b0c      	subs	r3, #12
 800428c:	4618      	mov	r0, r3
 800428e:	f7fb ffb7 	bl	8000200 <strlen>
 8004292:	4603      	mov	r3, r0
 8004294:	461a      	mov	r2, r3
 8004296:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800429a:	3b0c      	subs	r3, #12
 800429c:	f607 20c4 	addw	r0, r7, #2756	; 0xac4
 80042a0:	4619      	mov	r1, r3
 80042a2:	f7ff f8d9 	bl	8003458 <add_to_buffer>
			//			}


			//add_to_buffer(&data_buffer, &gps_buffer, strlen(gps_buffer));
			char *token;
			char *gps_buffer_copy = strdup(gps_buffer);
 80042a6:	f207 63dc 	addw	r3, r7, #1756	; 0x6dc
 80042aa:	4618      	mov	r0, r3
 80042ac:	f016 fa70 	bl	801a790 <strdup>
 80042b0:	4603      	mov	r3, r0
 80042b2:	f507 529b 	add.w	r2, r7, #4960	; 0x1360
 80042b6:	f102 021c 	add.w	r2, r2, #28
 80042ba:	6013      	str	r3, [r2, #0]

			parser_i = 0;
 80042bc:	2300      	movs	r3, #0
 80042be:	e01b      	b.n	80042f8 <main+0xe50>
 80042c0:	0801ce20 	.word	0x0801ce20
 80042c4:	48000c00 	.word	0x48000c00
 80042c8:	20000f00 	.word	0x20000f00
 80042cc:	20000f01 	.word	0x20000f01
 80042d0:	20000f02 	.word	0x20000f02
 80042d4:	20001140 	.word	0x20001140
 80042d8:	0801ce28 	.word	0x0801ce28
 80042dc:	0801ce38 	.word	0x0801ce38
 80042e0:	3ff00000 	.word	0x3ff00000
 80042e4:	0801ce40 	.word	0x0801ce40
 80042e8:	0801ce54 	.word	0x0801ce54
 80042ec:	0801ce6c 	.word	0x0801ce6c
 80042f0:	0801ce7c 	.word	0x0801ce7c
 80042f4:	0801ce84 	.word	0x0801ce84
 80042f8:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 80042fc:	f102 020c 	add.w	r2, r2, #12
 8004300:	6013      	str	r3, [r2, #0]
			token = strtok(strstr(gps_buffer_copy, "$GNGGA"), ",");
 8004302:	4999      	ldr	r1, [pc, #612]	; (8004568 <main+0x10c0>)
 8004304:	f507 539b 	add.w	r3, r7, #4960	; 0x1360
 8004308:	f103 031c 	add.w	r3, r3, #28
 800430c:	6818      	ldr	r0, [r3, #0]
 800430e:	f016 fa5c 	bl	801a7ca <strstr>
 8004312:	4603      	mov	r3, r0
 8004314:	4995      	ldr	r1, [pc, #596]	; (800456c <main+0x10c4>)
 8004316:	4618      	mov	r0, r3
 8004318:	f016 fa6e 	bl	801a7f8 <strtok>
 800431c:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8004320:	f103 031c 	add.w	r3, r3, #28
 8004324:	6018      	str	r0, [r3, #0]
			while (token != NULL && parser_i < 10) {
 8004326:	e051      	b.n	80043cc <main+0xf24>
				if ((parser_i == 1) || (parser_i == 2) || (parser_i == 4) || (parser_i == 9)) {
 8004328:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 800432c:	f103 030c 	add.w	r3, r3, #12
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	2b01      	cmp	r3, #1
 8004334:	d014      	beq.n	8004360 <main+0xeb8>
 8004336:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 800433a:	f103 030c 	add.w	r3, r3, #12
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2b02      	cmp	r3, #2
 8004342:	d00d      	beq.n	8004360 <main+0xeb8>
 8004344:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8004348:	f103 030c 	add.w	r3, r3, #12
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	2b04      	cmp	r3, #4
 8004350:	d006      	beq.n	8004360 <main+0xeb8>
 8004352:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8004356:	f103 030c 	add.w	r3, r3, #12
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2b09      	cmp	r3, #9
 800435e:	d121      	bne.n	80043a4 <main+0xefc>
					add_to_buffer(&data_buffer, token, strlen(token));
 8004360:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8004364:	f103 031c 	add.w	r3, r3, #28
 8004368:	6818      	ldr	r0, [r3, #0]
 800436a:	f7fb ff49 	bl	8000200 <strlen>
 800436e:	4603      	mov	r3, r0
 8004370:	461a      	mov	r2, r3
 8004372:	f607 23c4 	addw	r3, r7, #2756	; 0xac4
 8004376:	f507 519d 	add.w	r1, r7, #5024	; 0x13a0
 800437a:	f101 011c 	add.w	r1, r1, #28
 800437e:	6809      	ldr	r1, [r1, #0]
 8004380:	4618      	mov	r0, r3
 8004382:	f7ff f869 	bl	8003458 <add_to_buffer>
					strcat(data_buffer, ",");
 8004386:	f607 23c4 	addw	r3, r7, #2756	; 0xac4
 800438a:	4618      	mov	r0, r3
 800438c:	f7fb ff38 	bl	8000200 <strlen>
 8004390:	4603      	mov	r3, r0
 8004392:	461a      	mov	r2, r3
 8004394:	f607 23c4 	addw	r3, r7, #2756	; 0xac4
 8004398:	4413      	add	r3, r2
 800439a:	4974      	ldr	r1, [pc, #464]	; (800456c <main+0x10c4>)
 800439c:	461a      	mov	r2, r3
 800439e:	460b      	mov	r3, r1
 80043a0:	881b      	ldrh	r3, [r3, #0]
 80043a2:	8013      	strh	r3, [r2, #0]
				}
				token = strtok(NULL, ",");
 80043a4:	4971      	ldr	r1, [pc, #452]	; (800456c <main+0x10c4>)
 80043a6:	2000      	movs	r0, #0
 80043a8:	f016 fa26 	bl	801a7f8 <strtok>
 80043ac:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 80043b0:	f103 031c 	add.w	r3, r3, #28
 80043b4:	6018      	str	r0, [r3, #0]
				parser_i++;
 80043b6:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 80043ba:	f103 030c 	add.w	r3, r3, #12
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	3301      	adds	r3, #1
 80043c2:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 80043c6:	f102 020c 	add.w	r2, r2, #12
 80043ca:	6013      	str	r3, [r2, #0]
			while (token != NULL && parser_i < 10) {
 80043cc:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 80043d0:	f103 031c 	add.w	r3, r3, #28
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d006      	beq.n	80043e8 <main+0xf40>
 80043da:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 80043de:	f103 030c 	add.w	r3, r3, #12
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2b09      	cmp	r3, #9
 80043e6:	dd9f      	ble.n	8004328 <main+0xe80>
			}
			strcat(data_buffer, "\n");
 80043e8:	f607 23c4 	addw	r3, r7, #2756	; 0xac4
 80043ec:	4618      	mov	r0, r3
 80043ee:	f7fb ff07 	bl	8000200 <strlen>
 80043f2:	4603      	mov	r3, r0
 80043f4:	461a      	mov	r2, r3
 80043f6:	f607 23c4 	addw	r3, r7, #2756	; 0xac4
 80043fa:	4413      	add	r3, r2
 80043fc:	495c      	ldr	r1, [pc, #368]	; (8004570 <main+0x10c8>)
 80043fe:	461a      	mov	r2, r3
 8004400:	460b      	mov	r3, r1
 8004402:	881b      	ldrh	r3, [r3, #0]
 8004404:	8013      	strh	r3, [r2, #0]

			free(gps_buffer_copy); // Free the memory allocated for the copy
 8004406:	f507 539b 	add.w	r3, r7, #4960	; 0x1360
 800440a:	f103 031c 	add.w	r3, r3, #28
 800440e:	6818      	ldr	r0, [r3, #0]
 8004410:	f015 fc0e 	bl	8019c30 <free>
			free(token);
 8004414:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8004418:	f103 031c 	add.w	r3, r3, #28
 800441c:	6818      	ldr	r0, [r3, #0]
 800441e:	f015 fc07 	bl	8019c30 <free>

			gps_buffer[0] = '\0';
 8004422:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 8004426:	f103 0308 	add.w	r3, r3, #8
 800442a:	f6a3 43ec 	subw	r3, r3, #3308	; 0xcec
 800442e:	2200      	movs	r2, #0
 8004430:	701a      	strb	r2, [r3, #0]


			/// MIRA /////////////////////////////////////////////////////////////////////////////////

			status = mira_science_data(&huart1, mira_science_Rx_buffer, mira_response_Rx_buffer, 5000);
 8004432:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004436:	3a1c      	subs	r2, #28
 8004438:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800443c:	3910      	subs	r1, #16
 800443e:	f241 3388 	movw	r3, #5000	; 0x1388
 8004442:	484c      	ldr	r0, [pc, #304]	; (8004574 <main+0x10cc>)
 8004444:	f000 fd70 	bl	8004f28 <mira_science_data>
 8004448:	4603      	mov	r3, r0
 800444a:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 800444e:	f102 021b 	add.w	r2, r2, #27
 8004452:	7013      	strb	r3, [r2, #0]
			add_to_buffer(&data_buffer, &mira_science_Rx_buffer, strlen(mira_science_Rx_buffer));
 8004454:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004458:	3b10      	subs	r3, #16
 800445a:	4618      	mov	r0, r3
 800445c:	f7fb fed0 	bl	8000200 <strlen>
 8004460:	4603      	mov	r3, r0
 8004462:	461a      	mov	r2, r3
 8004464:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004468:	3b10      	subs	r3, #16
 800446a:	f607 20c4 	addw	r0, r7, #2756	; 0xac4
 800446e:	4619      	mov	r1, r3
 8004470:	f7fe fff2 	bl	8003458 <add_to_buffer>


			/// DATA RECORDING /////////////////////////////////////////////////////////////////////////////////
			//write gps data to SD
			//if (sd_status == FR_OK){
			sd_result_write = f_write(&SDFile, data_buffer, strlen((char *)data_buffer), (void *)&sd_err_byteswritten);
 8004474:	f607 23c4 	addw	r3, r7, #2756	; 0xac4
 8004478:	4618      	mov	r0, r3
 800447a:	f7fb fec1 	bl	8000200 <strlen>
 800447e:	4602      	mov	r2, r0
 8004480:	f507 5399 	add.w	r3, r7, #4896	; 0x1320
 8004484:	f103 0318 	add.w	r3, r3, #24
 8004488:	f607 21c4 	addw	r1, r7, #2756	; 0xac4
 800448c:	483a      	ldr	r0, [pc, #232]	; (8004578 <main+0x10d0>)
 800448e:	f014 fb57 	bl	8018b40 <f_write>
 8004492:	4603      	mov	r3, r0
 8004494:	f507 529b 	add.w	r2, r7, #4960	; 0x1360
 8004498:	f102 021b 	add.w	r2, r2, #27
 800449c:	7013      	strb	r3, [r2, #0]
			//}
			// Sendgps data to LORA
			if (lora_res == LORA_OK) {
 800449e:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 80044a2:	f103 0303 	add.w	r3, r3, #3
 80044a6:	781b      	ldrb	r3, [r3, #0]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d10e      	bne.n	80044ca <main+0x1022>
				lora_send_packet(&lora, data_buffer, strlen(data_buffer));
 80044ac:	f607 23c4 	addw	r3, r7, #2756	; 0xac4
 80044b0:	4618      	mov	r0, r3
 80044b2:	f7fb fea5 	bl	8000200 <strlen>
 80044b6:	4603      	mov	r3, r0
 80044b8:	b2da      	uxtb	r2, r3
 80044ba:	f607 21c4 	addw	r1, r7, #2756	; 0xac4
 80044be:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80044c2:	3b04      	subs	r3, #4
 80044c4:	4618      	mov	r0, r3
 80044c6:	f7fe ff48 	bl	800335a <lora_send_packet>
			}

			// Comment this out once build finished
			if (PRINT_TOGGLE == 1) {
 80044ca:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 80044ce:	f103 0304 	add.w	r3, r3, #4
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d110      	bne.n	80044fa <main+0x1052>
				while (CDC_Transmit_FS (data_buffer, strlen(data_buffer)) == USBD_BUSY);}
 80044d8:	bf00      	nop
 80044da:	f607 23c4 	addw	r3, r7, #2756	; 0xac4
 80044de:	4618      	mov	r0, r3
 80044e0:	f7fb fe8e 	bl	8000200 <strlen>
 80044e4:	4603      	mov	r3, r0
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	f607 23c4 	addw	r3, r7, #2756	; 0xac4
 80044ec:	4611      	mov	r1, r2
 80044ee:	4618      	mov	r0, r3
 80044f0:	f014 fe44 	bl	801917c <CDC_Transmit_FS>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d0ef      	beq.n	80044da <main+0x1032>
			data_buffer[0] = '\0';
 80044fa:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 80044fe:	f103 0308 	add.w	r3, r3, #8
 8004502:	f6a3 1304 	subw	r3, r3, #2308	; 0x904
 8004506:	2200      	movs	r2, #0
 8004508:	701a      	strb	r2, [r3, #0]

		}

		/// GPS /////////////////////////////////////////////////////////////////////////////////
		// Read GPS data whenever UART interrupt raises gps_data_ready flag
		if (gps_data_ready) {
 800450a:	4b1c      	ldr	r3, [pc, #112]	; (800457c <main+0x10d4>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2b00      	cmp	r3, #0
 8004510:	f43f ad70 	beq.w	8003ff4 <main+0xb4c>
			// Choose the buffer from the two data buffers that is not currently being written into and print it
			if (gps_rxBuffer == gps_rxBuffer1) {
 8004514:	4b1a      	ldr	r3, [pc, #104]	; (8004580 <main+0x10d8>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a1a      	ldr	r2, [pc, #104]	; (8004584 <main+0x10dc>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d10b      	bne.n	8004536 <main+0x108e>
				//while (CDC_Transmit_FS (gps_rxBuffer2, strlen(gps_rxBuffer2)) == USBD_BUSY);
				add_to_buffer(&gps_buffer, &gps_rxBuffer2, strlen(gps_rxBuffer2));
 800451e:	481a      	ldr	r0, [pc, #104]	; (8004588 <main+0x10e0>)
 8004520:	f7fb fe6e 	bl	8000200 <strlen>
 8004524:	4603      	mov	r3, r0
 8004526:	461a      	mov	r2, r3
 8004528:	f207 63dc 	addw	r3, r7, #1756	; 0x6dc
 800452c:	4916      	ldr	r1, [pc, #88]	; (8004588 <main+0x10e0>)
 800452e:	4618      	mov	r0, r3
 8004530:	f7fe ff92 	bl	8003458 <add_to_buffer>
 8004534:	e00a      	b.n	800454c <main+0x10a4>

			}
			else {
				//while (CDC_Transmit_FS (gps_rxBuffer1, strlen(gps_rxBuffer1)) == USBD_BUSY);
				add_to_buffer(&gps_buffer, &gps_rxBuffer1, strlen(gps_rxBuffer1));
 8004536:	4813      	ldr	r0, [pc, #76]	; (8004584 <main+0x10dc>)
 8004538:	f7fb fe62 	bl	8000200 <strlen>
 800453c:	4603      	mov	r3, r0
 800453e:	461a      	mov	r2, r3
 8004540:	f207 63dc 	addw	r3, r7, #1756	; 0x6dc
 8004544:	490f      	ldr	r1, [pc, #60]	; (8004584 <main+0x10dc>)
 8004546:	4618      	mov	r0, r3
 8004548:	f7fe ff86 	bl	8003458 <add_to_buffer>
			}

			// Toggle flags to allow for buffer swapping and next data batch sending
			gps_data_ready ^= 1;
 800454c:	4b0b      	ldr	r3, [pc, #44]	; (800457c <main+0x10d4>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f083 0301 	eor.w	r3, r3, #1
 8004554:	4a09      	ldr	r2, [pc, #36]	; (800457c <main+0x10d4>)
 8004556:	6013      	str	r3, [r2, #0]
			gps_send_ready |= 1;
 8004558:	4b0c      	ldr	r3, [pc, #48]	; (800458c <main+0x10e4>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f043 0301 	orr.w	r3, r3, #1
 8004560:	4a0a      	ldr	r2, [pc, #40]	; (800458c <main+0x10e4>)
 8004562:	6013      	str	r3, [r2, #0]
		if (tickSync == 0) {
 8004564:	e546      	b.n	8003ff4 <main+0xb4c>
 8004566:	bf00      	nop
 8004568:	0801ce94 	.word	0x0801ce94
 800456c:	0801ce9c 	.word	0x0801ce9c
 8004570:	0801cea0 	.word	0x0801cea0
 8004574:	200006cc 	.word	0x200006cc
 8004578:	20001140 	.word	0x20001140
 800457c:	20000efc 	.word	0x20000efc
 8004580:	20000ef4 	.word	0x20000ef4
 8004584:	200008b4 	.word	0x200008b4
 8004588:	20000bd4 	.word	0x20000bd4
 800458c:	20000000 	.word	0x20000000

08004590 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b096      	sub	sp, #88	; 0x58
 8004594:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004596:	f107 0314 	add.w	r3, r7, #20
 800459a:	2244      	movs	r2, #68	; 0x44
 800459c:	2100      	movs	r1, #0
 800459e:	4618      	mov	r0, r3
 80045a0:	f015 fb5c 	bl	8019c5c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80045a4:	463b      	mov	r3, r7
 80045a6:	2200      	movs	r2, #0
 80045a8:	601a      	str	r2, [r3, #0]
 80045aa:	605a      	str	r2, [r3, #4]
 80045ac:	609a      	str	r2, [r3, #8]
 80045ae:	60da      	str	r2, [r3, #12]
 80045b0:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80045b2:	2000      	movs	r0, #0
 80045b4:	f006 faee 	bl	800ab94 <HAL_PWREx_ControlVoltageScaling>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d001      	beq.n	80045c2 <SystemClock_Config+0x32>
	{
		Error_Handler();
 80045be:	f000 fb19 	bl	8004bf4 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80045c2:	2321      	movs	r3, #33	; 0x21
 80045c4:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80045c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80045ca:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80045cc:	2301      	movs	r3, #1
 80045ce:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80045d0:	2302      	movs	r3, #2
 80045d2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80045d4:	2303      	movs	r3, #3
 80045d6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80045d8:	2301      	movs	r3, #1
 80045da:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 30;
 80045dc:	231e      	movs	r3, #30
 80045de:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80045e0:	2302      	movs	r3, #2
 80045e2:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80045e4:	2302      	movs	r3, #2
 80045e6:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80045e8:	2302      	movs	r3, #2
 80045ea:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045ec:	f107 0314 	add.w	r3, r7, #20
 80045f0:	4618      	mov	r0, r3
 80045f2:	f006 fb83 	bl	800acfc <HAL_RCC_OscConfig>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d001      	beq.n	8004600 <SystemClock_Config+0x70>
	{
		Error_Handler();
 80045fc:	f000 fafa 	bl	8004bf4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004600:	230f      	movs	r3, #15
 8004602:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004604:	2303      	movs	r3, #3
 8004606:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004608:	2300      	movs	r3, #0
 800460a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800460c:	2300      	movs	r3, #0
 800460e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004610:	2300      	movs	r3, #0
 8004612:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004614:	463b      	mov	r3, r7
 8004616:	2105      	movs	r1, #5
 8004618:	4618      	mov	r0, r3
 800461a:	f006 ff89 	bl	800b530 <HAL_RCC_ClockConfig>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d001      	beq.n	8004628 <SystemClock_Config+0x98>
	{
		Error_Handler();
 8004624:	f000 fae6 	bl	8004bf4 <Error_Handler>
	}

	/** Enables the Clock Security System
	 */
	HAL_RCC_EnableCSS();
 8004628:	f007 f980 	bl	800b92c <HAL_RCC_EnableCSS>
}
 800462c:	bf00      	nop
 800462e:	3758      	adds	r7, #88	; 0x58
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <MX_NVIC_Init>:
/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	af00      	add	r7, sp, #0
	/* TIM1_TRG_COM_TIM17_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8004638:	2200      	movs	r2, #0
 800463a:	2100      	movs	r1, #0
 800463c:	201a      	movs	r0, #26
 800463e:	f003 f8a8 	bl	8007792 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8004642:	201a      	movs	r0, #26
 8004644:	f003 f8c1 	bl	80077ca <HAL_NVIC_EnableIRQ>
	/* USART2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004648:	2200      	movs	r2, #0
 800464a:	2100      	movs	r1, #0
 800464c:	2026      	movs	r0, #38	; 0x26
 800464e:	f003 f8a0 	bl	8007792 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004652:	2026      	movs	r0, #38	; 0x26
 8004654:	f003 f8b9 	bl	80077ca <HAL_NVIC_EnableIRQ>
	/* USART1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004658:	2200      	movs	r2, #0
 800465a:	2100      	movs	r1, #0
 800465c:	2025      	movs	r0, #37	; 0x25
 800465e:	f003 f898 	bl	8007792 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004662:	2025      	movs	r0, #37	; 0x25
 8004664:	f003 f8b1 	bl	80077ca <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004668:	2200      	movs	r2, #0
 800466a:	2100      	movs	r1, #0
 800466c:	200b      	movs	r0, #11
 800466e:	f003 f890 	bl	8007792 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004672:	200b      	movs	r0, #11
 8004674:	f003 f8a9 	bl	80077ca <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004678:	2200      	movs	r2, #0
 800467a:	2100      	movs	r1, #0
 800467c:	200c      	movs	r0, #12
 800467e:	f003 f888 	bl	8007792 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004682:	200c      	movs	r0, #12
 8004684:	f003 f8a1 	bl	80077ca <HAL_NVIC_EnableIRQ>
}
 8004688:	bf00      	nop
 800468a:	bd80      	pop	{r7, pc}

0800468c <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8004690:	4b1b      	ldr	r3, [pc, #108]	; (8004700 <MX_I2C1_Init+0x74>)
 8004692:	4a1c      	ldr	r2, [pc, #112]	; (8004704 <MX_I2C1_Init+0x78>)
 8004694:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x307075B1;
 8004696:	4b1a      	ldr	r3, [pc, #104]	; (8004700 <MX_I2C1_Init+0x74>)
 8004698:	4a1b      	ldr	r2, [pc, #108]	; (8004708 <MX_I2C1_Init+0x7c>)
 800469a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 800469c:	4b18      	ldr	r3, [pc, #96]	; (8004700 <MX_I2C1_Init+0x74>)
 800469e:	2200      	movs	r2, #0
 80046a0:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80046a2:	4b17      	ldr	r3, [pc, #92]	; (8004700 <MX_I2C1_Init+0x74>)
 80046a4:	2201      	movs	r2, #1
 80046a6:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80046a8:	4b15      	ldr	r3, [pc, #84]	; (8004700 <MX_I2C1_Init+0x74>)
 80046aa:	2200      	movs	r2, #0
 80046ac:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 80046ae:	4b14      	ldr	r3, [pc, #80]	; (8004700 <MX_I2C1_Init+0x74>)
 80046b0:	2200      	movs	r2, #0
 80046b2:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80046b4:	4b12      	ldr	r3, [pc, #72]	; (8004700 <MX_I2C1_Init+0x74>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80046ba:	4b11      	ldr	r3, [pc, #68]	; (8004700 <MX_I2C1_Init+0x74>)
 80046bc:	2200      	movs	r2, #0
 80046be:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80046c0:	4b0f      	ldr	r3, [pc, #60]	; (8004700 <MX_I2C1_Init+0x74>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80046c6:	480e      	ldr	r0, [pc, #56]	; (8004700 <MX_I2C1_Init+0x74>)
 80046c8:	f003 fe96 	bl	80083f8 <HAL_I2C_Init>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 80046d2:	f000 fa8f 	bl	8004bf4 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80046d6:	2100      	movs	r1, #0
 80046d8:	4809      	ldr	r0, [pc, #36]	; (8004700 <MX_I2C1_Init+0x74>)
 80046da:	f004 fff1 	bl	80096c0 <HAL_I2CEx_ConfigAnalogFilter>
 80046de:	4603      	mov	r3, r0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d001      	beq.n	80046e8 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 80046e4:	f000 fa86 	bl	8004bf4 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80046e8:	2100      	movs	r1, #0
 80046ea:	4805      	ldr	r0, [pc, #20]	; (8004700 <MX_I2C1_Init+0x74>)
 80046ec:	f005 f833 	bl	8009756 <HAL_I2CEx_ConfigDigitalFilter>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d001      	beq.n	80046fa <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 80046f6:	f000 fa7d 	bl	8004bf4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80046fa:	bf00      	nop
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	20000548 	.word	0x20000548
 8004704:	40005400 	.word	0x40005400
 8004708:	307075b1 	.word	0x307075b1

0800470c <MX_SDMMC1_SD_Init>:
 * @brief SDMMC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDMMC1_SD_Init(void)
{
 800470c:	b480      	push	{r7}
 800470e:	af00      	add	r7, sp, #0
	/* USER CODE END SDMMC1_Init 0 */

	/* USER CODE BEGIN SDMMC1_Init 1 */

	/* USER CODE END SDMMC1_Init 1 */
	hsd1.Instance = SDMMC1;
 8004710:	4b0d      	ldr	r3, [pc, #52]	; (8004748 <MX_SDMMC1_SD_Init+0x3c>)
 8004712:	4a0e      	ldr	r2, [pc, #56]	; (800474c <MX_SDMMC1_SD_Init+0x40>)
 8004714:	601a      	str	r2, [r3, #0]
	hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8004716:	4b0c      	ldr	r3, [pc, #48]	; (8004748 <MX_SDMMC1_SD_Init+0x3c>)
 8004718:	2200      	movs	r2, #0
 800471a:	605a      	str	r2, [r3, #4]
	hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800471c:	4b0a      	ldr	r3, [pc, #40]	; (8004748 <MX_SDMMC1_SD_Init+0x3c>)
 800471e:	2200      	movs	r2, #0
 8004720:	609a      	str	r2, [r3, #8]
	hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8004722:	4b09      	ldr	r3, [pc, #36]	; (8004748 <MX_SDMMC1_SD_Init+0x3c>)
 8004724:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004728:	60da      	str	r2, [r3, #12]
	hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800472a:	4b07      	ldr	r3, [pc, #28]	; (8004748 <MX_SDMMC1_SD_Init+0x3c>)
 800472c:	2200      	movs	r2, #0
 800472e:	611a      	str	r2, [r3, #16]
	hsd1.Init.ClockDiv = 0;
 8004730:	4b05      	ldr	r3, [pc, #20]	; (8004748 <MX_SDMMC1_SD_Init+0x3c>)
 8004732:	2200      	movs	r2, #0
 8004734:	615a      	str	r2, [r3, #20]
	hsd1.Init.Transceiver = SDMMC_TRANSCEIVER_DISABLE;
 8004736:	4b04      	ldr	r3, [pc, #16]	; (8004748 <MX_SDMMC1_SD_Init+0x3c>)
 8004738:	2200      	movs	r2, #0
 800473a:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDMMC1_Init 2 */

	/* USER CODE END SDMMC1_Init 2 */

}
 800473c:	bf00      	nop
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
 8004746:	bf00      	nop
 8004748:	2000059c 	.word	0x2000059c
 800474c:	50062400 	.word	0x50062400

08004750 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8004754:	4b1b      	ldr	r3, [pc, #108]	; (80047c4 <MX_SPI1_Init+0x74>)
 8004756:	4a1c      	ldr	r2, [pc, #112]	; (80047c8 <MX_SPI1_Init+0x78>)
 8004758:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800475a:	4b1a      	ldr	r3, [pc, #104]	; (80047c4 <MX_SPI1_Init+0x74>)
 800475c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004760:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004762:	4b18      	ldr	r3, [pc, #96]	; (80047c4 <MX_SPI1_Init+0x74>)
 8004764:	2200      	movs	r2, #0
 8004766:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004768:	4b16      	ldr	r3, [pc, #88]	; (80047c4 <MX_SPI1_Init+0x74>)
 800476a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800476e:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004770:	4b14      	ldr	r3, [pc, #80]	; (80047c4 <MX_SPI1_Init+0x74>)
 8004772:	2200      	movs	r2, #0
 8004774:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004776:	4b13      	ldr	r3, [pc, #76]	; (80047c4 <MX_SPI1_Init+0x74>)
 8004778:	2200      	movs	r2, #0
 800477a:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800477c:	4b11      	ldr	r3, [pc, #68]	; (80047c4 <MX_SPI1_Init+0x74>)
 800477e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004782:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004784:	4b0f      	ldr	r3, [pc, #60]	; (80047c4 <MX_SPI1_Init+0x74>)
 8004786:	2228      	movs	r2, #40	; 0x28
 8004788:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800478a:	4b0e      	ldr	r3, [pc, #56]	; (80047c4 <MX_SPI1_Init+0x74>)
 800478c:	2200      	movs	r2, #0
 800478e:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004790:	4b0c      	ldr	r3, [pc, #48]	; (80047c4 <MX_SPI1_Init+0x74>)
 8004792:	2200      	movs	r2, #0
 8004794:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004796:	4b0b      	ldr	r3, [pc, #44]	; (80047c4 <MX_SPI1_Init+0x74>)
 8004798:	2200      	movs	r2, #0
 800479a:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 800479c:	4b09      	ldr	r3, [pc, #36]	; (80047c4 <MX_SPI1_Init+0x74>)
 800479e:	2207      	movs	r2, #7
 80047a0:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80047a2:	4b08      	ldr	r3, [pc, #32]	; (80047c4 <MX_SPI1_Init+0x74>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	631a      	str	r2, [r3, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80047a8:	4b06      	ldr	r3, [pc, #24]	; (80047c4 <MX_SPI1_Init+0x74>)
 80047aa:	2208      	movs	r2, #8
 80047ac:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80047ae:	4805      	ldr	r0, [pc, #20]	; (80047c4 <MX_SPI1_Init+0x74>)
 80047b0:	f00a fbe9 	bl	800ef86 <HAL_SPI_Init>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d001      	beq.n	80047be <MX_SPI1_Init+0x6e>
	{
		Error_Handler();
 80047ba:	f000 fa1b 	bl	8004bf4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80047be:	bf00      	nop
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	2000061c 	.word	0x2000061c
 80047c8:	40013000 	.word	0x40013000

080047cc <MX_TIM17_Init>:
 * @brief TIM17 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM17_Init(void)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b092      	sub	sp, #72	; 0x48
 80047d0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM17_Init 0 */

	/* USER CODE END TIM17_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = {0};
 80047d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80047d6:	2200      	movs	r2, #0
 80047d8:	601a      	str	r2, [r3, #0]
 80047da:	605a      	str	r2, [r3, #4]
 80047dc:	609a      	str	r2, [r3, #8]
 80047de:	60da      	str	r2, [r3, #12]
 80047e0:	611a      	str	r2, [r3, #16]
 80047e2:	615a      	str	r2, [r3, #20]
 80047e4:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80047e6:	463b      	mov	r3, r7
 80047e8:	222c      	movs	r2, #44	; 0x2c
 80047ea:	2100      	movs	r1, #0
 80047ec:	4618      	mov	r0, r3
 80047ee:	f015 fa35 	bl	8019c5c <memset>

	/* USER CODE BEGIN TIM17_Init 1 */

	/* USER CODE END TIM17_Init 1 */
	htim17.Instance = TIM17;
 80047f2:	4b2f      	ldr	r3, [pc, #188]	; (80048b0 <MX_TIM17_Init+0xe4>)
 80047f4:	4a2f      	ldr	r2, [pc, #188]	; (80048b4 <MX_TIM17_Init+0xe8>)
 80047f6:	601a      	str	r2, [r3, #0]
	htim17.Init.Prescaler = 999;
 80047f8:	4b2d      	ldr	r3, [pc, #180]	; (80048b0 <MX_TIM17_Init+0xe4>)
 80047fa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80047fe:	605a      	str	r2, [r3, #4]
	htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004800:	4b2b      	ldr	r3, [pc, #172]	; (80048b0 <MX_TIM17_Init+0xe4>)
 8004802:	2200      	movs	r2, #0
 8004804:	609a      	str	r2, [r3, #8]
	htim17.Init.Period = 11999;
 8004806:	4b2a      	ldr	r3, [pc, #168]	; (80048b0 <MX_TIM17_Init+0xe4>)
 8004808:	f642 62df 	movw	r2, #11999	; 0x2edf
 800480c:	60da      	str	r2, [r3, #12]
	htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800480e:	4b28      	ldr	r3, [pc, #160]	; (80048b0 <MX_TIM17_Init+0xe4>)
 8004810:	2200      	movs	r2, #0
 8004812:	611a      	str	r2, [r3, #16]
	htim17.Init.RepetitionCounter = 0;
 8004814:	4b26      	ldr	r3, [pc, #152]	; (80048b0 <MX_TIM17_Init+0xe4>)
 8004816:	2200      	movs	r2, #0
 8004818:	615a      	str	r2, [r3, #20]
	htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800481a:	4b25      	ldr	r3, [pc, #148]	; (80048b0 <MX_TIM17_Init+0xe4>)
 800481c:	2280      	movs	r2, #128	; 0x80
 800481e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8004820:	4823      	ldr	r0, [pc, #140]	; (80048b0 <MX_TIM17_Init+0xe4>)
 8004822:	f00b fc6d 	bl	8010100 <HAL_TIM_Base_Init>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d001      	beq.n	8004830 <MX_TIM17_Init+0x64>
	{
		Error_Handler();
 800482c:	f000 f9e2 	bl	8004bf4 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 8004830:	481f      	ldr	r0, [pc, #124]	; (80048b0 <MX_TIM17_Init+0xe4>)
 8004832:	f00b fd2d 	bl	8010290 <HAL_TIM_OC_Init>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d001      	beq.n	8004840 <MX_TIM17_Init+0x74>
	{
		Error_Handler();
 800483c:	f000 f9da 	bl	8004bf4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8004840:	2300      	movs	r3, #0
 8004842:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.Pulse = 0;
 8004844:	2300      	movs	r3, #0
 8004846:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004848:	2300      	movs	r3, #0
 800484a:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800484c:	2300      	movs	r3, #0
 800484e:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004850:	2300      	movs	r3, #0
 8004852:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004854:	2300      	movs	r3, #0
 8004856:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004858:	2300      	movs	r3, #0
 800485a:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800485c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004860:	2200      	movs	r2, #0
 8004862:	4619      	mov	r1, r3
 8004864:	4812      	ldr	r0, [pc, #72]	; (80048b0 <MX_TIM17_Init+0xe4>)
 8004866:	f00b fe77 	bl	8010558 <HAL_TIM_OC_ConfigChannel>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d001      	beq.n	8004874 <MX_TIM17_Init+0xa8>
	{
		Error_Handler();
 8004870:	f000 f9c0 	bl	8004bf4 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004874:	2300      	movs	r3, #0
 8004876:	603b      	str	r3, [r7, #0]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004878:	2300      	movs	r3, #0
 800487a:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800487c:	2300      	movs	r3, #0
 800487e:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.DeadTime = 0;
 8004880:	2300      	movs	r3, #0
 8004882:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004884:	2300      	movs	r3, #0
 8004886:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004888:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800488c:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800488e:	2300      	movs	r3, #0
 8004890:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8004892:	463b      	mov	r3, r7
 8004894:	4619      	mov	r1, r3
 8004896:	4806      	ldr	r0, [pc, #24]	; (80048b0 <MX_TIM17_Init+0xe4>)
 8004898:	f00c fa7a 	bl	8010d90 <HAL_TIMEx_ConfigBreakDeadTime>
 800489c:	4603      	mov	r3, r0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d001      	beq.n	80048a6 <MX_TIM17_Init+0xda>
	{
		Error_Handler();
 80048a2:	f000 f9a7 	bl	8004bf4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM17_Init 2 */

	/* USER CODE END TIM17_Init 2 */

}
 80048a6:	bf00      	nop
 80048a8:	3748      	adds	r7, #72	; 0x48
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	20000680 	.word	0x20000680
 80048b4:	40014800 	.word	0x40014800

080048b8 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80048bc:	4b22      	ldr	r3, [pc, #136]	; (8004948 <MX_USART1_UART_Init+0x90>)
 80048be:	4a23      	ldr	r2, [pc, #140]	; (800494c <MX_USART1_UART_Init+0x94>)
 80048c0:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80048c2:	4b21      	ldr	r3, [pc, #132]	; (8004948 <MX_USART1_UART_Init+0x90>)
 80048c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80048c8:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80048ca:	4b1f      	ldr	r3, [pc, #124]	; (8004948 <MX_USART1_UART_Init+0x90>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80048d0:	4b1d      	ldr	r3, [pc, #116]	; (8004948 <MX_USART1_UART_Init+0x90>)
 80048d2:	2200      	movs	r2, #0
 80048d4:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80048d6:	4b1c      	ldr	r3, [pc, #112]	; (8004948 <MX_USART1_UART_Init+0x90>)
 80048d8:	2200      	movs	r2, #0
 80048da:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80048dc:	4b1a      	ldr	r3, [pc, #104]	; (8004948 <MX_USART1_UART_Init+0x90>)
 80048de:	220c      	movs	r2, #12
 80048e0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048e2:	4b19      	ldr	r3, [pc, #100]	; (8004948 <MX_USART1_UART_Init+0x90>)
 80048e4:	2200      	movs	r2, #0
 80048e6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80048e8:	4b17      	ldr	r3, [pc, #92]	; (8004948 <MX_USART1_UART_Init+0x90>)
 80048ea:	2200      	movs	r2, #0
 80048ec:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80048ee:	4b16      	ldr	r3, [pc, #88]	; (8004948 <MX_USART1_UART_Init+0x90>)
 80048f0:	2200      	movs	r2, #0
 80048f2:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80048f4:	4b14      	ldr	r3, [pc, #80]	; (8004948 <MX_USART1_UART_Init+0x90>)
 80048f6:	2200      	movs	r2, #0
 80048f8:	625a      	str	r2, [r3, #36]	; 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80048fa:	4b13      	ldr	r3, [pc, #76]	; (8004948 <MX_USART1_UART_Init+0x90>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8004900:	4811      	ldr	r0, [pc, #68]	; (8004948 <MX_USART1_UART_Init+0x90>)
 8004902:	f00c fae1 	bl	8010ec8 <HAL_UART_Init>
 8004906:	4603      	mov	r3, r0
 8004908:	2b00      	cmp	r3, #0
 800490a:	d001      	beq.n	8004910 <MX_USART1_UART_Init+0x58>
	{
		Error_Handler();
 800490c:	f000 f972 	bl	8004bf4 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004910:	2100      	movs	r1, #0
 8004912:	480d      	ldr	r0, [pc, #52]	; (8004948 <MX_USART1_UART_Init+0x90>)
 8004914:	f00d fee6 	bl	80126e4 <HAL_UARTEx_SetTxFifoThreshold>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d001      	beq.n	8004922 <MX_USART1_UART_Init+0x6a>
	{
		Error_Handler();
 800491e:	f000 f969 	bl	8004bf4 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004922:	2100      	movs	r1, #0
 8004924:	4808      	ldr	r0, [pc, #32]	; (8004948 <MX_USART1_UART_Init+0x90>)
 8004926:	f00d ff1b 	bl	8012760 <HAL_UARTEx_SetRxFifoThreshold>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d001      	beq.n	8004934 <MX_USART1_UART_Init+0x7c>
	{
		Error_Handler();
 8004930:	f000 f960 	bl	8004bf4 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004934:	4804      	ldr	r0, [pc, #16]	; (8004948 <MX_USART1_UART_Init+0x90>)
 8004936:	f00d fe9c 	bl	8012672 <HAL_UARTEx_DisableFifoMode>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d001      	beq.n	8004944 <MX_USART1_UART_Init+0x8c>
	{
		Error_Handler();
 8004940:	f000 f958 	bl	8004bf4 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8004944:	bf00      	nop
 8004946:	bd80      	pop	{r7, pc}
 8004948:	200006cc 	.word	0x200006cc
 800494c:	40013800 	.word	0x40013800

08004950 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8004954:	4b24      	ldr	r3, [pc, #144]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 8004956:	4a25      	ldr	r2, [pc, #148]	; (80049ec <MX_USART2_UART_Init+0x9c>)
 8004958:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 800495a:	4b23      	ldr	r3, [pc, #140]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 800495c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004960:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004962:	4b21      	ldr	r3, [pc, #132]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 8004964:	2200      	movs	r2, #0
 8004966:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8004968:	4b1f      	ldr	r3, [pc, #124]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 800496a:	2200      	movs	r2, #0
 800496c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800496e:	4b1e      	ldr	r3, [pc, #120]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 8004970:	2200      	movs	r2, #0
 8004972:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8004974:	4b1c      	ldr	r3, [pc, #112]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 8004976:	220c      	movs	r2, #12
 8004978:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800497a:	4b1b      	ldr	r3, [pc, #108]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 800497c:	2200      	movs	r2, #0
 800497e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004980:	4b19      	ldr	r3, [pc, #100]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 8004982:	2200      	movs	r2, #0
 8004984:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004986:	4b18      	ldr	r3, [pc, #96]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 8004988:	2200      	movs	r2, #0
 800498a:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800498c:	4b16      	ldr	r3, [pc, #88]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 800498e:	2200      	movs	r2, #0
 8004990:	625a      	str	r2, [r3, #36]	; 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8004992:	4b15      	ldr	r3, [pc, #84]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 8004994:	2210      	movs	r2, #16
 8004996:	629a      	str	r2, [r3, #40]	; 0x28
	huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8004998:	4b13      	ldr	r3, [pc, #76]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 800499a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800499e:	63da      	str	r2, [r3, #60]	; 0x3c
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80049a0:	4811      	ldr	r0, [pc, #68]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 80049a2:	f00c fa91 	bl	8010ec8 <HAL_UART_Init>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d001      	beq.n	80049b0 <MX_USART2_UART_Init+0x60>
	{
		Error_Handler();
 80049ac:	f000 f922 	bl	8004bf4 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80049b0:	2100      	movs	r1, #0
 80049b2:	480d      	ldr	r0, [pc, #52]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 80049b4:	f00d fe96 	bl	80126e4 <HAL_UARTEx_SetTxFifoThreshold>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d001      	beq.n	80049c2 <MX_USART2_UART_Init+0x72>
	{
		Error_Handler();
 80049be:	f000 f919 	bl	8004bf4 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80049c2:	2100      	movs	r1, #0
 80049c4:	4808      	ldr	r0, [pc, #32]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 80049c6:	f00d fecb 	bl	8012760 <HAL_UARTEx_SetRxFifoThreshold>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d001      	beq.n	80049d4 <MX_USART2_UART_Init+0x84>
	{
		Error_Handler();
 80049d0:	f000 f910 	bl	8004bf4 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80049d4:	4804      	ldr	r0, [pc, #16]	; (80049e8 <MX_USART2_UART_Init+0x98>)
 80049d6:	f00d fe4c 	bl	8012672 <HAL_UARTEx_DisableFifoMode>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d001      	beq.n	80049e4 <MX_USART2_UART_Init+0x94>
	{
		Error_Handler();
 80049e0:	f000 f908 	bl	8004bf4 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80049e4:	bf00      	nop
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	20000760 	.word	0x20000760
 80049ec:	40004400 	.word	0x40004400

080049f0 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 80049f6:	4b0f      	ldr	r3, [pc, #60]	; (8004a34 <MX_DMA_Init+0x44>)
 80049f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049fa:	4a0e      	ldr	r2, [pc, #56]	; (8004a34 <MX_DMA_Init+0x44>)
 80049fc:	f043 0304 	orr.w	r3, r3, #4
 8004a00:	6493      	str	r3, [r2, #72]	; 0x48
 8004a02:	4b0c      	ldr	r3, [pc, #48]	; (8004a34 <MX_DMA_Init+0x44>)
 8004a04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a06:	f003 0304 	and.w	r3, r3, #4
 8004a0a:	607b      	str	r3, [r7, #4]
 8004a0c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8004a0e:	4b09      	ldr	r3, [pc, #36]	; (8004a34 <MX_DMA_Init+0x44>)
 8004a10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a12:	4a08      	ldr	r2, [pc, #32]	; (8004a34 <MX_DMA_Init+0x44>)
 8004a14:	f043 0301 	orr.w	r3, r3, #1
 8004a18:	6493      	str	r3, [r2, #72]	; 0x48
 8004a1a:	4b06      	ldr	r3, [pc, #24]	; (8004a34 <MX_DMA_Init+0x44>)
 8004a1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a1e:	f003 0301 	and.w	r3, r3, #1
 8004a22:	603b      	str	r3, [r7, #0]
 8004a24:	683b      	ldr	r3, [r7, #0]

}
 8004a26:	bf00      	nop
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	40021000 	.word	0x40021000

08004a38 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b08c      	sub	sp, #48	; 0x30
 8004a3c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a3e:	f107 031c 	add.w	r3, r7, #28
 8004a42:	2200      	movs	r2, #0
 8004a44:	601a      	str	r2, [r3, #0]
 8004a46:	605a      	str	r2, [r3, #4]
 8004a48:	609a      	str	r2, [r3, #8]
 8004a4a:	60da      	str	r2, [r3, #12]
 8004a4c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8004a4e:	4b64      	ldr	r3, [pc, #400]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a52:	4a63      	ldr	r2, [pc, #396]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004a54:	f043 0310 	orr.w	r3, r3, #16
 8004a58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a5a:	4b61      	ldr	r3, [pc, #388]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a5e:	f003 0310 	and.w	r3, r3, #16
 8004a62:	61bb      	str	r3, [r7, #24]
 8004a64:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004a66:	4b5e      	ldr	r3, [pc, #376]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a6a:	4a5d      	ldr	r2, [pc, #372]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004a6c:	f043 0304 	orr.w	r3, r3, #4
 8004a70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a72:	4b5b      	ldr	r3, [pc, #364]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a76:	f003 0304 	and.w	r3, r3, #4
 8004a7a:	617b      	str	r3, [r7, #20]
 8004a7c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8004a7e:	4b58      	ldr	r3, [pc, #352]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a82:	4a57      	ldr	r2, [pc, #348]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004a84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a8a:	4b55      	ldr	r3, [pc, #340]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a92:	613b      	str	r3, [r7, #16]
 8004a94:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004a96:	4b52      	ldr	r3, [pc, #328]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a9a:	4a51      	ldr	r2, [pc, #324]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004a9c:	f043 0301 	orr.w	r3, r3, #1
 8004aa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004aa2:	4b4f      	ldr	r3, [pc, #316]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	60fb      	str	r3, [r7, #12]
 8004aac:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004aae:	4b4c      	ldr	r3, [pc, #304]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ab2:	4a4b      	ldr	r2, [pc, #300]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004ab4:	f043 0302 	orr.w	r3, r3, #2
 8004ab8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004aba:	4b49      	ldr	r3, [pc, #292]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004abe:	f003 0302 	and.w	r3, r3, #2
 8004ac2:	60bb      	str	r3, [r7, #8]
 8004ac4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8004ac6:	4b46      	ldr	r3, [pc, #280]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aca:	4a45      	ldr	r2, [pc, #276]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004acc:	f043 0308 	orr.w	r3, r3, #8
 8004ad0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004ad2:	4b43      	ldr	r3, [pc, #268]	; (8004be0 <MX_GPIO_Init+0x1a8>)
 8004ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ad6:	f003 0308 	and.w	r3, r3, #8
 8004ada:	607b      	str	r3, [r7, #4]
 8004adc:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, RX_EN_2_Pin|TX_EN_2_Pin|RX_EN_1_Pin|TX_EN_1_Pin
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f641 013c 	movw	r1, #6204	; 0x183c
 8004ae4:	483f      	ldr	r0, [pc, #252]	; (8004be4 <MX_GPIO_Init+0x1ac>)
 8004ae6:	f003 fc55 	bl	8008394 <HAL_GPIO_WritePin>
			|MIRA_EN_PWR_Pin|OCPEN_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, LORA_RST_Pin|LORA_NSS_Pin, GPIO_PIN_SET);
 8004aea:	2201      	movs	r2, #1
 8004aec:	2130      	movs	r1, #48	; 0x30
 8004aee:	483e      	ldr	r0, [pc, #248]	; (8004be8 <MX_GPIO_Init+0x1b0>)
 8004af0:	f003 fc50 	bl	8008394 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8004af4:	2200      	movs	r2, #0
 8004af6:	2178      	movs	r1, #120	; 0x78
 8004af8:	483c      	ldr	r0, [pc, #240]	; (8004bec <MX_GPIO_Init+0x1b4>)
 8004afa:	f003 fc4b 	bl	8008394 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : RX_EN_2_Pin TX_EN_2_Pin RX_EN_1_Pin TX_EN_1_Pin
                           MIRA_EN_PWR_Pin OCPEN_Pin */
	GPIO_InitStruct.Pin = RX_EN_2_Pin|TX_EN_2_Pin|RX_EN_1_Pin|TX_EN_1_Pin
 8004afe:	f641 033c 	movw	r3, #6204	; 0x183c
 8004b02:	61fb      	str	r3, [r7, #28]
			|MIRA_EN_PWR_Pin|OCPEN_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b04:	2301      	movs	r3, #1
 8004b06:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004b10:	f107 031c 	add.w	r3, r7, #28
 8004b14:	4619      	mov	r1, r3
 8004b16:	4833      	ldr	r0, [pc, #204]	; (8004be4 <MX_GPIO_Init+0x1ac>)
 8004b18:	f003 f9a0 	bl	8007e5c <HAL_GPIO_Init>

	/*Configure GPIO pin : CHG_INT_Pin */
	GPIO_InitStruct.Pin = CHG_INT_Pin;
 8004b1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b20:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b22:	2300      	movs	r3, #0
 8004b24:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b26:	2300      	movs	r3, #0
 8004b28:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(CHG_INT_GPIO_Port, &GPIO_InitStruct);
 8004b2a:	f107 031c 	add.w	r3, r7, #28
 8004b2e:	4619      	mov	r1, r3
 8004b30:	482d      	ldr	r0, [pc, #180]	; (8004be8 <MX_GPIO_Init+0x1b0>)
 8004b32:	f003 f993 	bl	8007e5c <HAL_GPIO_Init>

	/*Configure GPIO pin : LORA_DIG0_Pin */
	GPIO_InitStruct.Pin = LORA_DIG0_Pin;
 8004b36:	2302      	movs	r3, #2
 8004b38:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(LORA_DIG0_GPIO_Port, &GPIO_InitStruct);
 8004b42:	f107 031c 	add.w	r3, r7, #28
 8004b46:	4619      	mov	r1, r3
 8004b48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b4c:	f003 f986 	bl	8007e5c <HAL_GPIO_Init>

	/*Configure GPIO pins : LORA_RST_Pin LORA_NSS_Pin */
	GPIO_InitStruct.Pin = LORA_RST_Pin|LORA_NSS_Pin;
 8004b50:	2330      	movs	r3, #48	; 0x30
 8004b52:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b54:	2301      	movs	r3, #1
 8004b56:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b60:	f107 031c 	add.w	r3, r7, #28
 8004b64:	4619      	mov	r1, r3
 8004b66:	4820      	ldr	r0, [pc, #128]	; (8004be8 <MX_GPIO_Init+0x1b0>)
 8004b68:	f003 f978 	bl	8007e5c <HAL_GPIO_Init>

	/*Configure GPIO pin : OCPFAULT_Pin */
	GPIO_InitStruct.Pin = OCPFAULT_Pin;
 8004b6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b70:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b72:	2300      	movs	r3, #0
 8004b74:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b76:	2301      	movs	r3, #1
 8004b78:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(OCPFAULT_GPIO_Port, &GPIO_InitStruct);
 8004b7a:	f107 031c 	add.w	r3, r7, #28
 8004b7e:	4619      	mov	r1, r3
 8004b80:	4818      	ldr	r0, [pc, #96]	; (8004be4 <MX_GPIO_Init+0x1ac>)
 8004b82:	f003 f96b 	bl	8007e5c <HAL_GPIO_Init>

	/*Configure GPIO pin : CARD_DETECT_Pin */
	GPIO_InitStruct.Pin = CARD_DETECT_Pin;
 8004b86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b8a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b90:	2301      	movs	r3, #1
 8004b92:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(CARD_DETECT_GPIO_Port, &GPIO_InitStruct);
 8004b94:	f107 031c 	add.w	r3, r7, #28
 8004b98:	4619      	mov	r1, r3
 8004b9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b9e:	f003 f95d 	bl	8007e5c <HAL_GPIO_Init>

	/*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin LED3_Pin */
	GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin;
 8004ba2:	2378      	movs	r3, #120	; 0x78
 8004ba4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004baa:	2300      	movs	r3, #0
 8004bac:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004bb2:	f107 031c 	add.w	r3, r7, #28
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	480c      	ldr	r0, [pc, #48]	; (8004bec <MX_GPIO_Init+0x1b4>)
 8004bba:	f003 f94f 	bl	8007e5c <HAL_GPIO_Init>

	/*Configure GPIO pin : POWERGOOD_Pin */
	GPIO_InitStruct.Pin = POWERGOOD_Pin;
 8004bbe:	2320      	movs	r3, #32
 8004bc0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(POWERGOOD_GPIO_Port, &GPIO_InitStruct);
 8004bca:	f107 031c 	add.w	r3, r7, #28
 8004bce:	4619      	mov	r1, r3
 8004bd0:	4807      	ldr	r0, [pc, #28]	; (8004bf0 <MX_GPIO_Init+0x1b8>)
 8004bd2:	f003 f943 	bl	8007e5c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8004bd6:	bf00      	nop
 8004bd8:	3730      	adds	r7, #48	; 0x30
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	40021000 	.word	0x40021000
 8004be4:	48001000 	.word	0x48001000
 8004be8:	48000800 	.word	0x48000800
 8004bec:	48000c00 	.word	0x48000c00
 8004bf0:	48000400 	.word	0x48000400

08004bf4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004bf8:	b672      	cpsid	i
}
 8004bfa:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	printf("Error_Handler() called");
 8004bfc:	4801      	ldr	r0, [pc, #4]	; (8004c04 <Error_Handler+0x10>)
 8004bfe:	f015 fd7f 	bl	801a700 <iprintf>
	while (1)
 8004c02:	e7fe      	b.n	8004c02 <Error_Handler+0xe>
 8004c04:	0801cee4 	.word	0x0801cee4

08004c08 <CRC16>:
 * @param *nData: pointer to the data array
 * @param wLength: length of the data array
 * @return 16-bit unsigned integer which is the computed CRC16 value.
 */
uint16_t CRC16 (uint8_t *nData, uint16_t wLength)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b085      	sub	sp, #20
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	460b      	mov	r3, r1
 8004c12:	807b      	strh	r3, [r7, #2]
			0X4E00, 0X8EC1, 0X8F81, 0X4F40, 0X8D01, 0X4DC0, 0X4C80, 0X8C41,
			0X4400, 0X84C1, 0X8581, 0X4540, 0X8701, 0X47C0, 0X4680, 0X8641,
			0X8201, 0X42C0, 0X4380, 0X8341, 0X4100, 0X81C1, 0X8081, 0X4040 };

	uint8_t nTemp;
	uint16_t wCRCWord = 0xFFFF;
 8004c14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004c18:	81fb      	strh	r3, [r7, #14]

	while (wLength--)
 8004c1a:	e011      	b.n	8004c40 <CRC16+0x38>
	{
		nTemp = *nData++ ^ wCRCWord;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	1c5a      	adds	r2, r3, #1
 8004c20:	607a      	str	r2, [r7, #4]
 8004c22:	781a      	ldrb	r2, [r3, #0]
 8004c24:	89fb      	ldrh	r3, [r7, #14]
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	4053      	eors	r3, r2
 8004c2a:	737b      	strb	r3, [r7, #13]
		wCRCWord >>= 8;
 8004c2c:	89fb      	ldrh	r3, [r7, #14]
 8004c2e:	0a1b      	lsrs	r3, r3, #8
 8004c30:	81fb      	strh	r3, [r7, #14]
		wCRCWord ^= wCRCTable[nTemp];
 8004c32:	7b7b      	ldrb	r3, [r7, #13]
 8004c34:	4a08      	ldr	r2, [pc, #32]	; (8004c58 <CRC16+0x50>)
 8004c36:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004c3a:	89fb      	ldrh	r3, [r7, #14]
 8004c3c:	4053      	eors	r3, r2
 8004c3e:	81fb      	strh	r3, [r7, #14]
	while (wLength--)
 8004c40:	887b      	ldrh	r3, [r7, #2]
 8004c42:	1e5a      	subs	r2, r3, #1
 8004c44:	807a      	strh	r2, [r7, #2]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d1e8      	bne.n	8004c1c <CRC16+0x14>
	}
	return wCRCWord;
 8004c4a:	89fb      	ldrh	r3, [r7, #14]

}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3714      	adds	r7, #20
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr
 8004c58:	0801cf88 	.word	0x0801cf88

08004c5c <mira_command_empty_payload>:
 * @param reg: the register address.
 * @param *rxBuffer: pointer to the buffer that stores the received data
 * @param Timeout: timeout duration for UART communication in milliseconds
 * @return status: status of the UART operation
 */
HAL_StatusTypeDef mira_command_empty_payload(UART_HandleTypeDef *huart, uint8_t command, uint8_t reg, uint8_t *rxBuffer, uint32_t Timeout){
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b08c      	sub	sp, #48	; 0x30
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	607b      	str	r3, [r7, #4]
 8004c66:	460b      	mov	r3, r1
 8004c68:	72fb      	strb	r3, [r7, #11]
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	72bb      	strb	r3, [r7, #10]
//	HAL_Delay(500);
//	mira_ready_for_comm = 0;

	HAL_StatusTypeDef status;
	uint8_t message[10];
	uint8_t sync[2] = {0x5a, 0xce};
 8004c6e:	f64c 635a 	movw	r3, #52826	; 0xce5a
 8004c72:	83bb      	strh	r3, [r7, #28]
	// do this (below) properly some other time
	uint8_t length[2] = {0x00, 0x01};
 8004c74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c78:	833b      	strh	r3, [r7, #24]
	uint8_t src[1] = {0xc1};
 8004c7a:	23c1      	movs	r3, #193	; 0xc1
 8004c7c:	753b      	strb	r3, [r7, #20]
	uint8_t dest[1] = {0xe1};
 8004c7e:	23e1      	movs	r3, #225	; 0xe1
 8004c80:	743b      	strb	r3, [r7, #16]
	uint16_t sum = 0;
 8004c82:	2300      	movs	r3, #0
 8004c84:	85fb      	strh	r3, [r7, #46]	; 0x2e

	message[0] = sync[0];
 8004c86:	7f3b      	ldrb	r3, [r7, #28]
 8004c88:	f887 3020 	strb.w	r3, [r7, #32]
	message[1] = sync[1];
 8004c8c:	7f7b      	ldrb	r3, [r7, #29]
 8004c8e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	message[2] = length[0];
 8004c92:	7e3b      	ldrb	r3, [r7, #24]
 8004c94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	message[3] = length[1];
 8004c98:	7e7b      	ldrb	r3, [r7, #25]
 8004c9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	message[4] = src[0];
 8004c9e:	7d3b      	ldrb	r3, [r7, #20]
 8004ca0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	message[5] = dest[0];
 8004ca4:	7c3b      	ldrb	r3, [r7, #16]
 8004ca6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	message[6] = command;
 8004caa:	7afb      	ldrb	r3, [r7, #11]
 8004cac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	message[7] = reg;
 8004cb0:	7abb      	ldrb	r3, [r7, #10]
 8004cb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	sum = CRC16(message+2, 10);
 8004cb6:	f107 0320 	add.w	r3, r7, #32
 8004cba:	3302      	adds	r3, #2
 8004cbc:	210a      	movs	r1, #10
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f7ff ffa2 	bl	8004c08 <CRC16>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	85fb      	strh	r3, [r7, #46]	; 0x2e

	message[8] = (sum&0xFF00)>>8;
 8004cc8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004cca:	0a1b      	lsrs	r3, r3, #8
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	b2db      	uxtb	r3, r3
 8004cd0:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

	message[9] = (sum&0x00FF);
 8004cd4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

	//while (huart->RxState != HAL_UART_STATE_READY) {HAL_Delay(1);}

	// Enable transmitter and disable receiver
	HAL_GPIO_WritePin(RX_EN_2_GPIO_Port, RX_EN_2_Pin, GPIO_PIN_SET);
 8004cdc:	2201      	movs	r2, #1
 8004cde:	2104      	movs	r1, #4
 8004ce0:	4819      	ldr	r0, [pc, #100]	; (8004d48 <mira_command_empty_payload+0xec>)
 8004ce2:	f003 fb57 	bl	8008394 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TX_EN_2_GPIO_Port, TX_EN_2_Pin, GPIO_PIN_SET);
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	2108      	movs	r1, #8
 8004cea:	4817      	ldr	r0, [pc, #92]	; (8004d48 <mira_command_empty_payload+0xec>)
 8004cec:	f003 fb52 	bl	8008394 <HAL_GPIO_WritePin>

	// write given value to register at given address
	status = HAL_UART_Transmit(huart, message, 10, Timeout);
 8004cf0:	f107 0120 	add.w	r1, r7, #32
 8004cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cf6:	220a      	movs	r2, #10
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f00c f935 	bl	8010f68 <HAL_UART_Transmit>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

	// Enable receiver and disable transmitter
	HAL_GPIO_WritePin(RX_EN_2_GPIO_Port, RX_EN_2_Pin, GPIO_PIN_RESET);
 8004d04:	2200      	movs	r2, #0
 8004d06:	2104      	movs	r1, #4
 8004d08:	480f      	ldr	r0, [pc, #60]	; (8004d48 <mira_command_empty_payload+0xec>)
 8004d0a:	f003 fb43 	bl	8008394 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TX_EN_2_GPIO_Port, TX_EN_2_Pin, GPIO_PIN_RESET);
 8004d0e:	2200      	movs	r2, #0
 8004d10:	2108      	movs	r1, #8
 8004d12:	480d      	ldr	r0, [pc, #52]	; (8004d48 <mira_command_empty_payload+0xec>)
 8004d14:	f003 fb3e 	bl	8008394 <HAL_GPIO_WritePin>
	if (status != HAL_OK) {return status;}
 8004d18:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d002      	beq.n	8004d26 <mira_command_empty_payload+0xca>
 8004d20:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004d24:	e00c      	b.n	8004d40 <mira_command_empty_payload+0xe4>

	status = HAL_UART_Receive_DMA(huart, rxBuffer, sizeof(rxBuffer));
 8004d26:	2204      	movs	r2, #4
 8004d28:	6879      	ldr	r1, [r7, #4]
 8004d2a:	68f8      	ldr	r0, [r7, #12]
 8004d2c:	f00c f9ac 	bl	8011088 <HAL_UART_Receive_DMA>
 8004d30:	4603      	mov	r3, r0
 8004d32:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	HAL_Delay(3);
 8004d36:	2003      	movs	r0, #3
 8004d38:	f002 fc2c 	bl	8007594 <HAL_Delay>


	return status;
 8004d3c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d

}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3730      	adds	r7, #48	; 0x30
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	48001000 	.word	0x48001000

08004d4c <mira_command>:
 * @param *data: pointer to the buffer that has the payload of the message
 * @param *rxBuffer: pointer to the buffer that stores the received data
 * @param Timeout: timeout duration for UART communication in milliseconds
 * @return status: status of the UART operation
 */
HAL_StatusTypeDef mira_command(UART_HandleTypeDef *huart, uint8_t command, uint8_t reg, uint8_t *data, uint8_t *rxBuffer, uint32_t Timeout){
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b094      	sub	sp, #80	; 0x50
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	607b      	str	r3, [r7, #4]
 8004d56:	460b      	mov	r3, r1
 8004d58:	72fb      	strb	r3, [r7, #11]
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	72bb      	strb	r3, [r7, #10]
	//Wait that previous instance of communication is done (toggled by HAL_UART_RxCpltCallback)
	//while (!mira_ready_for_comm);//{HAL_Delay(100);}
//	HAL_Delay(500);
//	mira_ready_for_comm = 0;

	uint8_t payload_len = sizeof(data)+1;
 8004d5e:	2305      	movs	r3, #5
 8004d60:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint8_t message_len = payload_len + 9;
 8004d64:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004d68:	3309      	adds	r3, #9
 8004d6a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
	HAL_StatusTypeDef status;
	//uint8_t message[9+length_val];
	uint8_t message[32];
	int j;
	for (j = 0; j < 32; j++) {
 8004d6e:	2300      	movs	r3, #0
 8004d70:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d72:	e008      	b.n	8004d86 <mira_command+0x3a>
		message[j] = 0;
 8004d74:	f107 0220 	add.w	r2, r7, #32
 8004d78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d7a:	4413      	add	r3, r2
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	701a      	strb	r2, [r3, #0]
	for (j = 0; j < 32; j++) {
 8004d80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d82:	3301      	adds	r3, #1
 8004d84:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d88:	2b1f      	cmp	r3, #31
 8004d8a:	ddf3      	ble.n	8004d74 <mira_command+0x28>
	}
	uint8_t sync[2] = {0x5a, 0xce};
 8004d8c:	f64c 635a 	movw	r3, #52826	; 0xce5a
 8004d90:	83bb      	strh	r3, [r7, #28]
	// do this (below) properly some other time
	uint8_t length[2] = {0x00, payload_len};
 8004d92:	2300      	movs	r3, #0
 8004d94:	763b      	strb	r3, [r7, #24]
 8004d96:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004d9a:	767b      	strb	r3, [r7, #25]
	uint8_t src[1] = {0xc1};
 8004d9c:	23c1      	movs	r3, #193	; 0xc1
 8004d9e:	753b      	strb	r3, [r7, #20]
	uint8_t dest[1] = {0xe1};
 8004da0:	23e1      	movs	r3, #225	; 0xe1
 8004da2:	743b      	strb	r3, [r7, #16]
	uint16_t sum = 0;
 8004da4:	2300      	movs	r3, #0
 8004da6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

	message[32 - message_len + 0] = sync[0];
 8004daa:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004dae:	f1c3 0320 	rsb	r3, r3, #32
 8004db2:	7f3a      	ldrb	r2, [r7, #28]
 8004db4:	3350      	adds	r3, #80	; 0x50
 8004db6:	443b      	add	r3, r7
 8004db8:	f803 2c30 	strb.w	r2, [r3, #-48]
	message[32 - message_len + 1] = sync[1];
 8004dbc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004dc0:	f1c3 0321 	rsb	r3, r3, #33	; 0x21
 8004dc4:	7f7a      	ldrb	r2, [r7, #29]
 8004dc6:	3350      	adds	r3, #80	; 0x50
 8004dc8:	443b      	add	r3, r7
 8004dca:	f803 2c30 	strb.w	r2, [r3, #-48]
	message[32 - message_len + 2] = length[0];
 8004dce:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004dd2:	f1c3 0322 	rsb	r3, r3, #34	; 0x22
 8004dd6:	7e3a      	ldrb	r2, [r7, #24]
 8004dd8:	3350      	adds	r3, #80	; 0x50
 8004dda:	443b      	add	r3, r7
 8004ddc:	f803 2c30 	strb.w	r2, [r3, #-48]
	message[32 - message_len + 3] = length[1];
 8004de0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004de4:	f1c3 0323 	rsb	r3, r3, #35	; 0x23
 8004de8:	7e7a      	ldrb	r2, [r7, #25]
 8004dea:	3350      	adds	r3, #80	; 0x50
 8004dec:	443b      	add	r3, r7
 8004dee:	f803 2c30 	strb.w	r2, [r3, #-48]
	message[32 - message_len + 4] = src[0];
 8004df2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004df6:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
 8004dfa:	7d3a      	ldrb	r2, [r7, #20]
 8004dfc:	3350      	adds	r3, #80	; 0x50
 8004dfe:	443b      	add	r3, r7
 8004e00:	f803 2c30 	strb.w	r2, [r3, #-48]
	message[32 - message_len + 5] = dest[0];
 8004e04:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004e08:	f1c3 0325 	rsb	r3, r3, #37	; 0x25
 8004e0c:	7c3a      	ldrb	r2, [r7, #16]
 8004e0e:	3350      	adds	r3, #80	; 0x50
 8004e10:	443b      	add	r3, r7
 8004e12:	f803 2c30 	strb.w	r2, [r3, #-48]
	message[32 - message_len + 6] = command;
 8004e16:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004e1a:	f1c3 0326 	rsb	r3, r3, #38	; 0x26
 8004e1e:	3350      	adds	r3, #80	; 0x50
 8004e20:	443b      	add	r3, r7
 8004e22:	7afa      	ldrb	r2, [r7, #11]
 8004e24:	f803 2c30 	strb.w	r2, [r3, #-48]
	message[32 - message_len + 7] = reg;
 8004e28:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004e2c:	f1c3 0327 	rsb	r3, r3, #39	; 0x27
 8004e30:	3350      	adds	r3, #80	; 0x50
 8004e32:	443b      	add	r3, r7
 8004e34:	7aba      	ldrb	r2, [r7, #10]
 8004e36:	f803 2c30 	strb.w	r2, [r3, #-48]

	int i;
	for (i = 0; i < payload_len; i++) {
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e3e:	e010      	b.n	8004e62 <mira_command+0x116>
		message[32 - message_len + 8 + i] = data[i];
 8004e40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	441a      	add	r2, r3
 8004e46:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004e4a:	f1c3 0128 	rsb	r1, r3, #40	; 0x28
 8004e4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e50:	440b      	add	r3, r1
 8004e52:	7812      	ldrb	r2, [r2, #0]
 8004e54:	3350      	adds	r3, #80	; 0x50
 8004e56:	443b      	add	r3, r7
 8004e58:	f803 2c30 	strb.w	r2, [r3, #-48]
	for (i = 0; i < payload_len; i++) {
 8004e5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e5e:	3301      	adds	r3, #1
 8004e60:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e62:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004e66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	dbe9      	blt.n	8004e40 <mira_command+0xf4>
	}

	sum = CRC16(message, 32);
 8004e6c:	f107 0320 	add.w	r3, r7, #32
 8004e70:	2120      	movs	r1, #32
 8004e72:	4618      	mov	r0, r3
 8004e74:	f7ff fec8 	bl	8004c08 <CRC16>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

	message[32 - message_len + 9 + i] = (sum&0xFF00)>>8;
 8004e7e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8004e82:	0a1b      	lsrs	r3, r3, #8
 8004e84:	b299      	uxth	r1, r3
 8004e86:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004e8a:	f1c3 0229 	rsb	r2, r3, #41	; 0x29
 8004e8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e90:	4413      	add	r3, r2
 8004e92:	b2ca      	uxtb	r2, r1
 8004e94:	3350      	adds	r3, #80	; 0x50
 8004e96:	443b      	add	r3, r7
 8004e98:	f803 2c30 	strb.w	r2, [r3, #-48]
	message[32 - message_len + 10 + i] = (sum&0x00FF);
 8004e9c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004ea0:	f1c3 022a 	rsb	r2, r3, #42	; 0x2a
 8004ea4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ea6:	4413      	add	r3, r2
 8004ea8:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8004eac:	b2d2      	uxtb	r2, r2
 8004eae:	3350      	adds	r3, #80	; 0x50
 8004eb0:	443b      	add	r3, r7
 8004eb2:	f803 2c30 	strb.w	r2, [r3, #-48]

	//while (huart->RxState != HAL_UART_STATE_READY) {HAL_Delay(1);}

	// Enable transmitter and disable receiver
	HAL_GPIO_WritePin(RX_EN_2_GPIO_Port, RX_EN_2_Pin, GPIO_PIN_SET);
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	2104      	movs	r1, #4
 8004eba:	481a      	ldr	r0, [pc, #104]	; (8004f24 <mira_command+0x1d8>)
 8004ebc:	f003 fa6a 	bl	8008394 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TX_EN_2_GPIO_Port, TX_EN_2_Pin, GPIO_PIN_SET);
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	2108      	movs	r1, #8
 8004ec4:	4817      	ldr	r0, [pc, #92]	; (8004f24 <mira_command+0x1d8>)
 8004ec6:	f003 fa65 	bl	8008394 <HAL_GPIO_WritePin>

	// write given value to register at given address
	status = HAL_UART_Transmit(huart, message, sizeof(message), Timeout);
 8004eca:	f107 0120 	add.w	r1, r7, #32
 8004ece:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ed0:	2220      	movs	r2, #32
 8004ed2:	68f8      	ldr	r0, [r7, #12]
 8004ed4:	f00c f848 	bl	8010f68 <HAL_UART_Transmit>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	// Enable receiver and disable transmitter
	HAL_GPIO_WritePin(RX_EN_2_GPIO_Port, RX_EN_2_Pin, GPIO_PIN_RESET);
 8004ede:	2200      	movs	r2, #0
 8004ee0:	2104      	movs	r1, #4
 8004ee2:	4810      	ldr	r0, [pc, #64]	; (8004f24 <mira_command+0x1d8>)
 8004ee4:	f003 fa56 	bl	8008394 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TX_EN_2_GPIO_Port, TX_EN_2_Pin, GPIO_PIN_RESET);
 8004ee8:	2200      	movs	r2, #0
 8004eea:	2108      	movs	r1, #8
 8004eec:	480d      	ldr	r0, [pc, #52]	; (8004f24 <mira_command+0x1d8>)
 8004eee:	f003 fa51 	bl	8008394 <HAL_GPIO_WritePin>
	if (status != HAL_OK) {return status;}
 8004ef2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d002      	beq.n	8004f00 <mira_command+0x1b4>
 8004efa:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004efe:	e00c      	b.n	8004f1a <mira_command+0x1ce>

	status = HAL_UART_Receive_DMA(huart, rxBuffer, sizeof(rxBuffer));
 8004f00:	2204      	movs	r2, #4
 8004f02:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004f04:	68f8      	ldr	r0, [r7, #12]
 8004f06:	f00c f8bf 	bl	8011088 <HAL_UART_Receive_DMA>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	HAL_Delay(3);
 8004f10:	2003      	movs	r0, #3
 8004f12:	f002 fb3f 	bl	8007594 <HAL_Delay>


	return status;
 8004f16:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43

}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	3750      	adds	r7, #80	; 0x50
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	48001000 	.word	0x48001000

08004f28 <mira_science_data>:
 * @param *science_Rx: pointer to the buffer that stores the science data
 * @param *response_Rx: pointer to the buffer that stores the response from MIRA
 * @param Timeout: timeout duration for UART communication in milliseconds
 * @return status: status of the UART operation
 */
HAL_StatusTypeDef mira_science_data(UART_HandleTypeDef *huart, uint8_t *science_Rx, uint8_t *response_Rx, uint32_t Timeout){
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b088      	sub	sp, #32
 8004f2c:	af02      	add	r7, sp, #8
 8004f2e:	60f8      	str	r0, [r7, #12]
 8004f30:	60b9      	str	r1, [r7, #8]
 8004f32:	607a      	str	r2, [r7, #4]
 8004f34:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef status;
	uint8_t mira_write_Tx_payload[4] = {0x00, 0x00, 0x00, 0x00};
 8004f36:	2300      	movs	r3, #0
 8004f38:	613b      	str	r3, [r7, #16]

	// Get the science data and save it to rxBuffer
	status = mira_command_empty_payload(huart, GET_SCIENCE_DATA, 0x00, science_Rx, Timeout);
 8004f3a:	2140      	movs	r1, #64	; 0x40
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	9300      	str	r3, [sp, #0]
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	2200      	movs	r2, #0
 8004f44:	68f8      	ldr	r0, [r7, #12]
 8004f46:	f7ff fe89 	bl	8004c5c <mira_command_empty_payload>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 8004f4e:	7dfb      	ldrb	r3, [r7, #23]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d00c      	beq.n	8004f6e <mira_science_data+0x46>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 8004f54:	2120      	movs	r1, #32
 8004f56:	4811      	ldr	r0, [pc, #68]	; (8004f9c <mira_science_data+0x74>)
 8004f58:	f003 fa34 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(50);
 8004f5c:	2032      	movs	r0, #50	; 0x32
 8004f5e:	f002 fb19 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 8004f62:	2120      	movs	r1, #32
 8004f64:	480d      	ldr	r0, [pc, #52]	; (8004f9c <mira_science_data+0x74>)
 8004f66:	f003 fa2d 	bl	80083c4 <HAL_GPIO_TogglePin>
		return status;
 8004f6a:	7dfb      	ldrb	r3, [r7, #23]
 8004f6c:	e012      	b.n	8004f94 <mira_science_data+0x6c>
	}

	// Mark as read
	mira_write_Tx_payload[3] = MARK_AS_READ;
 8004f6e:	2381      	movs	r3, #129	; 0x81
 8004f70:	74fb      	strb	r3, [r7, #19]
	status = mira_command(huart, WRITE_REGISTER, CHECK_FOR_READ, mira_write_Tx_payload, response_Rx, 5000);
 8004f72:	2103      	movs	r1, #3
 8004f74:	2080      	movs	r0, #128	; 0x80
 8004f76:	f107 0210 	add.w	r2, r7, #16
 8004f7a:	f241 3388 	movw	r3, #5000	; 0x1388
 8004f7e:	9301      	str	r3, [sp, #4]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	9300      	str	r3, [sp, #0]
 8004f84:	4613      	mov	r3, r2
 8004f86:	4602      	mov	r2, r0
 8004f88:	68f8      	ldr	r0, [r7, #12]
 8004f8a:	f7ff fedf 	bl	8004d4c <mira_command>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	75fb      	strb	r3, [r7, #23]

	// return status
	return status;
 8004f92:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3718      	adds	r7, #24
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	48000c00 	.word	0x48000c00

08004fa0 <mira_test_sequence>:
 * @param *science_Rx: pointer to the buffer that stores the science data
 * @param *response_Rx: pointer to the buffer that stores the response from MIRA
 * @param Timeout: timeout duration for UART communication in milliseconds
 * @return status: status of the UART operation
 */
HAL_StatusTypeDef mira_test_sequence(UART_HandleTypeDef *huart, uint8_t *science_Rx, uint8_t *response_Rx, uint32_t Timeout) {
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b08a      	sub	sp, #40	; 0x28
 8004fa4:	af02      	add	r7, sp, #8
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	60b9      	str	r1, [r7, #8]
 8004faa:	607a      	str	r2, [r7, #4]
 8004fac:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef status;
	uint8_t mira_response_Rx[10];
	uint8_t mira_write_Tx_payload[4] = {0x00, 0x00, 0x00, 0x00};
 8004fae:	2300      	movs	r3, #0
 8004fb0:	613b      	str	r3, [r7, #16]
	// Set time to 0
//	status = mira_command(huart, WRITE_REGISTER, 0x0F, mira_write_Tx_payload, mira_response_Rx, Timeout);
//	if (status != HAL_OK) {return status;}

	// Activate ADC
	mira_write_Tx_payload[3] = 0x01;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	74fb      	strb	r3, [r7, #19]
	status = mira_command(huart, WRITE_REGISTER, 0x02, mira_write_Tx_payload, mira_response_Rx, Timeout);
 8004fb6:	2103      	movs	r1, #3
 8004fb8:	f107 0210 	add.w	r2, r7, #16
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	9301      	str	r3, [sp, #4]
 8004fc0:	f107 0314 	add.w	r3, r7, #20
 8004fc4:	9300      	str	r3, [sp, #0]
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	2202      	movs	r2, #2
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f7ff febe 	bl	8004d4c <mira_command>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) {return status;}
 8004fd4:	7ffb      	ldrb	r3, [r7, #31]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d001      	beq.n	8004fde <mira_test_sequence+0x3e>
 8004fda:	7ffb      	ldrb	r3, [r7, #31]
 8004fdc:	e203      	b.n	80053e6 <mira_test_sequence+0x446>
	mira_write_Tx_payload[3] = 0x00;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 8004fe2:	2120      	movs	r1, #32
 8004fe4:	48c4      	ldr	r0, [pc, #784]	; (80052f8 <mira_test_sequence+0x358>)
 8004fe6:	f003 f9ed 	bl	80083c4 <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 8004fea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004fee:	f002 fad1 	bl	8007594 <HAL_Delay>
	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 8004ff2:	2120      	movs	r1, #32
 8004ff4:	48c0      	ldr	r0, [pc, #768]	; (80052f8 <mira_test_sequence+0x358>)
 8004ff6:	f003 f9e5 	bl	80083c4 <HAL_GPIO_TogglePin>

	// Select ADC channel for analysis
	mira_write_Tx_payload[3] = 0x05;
 8004ffa:	2305      	movs	r3, #5
 8004ffc:	74fb      	strb	r3, [r7, #19]
	status = mira_command(huart, WRITE_REGISTER, 0x03, mira_write_Tx_payload, mira_response_Rx, Timeout);
 8004ffe:	2103      	movs	r1, #3
 8005000:	f107 0210 	add.w	r2, r7, #16
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	9301      	str	r3, [sp, #4]
 8005008:	f107 0314 	add.w	r3, r7, #20
 800500c:	9300      	str	r3, [sp, #0]
 800500e:	4613      	mov	r3, r2
 8005010:	2203      	movs	r2, #3
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f7ff fe9a 	bl	8004d4c <mira_command>
 8005018:	4603      	mov	r3, r0
 800501a:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) {return status;}
 800501c:	7ffb      	ldrb	r3, [r7, #31]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d001      	beq.n	8005026 <mira_test_sequence+0x86>
 8005022:	7ffb      	ldrb	r3, [r7, #31]
 8005024:	e1df      	b.n	80053e6 <mira_test_sequence+0x446>
	mira_write_Tx_payload[3] = 0x00;
 8005026:	2300      	movs	r3, #0
 8005028:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 800502a:	2120      	movs	r1, #32
 800502c:	48b2      	ldr	r0, [pc, #712]	; (80052f8 <mira_test_sequence+0x358>)
 800502e:	f003 f9c9 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8005032:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005036:	f002 faad 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 800503a:	2120      	movs	r1, #32
 800503c:	48ae      	ldr	r0, [pc, #696]	; (80052f8 <mira_test_sequence+0x358>)
 800503e:	f003 f9c1 	bl	80083c4 <HAL_GPIO_TogglePin>

	// Set calibration multiplier, 3250 = 0xCB2
	mira_write_Tx_payload[2] = 0x0C;
 8005042:	230c      	movs	r3, #12
 8005044:	74bb      	strb	r3, [r7, #18]
	mira_write_Tx_payload[3] = 0xB2;
 8005046:	23b2      	movs	r3, #178	; 0xb2
 8005048:	74fb      	strb	r3, [r7, #19]
	status = mira_command(huart, WRITE_REGISTER, 0x0E, mira_write_Tx_payload, mira_response_Rx, Timeout);
 800504a:	2103      	movs	r1, #3
 800504c:	f107 0210 	add.w	r2, r7, #16
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	9301      	str	r3, [sp, #4]
 8005054:	f107 0314 	add.w	r3, r7, #20
 8005058:	9300      	str	r3, [sp, #0]
 800505a:	4613      	mov	r3, r2
 800505c:	220e      	movs	r2, #14
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f7ff fe74 	bl	8004d4c <mira_command>
 8005064:	4603      	mov	r3, r0
 8005066:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) {return status;}
 8005068:	7ffb      	ldrb	r3, [r7, #31]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d001      	beq.n	8005072 <mira_test_sequence+0xd2>
 800506e:	7ffb      	ldrb	r3, [r7, #31]
 8005070:	e1b9      	b.n	80053e6 <mira_test_sequence+0x446>
	mira_write_Tx_payload[2] = 0x00;
 8005072:	2300      	movs	r3, #0
 8005074:	74bb      	strb	r3, [r7, #18]
	mira_write_Tx_payload[3] = 0x00;
 8005076:	2300      	movs	r3, #0
 8005078:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 800507a:	2120      	movs	r1, #32
 800507c:	489e      	ldr	r0, [pc, #632]	; (80052f8 <mira_test_sequence+0x358>)
 800507e:	f003 f9a1 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8005082:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005086:	f002 fa85 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 800508a:	2120      	movs	r1, #32
 800508c:	489a      	ldr	r0, [pc, #616]	; (80052f8 <mira_test_sequence+0x358>)
 800508e:	f003 f999 	bl	80083c4 <HAL_GPIO_TogglePin>


	// Set integration time to 5 seconds
	mira_write_Tx_payload[3] = 0x05;
 8005092:	2305      	movs	r3, #5
 8005094:	74fb      	strb	r3, [r7, #19]
	status = mira_command(huart, WRITE_REGISTER, 0x07, mira_write_Tx_payload, mira_response_Rx, Timeout);
 8005096:	2103      	movs	r1, #3
 8005098:	f107 0210 	add.w	r2, r7, #16
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	9301      	str	r3, [sp, #4]
 80050a0:	f107 0314 	add.w	r3, r7, #20
 80050a4:	9300      	str	r3, [sp, #0]
 80050a6:	4613      	mov	r3, r2
 80050a8:	2207      	movs	r2, #7
 80050aa:	68f8      	ldr	r0, [r7, #12]
 80050ac:	f7ff fe4e 	bl	8004d4c <mira_command>
 80050b0:	4603      	mov	r3, r0
 80050b2:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) {return status;}
 80050b4:	7ffb      	ldrb	r3, [r7, #31]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d001      	beq.n	80050be <mira_test_sequence+0x11e>
 80050ba:	7ffb      	ldrb	r3, [r7, #31]
 80050bc:	e193      	b.n	80053e6 <mira_test_sequence+0x446>
	mira_write_Tx_payload[3] = 0x00;
 80050be:	2300      	movs	r3, #0
 80050c0:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 80050c2:	2120      	movs	r1, #32
 80050c4:	488c      	ldr	r0, [pc, #560]	; (80052f8 <mira_test_sequence+0x358>)
 80050c6:	f003 f97d 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80050ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80050ce:	f002 fa61 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 80050d2:	2120      	movs	r1, #32
 80050d4:	4888      	ldr	r0, [pc, #544]	; (80052f8 <mira_test_sequence+0x358>)
 80050d6:	f003 f975 	bl	80083c4 <HAL_GPIO_TogglePin>

	// Skipping read spectrum status

	// Set test pulser size
	mira_write_Tx_payload[2] = 0x07;
 80050da:	2307      	movs	r3, #7
 80050dc:	74bb      	strb	r3, [r7, #18]
	mira_write_Tx_payload[3] = 0xFF;
 80050de:	23ff      	movs	r3, #255	; 0xff
 80050e0:	74fb      	strb	r3, [r7, #19]
	status = mira_command(huart, WRITE_REGISTER, 0x0D, mira_write_Tx_payload, mira_response_Rx, Timeout);
 80050e2:	2103      	movs	r1, #3
 80050e4:	f107 0210 	add.w	r2, r7, #16
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	9301      	str	r3, [sp, #4]
 80050ec:	f107 0314 	add.w	r3, r7, #20
 80050f0:	9300      	str	r3, [sp, #0]
 80050f2:	4613      	mov	r3, r2
 80050f4:	220d      	movs	r2, #13
 80050f6:	68f8      	ldr	r0, [r7, #12]
 80050f8:	f7ff fe28 	bl	8004d4c <mira_command>
 80050fc:	4603      	mov	r3, r0
 80050fe:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) {return status;}
 8005100:	7ffb      	ldrb	r3, [r7, #31]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <mira_test_sequence+0x16a>
 8005106:	7ffb      	ldrb	r3, [r7, #31]
 8005108:	e16d      	b.n	80053e6 <mira_test_sequence+0x446>
	mira_write_Tx_payload[2] = 0x00;
 800510a:	2300      	movs	r3, #0
 800510c:	74bb      	strb	r3, [r7, #18]
	mira_write_Tx_payload[3] = 0x00;
 800510e:	2300      	movs	r3, #0
 8005110:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 8005112:	2120      	movs	r1, #32
 8005114:	4878      	ldr	r0, [pc, #480]	; (80052f8 <mira_test_sequence+0x358>)
 8005116:	f003 f955 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 800511a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800511e:	f002 fa39 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 8005122:	2120      	movs	r1, #32
 8005124:	4874      	ldr	r0, [pc, #464]	; (80052f8 <mira_test_sequence+0x358>)
 8005126:	f003 f94d 	bl	80083c4 <HAL_GPIO_TogglePin>

	// Activate test pulser
	mira_write_Tx_payload[3] = 0x01;
 800512a:	2301      	movs	r3, #1
 800512c:	74fb      	strb	r3, [r7, #19]
	status = mira_command(huart, WRITE_REGISTER, 0x0C, mira_write_Tx_payload, mira_response_Rx, Timeout);
 800512e:	2103      	movs	r1, #3
 8005130:	f107 0210 	add.w	r2, r7, #16
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	9301      	str	r3, [sp, #4]
 8005138:	f107 0314 	add.w	r3, r7, #20
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	4613      	mov	r3, r2
 8005140:	220c      	movs	r2, #12
 8005142:	68f8      	ldr	r0, [r7, #12]
 8005144:	f7ff fe02 	bl	8004d4c <mira_command>
 8005148:	4603      	mov	r3, r0
 800514a:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) {return status;}
 800514c:	7ffb      	ldrb	r3, [r7, #31]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d001      	beq.n	8005156 <mira_test_sequence+0x1b6>
 8005152:	7ffb      	ldrb	r3, [r7, #31]
 8005154:	e147      	b.n	80053e6 <mira_test_sequence+0x446>
	mira_write_Tx_payload[3] = 0x00;
 8005156:	2300      	movs	r3, #0
 8005158:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 800515a:	2120      	movs	r1, #32
 800515c:	4866      	ldr	r0, [pc, #408]	; (80052f8 <mira_test_sequence+0x358>)
 800515e:	f003 f931 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8005162:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005166:	f002 fa15 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 800516a:	2120      	movs	r1, #32
 800516c:	4862      	ldr	r0, [pc, #392]	; (80052f8 <mira_test_sequence+0x358>)
 800516e:	f003 f929 	bl	80083c4 <HAL_GPIO_TogglePin>

	// Activate analysis using default parameters
	mira_write_Tx_payload[3] = 0x01;
 8005172:	2301      	movs	r3, #1
 8005174:	74fb      	strb	r3, [r7, #19]
	status = mira_command(huart, WRITE_REGISTER, 0x06, mira_write_Tx_payload, mira_response_Rx, Timeout);
 8005176:	2103      	movs	r1, #3
 8005178:	f107 0210 	add.w	r2, r7, #16
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	9301      	str	r3, [sp, #4]
 8005180:	f107 0314 	add.w	r3, r7, #20
 8005184:	9300      	str	r3, [sp, #0]
 8005186:	4613      	mov	r3, r2
 8005188:	2206      	movs	r2, #6
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f7ff fdde 	bl	8004d4c <mira_command>
 8005190:	4603      	mov	r3, r0
 8005192:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) {return status;}
 8005194:	7ffb      	ldrb	r3, [r7, #31]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <mira_test_sequence+0x1fe>
 800519a:	7ffb      	ldrb	r3, [r7, #31]
 800519c:	e123      	b.n	80053e6 <mira_test_sequence+0x446>
	mira_write_Tx_payload[3] = 0x00;
 800519e:	2300      	movs	r3, #0
 80051a0:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 80051a2:	2120      	movs	r1, #32
 80051a4:	4854      	ldr	r0, [pc, #336]	; (80052f8 <mira_test_sequence+0x358>)
 80051a6:	f003 f90d 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80051aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80051ae:	f002 f9f1 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 80051b2:	2120      	movs	r1, #32
 80051b4:	4850      	ldr	r0, [pc, #320]	; (80052f8 <mira_test_sequence+0x358>)
 80051b6:	f003 f905 	bl	80083c4 <HAL_GPIO_TogglePin>

	// Pause while integration happens
	HAL_Delay(800);
 80051ba:	f44f 7048 	mov.w	r0, #800	; 0x320
 80051be:	f002 f9e9 	bl	8007594 <HAL_Delay>

	// Set test pulser size
	mira_write_Tx_payload[2] = 0x04;
 80051c2:	2304      	movs	r3, #4
 80051c4:	74bb      	strb	r3, [r7, #18]
	mira_write_Tx_payload[3] = 0x00;
 80051c6:	2300      	movs	r3, #0
 80051c8:	74fb      	strb	r3, [r7, #19]
	status = mira_command(huart, WRITE_REGISTER, 0x0D, mira_write_Tx_payload, mira_response_Rx, Timeout);
 80051ca:	2103      	movs	r1, #3
 80051cc:	f107 0210 	add.w	r2, r7, #16
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	9301      	str	r3, [sp, #4]
 80051d4:	f107 0314 	add.w	r3, r7, #20
 80051d8:	9300      	str	r3, [sp, #0]
 80051da:	4613      	mov	r3, r2
 80051dc:	220d      	movs	r2, #13
 80051de:	68f8      	ldr	r0, [r7, #12]
 80051e0:	f7ff fdb4 	bl	8004d4c <mira_command>
 80051e4:	4603      	mov	r3, r0
 80051e6:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) {return status;}
 80051e8:	7ffb      	ldrb	r3, [r7, #31]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d001      	beq.n	80051f2 <mira_test_sequence+0x252>
 80051ee:	7ffb      	ldrb	r3, [r7, #31]
 80051f0:	e0f9      	b.n	80053e6 <mira_test_sequence+0x446>
	mira_write_Tx_payload[2] = 0x00;
 80051f2:	2300      	movs	r3, #0
 80051f4:	74bb      	strb	r3, [r7, #18]
	mira_write_Tx_payload[3] = 0x00;
 80051f6:	2300      	movs	r3, #0
 80051f8:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 80051fa:	2120      	movs	r1, #32
 80051fc:	483e      	ldr	r0, [pc, #248]	; (80052f8 <mira_test_sequence+0x358>)
 80051fe:	f003 f8e1 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8005202:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005206:	f002 f9c5 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 800520a:	2120      	movs	r1, #32
 800520c:	483a      	ldr	r0, [pc, #232]	; (80052f8 <mira_test_sequence+0x358>)
 800520e:	f003 f8d9 	bl	80083c4 <HAL_GPIO_TogglePin>

	// Pause while integration happens
	HAL_Delay(1500);
 8005212:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8005216:	f002 f9bd 	bl	8007594 <HAL_Delay>

	// Set test pulser size
	mira_write_Tx_payload[2] = 0x05;
 800521a:	2305      	movs	r3, #5
 800521c:	74bb      	strb	r3, [r7, #18]
	mira_write_Tx_payload[3] = 0xDC;
 800521e:	23dc      	movs	r3, #220	; 0xdc
 8005220:	74fb      	strb	r3, [r7, #19]
	status = mira_command(huart, WRITE_REGISTER, 0x0D, mira_write_Tx_payload, mira_response_Rx, Timeout);
 8005222:	2103      	movs	r1, #3
 8005224:	f107 0210 	add.w	r2, r7, #16
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	9301      	str	r3, [sp, #4]
 800522c:	f107 0314 	add.w	r3, r7, #20
 8005230:	9300      	str	r3, [sp, #0]
 8005232:	4613      	mov	r3, r2
 8005234:	220d      	movs	r2, #13
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	f7ff fd88 	bl	8004d4c <mira_command>
 800523c:	4603      	mov	r3, r0
 800523e:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) {return status;}
 8005240:	7ffb      	ldrb	r3, [r7, #31]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d001      	beq.n	800524a <mira_test_sequence+0x2aa>
 8005246:	7ffb      	ldrb	r3, [r7, #31]
 8005248:	e0cd      	b.n	80053e6 <mira_test_sequence+0x446>
	mira_write_Tx_payload[2] = 0x00;
 800524a:	2300      	movs	r3, #0
 800524c:	74bb      	strb	r3, [r7, #18]
	mira_write_Tx_payload[3] = 0x00;
 800524e:	2300      	movs	r3, #0
 8005250:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 8005252:	2120      	movs	r1, #32
 8005254:	4828      	ldr	r0, [pc, #160]	; (80052f8 <mira_test_sequence+0x358>)
 8005256:	f003 f8b5 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 800525a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800525e:	f002 f999 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 8005262:	2120      	movs	r1, #32
 8005264:	4824      	ldr	r0, [pc, #144]	; (80052f8 <mira_test_sequence+0x358>)
 8005266:	f003 f8ad 	bl	80083c4 <HAL_GPIO_TogglePin>

	// Pause while integration happens
	HAL_Delay(1000);
 800526a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800526e:	f002 f991 	bl	8007594 <HAL_Delay>

	// Set test pulser size
	mira_write_Tx_payload[2] = 0x09;
 8005272:	2309      	movs	r3, #9
 8005274:	74bb      	strb	r3, [r7, #18]
	mira_write_Tx_payload[3] = 0xC4;
 8005276:	23c4      	movs	r3, #196	; 0xc4
 8005278:	74fb      	strb	r3, [r7, #19]
	status = mira_command(huart, WRITE_REGISTER, 0x0D, mira_write_Tx_payload, mira_response_Rx, Timeout);
 800527a:	2103      	movs	r1, #3
 800527c:	f107 0210 	add.w	r2, r7, #16
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	9301      	str	r3, [sp, #4]
 8005284:	f107 0314 	add.w	r3, r7, #20
 8005288:	9300      	str	r3, [sp, #0]
 800528a:	4613      	mov	r3, r2
 800528c:	220d      	movs	r2, #13
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f7ff fd5c 	bl	8004d4c <mira_command>
 8005294:	4603      	mov	r3, r0
 8005296:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) {return status;}
 8005298:	7ffb      	ldrb	r3, [r7, #31]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <mira_test_sequence+0x302>
 800529e:	7ffb      	ldrb	r3, [r7, #31]
 80052a0:	e0a1      	b.n	80053e6 <mira_test_sequence+0x446>
	mira_write_Tx_payload[2] = 0x00;
 80052a2:	2300      	movs	r3, #0
 80052a4:	74bb      	strb	r3, [r7, #18]
	mira_write_Tx_payload[3] = 0x00;
 80052a6:	2300      	movs	r3, #0
 80052a8:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 80052aa:	2120      	movs	r1, #32
 80052ac:	4812      	ldr	r0, [pc, #72]	; (80052f8 <mira_test_sequence+0x358>)
 80052ae:	f003 f889 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80052b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80052b6:	f002 f96d 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 80052ba:	2120      	movs	r1, #32
 80052bc:	480e      	ldr	r0, [pc, #56]	; (80052f8 <mira_test_sequence+0x358>)
 80052be:	f003 f881 	bl	80083c4 <HAL_GPIO_TogglePin>

	// Pause while integration happens
	HAL_Delay(500);
 80052c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80052c6:	f002 f965 	bl	8007594 <HAL_Delay>

	// Set test pulser size
	mira_write_Tx_payload[3] = 0x00;
 80052ca:	2300      	movs	r3, #0
 80052cc:	74fb      	strb	r3, [r7, #19]
	status = mira_command(huart, WRITE_REGISTER, 0x0D, mira_write_Tx_payload, mira_response_Rx, Timeout);
 80052ce:	2103      	movs	r1, #3
 80052d0:	f107 0210 	add.w	r2, r7, #16
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	9301      	str	r3, [sp, #4]
 80052d8:	f107 0314 	add.w	r3, r7, #20
 80052dc:	9300      	str	r3, [sp, #0]
 80052de:	4613      	mov	r3, r2
 80052e0:	220d      	movs	r2, #13
 80052e2:	68f8      	ldr	r0, [r7, #12]
 80052e4:	f7ff fd32 	bl	8004d4c <mira_command>
 80052e8:	4603      	mov	r3, r0
 80052ea:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) {return status;}
 80052ec:	7ffb      	ldrb	r3, [r7, #31]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d004      	beq.n	80052fc <mira_test_sequence+0x35c>
 80052f2:	7ffb      	ldrb	r3, [r7, #31]
 80052f4:	e077      	b.n	80053e6 <mira_test_sequence+0x446>
 80052f6:	bf00      	nop
 80052f8:	48000c00 	.word	0x48000c00
	mira_write_Tx_payload[3] = 0x00;
 80052fc:	2300      	movs	r3, #0
 80052fe:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 8005300:	2120      	movs	r1, #32
 8005302:	483b      	ldr	r0, [pc, #236]	; (80053f0 <mira_test_sequence+0x450>)
 8005304:	f003 f85e 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8005308:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800530c:	f002 f942 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 8005310:	2120      	movs	r1, #32
 8005312:	4837      	ldr	r0, [pc, #220]	; (80053f0 <mira_test_sequence+0x450>)
 8005314:	f003 f856 	bl	80083c4 <HAL_GPIO_TogglePin>

	// Pause while integration happens
	HAL_Delay(1200);
 8005318:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 800531c:	f002 f93a 	bl	8007594 <HAL_Delay>

	// Skipping read spectrum status

	// Read spectrum
	status = mira_science_data(huart, science_Rx, response_Rx, 5000);
 8005320:	f241 3388 	movw	r3, #5000	; 0x1388
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	68b9      	ldr	r1, [r7, #8]
 8005328:	68f8      	ldr	r0, [r7, #12]
 800532a:	f7ff fdfd 	bl	8004f28 <mira_science_data>
 800532e:	4603      	mov	r3, r0
 8005330:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) {return status;}
 8005332:	7ffb      	ldrb	r3, [r7, #31]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d001      	beq.n	800533c <mira_test_sequence+0x39c>
 8005338:	7ffb      	ldrb	r3, [r7, #31]
 800533a:	e054      	b.n	80053e6 <mira_test_sequence+0x446>

	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 800533c:	2120      	movs	r1, #32
 800533e:	482c      	ldr	r0, [pc, #176]	; (80053f0 <mira_test_sequence+0x450>)
 8005340:	f003 f840 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8005344:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005348:	f002 f924 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 800534c:	2120      	movs	r1, #32
 800534e:	4828      	ldr	r0, [pc, #160]	; (80053f0 <mira_test_sequence+0x450>)
 8005350:	f003 f838 	bl	80083c4 <HAL_GPIO_TogglePin>

	// Deactivate analysis
	mira_write_Tx_payload[3] = 0x00;
 8005354:	2300      	movs	r3, #0
 8005356:	74fb      	strb	r3, [r7, #19]
	status = mira_command(huart, WRITE_REGISTER, 0x06, mira_write_Tx_payload, mira_response_Rx, Timeout);
 8005358:	2103      	movs	r1, #3
 800535a:	f107 0210 	add.w	r2, r7, #16
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	9301      	str	r3, [sp, #4]
 8005362:	f107 0314 	add.w	r3, r7, #20
 8005366:	9300      	str	r3, [sp, #0]
 8005368:	4613      	mov	r3, r2
 800536a:	2206      	movs	r2, #6
 800536c:	68f8      	ldr	r0, [r7, #12]
 800536e:	f7ff fced 	bl	8004d4c <mira_command>
 8005372:	4603      	mov	r3, r0
 8005374:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) {return status;}
 8005376:	7ffb      	ldrb	r3, [r7, #31]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d001      	beq.n	8005380 <mira_test_sequence+0x3e0>
 800537c:	7ffb      	ldrb	r3, [r7, #31]
 800537e:	e032      	b.n	80053e6 <mira_test_sequence+0x446>
	mira_write_Tx_payload[3] = 0x00;
 8005380:	2300      	movs	r3, #0
 8005382:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 8005384:	2120      	movs	r1, #32
 8005386:	481a      	ldr	r0, [pc, #104]	; (80053f0 <mira_test_sequence+0x450>)
 8005388:	f003 f81c 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 800538c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005390:	f002 f900 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 8005394:	2120      	movs	r1, #32
 8005396:	4816      	ldr	r0, [pc, #88]	; (80053f0 <mira_test_sequence+0x450>)
 8005398:	f003 f814 	bl	80083c4 <HAL_GPIO_TogglePin>

	// Deactivate test pulser
	mira_write_Tx_payload[3] = 0x00;
 800539c:	2300      	movs	r3, #0
 800539e:	74fb      	strb	r3, [r7, #19]
	status = mira_command(huart, WRITE_REGISTER, 0x0C, mira_write_Tx_payload, mira_response_Rx, Timeout);
 80053a0:	2103      	movs	r1, #3
 80053a2:	f107 0210 	add.w	r2, r7, #16
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	9301      	str	r3, [sp, #4]
 80053aa:	f107 0314 	add.w	r3, r7, #20
 80053ae:	9300      	str	r3, [sp, #0]
 80053b0:	4613      	mov	r3, r2
 80053b2:	220c      	movs	r2, #12
 80053b4:	68f8      	ldr	r0, [r7, #12]
 80053b6:	f7ff fcc9 	bl	8004d4c <mira_command>
 80053ba:	4603      	mov	r3, r0
 80053bc:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) {return status;}
 80053be:	7ffb      	ldrb	r3, [r7, #31]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d001      	beq.n	80053c8 <mira_test_sequence+0x428>
 80053c4:	7ffb      	ldrb	r3, [r7, #31]
 80053c6:	e00e      	b.n	80053e6 <mira_test_sequence+0x446>
	mira_write_Tx_payload[3] = 0x00;
 80053c8:	2300      	movs	r3, #0
 80053ca:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 80053cc:	2120      	movs	r1, #32
 80053ce:	4808      	ldr	r0, [pc, #32]	; (80053f0 <mira_test_sequence+0x450>)
 80053d0:	f002 fff8 	bl	80083c4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80053d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80053d8:	f002 f8dc 	bl	8007594 <HAL_Delay>
		HAL_GPIO_TogglePin (LED2_GPIO_Port, LED2_Pin);
 80053dc:	2120      	movs	r1, #32
 80053de:	4804      	ldr	r0, [pc, #16]	; (80053f0 <mira_test_sequence+0x450>)
 80053e0:	f002 fff0 	bl	80083c4 <HAL_GPIO_TogglePin>

	return status;
 80053e4:	7ffb      	ldrb	r3, [r7, #31]

}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3720      	adds	r7, #32
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	48000c00 	.word	0x48000c00

080053f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053fa:	4b0f      	ldr	r3, [pc, #60]	; (8005438 <HAL_MspInit+0x44>)
 80053fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053fe:	4a0e      	ldr	r2, [pc, #56]	; (8005438 <HAL_MspInit+0x44>)
 8005400:	f043 0301 	orr.w	r3, r3, #1
 8005404:	6613      	str	r3, [r2, #96]	; 0x60
 8005406:	4b0c      	ldr	r3, [pc, #48]	; (8005438 <HAL_MspInit+0x44>)
 8005408:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	607b      	str	r3, [r7, #4]
 8005410:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005412:	4b09      	ldr	r3, [pc, #36]	; (8005438 <HAL_MspInit+0x44>)
 8005414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005416:	4a08      	ldr	r2, [pc, #32]	; (8005438 <HAL_MspInit+0x44>)
 8005418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800541c:	6593      	str	r3, [r2, #88]	; 0x58
 800541e:	4b06      	ldr	r3, [pc, #24]	; (8005438 <HAL_MspInit+0x44>)
 8005420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005426:	603b      	str	r3, [r7, #0]
 8005428:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800542a:	bf00      	nop
 800542c:	370c      	adds	r7, #12
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	40021000 	.word	0x40021000

0800543c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b0ae      	sub	sp, #184	; 0xb8
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005444:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005448:	2200      	movs	r2, #0
 800544a:	601a      	str	r2, [r3, #0]
 800544c:	605a      	str	r2, [r3, #4]
 800544e:	609a      	str	r2, [r3, #8]
 8005450:	60da      	str	r2, [r3, #12]
 8005452:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005454:	f107 0310 	add.w	r3, r7, #16
 8005458:	2294      	movs	r2, #148	; 0x94
 800545a:	2100      	movs	r1, #0
 800545c:	4618      	mov	r0, r3
 800545e:	f014 fbfd 	bl	8019c5c <memset>
  if(hi2c->Instance==I2C1)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a21      	ldr	r2, [pc, #132]	; (80054ec <HAL_I2C_MspInit+0xb0>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d13a      	bne.n	80054e2 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800546c:	2340      	movs	r3, #64	; 0x40
 800546e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005470:	2300      	movs	r3, #0
 8005472:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005474:	f107 0310 	add.w	r3, r7, #16
 8005478:	4618      	mov	r0, r3
 800547a:	f006 fb43 	bl	800bb04 <HAL_RCCEx_PeriphCLKConfig>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	d001      	beq.n	8005488 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8005484:	f7ff fbb6 	bl	8004bf4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005488:	4b19      	ldr	r3, [pc, #100]	; (80054f0 <HAL_I2C_MspInit+0xb4>)
 800548a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800548c:	4a18      	ldr	r2, [pc, #96]	; (80054f0 <HAL_I2C_MspInit+0xb4>)
 800548e:	f043 0302 	orr.w	r3, r3, #2
 8005492:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005494:	4b16      	ldr	r3, [pc, #88]	; (80054f0 <HAL_I2C_MspInit+0xb4>)
 8005496:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005498:	f003 0302 	and.w	r3, r3, #2
 800549c:	60fb      	str	r3, [r7, #12]
 800549e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80054a0:	23c0      	movs	r3, #192	; 0xc0
 80054a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80054a6:	2312      	movs	r3, #18
 80054a8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054ac:	2300      	movs	r3, #0
 80054ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054b2:	2303      	movs	r3, #3
 80054b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80054b8:	2304      	movs	r3, #4
 80054ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054be:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80054c2:	4619      	mov	r1, r3
 80054c4:	480b      	ldr	r0, [pc, #44]	; (80054f4 <HAL_I2C_MspInit+0xb8>)
 80054c6:	f002 fcc9 	bl	8007e5c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80054ca:	4b09      	ldr	r3, [pc, #36]	; (80054f0 <HAL_I2C_MspInit+0xb4>)
 80054cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054ce:	4a08      	ldr	r2, [pc, #32]	; (80054f0 <HAL_I2C_MspInit+0xb4>)
 80054d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80054d4:	6593      	str	r3, [r2, #88]	; 0x58
 80054d6:	4b06      	ldr	r3, [pc, #24]	; (80054f0 <HAL_I2C_MspInit+0xb4>)
 80054d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054de:	60bb      	str	r3, [r7, #8]
 80054e0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80054e2:	bf00      	nop
 80054e4:	37b8      	adds	r7, #184	; 0xb8
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop
 80054ec:	40005400 	.word	0x40005400
 80054f0:	40021000 	.word	0x40021000
 80054f4:	48000400 	.word	0x48000400

080054f8 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a0a      	ldr	r2, [pc, #40]	; (8005530 <HAL_I2C_MspDeInit+0x38>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d10d      	bne.n	8005526 <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800550a:	4b0a      	ldr	r3, [pc, #40]	; (8005534 <HAL_I2C_MspDeInit+0x3c>)
 800550c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800550e:	4a09      	ldr	r2, [pc, #36]	; (8005534 <HAL_I2C_MspDeInit+0x3c>)
 8005510:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005514:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8005516:	2140      	movs	r1, #64	; 0x40
 8005518:	4807      	ldr	r0, [pc, #28]	; (8005538 <HAL_I2C_MspDeInit+0x40>)
 800551a:	f002 fe31 	bl	8008180 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 800551e:	2180      	movs	r1, #128	; 0x80
 8005520:	4805      	ldr	r0, [pc, #20]	; (8005538 <HAL_I2C_MspDeInit+0x40>)
 8005522:	f002 fe2d 	bl	8008180 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8005526:	bf00      	nop
 8005528:	3708      	adds	r7, #8
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	40005400 	.word	0x40005400
 8005534:	40021000 	.word	0x40021000
 8005538:	48000400 	.word	0x48000400

0800553c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b0b0      	sub	sp, #192	; 0xc0
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005544:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005548:	2200      	movs	r2, #0
 800554a:	601a      	str	r2, [r3, #0]
 800554c:	605a      	str	r2, [r3, #4]
 800554e:	609a      	str	r2, [r3, #8]
 8005550:	60da      	str	r2, [r3, #12]
 8005552:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005554:	f107 0318 	add.w	r3, r7, #24
 8005558:	2294      	movs	r2, #148	; 0x94
 800555a:	2100      	movs	r1, #0
 800555c:	4618      	mov	r0, r3
 800555e:	f014 fb7d 	bl	8019c5c <memset>
  if(hsd->Instance==SDMMC1)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a37      	ldr	r2, [pc, #220]	; (8005644 <HAL_SD_MspInit+0x108>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d166      	bne.n	800563a <HAL_SD_MspInit+0xfe>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1;
 800556c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005570:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_HSI48;
 8005572:	2300      	movs	r3, #0
 8005574:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005578:	f107 0318 	add.w	r3, r7, #24
 800557c:	4618      	mov	r0, r3
 800557e:	f006 fac1 	bl	800bb04 <HAL_RCCEx_PeriphCLKConfig>
 8005582:	4603      	mov	r3, r0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d001      	beq.n	800558c <HAL_SD_MspInit+0x50>
    {
      Error_Handler();
 8005588:	f7ff fb34 	bl	8004bf4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800558c:	4b2e      	ldr	r3, [pc, #184]	; (8005648 <HAL_SD_MspInit+0x10c>)
 800558e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005590:	4a2d      	ldr	r2, [pc, #180]	; (8005648 <HAL_SD_MspInit+0x10c>)
 8005592:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005596:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005598:	4b2b      	ldr	r3, [pc, #172]	; (8005648 <HAL_SD_MspInit+0x10c>)
 800559a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800559c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055a0:	617b      	str	r3, [r7, #20]
 80055a2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80055a4:	4b28      	ldr	r3, [pc, #160]	; (8005648 <HAL_SD_MspInit+0x10c>)
 80055a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055a8:	4a27      	ldr	r2, [pc, #156]	; (8005648 <HAL_SD_MspInit+0x10c>)
 80055aa:	f043 0304 	orr.w	r3, r3, #4
 80055ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80055b0:	4b25      	ldr	r3, [pc, #148]	; (8005648 <HAL_SD_MspInit+0x10c>)
 80055b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055b4:	f003 0304 	and.w	r3, r3, #4
 80055b8:	613b      	str	r3, [r7, #16]
 80055ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80055bc:	4b22      	ldr	r3, [pc, #136]	; (8005648 <HAL_SD_MspInit+0x10c>)
 80055be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055c0:	4a21      	ldr	r2, [pc, #132]	; (8005648 <HAL_SD_MspInit+0x10c>)
 80055c2:	f043 0308 	orr.w	r3, r3, #8
 80055c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80055c8:	4b1f      	ldr	r3, [pc, #124]	; (8005648 <HAL_SD_MspInit+0x10c>)
 80055ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055cc:	f003 0308 	and.w	r3, r3, #8
 80055d0:	60fb      	str	r3, [r7, #12]
 80055d2:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80055d4:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80055d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055dc:	2302      	movs	r3, #2
 80055de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055e2:	2300      	movs	r3, #0
 80055e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055e8:	2303      	movs	r3, #3
 80055ea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80055ee:	230c      	movs	r3, #12
 80055f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055f4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80055f8:	4619      	mov	r1, r3
 80055fa:	4814      	ldr	r0, [pc, #80]	; (800564c <HAL_SD_MspInit+0x110>)
 80055fc:	f002 fc2e 	bl	8007e5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005600:	2304      	movs	r3, #4
 8005602:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005606:	2302      	movs	r3, #2
 8005608:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800560c:	2300      	movs	r3, #0
 800560e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005612:	2303      	movs	r3, #3
 8005614:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8005618:	230c      	movs	r3, #12
 800561a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800561e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005622:	4619      	mov	r1, r3
 8005624:	480a      	ldr	r0, [pc, #40]	; (8005650 <HAL_SD_MspInit+0x114>)
 8005626:	f002 fc19 	bl	8007e5c <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 800562a:	2200      	movs	r2, #0
 800562c:	2100      	movs	r1, #0
 800562e:	2031      	movs	r0, #49	; 0x31
 8005630:	f002 f8af 	bl	8007792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8005634:	2031      	movs	r0, #49	; 0x31
 8005636:	f002 f8c8 	bl	80077ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 800563a:	bf00      	nop
 800563c:	37c0      	adds	r7, #192	; 0xc0
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	50062400 	.word	0x50062400
 8005648:	40021000 	.word	0x40021000
 800564c:	48000800 	.word	0x48000800
 8005650:	48000c00 	.word	0x48000c00

08005654 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b08a      	sub	sp, #40	; 0x28
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800565c:	f107 0314 	add.w	r3, r7, #20
 8005660:	2200      	movs	r2, #0
 8005662:	601a      	str	r2, [r3, #0]
 8005664:	605a      	str	r2, [r3, #4]
 8005666:	609a      	str	r2, [r3, #8]
 8005668:	60da      	str	r2, [r3, #12]
 800566a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a17      	ldr	r2, [pc, #92]	; (80056d0 <HAL_SPI_MspInit+0x7c>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d128      	bne.n	80056c8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005676:	4b17      	ldr	r3, [pc, #92]	; (80056d4 <HAL_SPI_MspInit+0x80>)
 8005678:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800567a:	4a16      	ldr	r2, [pc, #88]	; (80056d4 <HAL_SPI_MspInit+0x80>)
 800567c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005680:	6613      	str	r3, [r2, #96]	; 0x60
 8005682:	4b14      	ldr	r3, [pc, #80]	; (80056d4 <HAL_SPI_MspInit+0x80>)
 8005684:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005686:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800568a:	613b      	str	r3, [r7, #16]
 800568c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800568e:	4b11      	ldr	r3, [pc, #68]	; (80056d4 <HAL_SPI_MspInit+0x80>)
 8005690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005692:	4a10      	ldr	r2, [pc, #64]	; (80056d4 <HAL_SPI_MspInit+0x80>)
 8005694:	f043 0301 	orr.w	r3, r3, #1
 8005698:	64d3      	str	r3, [r2, #76]	; 0x4c
 800569a:	4b0e      	ldr	r3, [pc, #56]	; (80056d4 <HAL_SPI_MspInit+0x80>)
 800569c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800569e:	f003 0301 	and.w	r3, r3, #1
 80056a2:	60fb      	str	r3, [r7, #12]
 80056a4:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|LORA0_SCK_Pin|LORA0_MISO_Pin|LORA0_MOSI_Pin;
 80056a6:	23f0      	movs	r3, #240	; 0xf0
 80056a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056aa:	2302      	movs	r3, #2
 80056ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056ae:	2300      	movs	r3, #0
 80056b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056b2:	2303      	movs	r3, #3
 80056b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80056b6:	2305      	movs	r3, #5
 80056b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056ba:	f107 0314 	add.w	r3, r7, #20
 80056be:	4619      	mov	r1, r3
 80056c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056c4:	f002 fbca 	bl	8007e5c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80056c8:	bf00      	nop
 80056ca:	3728      	adds	r7, #40	; 0x28
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	40013000 	.word	0x40013000
 80056d4:	40021000 	.word	0x40021000

080056d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a0a      	ldr	r2, [pc, #40]	; (8005710 <HAL_TIM_Base_MspInit+0x38>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d10b      	bne.n	8005702 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 80056ea:	4b0a      	ldr	r3, [pc, #40]	; (8005714 <HAL_TIM_Base_MspInit+0x3c>)
 80056ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056ee:	4a09      	ldr	r2, [pc, #36]	; (8005714 <HAL_TIM_Base_MspInit+0x3c>)
 80056f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80056f4:	6613      	str	r3, [r2, #96]	; 0x60
 80056f6:	4b07      	ldr	r3, [pc, #28]	; (8005714 <HAL_TIM_Base_MspInit+0x3c>)
 80056f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056fe:	60fb      	str	r3, [r7, #12]
 8005700:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8005702:	bf00      	nop
 8005704:	3714      	adds	r7, #20
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	40014800 	.word	0x40014800
 8005714:	40021000 	.word	0x40021000

08005718 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b0b0      	sub	sp, #192	; 0xc0
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005720:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005724:	2200      	movs	r2, #0
 8005726:	601a      	str	r2, [r3, #0]
 8005728:	605a      	str	r2, [r3, #4]
 800572a:	609a      	str	r2, [r3, #8]
 800572c:	60da      	str	r2, [r3, #12]
 800572e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005730:	f107 0318 	add.w	r3, r7, #24
 8005734:	2294      	movs	r2, #148	; 0x94
 8005736:	2100      	movs	r1, #0
 8005738:	4618      	mov	r0, r3
 800573a:	f014 fa8f 	bl	8019c5c <memset>
  if(huart->Instance==USART1)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a6d      	ldr	r2, [pc, #436]	; (80058f8 <HAL_UART_MspInit+0x1e0>)
 8005744:	4293      	cmp	r3, r2
 8005746:	f040 8091 	bne.w	800586c <HAL_UART_MspInit+0x154>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800574a:	2301      	movs	r3, #1
 800574c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800574e:	2300      	movs	r3, #0
 8005750:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005752:	f107 0318 	add.w	r3, r7, #24
 8005756:	4618      	mov	r0, r3
 8005758:	f006 f9d4 	bl	800bb04 <HAL_RCCEx_PeriphCLKConfig>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d001      	beq.n	8005766 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005762:	f7ff fa47 	bl	8004bf4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005766:	4b65      	ldr	r3, [pc, #404]	; (80058fc <HAL_UART_MspInit+0x1e4>)
 8005768:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800576a:	4a64      	ldr	r2, [pc, #400]	; (80058fc <HAL_UART_MspInit+0x1e4>)
 800576c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005770:	6613      	str	r3, [r2, #96]	; 0x60
 8005772:	4b62      	ldr	r3, [pc, #392]	; (80058fc <HAL_UART_MspInit+0x1e4>)
 8005774:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005776:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800577a:	617b      	str	r3, [r7, #20]
 800577c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800577e:	4b5f      	ldr	r3, [pc, #380]	; (80058fc <HAL_UART_MspInit+0x1e4>)
 8005780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005782:	4a5e      	ldr	r2, [pc, #376]	; (80058fc <HAL_UART_MspInit+0x1e4>)
 8005784:	f043 0301 	orr.w	r3, r3, #1
 8005788:	64d3      	str	r3, [r2, #76]	; 0x4c
 800578a:	4b5c      	ldr	r3, [pc, #368]	; (80058fc <HAL_UART_MspInit+0x1e4>)
 800578c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800578e:	f003 0301 	and.w	r3, r3, #1
 8005792:	613b      	str	r3, [r7, #16]
 8005794:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 8005796:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800579a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800579e:	2302      	movs	r3, #2
 80057a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057a4:	2300      	movs	r3, #0
 80057a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057aa:	2303      	movs	r3, #3
 80057ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80057b0:	2307      	movs	r3, #7
 80057b2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80057b6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80057ba:	4619      	mov	r1, r3
 80057bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80057c0:	f002 fb4c 	bl	8007e5c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 80057c4:	4b4e      	ldr	r3, [pc, #312]	; (8005900 <HAL_UART_MspInit+0x1e8>)
 80057c6:	4a4f      	ldr	r2, [pc, #316]	; (8005904 <HAL_UART_MspInit+0x1ec>)
 80057c8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80057ca:	4b4d      	ldr	r3, [pc, #308]	; (8005900 <HAL_UART_MspInit+0x1e8>)
 80057cc:	2218      	movs	r2, #24
 80057ce:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80057d0:	4b4b      	ldr	r3, [pc, #300]	; (8005900 <HAL_UART_MspInit+0x1e8>)
 80057d2:	2200      	movs	r2, #0
 80057d4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80057d6:	4b4a      	ldr	r3, [pc, #296]	; (8005900 <HAL_UART_MspInit+0x1e8>)
 80057d8:	2200      	movs	r2, #0
 80057da:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80057dc:	4b48      	ldr	r3, [pc, #288]	; (8005900 <HAL_UART_MspInit+0x1e8>)
 80057de:	2280      	movs	r2, #128	; 0x80
 80057e0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80057e2:	4b47      	ldr	r3, [pc, #284]	; (8005900 <HAL_UART_MspInit+0x1e8>)
 80057e4:	2200      	movs	r2, #0
 80057e6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80057e8:	4b45      	ldr	r3, [pc, #276]	; (8005900 <HAL_UART_MspInit+0x1e8>)
 80057ea:	2200      	movs	r2, #0
 80057ec:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80057ee:	4b44      	ldr	r3, [pc, #272]	; (8005900 <HAL_UART_MspInit+0x1e8>)
 80057f0:	2200      	movs	r2, #0
 80057f2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80057f4:	4b42      	ldr	r3, [pc, #264]	; (8005900 <HAL_UART_MspInit+0x1e8>)
 80057f6:	2200      	movs	r2, #0
 80057f8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80057fa:	4841      	ldr	r0, [pc, #260]	; (8005900 <HAL_UART_MspInit+0x1e8>)
 80057fc:	f002 f800 	bl	8007800 <HAL_DMA_Init>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d001      	beq.n	800580a <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8005806:	f7ff f9f5 	bl	8004bf4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a3c      	ldr	r2, [pc, #240]	; (8005900 <HAL_UART_MspInit+0x1e8>)
 800580e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8005812:	4a3b      	ldr	r2, [pc, #236]	; (8005900 <HAL_UART_MspInit+0x1e8>)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8005818:	4b3b      	ldr	r3, [pc, #236]	; (8005908 <HAL_UART_MspInit+0x1f0>)
 800581a:	4a3c      	ldr	r2, [pc, #240]	; (800590c <HAL_UART_MspInit+0x1f4>)
 800581c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800581e:	4b3a      	ldr	r3, [pc, #232]	; (8005908 <HAL_UART_MspInit+0x1f0>)
 8005820:	2219      	movs	r2, #25
 8005822:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005824:	4b38      	ldr	r3, [pc, #224]	; (8005908 <HAL_UART_MspInit+0x1f0>)
 8005826:	2210      	movs	r2, #16
 8005828:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800582a:	4b37      	ldr	r3, [pc, #220]	; (8005908 <HAL_UART_MspInit+0x1f0>)
 800582c:	2200      	movs	r2, #0
 800582e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005830:	4b35      	ldr	r3, [pc, #212]	; (8005908 <HAL_UART_MspInit+0x1f0>)
 8005832:	2280      	movs	r2, #128	; 0x80
 8005834:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005836:	4b34      	ldr	r3, [pc, #208]	; (8005908 <HAL_UART_MspInit+0x1f0>)
 8005838:	2200      	movs	r2, #0
 800583a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800583c:	4b32      	ldr	r3, [pc, #200]	; (8005908 <HAL_UART_MspInit+0x1f0>)
 800583e:	2200      	movs	r2, #0
 8005840:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8005842:	4b31      	ldr	r3, [pc, #196]	; (8005908 <HAL_UART_MspInit+0x1f0>)
 8005844:	2200      	movs	r2, #0
 8005846:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005848:	4b2f      	ldr	r3, [pc, #188]	; (8005908 <HAL_UART_MspInit+0x1f0>)
 800584a:	2200      	movs	r2, #0
 800584c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800584e:	482e      	ldr	r0, [pc, #184]	; (8005908 <HAL_UART_MspInit+0x1f0>)
 8005850:	f001 ffd6 	bl	8007800 <HAL_DMA_Init>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d001      	beq.n	800585e <HAL_UART_MspInit+0x146>
    {
      Error_Handler();
 800585a:	f7ff f9cb 	bl	8004bf4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a29      	ldr	r2, [pc, #164]	; (8005908 <HAL_UART_MspInit+0x1f0>)
 8005862:	67da      	str	r2, [r3, #124]	; 0x7c
 8005864:	4a28      	ldr	r2, [pc, #160]	; (8005908 <HAL_UART_MspInit+0x1f0>)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800586a:	e040      	b.n	80058ee <HAL_UART_MspInit+0x1d6>
  else if(huart->Instance==USART2)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a27      	ldr	r2, [pc, #156]	; (8005910 <HAL_UART_MspInit+0x1f8>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d13b      	bne.n	80058ee <HAL_UART_MspInit+0x1d6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005876:	2302      	movs	r3, #2
 8005878:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800587a:	2300      	movs	r3, #0
 800587c:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800587e:	f107 0318 	add.w	r3, r7, #24
 8005882:	4618      	mov	r0, r3
 8005884:	f006 f93e 	bl	800bb04 <HAL_RCCEx_PeriphCLKConfig>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <HAL_UART_MspInit+0x17a>
      Error_Handler();
 800588e:	f7ff f9b1 	bl	8004bf4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005892:	4b1a      	ldr	r3, [pc, #104]	; (80058fc <HAL_UART_MspInit+0x1e4>)
 8005894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005896:	4a19      	ldr	r2, [pc, #100]	; (80058fc <HAL_UART_MspInit+0x1e4>)
 8005898:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800589c:	6593      	str	r3, [r2, #88]	; 0x58
 800589e:	4b17      	ldr	r3, [pc, #92]	; (80058fc <HAL_UART_MspInit+0x1e4>)
 80058a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058a6:	60fb      	str	r3, [r7, #12]
 80058a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058aa:	4b14      	ldr	r3, [pc, #80]	; (80058fc <HAL_UART_MspInit+0x1e4>)
 80058ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058ae:	4a13      	ldr	r2, [pc, #76]	; (80058fc <HAL_UART_MspInit+0x1e4>)
 80058b0:	f043 0301 	orr.w	r3, r3, #1
 80058b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80058b6:	4b11      	ldr	r3, [pc, #68]	; (80058fc <HAL_UART_MspInit+0x1e4>)
 80058b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058ba:	f003 0301 	and.w	r3, r3, #1
 80058be:	60bb      	str	r3, [r7, #8]
 80058c0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 80058c2:	230c      	movs	r3, #12
 80058c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058c8:	2302      	movs	r3, #2
 80058ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058ce:	2300      	movs	r3, #0
 80058d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80058d4:	2303      	movs	r3, #3
 80058d6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80058da:	2307      	movs	r3, #7
 80058dc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058e0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80058e4:	4619      	mov	r1, r3
 80058e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80058ea:	f002 fab7 	bl	8007e5c <HAL_GPIO_Init>
}
 80058ee:	bf00      	nop
 80058f0:	37c0      	adds	r7, #192	; 0xc0
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	40013800 	.word	0x40013800
 80058fc:	40021000 	.word	0x40021000
 8005900:	200007f4 	.word	0x200007f4
 8005904:	40020008 	.word	0x40020008
 8005908:	20000854 	.word	0x20000854
 800590c:	4002001c 	.word	0x4002001c
 8005910:	40004400 	.word	0x40004400

08005914 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8005918:	f006 f818 	bl	800b94c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 800591c:	e7fe      	b.n	800591c <NMI_Handler+0x8>

0800591e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800591e:	b480      	push	{r7}
 8005920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005922:	e7fe      	b.n	8005922 <HardFault_Handler+0x4>

08005924 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005924:	b480      	push	{r7}
 8005926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005928:	e7fe      	b.n	8005928 <MemManage_Handler+0x4>

0800592a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800592a:	b480      	push	{r7}
 800592c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800592e:	e7fe      	b.n	800592e <BusFault_Handler+0x4>

08005930 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005930:	b480      	push	{r7}
 8005932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005934:	e7fe      	b.n	8005934 <UsageFault_Handler+0x4>

08005936 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005936:	b480      	push	{r7}
 8005938:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800593a:	bf00      	nop
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr

08005944 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005944:	b480      	push	{r7}
 8005946:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005948:	bf00      	nop
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr

08005952 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005952:	b480      	push	{r7}
 8005954:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005956:	bf00      	nop
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005964:	f001 fdf6 	bl	8007554 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005968:	bf00      	nop
 800596a:	bd80      	pop	{r7, pc}

0800596c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005970:	4802      	ldr	r0, [pc, #8]	; (800597c <DMA1_Channel1_IRQHandler+0x10>)
 8005972:	f002 f923 	bl	8007bbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005976:	bf00      	nop
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	200007f4 	.word	0x200007f4

08005980 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005984:	4802      	ldr	r0, [pc, #8]	; (8005990 <DMA1_Channel2_IRQHandler+0x10>)
 8005986:	f002 f919 	bl	8007bbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800598a:	bf00      	nop
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	20000854 	.word	0x20000854

08005994 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	if (tick) {tick--;}
 8005998:	4b14      	ldr	r3, [pc, #80]	; (80059ec <TIM1_TRG_COM_TIM17_IRQHandler+0x58>)
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	b2db      	uxtb	r3, r3
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d006      	beq.n	80059b0 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>
 80059a2:	4b12      	ldr	r3, [pc, #72]	; (80059ec <TIM1_TRG_COM_TIM17_IRQHandler+0x58>)
 80059a4:	781b      	ldrb	r3, [r3, #0]
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	3b01      	subs	r3, #1
 80059aa:	b2da      	uxtb	r2, r3
 80059ac:	4b0f      	ldr	r3, [pc, #60]	; (80059ec <TIM1_TRG_COM_TIM17_IRQHandler+0x58>)
 80059ae:	701a      	strb	r2, [r3, #0]
	if (tickGPS) {tickGPS--;}
 80059b0:	4b0f      	ldr	r3, [pc, #60]	; (80059f0 <TIM1_TRG_COM_TIM17_IRQHandler+0x5c>)
 80059b2:	781b      	ldrb	r3, [r3, #0]
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d006      	beq.n	80059c8 <TIM1_TRG_COM_TIM17_IRQHandler+0x34>
 80059ba:	4b0d      	ldr	r3, [pc, #52]	; (80059f0 <TIM1_TRG_COM_TIM17_IRQHandler+0x5c>)
 80059bc:	781b      	ldrb	r3, [r3, #0]
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	3b01      	subs	r3, #1
 80059c2:	b2da      	uxtb	r2, r3
 80059c4:	4b0a      	ldr	r3, [pc, #40]	; (80059f0 <TIM1_TRG_COM_TIM17_IRQHandler+0x5c>)
 80059c6:	701a      	strb	r2, [r3, #0]
	if (tickSync) {tickSync--;}
 80059c8:	4b0a      	ldr	r3, [pc, #40]	; (80059f4 <TIM1_TRG_COM_TIM17_IRQHandler+0x60>)
 80059ca:	781b      	ldrb	r3, [r3, #0]
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d006      	beq.n	80059e0 <TIM1_TRG_COM_TIM17_IRQHandler+0x4c>
 80059d2:	4b08      	ldr	r3, [pc, #32]	; (80059f4 <TIM1_TRG_COM_TIM17_IRQHandler+0x60>)
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	3b01      	subs	r3, #1
 80059da:	b2da      	uxtb	r2, r3
 80059dc:	4b05      	ldr	r3, [pc, #20]	; (80059f4 <TIM1_TRG_COM_TIM17_IRQHandler+0x60>)
 80059de:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80059e0:	4805      	ldr	r0, [pc, #20]	; (80059f8 <TIM1_TRG_COM_TIM17_IRQHandler+0x64>)
 80059e2:	f00a fcb6 	bl	8010352 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80059e6:	bf00      	nop
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	20000f00 	.word	0x20000f00
 80059f0:	20000f01 	.word	0x20000f01
 80059f4:	20000f02 	.word	0x20000f02
 80059f8:	20000680 	.word	0x20000680

080059fc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	af00      	add	r7, sp, #0
//		if (mira_rxBuffer == mira_rxBuffer1) {mira_rxBuffer = mira_rxBuffer2;}
//		else {mira_rxBuffer = mira_rxBuffer1;}
//		HAL_GPIO_TogglePin (LED1_GPIO_Port, LED1_Pin);
//	}
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005a00:	4802      	ldr	r0, [pc, #8]	; (8005a0c <USART1_IRQHandler+0x10>)
 8005a02:	f00b fb8d 	bl	8011120 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005a06:	bf00      	nop
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	200006cc 	.word	0x200006cc

08005a10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	char c = huart2.Instance->RDR;
 8005a16:	4b22      	ldr	r3, [pc, #136]	; (8005aa0 <USART2_IRQHandler+0x90>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	71fb      	strb	r3, [r7, #7]
	if (gps_rxBufferPos < gps_RXBUFSIZE - 1)
 8005a20:	4b20      	ldr	r3, [pc, #128]	; (8005aa4 <USART2_IRQHandler+0x94>)
 8005a22:	781b      	ldrb	r3, [r3, #0]
	{ gps_rxBuffer[gps_rxBufferPos++] = (uint8_t) c; }
 8005a24:	4b20      	ldr	r3, [pc, #128]	; (8005aa8 <USART2_IRQHandler+0x98>)
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	4b1e      	ldr	r3, [pc, #120]	; (8005aa4 <USART2_IRQHandler+0x94>)
 8005a2a:	781b      	ldrb	r3, [r3, #0]
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	1c59      	adds	r1, r3, #1
 8005a30:	b2c8      	uxtb	r0, r1
 8005a32:	491c      	ldr	r1, [pc, #112]	; (8005aa4 <USART2_IRQHandler+0x94>)
 8005a34:	7008      	strb	r0, [r1, #0]
 8005a36:	4413      	add	r3, r2
 8005a38:	79fa      	ldrb	r2, [r7, #7]
 8005a3a:	701a      	strb	r2, [r3, #0]

	if ((c == '\n') && (gps_send_ready))// && (tickGPS == 0))// && (tickGPS == 0)) //(c == '\r') ||
 8005a3c:	79fb      	ldrb	r3, [r7, #7]
 8005a3e:	2b0a      	cmp	r3, #10
 8005a40:	d126      	bne.n	8005a90 <USART2_IRQHandler+0x80>
 8005a42:	4b1a      	ldr	r3, [pc, #104]	; (8005aac <USART2_IRQHandler+0x9c>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d022      	beq.n	8005a90 <USART2_IRQHandler+0x80>
	{
		//tickGPS = 1;
		gps_rxBuffer[gps_rxBufferPos] = 0;
 8005a4a:	4b17      	ldr	r3, [pc, #92]	; (8005aa8 <USART2_IRQHandler+0x98>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a15      	ldr	r2, [pc, #84]	; (8005aa4 <USART2_IRQHandler+0x94>)
 8005a50:	7812      	ldrb	r2, [r2, #0]
 8005a52:	b2d2      	uxtb	r2, r2
 8005a54:	4413      	add	r3, r2
 8005a56:	2200      	movs	r2, #0
 8005a58:	701a      	strb	r2, [r3, #0]
		gps_data_ready |= 1;
 8005a5a:	4b15      	ldr	r3, [pc, #84]	; (8005ab0 <USART2_IRQHandler+0xa0>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f043 0301 	orr.w	r3, r3, #1
 8005a62:	4a13      	ldr	r2, [pc, #76]	; (8005ab0 <USART2_IRQHandler+0xa0>)
 8005a64:	6013      	str	r3, [r2, #0]
		gps_send_ready ^= 1;
 8005a66:	4b11      	ldr	r3, [pc, #68]	; (8005aac <USART2_IRQHandler+0x9c>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f083 0301 	eor.w	r3, r3, #1
 8005a6e:	4a0f      	ldr	r2, [pc, #60]	; (8005aac <USART2_IRQHandler+0x9c>)
 8005a70:	6013      	str	r3, [r2, #0]
		gps_rxBufferPos = 0;
 8005a72:	4b0c      	ldr	r3, [pc, #48]	; (8005aa4 <USART2_IRQHandler+0x94>)
 8005a74:	2200      	movs	r2, #0
 8005a76:	701a      	strb	r2, [r3, #0]
		if (gps_rxBuffer == gps_rxBuffer1) {gps_rxBuffer = gps_rxBuffer2;}
 8005a78:	4b0b      	ldr	r3, [pc, #44]	; (8005aa8 <USART2_IRQHandler+0x98>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a0d      	ldr	r2, [pc, #52]	; (8005ab4 <USART2_IRQHandler+0xa4>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d103      	bne.n	8005a8a <USART2_IRQHandler+0x7a>
 8005a82:	4b09      	ldr	r3, [pc, #36]	; (8005aa8 <USART2_IRQHandler+0x98>)
 8005a84:	4a0c      	ldr	r2, [pc, #48]	; (8005ab8 <USART2_IRQHandler+0xa8>)
 8005a86:	601a      	str	r2, [r3, #0]
 8005a88:	e002      	b.n	8005a90 <USART2_IRQHandler+0x80>
		else {gps_rxBuffer = gps_rxBuffer1;}
 8005a8a:	4b07      	ldr	r3, [pc, #28]	; (8005aa8 <USART2_IRQHandler+0x98>)
 8005a8c:	4a09      	ldr	r2, [pc, #36]	; (8005ab4 <USART2_IRQHandler+0xa4>)
 8005a8e:	601a      	str	r2, [r3, #0]

	//HAL_GPIO_TogglePin (LED0_GPIO_Port, LED0_Pin);
	//rchar = huart2.Instance->RDR;

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005a90:	4803      	ldr	r0, [pc, #12]	; (8005aa0 <USART2_IRQHandler+0x90>)
 8005a92:	f00b fb45 	bl	8011120 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
	//ATOMIC_SET_BIT(huart2.Instance->CR3, USART_CR3_EIE);
  /* USER CODE END USART2_IRQn 1 */
}
 8005a96:	bf00      	nop
 8005a98:	3708      	adds	r7, #8
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	20000760 	.word	0x20000760
 8005aa4:	20000ef8 	.word	0x20000ef8
 8005aa8:	20000ef4 	.word	0x20000ef4
 8005aac:	20000000 	.word	0x20000000
 8005ab0:	20000efc 	.word	0x20000efc
 8005ab4:	200008b4 	.word	0x200008b4
 8005ab8:	20000bd4 	.word	0x20000bd4

08005abc <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8005ac0:	4802      	ldr	r0, [pc, #8]	; (8005acc <SDMMC1_IRQHandler+0x10>)
 8005ac2:	f007 ffe3 	bl	800da8c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8005ac6:	bf00      	nop
 8005ac8:	bd80      	pop	{r7, pc}
 8005aca:	bf00      	nop
 8005acc:	2000059c 	.word	0x2000059c

08005ad0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005ad4:	4802      	ldr	r0, [pc, #8]	; (8005ae0 <OTG_FS_IRQHandler+0x10>)
 8005ad6:	f003 ffdd 	bl	8009a94 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005ada:	bf00      	nop
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	20002890 	.word	0x20002890

08005ae4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8005ae8:	4b06      	ldr	r3, [pc, #24]	; (8005b04 <SystemInit+0x20>)
 8005aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005aee:	4a05      	ldr	r2, [pc, #20]	; (8005b04 <SystemInit+0x20>)
 8005af0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005af4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8005af8:	bf00      	nop
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop
 8005b04:	e000ed00 	.word	0xe000ed00

08005b08 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005b08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005b40 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005b0c:	f7ff ffea 	bl	8005ae4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005b10:	480c      	ldr	r0, [pc, #48]	; (8005b44 <LoopForever+0x6>)
  ldr r1, =_edata
 8005b12:	490d      	ldr	r1, [pc, #52]	; (8005b48 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005b14:	4a0d      	ldr	r2, [pc, #52]	; (8005b4c <LoopForever+0xe>)
  movs r3, #0
 8005b16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005b18:	e002      	b.n	8005b20 <LoopCopyDataInit>

08005b1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005b1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005b1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005b1e:	3304      	adds	r3, #4

08005b20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005b20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005b22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005b24:	d3f9      	bcc.n	8005b1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005b26:	4a0a      	ldr	r2, [pc, #40]	; (8005b50 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005b28:	4c0a      	ldr	r4, [pc, #40]	; (8005b54 <LoopForever+0x16>)
  movs r3, #0
 8005b2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005b2c:	e001      	b.n	8005b32 <LoopFillZerobss>

08005b2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005b2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005b30:	3204      	adds	r2, #4

08005b32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005b32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005b34:	d3fb      	bcc.n	8005b2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005b36:	f014 f84f 	bl	8019bd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005b3a:	f7fd fcb5 	bl	80034a8 <main>

08005b3e <LoopForever>:

LoopForever:
    b LoopForever
 8005b3e:	e7fe      	b.n	8005b3e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005b40:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8005b44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005b48:	200002d0 	.word	0x200002d0
  ldr r2, =_sidata
 8005b4c:	0801d6d8 	.word	0x0801d6d8
  ldr r2, =_sbss
 8005b50:	200002d0 	.word	0x200002d0
  ldr r4, =_ebss
 8005b54:	20002fd0 	.word	0x20002fd0

08005b58 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005b58:	e7fe      	b.n	8005b58 <ADC1_IRQHandler>
	...

08005b5c <LSM6DSO_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_RegisterBusIO(LSM6DSO_Object_t *pObj, LSM6DSO_IO_t *pIO)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8005b66:	2300      	movs	r3, #0
 8005b68:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d103      	bne.n	8005b78 <LSM6DSO_RegisterBusIO+0x1c>
  {
    ret = LSM6DSO_ERROR;
 8005b70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005b74:	60fb      	str	r3, [r7, #12]
 8005b76:	e051      	b.n	8005c1c <LSM6DSO_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	685a      	ldr	r2, [r3, #4]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	689a      	ldr	r2, [r3, #8]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	7b1a      	ldrb	r2, [r3, #12]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	691a      	ldr	r2, [r3, #16]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	695a      	ldr	r2, [r3, #20]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	699a      	ldr	r2, [r3, #24]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a1d      	ldr	r2, [pc, #116]	; (8005c28 <LSM6DSO_RegisterBusIO+0xcc>)
 8005bb4:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a1c      	ldr	r2, [pc, #112]	; (8005c2c <LSM6DSO_RegisterBusIO+0xd0>)
 8005bba:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	69da      	ldr	r2, [r3, #28]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d103      	bne.n	8005bda <LSM6DSO_RegisterBusIO+0x7e>
    {
      ret = LSM6DSO_ERROR;
 8005bd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005bd6:	60fb      	str	r3, [r7, #12]
 8005bd8:	e020      	b.n	8005c1c <LSM6DSO_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LSM6DSO_OK)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4798      	blx	r3
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d003      	beq.n	8005bee <LSM6DSO_RegisterBusIO+0x92>
    {
      ret = LSM6DSO_ERROR;
 8005be6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005bea:	60fb      	str	r3, [r7, #12]
 8005bec:	e016      	b.n	8005c1c <LSM6DSO_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSO_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d112      	bne.n	8005c1c <LSM6DSO_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d10d      	bne.n	8005c1c <LSM6DSO_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8005c00:	230c      	movs	r3, #12
 8005c02:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSO_Write_Reg(pObj, LSM6DSO_CTRL3_C, data) != LSM6DSO_OK)
 8005c04:	7afb      	ldrb	r3, [r7, #11]
 8005c06:	461a      	mov	r2, r3
 8005c08:	2112      	movs	r1, #18
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f000 fc98 	bl	8006540 <LSM6DSO_Write_Reg>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d002      	beq.n	8005c1c <LSM6DSO_RegisterBusIO+0xc0>
          {
            ret = LSM6DSO_ERROR;
 8005c16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c1a:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3710      	adds	r7, #16
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	bf00      	nop
 8005c28:	080069e5 	.word	0x080069e5
 8005c2c:	08006a1b 	.word	0x08006a1b

08005c30 <LSM6DSO_Init>:
  * @brief  Initialize the LSM6DSO sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Init(LSM6DSO_Object_t *pObj)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b082      	sub	sp, #8
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  /* Disable I3C */
  if (lsm6dso_i3c_disable_set(&(pObj->Ctx), LSM6DSO_I3C_DISABLE) != LSM6DSO_OK)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	3320      	adds	r3, #32
 8005c3c:	2180      	movs	r1, #128	; 0x80
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f001 fb5e 	bl	8007300 <lsm6dso_i3c_disable_set>
 8005c44:	4603      	mov	r3, r0
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d002      	beq.n	8005c50 <LSM6DSO_Init+0x20>
  {
    return LSM6DSO_ERROR;
 8005c4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c4e:	e060      	b.n	8005d12 <LSM6DSO_Init+0xe2>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dso_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	3320      	adds	r3, #32
 8005c54:	2101      	movs	r1, #1
 8005c56:	4618      	mov	r0, r3
 8005c58:	f001 fb2c 	bl	80072b4 <lsm6dso_auto_increment_set>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d002      	beq.n	8005c68 <LSM6DSO_Init+0x38>
  {
    return LSM6DSO_ERROR;
 8005c62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c66:	e054      	b.n	8005d12 <LSM6DSO_Init+0xe2>
  }

  /* Enable BDU */
  if (lsm6dso_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	3320      	adds	r3, #32
 8005c6c:	2101      	movs	r1, #1
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f001 fa3e 	bl	80070f0 <lsm6dso_block_data_update_set>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d002      	beq.n	8005c80 <LSM6DSO_Init+0x50>
  {
    return LSM6DSO_ERROR;
 8005c7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c7e:	e048      	b.n	8005d12 <LSM6DSO_Init+0xe2>
  }

  /* FIFO mode selection */
  if (lsm6dso_fifo_mode_set(&(pObj->Ctx), LSM6DSO_BYPASS_MODE) != LSM6DSO_OK)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	3320      	adds	r3, #32
 8005c84:	2100      	movs	r1, #0
 8005c86:	4618      	mov	r0, r3
 8005c88:	f001 fb80 	bl	800738c <lsm6dso_fifo_mode_set>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d002      	beq.n	8005c98 <LSM6DSO_Init+0x68>
  {
    return LSM6DSO_ERROR;
 8005c92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c96:	e03c      	b.n	8005d12 <LSM6DSO_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSO_XL_ODR_104Hz;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2204      	movs	r2, #4
 8005c9c:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  /* Output data rate selection - power down. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	3320      	adds	r3, #32
 8005ca4:	2100      	movs	r1, #0
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f000 ff60 	bl	8006b6c <lsm6dso_xl_data_rate_set>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d002      	beq.n	8005cb8 <LSM6DSO_Init+0x88>
  {
    return LSM6DSO_ERROR;
 8005cb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005cb6:	e02c      	b.n	8005d12 <LSM6DSO_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dso_xl_full_scale_set(&(pObj->Ctx), LSM6DSO_2g) != LSM6DSO_OK)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	3320      	adds	r3, #32
 8005cbc:	2100      	movs	r1, #0
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f000 fef6 	bl	8006ab0 <lsm6dso_xl_full_scale_set>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d002      	beq.n	8005cd0 <LSM6DSO_Init+0xa0>
  {
    return LSM6DSO_ERROR;
 8005cca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005cce:	e020      	b.n	8005d12 <LSM6DSO_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSO_GY_ODR_104Hz;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2204      	movs	r2, #4
 8005cd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	3320      	adds	r3, #32
 8005cdc:	2100      	movs	r1, #0
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f001 f8a8 	bl	8006e34 <lsm6dso_gy_data_rate_set>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d002      	beq.n	8005cf0 <LSM6DSO_Init+0xc0>
  {
    return LSM6DSO_ERROR;
 8005cea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005cee:	e010      	b.n	8005d12 <LSM6DSO_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dso_gy_full_scale_set(&(pObj->Ctx), LSM6DSO_2000dps) != LSM6DSO_OK)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	3320      	adds	r3, #32
 8005cf4:	2106      	movs	r1, #6
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f001 f834 	bl	8006d64 <lsm6dso_gy_full_scale_set>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d002      	beq.n	8005d08 <LSM6DSO_Init+0xd8>
  {
    return LSM6DSO_ERROR;
 8005d02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d06:	e004      	b.n	8005d12 <LSM6DSO_Init+0xe2>
  }

  pObj->is_initialized = 1;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LSM6DSO_OK;
 8005d10:	2300      	movs	r3, #0
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3708      	adds	r7, #8
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}

08005d1a <LSM6DSO_ACC_Enable>:
  * @brief  Enable the LSM6DSO accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_Enable(LSM6DSO_Object_t *pObj)
{
 8005d1a:	b580      	push	{r7, lr}
 8005d1c:	b082      	sub	sp, #8
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d101      	bne.n	8005d30 <LSM6DSO_ACC_Enable+0x16>
  {
    return LSM6DSO_OK;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	e014      	b.n	8005d5a <LSM6DSO_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSO_OK)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f103 0220 	add.w	r2, r3, #32
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	4610      	mov	r0, r2
 8005d40:	f000 ff14 	bl	8006b6c <lsm6dso_xl_data_rate_set>
 8005d44:	4603      	mov	r3, r0
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d002      	beq.n	8005d50 <LSM6DSO_ACC_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 8005d4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d4e:	e004      	b.n	8005d5a <LSM6DSO_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LSM6DSO_OK;
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3708      	adds	r7, #8
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}
	...

08005d64 <LSM6DSO_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	3320      	adds	r3, #32
 8005d76:	f107 020b 	add.w	r2, r7, #11
 8005d7a:	4611      	mov	r1, r2
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	f000 febd 	bl	8006afc <lsm6dso_xl_full_scale_get>
 8005d82:	4603      	mov	r3, r0
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d002      	beq.n	8005d8e <LSM6DSO_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 8005d88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d8c:	e023      	b.n	8005dd6 <LSM6DSO_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8005d8e:	7afb      	ldrb	r3, [r7, #11]
 8005d90:	2b03      	cmp	r3, #3
 8005d92:	d81b      	bhi.n	8005dcc <LSM6DSO_ACC_GetSensitivity+0x68>
 8005d94:	a201      	add	r2, pc, #4	; (adr r2, 8005d9c <LSM6DSO_ACC_GetSensitivity+0x38>)
 8005d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d9a:	bf00      	nop
 8005d9c:	08005dad 	.word	0x08005dad
 8005da0:	08005dc5 	.word	0x08005dc5
 8005da4:	08005db5 	.word	0x08005db5
 8005da8:	08005dbd 	.word	0x08005dbd
  {
    case LSM6DSO_2g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_2G;
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	4a0c      	ldr	r2, [pc, #48]	; (8005de0 <LSM6DSO_ACC_GetSensitivity+0x7c>)
 8005db0:	601a      	str	r2, [r3, #0]
      break;
 8005db2:	e00f      	b.n	8005dd4 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_4g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_4G;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	4a0b      	ldr	r2, [pc, #44]	; (8005de4 <LSM6DSO_ACC_GetSensitivity+0x80>)
 8005db8:	601a      	str	r2, [r3, #0]
      break;
 8005dba:	e00b      	b.n	8005dd4 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_8g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_8G;
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	4a0a      	ldr	r2, [pc, #40]	; (8005de8 <LSM6DSO_ACC_GetSensitivity+0x84>)
 8005dc0:	601a      	str	r2, [r3, #0]
      break;
 8005dc2:	e007      	b.n	8005dd4 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_16g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_16G;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	4a09      	ldr	r2, [pc, #36]	; (8005dec <LSM6DSO_ACC_GetSensitivity+0x88>)
 8005dc8:	601a      	str	r2, [r3, #0]
      break;
 8005dca:	e003      	b.n	8005dd4 <LSM6DSO_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSO_ERROR;
 8005dcc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005dd0:	60fb      	str	r3, [r7, #12]
      break;
 8005dd2:	bf00      	nop
  }

  return ret;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3710      	adds	r7, #16
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	bf00      	nop
 8005de0:	3d79db23 	.word	0x3d79db23
 8005de4:	3df9db23 	.word	0x3df9db23
 8005de8:	3e79db23 	.word	0x3e79db23
 8005dec:	3ef9db23 	.word	0x3ef9db23

08005df0 <LSM6DSO_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetOutputDataRate(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b082      	sub	sp, #8
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 8005df8:	ed87 0a00 	vstr	s0, [r7]
  return LSM6DSO_ACC_SetOutputDataRate_With_Mode(pObj, Odr, LSM6DSO_ACC_HIGH_PERFORMANCE_MODE);
 8005dfc:	2100      	movs	r1, #0
 8005dfe:	ed97 0a00 	vldr	s0, [r7]
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 f806 	bl	8005e14 <LSM6DSO_ACC_SetOutputDataRate_With_Mode>
 8005e08:	4603      	mov	r3, r0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3708      	adds	r7, #8
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
	...

08005e14 <LSM6DSO_ACC_SetOutputDataRate_With_Mode>:
  * @param  Mode the accelerometer operating mode
  * @note   This function switches off the gyroscope if Ultra Low Power Mode is set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetOutputDataRate_With_Mode(LSM6DSO_Object_t *pObj, float_t Odr, LSM6DSO_ACC_Operating_Mode_t Mode)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b08c      	sub	sp, #48	; 0x30
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	ed87 0a02 	vstr	s0, [r7, #8]
 8005e20:	460b      	mov	r3, r1
 8005e22:	71fb      	strb	r3, [r7, #7]
  int32_t ret = LSM6DSO_OK;
 8005e24:	2300      	movs	r3, #0
 8005e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  float_t newOdr = Odr;
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	62bb      	str	r3, [r7, #40]	; 0x28

  switch (Mode)
 8005e2c:	79fb      	ldrb	r3, [r7, #7]
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	f000 80ea 	beq.w	8006008 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1f4>
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	f300 8163 	bgt.w	8006100 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ec>
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d002      	beq.n	8005e44 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x30>
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d074      	beq.n	8005f2c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x118>
 8005e42:	e15d      	b.n	8006100 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ec>
    {
      /* We must uncheck Low Power and Ultra Low Power bits if they are enabled */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f103 0020 	add.w	r0, r3, #32
 8005e4a:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8005e4e:	2301      	movs	r3, #1
 8005e50:	2114      	movs	r1, #20
 8005e52:	f000 fdfd 	bl	8006a50 <lsm6dso_read_reg>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d002      	beq.n	8005e62 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x4e>
      {
        return LSM6DSO_ERROR;
 8005e5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005e60:	e16c      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en != 0U)
 8005e62:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005e66:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d025      	beq.n	8005ebc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xa8>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d10b      	bne.n	8005e92 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x7e>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	3320      	adds	r3, #32
 8005e7e:	2100      	movs	r1, #0
 8005e80:	4618      	mov	r0, r3
 8005e82:	f000 fe73 	bl	8006b6c <lsm6dso_xl_data_rate_set>
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d002      	beq.n	8005e92 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x7e>
          {
            return LSM6DSO_ERROR;
 8005e8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005e90:	e154      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 0;
 8005e92:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005e96:	f36f 13c7 	bfc	r3, #7, #1
 8005e9a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f103 0020 	add.w	r0, r3, #32
 8005ea4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	2114      	movs	r1, #20
 8005eac:	f000 fde8 	bl	8006a80 <lsm6dso_write_reg>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d002      	beq.n	8005ebc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xa8>
        {
          return LSM6DSO_ERROR;
 8005eb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005eba:	e13f      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f103 0020 	add.w	r0, r3, #32
 8005ec2:	f107 0220 	add.w	r2, r7, #32
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	2115      	movs	r1, #21
 8005eca:	f000 fdc1 	bl	8006a50 <lsm6dso_read_reg>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d002      	beq.n	8005eda <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xc6>
      {
        return LSM6DSO_ERROR;
 8005ed4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ed8:	e130      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode != 0U)
 8005eda:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005ede:	f003 0310 	and.w	r3, r3, #16
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d014      	beq.n	8005f12 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xfe>
      {
        val2.xl_hm_mode = 0U;
 8005ee8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005eec:	f36f 1304 	bfc	r3, #4, #1
 8005ef0:	f887 3020 	strb.w	r3, [r7, #32]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f103 0020 	add.w	r0, r3, #32
 8005efa:	f107 0220 	add.w	r2, r7, #32
 8005efe:	2301      	movs	r3, #1
 8005f00:	2115      	movs	r1, #21
 8005f02:	f000 fdbd 	bl	8006a80 <lsm6dso_write_reg>
 8005f06:	4603      	mov	r3, r0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d002      	beq.n	8005f12 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xfe>
        {
          return LSM6DSO_ERROR;
 8005f0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f10:	e114      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* ODR should be at least 12.5Hz */
      if (newOdr < 12.5f)
 8005f12:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8005f16:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005f1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f22:	d400      	bmi.n	8005f26 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x112>
      {
        newOdr = 12.5f;
      }
      break;
 8005f24:	e0f0      	b.n	8006108 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 12.5f;
 8005f26:	4b87      	ldr	r3, [pc, #540]	; (8006144 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x330>)
 8005f28:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f2a:	e0ed      	b.n	8006108 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
      /* We must uncheck Ultra Low Power bit if it is enabled */
      /* and check the Low Power bit if it is unchecked       */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f103 0020 	add.w	r0, r3, #32
 8005f32:	f107 021c 	add.w	r2, r7, #28
 8005f36:	2301      	movs	r3, #1
 8005f38:	2114      	movs	r1, #20
 8005f3a:	f000 fd89 	bl	8006a50 <lsm6dso_read_reg>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d002      	beq.n	8005f4a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x136>
      {
        return LSM6DSO_ERROR;
 8005f44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f48:	e0f8      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en != 0U)
 8005f4a:	7f3b      	ldrb	r3, [r7, #28]
 8005f4c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d023      	beq.n	8005f9e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x18a>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d10b      	bne.n	8005f78 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x164>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	3320      	adds	r3, #32
 8005f64:	2100      	movs	r1, #0
 8005f66:	4618      	mov	r0, r3
 8005f68:	f000 fe00 	bl	8006b6c <lsm6dso_xl_data_rate_set>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d002      	beq.n	8005f78 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x164>
          {
            return LSM6DSO_ERROR;
 8005f72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f76:	e0e1      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 0;
 8005f78:	7f3b      	ldrb	r3, [r7, #28]
 8005f7a:	f36f 13c7 	bfc	r3, #7, #1
 8005f7e:	773b      	strb	r3, [r7, #28]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f103 0020 	add.w	r0, r3, #32
 8005f86:	f107 021c 	add.w	r2, r7, #28
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	2114      	movs	r1, #20
 8005f8e:	f000 fd77 	bl	8006a80 <lsm6dso_write_reg>
 8005f92:	4603      	mov	r3, r0
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d002      	beq.n	8005f9e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x18a>
        {
          return LSM6DSO_ERROR;
 8005f98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f9c:	e0ce      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f103 0020 	add.w	r0, r3, #32
 8005fa4:	f107 0218 	add.w	r2, r7, #24
 8005fa8:	2301      	movs	r3, #1
 8005faa:	2115      	movs	r1, #21
 8005fac:	f000 fd50 	bl	8006a50 <lsm6dso_read_reg>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d002      	beq.n	8005fbc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1a8>
      {
        return LSM6DSO_ERROR;
 8005fb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005fba:	e0bf      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode == 0U)
 8005fbc:	7e3b      	ldrb	r3, [r7, #24]
 8005fbe:	f003 0310 	and.w	r3, r3, #16
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d112      	bne.n	8005fee <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1da>
      {
        val2.xl_hm_mode = 1U;
 8005fc8:	7e3b      	ldrb	r3, [r7, #24]
 8005fca:	f043 0310 	orr.w	r3, r3, #16
 8005fce:	763b      	strb	r3, [r7, #24]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f103 0020 	add.w	r0, r3, #32
 8005fd6:	f107 0218 	add.w	r2, r7, #24
 8005fda:	2301      	movs	r3, #1
 8005fdc:	2115      	movs	r1, #21
 8005fde:	f000 fd4f 	bl	8006a80 <lsm6dso_write_reg>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d002      	beq.n	8005fee <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1da>
        {
          return LSM6DSO_ERROR;
 8005fe8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005fec:	e0a6      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 8005fee:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8005ff2:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8006148 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x334>
 8005ff6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ffe:	dc00      	bgt.n	8006002 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1ee>
      {
        newOdr = 208.0f;
      }
      break;
 8006000:	e082      	b.n	8006108 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 208.0f;
 8006002:	4b52      	ldr	r3, [pc, #328]	; (800614c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x338>)
 8006004:	62bb      	str	r3, [r7, #40]	; 0x28
 8006006:	e07f      	b.n	8006108 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
      /* and check the Ultra Low Power bit if it is unchecked             */
      /* We must switch off gyro otherwise Ultra Low Power does not work  */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f103 0020 	add.w	r0, r3, #32
 800600e:	f107 0210 	add.w	r2, r7, #16
 8006012:	2301      	movs	r3, #1
 8006014:	2115      	movs	r1, #21
 8006016:	f000 fd1b 	bl	8006a50 <lsm6dso_read_reg>
 800601a:	4603      	mov	r3, r0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d002      	beq.n	8006026 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x212>
      {
        return LSM6DSO_ERROR;
 8006020:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006024:	e08a      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode != 0U)
 8006026:	7c3b      	ldrb	r3, [r7, #16]
 8006028:	f003 0310 	and.w	r3, r3, #16
 800602c:	b2db      	uxtb	r3, r3
 800602e:	2b00      	cmp	r3, #0
 8006030:	d012      	beq.n	8006058 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x244>
      {
        val2.xl_hm_mode = 0U;
 8006032:	7c3b      	ldrb	r3, [r7, #16]
 8006034:	f36f 1304 	bfc	r3, #4, #1
 8006038:	743b      	strb	r3, [r7, #16]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f103 0020 	add.w	r0, r3, #32
 8006040:	f107 0210 	add.w	r2, r7, #16
 8006044:	2301      	movs	r3, #1
 8006046:	2115      	movs	r1, #21
 8006048:	f000 fd1a 	bl	8006a80 <lsm6dso_write_reg>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d002      	beq.n	8006058 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x244>
        {
          return LSM6DSO_ERROR;
 8006052:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006056:	e071      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Disable Gyro */
      if (pObj->gyro_is_enabled == 1U)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800605e:	2b01      	cmp	r3, #1
 8006060:	d108      	bne.n	8006074 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x260>
      {
        if (LSM6DSO_GYRO_Disable(pObj) != LSM6DSO_OK)
 8006062:	68f8      	ldr	r0, [r7, #12]
 8006064:	f000 f8ef 	bl	8006246 <LSM6DSO_GYRO_Disable>
 8006068:	4603      	mov	r3, r0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d002      	beq.n	8006074 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x260>
        {
          return LSM6DSO_ERROR;
 800606e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006072:	e063      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f103 0020 	add.w	r0, r3, #32
 800607a:	f107 0214 	add.w	r2, r7, #20
 800607e:	2301      	movs	r3, #1
 8006080:	2114      	movs	r1, #20
 8006082:	f000 fce5 	bl	8006a50 <lsm6dso_read_reg>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d002      	beq.n	8006092 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x27e>
      {
        return LSM6DSO_ERROR;
 800608c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006090:	e054      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en == 0U)
 8006092:	7d3b      	ldrb	r3, [r7, #20]
 8006094:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006098:	b2db      	uxtb	r3, r3
 800609a:	2b00      	cmp	r3, #0
 800609c:	d123      	bne.n	80060e6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2d2>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d10b      	bne.n	80060c0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ac>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	3320      	adds	r3, #32
 80060ac:	2100      	movs	r1, #0
 80060ae:	4618      	mov	r0, r3
 80060b0:	f000 fd5c 	bl	8006b6c <lsm6dso_xl_data_rate_set>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d002      	beq.n	80060c0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ac>
          {
            return LSM6DSO_ERROR;
 80060ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80060be:	e03d      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 1U;
 80060c0:	7d3b      	ldrb	r3, [r7, #20]
 80060c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060c6:	753b      	strb	r3, [r7, #20]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	f103 0020 	add.w	r0, r3, #32
 80060ce:	f107 0214 	add.w	r2, r7, #20
 80060d2:	2301      	movs	r3, #1
 80060d4:	2114      	movs	r1, #20
 80060d6:	f000 fcd3 	bl	8006a80 <lsm6dso_write_reg>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d002      	beq.n	80060e6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2d2>
        {
          return LSM6DSO_ERROR;
 80060e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80060e4:	e02a      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 80060e6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80060ea:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8006148 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x334>
 80060ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80060f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060f6:	dc00      	bgt.n	80060fa <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2e6>
      {
        newOdr = 208.0f;
      }
      break;
 80060f8:	e006      	b.n	8006108 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 208.0f;
 80060fa:	4b14      	ldr	r3, [pc, #80]	; (800614c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x338>)
 80060fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80060fe:	e003      	b.n	8006108 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
    }
    default:
      ret = LSM6DSO_ERROR;
 8006100:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006104:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8006106:	bf00      	nop
  }

  if (ret == LSM6DSO_ERROR)
 8006108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800610a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800610e:	d102      	bne.n	8006116 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x302>
  {
    return LSM6DSO_ERROR;
 8006110:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006114:	e012      	b.n	800613c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
  }

  if (pObj->acc_is_enabled == 1U)
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800611c:	2b01      	cmp	r3, #1
 800611e:	d106      	bne.n	800612e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x31a>
  {
    ret = LSM6DSO_ACC_SetOutputDataRate_When_Enabled(pObj, newOdr);
 8006120:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8006124:	68f8      	ldr	r0, [r7, #12]
 8006126:	f000 fa27 	bl	8006578 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled>
 800612a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800612c:	e005      	b.n	800613a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x326>
  }
  else
  {
    ret = LSM6DSO_ACC_SetOutputDataRate_When_Disabled(pObj, newOdr);
 800612e:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8006132:	68f8      	ldr	r0, [r7, #12]
 8006134:	f000 fab8 	bl	80066a8 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled>
 8006138:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  return ret;
 800613a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800613c:	4618      	mov	r0, r3
 800613e:	3730      	adds	r7, #48	; 0x30
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}
 8006144:	41480000 	.word	0x41480000
 8006148:	43500000 	.word	0x43500000
 800614c:	43500000 	.word	0x43500000

08006150 <LSM6DSO_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *Acceleration)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b086      	sub	sp, #24
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
 8006158:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity = 0.0f;
 800615a:	f04f 0300 	mov.w	r3, #0
 800615e:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dso_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	3320      	adds	r3, #32
 8006164:	f107 0210 	add.w	r2, r7, #16
 8006168:	4611      	mov	r1, r2
 800616a:	4618      	mov	r0, r3
 800616c:	f001 f831 	bl	80071d2 <lsm6dso_acceleration_raw_get>
 8006170:	4603      	mov	r3, r0
 8006172:	2b00      	cmp	r3, #0
 8006174:	d002      	beq.n	800617c <LSM6DSO_ACC_GetAxes+0x2c>
  {
    return LSM6DSO_ERROR;
 8006176:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800617a:	e03c      	b.n	80061f6 <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 800617c:	f107 030c 	add.w	r3, r7, #12
 8006180:	4619      	mov	r1, r3
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f7ff fdee 	bl	8005d64 <LSM6DSO_ACC_GetSensitivity>
 8006188:	4603      	mov	r3, r0
 800618a:	2b00      	cmp	r3, #0
 800618c:	d002      	beq.n	8006194 <LSM6DSO_ACC_GetAxes+0x44>
  {
    return LSM6DSO_ERROR;
 800618e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006192:	e030      	b.n	80061f6 <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 8006194:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006198:	ee07 3a90 	vmov	s15, r3
 800619c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80061a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80061a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80061ac:	ee17 2a90 	vmov	r2, s15
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 80061b4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80061b8:	ee07 3a90 	vmov	s15, r3
 80061bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80061c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80061c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80061cc:	ee17 2a90 	vmov	r2, s15
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 80061d4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80061d8:	ee07 3a90 	vmov	s15, r3
 80061dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80061e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80061e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80061ec:	ee17 2a90 	vmov	r2, s15
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 80061f4:	2300      	movs	r3, #0
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3718      	adds	r7, #24
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}

080061fe <LSM6DSO_GYRO_Enable>:
  * @brief  Enable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Enable(LSM6DSO_Object_t *pObj)
{
 80061fe:	b580      	push	{r7, lr}
 8006200:	b082      	sub	sp, #8
 8006202:	af00      	add	r7, sp, #0
 8006204:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800620c:	2b01      	cmp	r3, #1
 800620e:	d101      	bne.n	8006214 <LSM6DSO_GYRO_Enable+0x16>
  {
    return LSM6DSO_OK;
 8006210:	2300      	movs	r3, #0
 8006212:	e014      	b.n	800623e <LSM6DSO_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSO_OK)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f103 0220 	add.w	r2, r3, #32
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006220:	4619      	mov	r1, r3
 8006222:	4610      	mov	r0, r2
 8006224:	f000 fe06 	bl	8006e34 <lsm6dso_gy_data_rate_set>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d002      	beq.n	8006234 <LSM6DSO_GYRO_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 800622e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006232:	e004      	b.n	800623e <LSM6DSO_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return LSM6DSO_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3708      	adds	r7, #8
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}

08006246 <LSM6DSO_GYRO_Disable>:
  * @brief  Disable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Disable(LSM6DSO_Object_t *pObj)
{
 8006246:	b580      	push	{r7, lr}
 8006248:	b082      	sub	sp, #8
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006254:	2b00      	cmp	r3, #0
 8006256:	d101      	bne.n	800625c <LSM6DSO_GYRO_Disable+0x16>
  {
    return LSM6DSO_OK;
 8006258:	2300      	movs	r3, #0
 800625a:	e01f      	b.n	800629c <LSM6DSO_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dso_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSO_OK)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f103 0220 	add.w	r2, r3, #32
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	3334      	adds	r3, #52	; 0x34
 8006266:	4619      	mov	r1, r3
 8006268:	4610      	mov	r0, r2
 800626a:	f000 fedf 	bl	800702c <lsm6dso_gy_data_rate_get>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d002      	beq.n	800627a <LSM6DSO_GYRO_Disable+0x34>
  {
    return LSM6DSO_ERROR;
 8006274:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006278:	e010      	b.n	800629c <LSM6DSO_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	3320      	adds	r3, #32
 800627e:	2100      	movs	r1, #0
 8006280:	4618      	mov	r0, r3
 8006282:	f000 fdd7 	bl	8006e34 <lsm6dso_gy_data_rate_set>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d002      	beq.n	8006292 <LSM6DSO_GYRO_Disable+0x4c>
  {
    return LSM6DSO_ERROR;
 800628c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006290:	e004      	b.n	800629c <LSM6DSO_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2200      	movs	r2, #0
 8006296:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return LSM6DSO_OK;
 800629a:	2300      	movs	r3, #0
}
 800629c:	4618      	mov	r0, r3
 800629e:	3708      	adds	r7, #8
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}

080062a4 <LSM6DSO_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b084      	sub	sp, #16
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 80062ae:	2300      	movs	r3, #0
 80062b0:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	3320      	adds	r3, #32
 80062b6:	f107 020b 	add.w	r2, r7, #11
 80062ba:	4611      	mov	r1, r2
 80062bc:	4618      	mov	r0, r3
 80062be:	f000 fd77 	bl	8006db0 <lsm6dso_gy_full_scale_get>
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d002      	beq.n	80062ce <LSM6DSO_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 80062c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80062cc:	e02d      	b.n	800632a <LSM6DSO_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 80062ce:	7afb      	ldrb	r3, [r7, #11]
 80062d0:	2b06      	cmp	r3, #6
 80062d2:	d825      	bhi.n	8006320 <LSM6DSO_GYRO_GetSensitivity+0x7c>
 80062d4:	a201      	add	r2, pc, #4	; (adr r2, 80062dc <LSM6DSO_GYRO_GetSensitivity+0x38>)
 80062d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062da:	bf00      	nop
 80062dc:	08006301 	.word	0x08006301
 80062e0:	080062f9 	.word	0x080062f9
 80062e4:	08006309 	.word	0x08006309
 80062e8:	08006321 	.word	0x08006321
 80062ec:	08006311 	.word	0x08006311
 80062f0:	08006321 	.word	0x08006321
 80062f4:	08006319 	.word	0x08006319
  {
    case LSM6DSO_125dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_125DPS;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	4a0e      	ldr	r2, [pc, #56]	; (8006334 <LSM6DSO_GYRO_GetSensitivity+0x90>)
 80062fc:	601a      	str	r2, [r3, #0]
      break;
 80062fe:	e013      	b.n	8006328 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_250dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_250DPS;
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	4a0d      	ldr	r2, [pc, #52]	; (8006338 <LSM6DSO_GYRO_GetSensitivity+0x94>)
 8006304:	601a      	str	r2, [r3, #0]
      break;
 8006306:	e00f      	b.n	8006328 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_500dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_500DPS;
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	4a0c      	ldr	r2, [pc, #48]	; (800633c <LSM6DSO_GYRO_GetSensitivity+0x98>)
 800630c:	601a      	str	r2, [r3, #0]
      break;
 800630e:	e00b      	b.n	8006328 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_1000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_1000DPS;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	4a0b      	ldr	r2, [pc, #44]	; (8006340 <LSM6DSO_GYRO_GetSensitivity+0x9c>)
 8006314:	601a      	str	r2, [r3, #0]
      break;
 8006316:	e007      	b.n	8006328 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_2000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_2000DPS;
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	4a0a      	ldr	r2, [pc, #40]	; (8006344 <LSM6DSO_GYRO_GetSensitivity+0xa0>)
 800631c:	601a      	str	r2, [r3, #0]
      break;
 800631e:	e003      	b.n	8006328 <LSM6DSO_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSO_ERROR;
 8006320:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006324:	60fb      	str	r3, [r7, #12]
      break;
 8006326:	bf00      	nop
  }

  return ret;
 8006328:	68fb      	ldr	r3, [r7, #12]
}
 800632a:	4618      	mov	r0, r3
 800632c:	3710      	adds	r7, #16
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	408c0000 	.word	0x408c0000
 8006338:	410c0000 	.word	0x410c0000
 800633c:	418c0000 	.word	0x418c0000
 8006340:	420c0000 	.word	0x420c0000
 8006344:	428c0000 	.word	0x428c0000

08006348 <LSM6DSO_GYRO_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetOutputDataRate(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b082      	sub	sp, #8
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	ed87 0a00 	vstr	s0, [r7]
  return LSM6DSO_GYRO_SetOutputDataRate_With_Mode(pObj, Odr, LSM6DSO_GYRO_HIGH_PERFORMANCE_MODE);
 8006354:	2100      	movs	r1, #0
 8006356:	ed97 0a00 	vldr	s0, [r7]
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f000 f806 	bl	800636c <LSM6DSO_GYRO_SetOutputDataRate_With_Mode>
 8006360:	4603      	mov	r3, r0
}
 8006362:	4618      	mov	r0, r3
 8006364:	3708      	adds	r7, #8
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
	...

0800636c <LSM6DSO_GYRO_SetOutputDataRate_With_Mode>:
  * @param  Mode the gyroscope operating mode
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetOutputDataRate_With_Mode(LSM6DSO_Object_t *pObj, float_t Odr,
                                                 LSM6DSO_GYRO_Operating_Mode_t Mode)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b088      	sub	sp, #32
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	ed87 0a02 	vstr	s0, [r7, #8]
 8006378:	460b      	mov	r3, r1
 800637a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = LSM6DSO_OK;
 800637c:	2300      	movs	r3, #0
 800637e:	61fb      	str	r3, [r7, #28]
  float_t newOdr = Odr;
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	61bb      	str	r3, [r7, #24]

  switch (Mode)
 8006384:	79fb      	ldrb	r3, [r7, #7]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d002      	beq.n	8006390 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x24>
 800638a:	2b01      	cmp	r3, #1
 800638c:	d028      	beq.n	80063e0 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x74>
 800638e:	e05c      	b.n	800644a <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xde>
    case LSM6DSO_GYRO_HIGH_PERFORMANCE_MODE:
    {
      /* We must uncheck Low Power bit if it is enabled */
      lsm6dso_ctrl7_g_t val1;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f103 0020 	add.w	r0, r3, #32
 8006396:	f107 0214 	add.w	r2, r7, #20
 800639a:	2301      	movs	r3, #1
 800639c:	2116      	movs	r1, #22
 800639e:	f000 fb57 	bl	8006a50 <lsm6dso_read_reg>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d002      	beq.n	80063ae <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x42>
      {
        return LSM6DSO_ERROR;
 80063a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80063ac:	e06c      	b.n	8006488 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
      }

      if (val1.g_hm_mode != 0U)
 80063ae:	7d3b      	ldrb	r3, [r7, #20]
 80063b0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d04b      	beq.n	8006452 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe6>
      {
        val1.g_hm_mode = 0U;
 80063ba:	7d3b      	ldrb	r3, [r7, #20]
 80063bc:	f36f 13c7 	bfc	r3, #7, #1
 80063c0:	753b      	strb	r3, [r7, #20]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f103 0020 	add.w	r0, r3, #32
 80063c8:	f107 0214 	add.w	r2, r7, #20
 80063cc:	2301      	movs	r3, #1
 80063ce:	2116      	movs	r1, #22
 80063d0:	f000 fb56 	bl	8006a80 <lsm6dso_write_reg>
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d03b      	beq.n	8006452 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe6>
        {
          return LSM6DSO_ERROR;
 80063da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80063de:	e053      	b.n	8006488 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
    case LSM6DSO_GYRO_LOW_POWER_NORMAL_MODE:
    {
      /* We must check the Low Power bit if it is unchecked */
      lsm6dso_ctrl7_g_t val1;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	f103 0020 	add.w	r0, r3, #32
 80063e6:	f107 0210 	add.w	r2, r7, #16
 80063ea:	2301      	movs	r3, #1
 80063ec:	2116      	movs	r1, #22
 80063ee:	f000 fb2f 	bl	8006a50 <lsm6dso_read_reg>
 80063f2:	4603      	mov	r3, r0
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d002      	beq.n	80063fe <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x92>
      {
        return LSM6DSO_ERROR;
 80063f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80063fc:	e044      	b.n	8006488 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
      }

      if (val1.g_hm_mode == 0U)
 80063fe:	7c3b      	ldrb	r3, [r7, #16]
 8006400:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006404:	b2db      	uxtb	r3, r3
 8006406:	2b00      	cmp	r3, #0
 8006408:	d112      	bne.n	8006430 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xc4>
      {
        val1.g_hm_mode = 1U;
 800640a:	7c3b      	ldrb	r3, [r7, #16]
 800640c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006410:	743b      	strb	r3, [r7, #16]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f103 0020 	add.w	r0, r3, #32
 8006418:	f107 0210 	add.w	r2, r7, #16
 800641c:	2301      	movs	r3, #1
 800641e:	2116      	movs	r1, #22
 8006420:	f000 fb2e 	bl	8006a80 <lsm6dso_write_reg>
 8006424:	4603      	mov	r3, r0
 8006426:	2b00      	cmp	r3, #0
 8006428:	d002      	beq.n	8006430 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xc4>
        {
          return LSM6DSO_ERROR;
 800642a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800642e:	e02b      	b.n	8006488 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 8006430:	edd7 7a06 	vldr	s15, [r7, #24]
 8006434:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8006490 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x124>
 8006438:	eef4 7ac7 	vcmpe.f32	s15, s14
 800643c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006440:	dc00      	bgt.n	8006444 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xd8>
      {
        newOdr = 208.0f;
      }
      break;
 8006442:	e007      	b.n	8006454 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
        newOdr = 208.0f;
 8006444:	4b13      	ldr	r3, [pc, #76]	; (8006494 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x128>)
 8006446:	61bb      	str	r3, [r7, #24]
 8006448:	e004      	b.n	8006454 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
    }
    default:
      ret = LSM6DSO_ERROR;
 800644a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800644e:	61fb      	str	r3, [r7, #28]
      break;
 8006450:	e000      	b.n	8006454 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
      break;
 8006452:	bf00      	nop
  }

  if (ret == LSM6DSO_ERROR)
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800645a:	d102      	bne.n	8006462 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xf6>
  {
    return LSM6DSO_ERROR;
 800645c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006460:	e012      	b.n	8006488 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
  }

  if (pObj->gyro_is_enabled == 1U)
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006468:	2b01      	cmp	r3, #1
 800646a:	d106      	bne.n	800647a <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x10e>
  {
    ret = LSM6DSO_GYRO_SetOutputDataRate_When_Enabled(pObj, newOdr);
 800646c:	ed97 0a06 	vldr	s0, [r7, #24]
 8006470:	68f8      	ldr	r0, [r7, #12]
 8006472:	f000 f9a9 	bl	80067c8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled>
 8006476:	61f8      	str	r0, [r7, #28]
 8006478:	e005      	b.n	8006486 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11a>
  }
  else
  {
    ret = LSM6DSO_GYRO_SetOutputDataRate_When_Disabled(pObj, newOdr);
 800647a:	ed97 0a06 	vldr	s0, [r7, #24]
 800647e:	68f8      	ldr	r0, [r7, #12]
 8006480:	f000 fa2e 	bl	80068e0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled>
 8006484:	61f8      	str	r0, [r7, #28]
  }

  return ret;
 8006486:	69fb      	ldr	r3, [r7, #28]
}
 8006488:	4618      	mov	r0, r3
 800648a:	3720      	adds	r7, #32
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}
 8006490:	43500000 	.word	0x43500000
 8006494:	43500000 	.word	0x43500000

08006498 <LSM6DSO_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *AngularRate)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b086      	sub	sp, #24
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity;

  /* Read raw data values. */
  if (lsm6dso_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	3320      	adds	r3, #32
 80064a6:	f107 0210 	add.w	r2, r7, #16
 80064aa:	4611      	mov	r1, r2
 80064ac:	4618      	mov	r0, r3
 80064ae:	f000 fe45 	bl	800713c <lsm6dso_angular_rate_raw_get>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d002      	beq.n	80064be <LSM6DSO_GYRO_GetAxes+0x26>
  {
    return LSM6DSO_ERROR;
 80064b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80064bc:	e03c      	b.n	8006538 <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 80064be:	f107 030c 	add.w	r3, r7, #12
 80064c2:	4619      	mov	r1, r3
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f7ff feed 	bl	80062a4 <LSM6DSO_GYRO_GetSensitivity>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d002      	beq.n	80064d6 <LSM6DSO_GYRO_GetAxes+0x3e>
  {
    return LSM6DSO_ERROR;
 80064d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80064d4:	e030      	b.n	8006538 <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 80064d6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80064da:	ee07 3a90 	vmov	s15, r3
 80064de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80064e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80064e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80064ee:	ee17 2a90 	vmov	r2, s15
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 80064f6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80064fa:	ee07 3a90 	vmov	s15, r3
 80064fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006502:	edd7 7a03 	vldr	s15, [r7, #12]
 8006506:	ee67 7a27 	vmul.f32	s15, s14, s15
 800650a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800650e:	ee17 2a90 	vmov	r2, s15
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 8006516:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800651a:	ee07 3a90 	vmov	s15, r3
 800651e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006522:	edd7 7a03 	vldr	s15, [r7, #12]
 8006526:	ee67 7a27 	vmul.f32	s15, s14, s15
 800652a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800652e:	ee17 2a90 	vmov	r2, s15
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 8006536:	2300      	movs	r3, #0
}
 8006538:	4618      	mov	r0, r3
 800653a:	3718      	adds	r7, #24
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}

08006540 <LSM6DSO_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Write_Reg(LSM6DSO_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b082      	sub	sp, #8
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	460b      	mov	r3, r1
 800654a:	70fb      	strb	r3, [r7, #3]
 800654c:	4613      	mov	r3, r2
 800654e:	70bb      	strb	r3, [r7, #2]
  if (lsm6dso_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSO_OK)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f103 0020 	add.w	r0, r3, #32
 8006556:	1cba      	adds	r2, r7, #2
 8006558:	78f9      	ldrb	r1, [r7, #3]
 800655a:	2301      	movs	r3, #1
 800655c:	f000 fa90 	bl	8006a80 <lsm6dso_write_reg>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d002      	beq.n	800656c <LSM6DSO_Write_Reg+0x2c>
  {
    return LSM6DSO_ERROR;
 8006566:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800656a:	e000      	b.n	800656e <LSM6DSO_Write_Reg+0x2e>
  }

  return LSM6DSO_OK;
 800656c:	2300      	movs	r3, #0
}
 800656e:	4618      	mov	r0, r3
 8006570:	3708      	adds	r7, #8
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
	...

08006578 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_ACC_SetOutputDataRate_When_Enabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	ed87 0a00 	vstr	s0, [r7]
  lsm6dso_odr_xl_t new_odr;

  new_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
            : (Odr <=   12.5f) ? LSM6DSO_XL_ODR_12Hz5
 8006584:	edd7 7a00 	vldr	s15, [r7]
 8006588:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8006688 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x110>
 800658c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006594:	d801      	bhi.n	800659a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x22>
 8006596:	230b      	movs	r3, #11
 8006598:	e063      	b.n	8006662 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 800659a:	edd7 7a00 	vldr	s15, [r7]
 800659e:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80065a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065aa:	d801      	bhi.n	80065b0 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x38>
 80065ac:	2301      	movs	r3, #1
 80065ae:	e058      	b.n	8006662 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80065b0:	edd7 7a00 	vldr	s15, [r7]
 80065b4:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80065b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065c0:	d801      	bhi.n	80065c6 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x4e>
 80065c2:	2302      	movs	r3, #2
 80065c4:	e04d      	b.n	8006662 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80065c6:	edd7 7a00 	vldr	s15, [r7]
 80065ca:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800668c <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x114>
 80065ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065d6:	d801      	bhi.n	80065dc <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x64>
 80065d8:	2303      	movs	r3, #3
 80065da:	e042      	b.n	8006662 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80065dc:	edd7 7a00 	vldr	s15, [r7]
 80065e0:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8006690 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x118>
 80065e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065ec:	d801      	bhi.n	80065f2 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x7a>
 80065ee:	2304      	movs	r3, #4
 80065f0:	e037      	b.n	8006662 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80065f2:	edd7 7a00 	vldr	s15, [r7]
 80065f6:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8006694 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x11c>
 80065fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006602:	d801      	bhi.n	8006608 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x90>
 8006604:	2305      	movs	r3, #5
 8006606:	e02c      	b.n	8006662 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8006608:	edd7 7a00 	vldr	s15, [r7]
 800660c:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8006698 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x120>
 8006610:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006618:	d801      	bhi.n	800661e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xa6>
 800661a:	2306      	movs	r3, #6
 800661c:	e021      	b.n	8006662 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 800661e:	edd7 7a00 	vldr	s15, [r7]
 8006622:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800669c <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x124>
 8006626:	eef4 7ac7 	vcmpe.f32	s15, s14
 800662a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800662e:	d801      	bhi.n	8006634 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8006630:	2307      	movs	r3, #7
 8006632:	e016      	b.n	8006662 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8006634:	edd7 7a00 	vldr	s15, [r7]
 8006638:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80066a0 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x128>
 800663c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006644:	d801      	bhi.n	800664a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xd2>
 8006646:	2308      	movs	r3, #8
 8006648:	e00b      	b.n	8006662 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 800664a:	edd7 7a00 	vldr	s15, [r7]
 800664e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80066a4 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x12c>
 8006652:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800665a:	d801      	bhi.n	8006660 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xe8>
 800665c:	2309      	movs	r3, #9
 800665e:	e000      	b.n	8006662 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8006660:	230a      	movs	r3, #10
  new_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
 8006662:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1667.0f) ? LSM6DSO_XL_ODR_1667Hz
            : (Odr <= 3333.0f) ? LSM6DSO_XL_ODR_3333Hz
            :                    LSM6DSO_XL_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSO_OK)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	3320      	adds	r3, #32
 8006668:	7bfa      	ldrb	r2, [r7, #15]
 800666a:	4611      	mov	r1, r2
 800666c:	4618      	mov	r0, r3
 800666e:	f000 fa7d 	bl	8006b6c <lsm6dso_xl_data_rate_set>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d002      	beq.n	800667e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x106>
  {
    return LSM6DSO_ERROR;
 8006678:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800667c:	e000      	b.n	8006680 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x108>
  }

  return LSM6DSO_OK;
 800667e:	2300      	movs	r3, #0
}
 8006680:	4618      	mov	r0, r3
 8006682:	3710      	adds	r7, #16
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}
 8006688:	3fcccccd 	.word	0x3fcccccd
 800668c:	42500000 	.word	0x42500000
 8006690:	42d00000 	.word	0x42d00000
 8006694:	43500000 	.word	0x43500000
 8006698:	43d08000 	.word	0x43d08000
 800669c:	44504000 	.word	0x44504000
 80066a0:	44d06000 	.word	0x44d06000
 80066a4:	45505000 	.word	0x45505000

080066a8 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_ACC_SetOutputDataRate_When_Disabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
                  : (Odr <=   12.5f) ? LSM6DSO_XL_ODR_12Hz5
 80066b4:	edd7 7a00 	vldr	s15, [r7]
 80066b8:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80067a8 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x100>
 80066bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80066c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066c4:	d801      	bhi.n	80066ca <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x22>
 80066c6:	230b      	movs	r3, #11
 80066c8:	e063      	b.n	8006792 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80066ca:	edd7 7a00 	vldr	s15, [r7]
 80066ce:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80066d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80066d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066da:	d801      	bhi.n	80066e0 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x38>
 80066dc:	2301      	movs	r3, #1
 80066de:	e058      	b.n	8006792 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80066e0:	edd7 7a00 	vldr	s15, [r7]
 80066e4:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80066e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80066ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066f0:	d801      	bhi.n	80066f6 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x4e>
 80066f2:	2302      	movs	r3, #2
 80066f4:	e04d      	b.n	8006792 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80066f6:	edd7 7a00 	vldr	s15, [r7]
 80066fa:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80067ac <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x104>
 80066fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006706:	d801      	bhi.n	800670c <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x64>
 8006708:	2303      	movs	r3, #3
 800670a:	e042      	b.n	8006792 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 800670c:	edd7 7a00 	vldr	s15, [r7]
 8006710:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80067b0 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x108>
 8006714:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800671c:	d801      	bhi.n	8006722 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x7a>
 800671e:	2304      	movs	r3, #4
 8006720:	e037      	b.n	8006792 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8006722:	edd7 7a00 	vldr	s15, [r7]
 8006726:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80067b4 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x10c>
 800672a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800672e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006732:	d801      	bhi.n	8006738 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x90>
 8006734:	2305      	movs	r3, #5
 8006736:	e02c      	b.n	8006792 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8006738:	edd7 7a00 	vldr	s15, [r7]
 800673c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80067b8 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x110>
 8006740:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006748:	d801      	bhi.n	800674e <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xa6>
 800674a:	2306      	movs	r3, #6
 800674c:	e021      	b.n	8006792 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 800674e:	edd7 7a00 	vldr	s15, [r7]
 8006752:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80067bc <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x114>
 8006756:	eef4 7ac7 	vcmpe.f32	s15, s14
 800675a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800675e:	d801      	bhi.n	8006764 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8006760:	2307      	movs	r3, #7
 8006762:	e016      	b.n	8006792 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8006764:	edd7 7a00 	vldr	s15, [r7]
 8006768:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80067c0 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x118>
 800676c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006774:	d801      	bhi.n	800677a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xd2>
 8006776:	2308      	movs	r3, #8
 8006778:	e00b      	b.n	8006792 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 800677a:	edd7 7a00 	vldr	s15, [r7]
 800677e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80067c4 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x11c>
 8006782:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800678a:	d801      	bhi.n	8006790 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xe8>
 800678c:	2309      	movs	r3, #9
 800678e:	e000      	b.n	8006792 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8006790:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	f882 3033 	strb.w	r3, [r2, #51]	; 0x33
                  : (Odr <=  833.0f) ? LSM6DSO_XL_ODR_833Hz
                  : (Odr <= 1667.0f) ? LSM6DSO_XL_ODR_1667Hz
                  : (Odr <= 3333.0f) ? LSM6DSO_XL_ODR_3333Hz
                  :                    LSM6DSO_XL_ODR_6667Hz;

  return LSM6DSO_OK;
 8006798:	2300      	movs	r3, #0
}
 800679a:	4618      	mov	r0, r3
 800679c:	370c      	adds	r7, #12
 800679e:	46bd      	mov	sp, r7
 80067a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a4:	4770      	bx	lr
 80067a6:	bf00      	nop
 80067a8:	3fcccccd 	.word	0x3fcccccd
 80067ac:	42500000 	.word	0x42500000
 80067b0:	42d00000 	.word	0x42d00000
 80067b4:	43500000 	.word	0x43500000
 80067b8:	43d08000 	.word	0x43d08000
 80067bc:	44504000 	.word	0x44504000
 80067c0:	44d06000 	.word	0x44d06000
 80067c4:	45505000 	.word	0x45505000

080067c8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_GYRO_SetOutputDataRate_When_Enabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	ed87 0a00 	vstr	s0, [r7]
  lsm6dso_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
            : (Odr <=   26.0f) ? LSM6DSO_GY_ODR_26Hz
 80067d4:	edd7 7a00 	vldr	s15, [r7]
 80067d8:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80067dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80067e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067e4:	d801      	bhi.n	80067ea <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x22>
 80067e6:	2301      	movs	r3, #1
 80067e8:	e058      	b.n	800689c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80067ea:	edd7 7a00 	vldr	s15, [r7]
 80067ee:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80067f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80067f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067fa:	d801      	bhi.n	8006800 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x38>
 80067fc:	2302      	movs	r3, #2
 80067fe:	e04d      	b.n	800689c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8006800:	edd7 7a00 	vldr	s15, [r7]
 8006804:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80068c4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 8006808:	eef4 7ac7 	vcmpe.f32	s15, s14
 800680c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006810:	d801      	bhi.n	8006816 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 8006812:	2303      	movs	r3, #3
 8006814:	e042      	b.n	800689c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8006816:	edd7 7a00 	vldr	s15, [r7]
 800681a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80068c8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x100>
 800681e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006826:	d801      	bhi.n	800682c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x64>
 8006828:	2304      	movs	r3, #4
 800682a:	e037      	b.n	800689c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800682c:	edd7 7a00 	vldr	s15, [r7]
 8006830:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80068cc <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x104>
 8006834:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800683c:	d801      	bhi.n	8006842 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 800683e:	2305      	movs	r3, #5
 8006840:	e02c      	b.n	800689c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8006842:	edd7 7a00 	vldr	s15, [r7]
 8006846:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80068d0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x108>
 800684a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800684e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006852:	d801      	bhi.n	8006858 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x90>
 8006854:	2306      	movs	r3, #6
 8006856:	e021      	b.n	800689c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8006858:	edd7 7a00 	vldr	s15, [r7]
 800685c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80068d4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8006860:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006868:	d801      	bhi.n	800686e <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 800686a:	2307      	movs	r3, #7
 800686c:	e016      	b.n	800689c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800686e:	edd7 7a00 	vldr	s15, [r7]
 8006872:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80068d8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x110>
 8006876:	eef4 7ac7 	vcmpe.f32	s15, s14
 800687a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800687e:	d801      	bhi.n	8006884 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8006880:	2308      	movs	r3, #8
 8006882:	e00b      	b.n	800689c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8006884:	edd7 7a00 	vldr	s15, [r7]
 8006888:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80068dc <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x114>
 800688c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006894:	d801      	bhi.n	800689a <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 8006896:	2309      	movs	r3, #9
 8006898:	e000      	b.n	800689c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800689a:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
 800689c:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1667.0f) ? LSM6DSO_GY_ODR_1667Hz
            : (Odr <= 3333.0f) ? LSM6DSO_GY_ODR_3333Hz
            :                    LSM6DSO_GY_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSO_OK)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	3320      	adds	r3, #32
 80068a2:	7bfa      	ldrb	r2, [r7, #15]
 80068a4:	4611      	mov	r1, r2
 80068a6:	4618      	mov	r0, r3
 80068a8:	f000 fac4 	bl	8006e34 <lsm6dso_gy_data_rate_set>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d002      	beq.n	80068b8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSO_ERROR;
 80068b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80068b6:	e000      	b.n	80068ba <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSO_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3710      	adds	r7, #16
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop
 80068c4:	42500000 	.word	0x42500000
 80068c8:	42d00000 	.word	0x42d00000
 80068cc:	43500000 	.word	0x43500000
 80068d0:	43d08000 	.word	0x43d08000
 80068d4:	44504000 	.word	0x44504000
 80068d8:	44d06000 	.word	0x44d06000
 80068dc:	45505000 	.word	0x45505000

080068e0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_GYRO_SetOutputDataRate_When_Disabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b083      	sub	sp, #12
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
                   : (Odr <=   26.0f) ? LSM6DSO_GY_ODR_26Hz
 80068ec:	edd7 7a00 	vldr	s15, [r7]
 80068f0:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80068f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80068f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068fc:	d801      	bhi.n	8006902 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x22>
 80068fe:	2301      	movs	r3, #1
 8006900:	e058      	b.n	80069b4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8006902:	edd7 7a00 	vldr	s15, [r7]
 8006906:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800690a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800690e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006912:	d801      	bhi.n	8006918 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x38>
 8006914:	2302      	movs	r3, #2
 8006916:	e04d      	b.n	80069b4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8006918:	edd7 7a00 	vldr	s15, [r7]
 800691c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80069c8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 8006920:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006928:	d801      	bhi.n	800692e <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 800692a:	2303      	movs	r3, #3
 800692c:	e042      	b.n	80069b4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800692e:	edd7 7a00 	vldr	s15, [r7]
 8006932:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80069cc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xec>
 8006936:	eef4 7ac7 	vcmpe.f32	s15, s14
 800693a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800693e:	d801      	bhi.n	8006944 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x64>
 8006940:	2304      	movs	r3, #4
 8006942:	e037      	b.n	80069b4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8006944:	edd7 7a00 	vldr	s15, [r7]
 8006948:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80069d0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 800694c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006954:	d801      	bhi.n	800695a <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 8006956:	2305      	movs	r3, #5
 8006958:	e02c      	b.n	80069b4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800695a:	edd7 7a00 	vldr	s15, [r7]
 800695e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80069d4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 8006962:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800696a:	d801      	bhi.n	8006970 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x90>
 800696c:	2306      	movs	r3, #6
 800696e:	e021      	b.n	80069b4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8006970:	edd7 7a00 	vldr	s15, [r7]
 8006974:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80069d8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8006978:	eef4 7ac7 	vcmpe.f32	s15, s14
 800697c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006980:	d801      	bhi.n	8006986 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 8006982:	2307      	movs	r3, #7
 8006984:	e016      	b.n	80069b4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8006986:	edd7 7a00 	vldr	s15, [r7]
 800698a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80069dc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 800698e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006996:	d801      	bhi.n	800699c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8006998:	2308      	movs	r3, #8
 800699a:	e00b      	b.n	80069b4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800699c:	edd7 7a00 	vldr	s15, [r7]
 80069a0:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80069e0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x100>
 80069a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069ac:	d801      	bhi.n	80069b2 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 80069ae:	2309      	movs	r3, #9
 80069b0:	e000      	b.n	80069b4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80069b2:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
                   : (Odr <=  833.0f) ? LSM6DSO_GY_ODR_833Hz
                   : (Odr <= 1667.0f) ? LSM6DSO_GY_ODR_1667Hz
                   : (Odr <= 3333.0f) ? LSM6DSO_GY_ODR_3333Hz
                   :                    LSM6DSO_GY_ODR_6667Hz;

  return LSM6DSO_OK;
 80069ba:	2300      	movs	r3, #0
}
 80069bc:	4618      	mov	r0, r3
 80069be:	370c      	adds	r7, #12
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr
 80069c8:	42500000 	.word	0x42500000
 80069cc:	42d00000 	.word	0x42d00000
 80069d0:	43500000 	.word	0x43500000
 80069d4:	43d08000 	.word	0x43d08000
 80069d8:	44504000 	.word	0x44504000
 80069dc:	44d06000 	.word	0x44d06000
 80069e0:	45505000 	.word	0x45505000

080069e4 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80069e4:	b590      	push	{r4, r7, lr}
 80069e6:	b087      	sub	sp, #28
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	607a      	str	r2, [r7, #4]
 80069ee:	461a      	mov	r2, r3
 80069f0:	460b      	mov	r3, r1
 80069f2:	72fb      	strb	r3, [r7, #11]
 80069f4:	4613      	mov	r3, r2
 80069f6:	813b      	strh	r3, [r7, #8]
  LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	695c      	ldr	r4, [r3, #20]
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	7b1b      	ldrb	r3, [r3, #12]
 8006a04:	b298      	uxth	r0, r3
 8006a06:	7afb      	ldrb	r3, [r7, #11]
 8006a08:	b299      	uxth	r1, r3
 8006a0a:	893b      	ldrh	r3, [r7, #8]
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	47a0      	blx	r4
 8006a10:	4603      	mov	r3, r0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	371c      	adds	r7, #28
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd90      	pop	{r4, r7, pc}

08006a1a <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8006a1a:	b590      	push	{r4, r7, lr}
 8006a1c:	b087      	sub	sp, #28
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	60f8      	str	r0, [r7, #12]
 8006a22:	607a      	str	r2, [r7, #4]
 8006a24:	461a      	mov	r2, r3
 8006a26:	460b      	mov	r3, r1
 8006a28:	72fb      	strb	r3, [r7, #11]
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	813b      	strh	r3, [r7, #8]
  LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	691c      	ldr	r4, [r3, #16]
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	7b1b      	ldrb	r3, [r3, #12]
 8006a3a:	b298      	uxth	r0, r3
 8006a3c:	7afb      	ldrb	r3, [r7, #11]
 8006a3e:	b299      	uxth	r1, r3
 8006a40:	893b      	ldrh	r3, [r7, #8]
 8006a42:	687a      	ldr	r2, [r7, #4]
 8006a44:	47a0      	blx	r4
 8006a46:	4603      	mov	r3, r0
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	371c      	adds	r7, #28
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd90      	pop	{r4, r7, pc}

08006a50 <lsm6dso_read_reg>:
  *
  */
int32_t __weak lsm6dso_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8006a50:	b590      	push	{r4, r7, lr}
 8006a52:	b087      	sub	sp, #28
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	60f8      	str	r0, [r7, #12]
 8006a58:	607a      	str	r2, [r7, #4]
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	72fb      	strb	r3, [r7, #11]
 8006a60:	4613      	mov	r3, r2
 8006a62:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	685c      	ldr	r4, [r3, #4]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	68d8      	ldr	r0, [r3, #12]
 8006a6c:	893b      	ldrh	r3, [r7, #8]
 8006a6e:	7af9      	ldrb	r1, [r7, #11]
 8006a70:	687a      	ldr	r2, [r7, #4]
 8006a72:	47a0      	blx	r4
 8006a74:	6178      	str	r0, [r7, #20]

  return ret;
 8006a76:	697b      	ldr	r3, [r7, #20]
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	371c      	adds	r7, #28
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd90      	pop	{r4, r7, pc}

08006a80 <lsm6dso_write_reg>:
  *
  */
int32_t __weak lsm6dso_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8006a80:	b590      	push	{r4, r7, lr}
 8006a82:	b087      	sub	sp, #28
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	60f8      	str	r0, [r7, #12]
 8006a88:	607a      	str	r2, [r7, #4]
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	460b      	mov	r3, r1
 8006a8e:	72fb      	strb	r3, [r7, #11]
 8006a90:	4613      	mov	r3, r2
 8006a92:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681c      	ldr	r4, [r3, #0]
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	68d8      	ldr	r0, [r3, #12]
 8006a9c:	893b      	ldrh	r3, [r7, #8]
 8006a9e:	7af9      	ldrb	r1, [r7, #11]
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	47a0      	blx	r4
 8006aa4:	6178      	str	r0, [r7, #20]

  return ret;
 8006aa6:	697b      	ldr	r3, [r7, #20]
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	371c      	adds	r7, #28
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd90      	pop	{r4, r7, pc}

08006ab0 <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	460b      	mov	r3, r1
 8006aba:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8006abc:	f107 0208 	add.w	r2, r7, #8
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	2110      	movs	r1, #16
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f7ff ffc3 	bl	8006a50 <lsm6dso_read_reg>
 8006aca:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d10f      	bne.n	8006af2 <lsm6dso_xl_full_scale_set+0x42>
  {
    reg.fs_xl = (uint8_t) val;
 8006ad2:	78fb      	ldrb	r3, [r7, #3]
 8006ad4:	f003 0303 	and.w	r3, r3, #3
 8006ad8:	b2da      	uxtb	r2, r3
 8006ada:	7a3b      	ldrb	r3, [r7, #8]
 8006adc:	f362 0383 	bfi	r3, r2, #2, #2
 8006ae0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8006ae2:	f107 0208 	add.w	r2, r7, #8
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	2110      	movs	r1, #16
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f7ff ffc8 	bl	8006a80 <lsm6dso_write_reg>
 8006af0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006af2:	68fb      	ldr	r3, [r7, #12]
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3710      	adds	r7, #16
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}

08006afc <lsm6dso_xl_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t *val)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b084      	sub	sp, #16
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8006b06:	f107 0208 	add.w	r2, r7, #8
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	2110      	movs	r1, #16
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f7ff ff9e 	bl	8006a50 <lsm6dso_read_reg>
 8006b14:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_xl)
 8006b16:	7a3b      	ldrb	r3, [r7, #8]
 8006b18:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	2b03      	cmp	r3, #3
 8006b20:	d81a      	bhi.n	8006b58 <lsm6dso_xl_full_scale_get+0x5c>
 8006b22:	a201      	add	r2, pc, #4	; (adr r2, 8006b28 <lsm6dso_xl_full_scale_get+0x2c>)
 8006b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b28:	08006b39 	.word	0x08006b39
 8006b2c:	08006b41 	.word	0x08006b41
 8006b30:	08006b49 	.word	0x08006b49
 8006b34:	08006b51 	.word	0x08006b51
  {
    case LSM6DSO_2g:
      *val = LSM6DSO_2g;
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	701a      	strb	r2, [r3, #0]
      break;
 8006b3e:	e00f      	b.n	8006b60 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_16g:
      *val = LSM6DSO_16g;
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	2201      	movs	r2, #1
 8006b44:	701a      	strb	r2, [r3, #0]
      break;
 8006b46:	e00b      	b.n	8006b60 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_4g:
      *val = LSM6DSO_4g;
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	2202      	movs	r2, #2
 8006b4c:	701a      	strb	r2, [r3, #0]
      break;
 8006b4e:	e007      	b.n	8006b60 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_8g:
      *val = LSM6DSO_8g;
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	2203      	movs	r2, #3
 8006b54:	701a      	strb	r2, [r3, #0]
      break;
 8006b56:	e003      	b.n	8006b60 <lsm6dso_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSO_2g;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	701a      	strb	r2, [r3, #0]
      break;
 8006b5e:	bf00      	nop
  }

  return ret;
 8006b60:	68fb      	ldr	r3, [r7, #12]
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	3710      	adds	r7, #16
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}
 8006b6a:	bf00      	nop

08006b6c <lsm6dso_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t val)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b086      	sub	sp, #24
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	460b      	mov	r3, r1
 8006b76:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_xl_t odr_xl =  val;
 8006b78:	78fb      	ldrb	r3, [r7, #3]
 8006b7a:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8006b7c:	f107 030c 	add.w	r3, r7, #12
 8006b80:	4619      	mov	r1, r3
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f000 fc28 	bl	80073d8 <lsm6dso_fsm_enable_get>
 8006b88:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	f040 80c4 	bne.w	8006d1a <lsm6dso_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006b92:	7b3b      	ldrb	r3, [r7, #12]
 8006b94:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006b98:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8006b9a:	7b3b      	ldrb	r3, [r7, #12]
 8006b9c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006ba0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8006ba6:	7b3b      	ldrb	r3, [r7, #12]
 8006ba8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006bac:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8006bb2:	7b3b      	ldrb	r3, [r7, #12]
 8006bb4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006bb8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8006bbe:	7b3b      	ldrb	r3, [r7, #12]
 8006bc0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006bc4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8006bca:	7b3b      	ldrb	r3, [r7, #12]
 8006bcc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006bd0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8006bd6:	7b3b      	ldrb	r3, [r7, #12]
 8006bd8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006bdc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8006bde:	4313      	orrs	r3, r2
 8006be0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006be2:	7b3b      	ldrb	r3, [r7, #12]
 8006be4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006be8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8006bea:	4313      	orrs	r3, r2
 8006bec:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8006bee:	7b7b      	ldrb	r3, [r7, #13]
 8006bf0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006bf4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8006bfa:	7b7b      	ldrb	r3, [r7, #13]
 8006bfc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006c00:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8006c02:	4313      	orrs	r3, r2
 8006c04:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006c06:	7b7b      	ldrb	r3, [r7, #13]
 8006c08:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006c0c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006c12:	7b7b      	ldrb	r3, [r7, #13]
 8006c14:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006c18:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8006c1e:	7b7b      	ldrb	r3, [r7, #13]
 8006c20:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006c24:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006c26:	4313      	orrs	r3, r2
 8006c28:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006c2a:	7b7b      	ldrb	r3, [r7, #13]
 8006c2c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006c30:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8006c32:	4313      	orrs	r3, r2
 8006c34:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006c36:	7b7b      	ldrb	r3, [r7, #13]
 8006c38:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006c3c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8006c42:	7b7b      	ldrb	r3, [r7, #13]
 8006c44:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006c48:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d163      	bne.n	8006d1a <lsm6dso_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8006c52:	f107 030b 	add.w	r3, r7, #11
 8006c56:	4619      	mov	r1, r3
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f000 fbdf 	bl	800741c <lsm6dso_fsm_data_rate_get>
 8006c5e:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d159      	bne.n	8006d1a <lsm6dso_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8006c66:	7afb      	ldrb	r3, [r7, #11]
 8006c68:	2b03      	cmp	r3, #3
 8006c6a:	d853      	bhi.n	8006d14 <lsm6dso_xl_data_rate_set+0x1a8>
 8006c6c:	a201      	add	r2, pc, #4	; (adr r2, 8006c74 <lsm6dso_xl_data_rate_set+0x108>)
 8006c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c72:	bf00      	nop
 8006c74:	08006c85 	.word	0x08006c85
 8006c78:	08006c97 	.word	0x08006c97
 8006c7c:	08006cb5 	.word	0x08006cb5
 8006c80:	08006cdf 	.word	0x08006cdf
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_XL_ODR_OFF)
 8006c84:	78fb      	ldrb	r3, [r7, #3]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d102      	bne.n	8006c90 <lsm6dso_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSO_XL_ODR_12Hz5;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8006c8e:	e045      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8006c90:	78fb      	ldrb	r3, [r7, #3]
 8006c92:	75fb      	strb	r3, [r7, #23]
            break;
 8006c94:	e042      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8006c96:	78fb      	ldrb	r3, [r7, #3]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d102      	bne.n	8006ca2 <lsm6dso_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8006c9c:	2302      	movs	r3, #2
 8006c9e:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8006ca0:	e03c      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8006ca2:	78fb      	ldrb	r3, [r7, #3]
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d102      	bne.n	8006cae <lsm6dso_xl_data_rate_set+0x142>
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8006ca8:	2302      	movs	r3, #2
 8006caa:	75fb      	strb	r3, [r7, #23]
            break;
 8006cac:	e036      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8006cae:	78fb      	ldrb	r3, [r7, #3]
 8006cb0:	75fb      	strb	r3, [r7, #23]
            break;
 8006cb2:	e033      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8006cb4:	78fb      	ldrb	r3, [r7, #3]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d102      	bne.n	8006cc0 <lsm6dso_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 8006cba:	2303      	movs	r3, #3
 8006cbc:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8006cbe:	e02d      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8006cc0:	78fb      	ldrb	r3, [r7, #3]
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d102      	bne.n	8006ccc <lsm6dso_xl_data_rate_set+0x160>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 8006cc6:	2303      	movs	r3, #3
 8006cc8:	75fb      	strb	r3, [r7, #23]
            break;
 8006cca:	e027      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 8006ccc:	78fb      	ldrb	r3, [r7, #3]
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	d102      	bne.n	8006cd8 <lsm6dso_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 8006cd2:	2303      	movs	r3, #3
 8006cd4:	75fb      	strb	r3, [r7, #23]
            break;
 8006cd6:	e021      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8006cd8:	78fb      	ldrb	r3, [r7, #3]
 8006cda:	75fb      	strb	r3, [r7, #23]
            break;
 8006cdc:	e01e      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8006cde:	78fb      	ldrb	r3, [r7, #3]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d102      	bne.n	8006cea <lsm6dso_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8006ce4:	2304      	movs	r3, #4
 8006ce6:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8006ce8:	e018      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8006cea:	78fb      	ldrb	r3, [r7, #3]
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d102      	bne.n	8006cf6 <lsm6dso_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8006cf0:	2304      	movs	r3, #4
 8006cf2:	75fb      	strb	r3, [r7, #23]
            break;
 8006cf4:	e012      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 8006cf6:	78fb      	ldrb	r3, [r7, #3]
 8006cf8:	2b02      	cmp	r3, #2
 8006cfa:	d102      	bne.n	8006d02 <lsm6dso_xl_data_rate_set+0x196>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8006cfc:	2304      	movs	r3, #4
 8006cfe:	75fb      	strb	r3, [r7, #23]
            break;
 8006d00:	e00c      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_52Hz)
 8006d02:	78fb      	ldrb	r3, [r7, #3]
 8006d04:	2b03      	cmp	r3, #3
 8006d06:	d102      	bne.n	8006d0e <lsm6dso_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8006d08:	2304      	movs	r3, #4
 8006d0a:	75fb      	strb	r3, [r7, #23]
            break;
 8006d0c:	e006      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8006d0e:	78fb      	ldrb	r3, [r7, #3]
 8006d10:	75fb      	strb	r3, [r7, #23]
            break;
 8006d12:	e003      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 8006d14:	78fb      	ldrb	r3, [r7, #3]
 8006d16:	75fb      	strb	r3, [r7, #23]
            break;
 8006d18:	e000      	b.n	8006d1c <lsm6dso_xl_data_rate_set+0x1b0>
        }
      }
 8006d1a:	bf00      	nop
    }
  }

  if (ret == 0)
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d107      	bne.n	8006d32 <lsm6dso_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8006d22:	f107 0208 	add.w	r2, r7, #8
 8006d26:	2301      	movs	r3, #1
 8006d28:	2110      	movs	r1, #16
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f7ff fe90 	bl	8006a50 <lsm6dso_read_reg>
 8006d30:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d10f      	bne.n	8006d58 <lsm6dso_xl_data_rate_set+0x1ec>
  {
    reg.odr_xl = (uint8_t) odr_xl;
 8006d38:	7dfb      	ldrb	r3, [r7, #23]
 8006d3a:	f003 030f 	and.w	r3, r3, #15
 8006d3e:	b2da      	uxtb	r2, r3
 8006d40:	7a3b      	ldrb	r3, [r7, #8]
 8006d42:	f362 1307 	bfi	r3, r2, #4, #4
 8006d46:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8006d48:	f107 0208 	add.w	r2, r7, #8
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	2110      	movs	r1, #16
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f7ff fe95 	bl	8006a80 <lsm6dso_write_reg>
 8006d56:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8006d58:	693b      	ldr	r3, [r7, #16]
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3718      	adds	r7, #24
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	bf00      	nop

08006d64 <lsm6dso_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t val)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	460b      	mov	r3, r1
 8006d6e:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8006d70:	f107 0208 	add.w	r2, r7, #8
 8006d74:	2301      	movs	r3, #1
 8006d76:	2111      	movs	r1, #17
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f7ff fe69 	bl	8006a50 <lsm6dso_read_reg>
 8006d7e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d10f      	bne.n	8006da6 <lsm6dso_gy_full_scale_set+0x42>
  {
    reg.fs_g = (uint8_t) val;
 8006d86:	78fb      	ldrb	r3, [r7, #3]
 8006d88:	f003 0307 	and.w	r3, r3, #7
 8006d8c:	b2da      	uxtb	r2, r3
 8006d8e:	7a3b      	ldrb	r3, [r7, #8]
 8006d90:	f362 0343 	bfi	r3, r2, #1, #3
 8006d94:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8006d96:	f107 0208 	add.w	r2, r7, #8
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	2111      	movs	r1, #17
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f7ff fe6e 	bl	8006a80 <lsm6dso_write_reg>
 8006da4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006da6:	68fb      	ldr	r3, [r7, #12]
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3710      	adds	r7, #16
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}

08006db0 <lsm6dso_gy_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t *val)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b084      	sub	sp, #16
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
 8006db8:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8006dba:	f107 0208 	add.w	r2, r7, #8
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	2111      	movs	r1, #17
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f7ff fe44 	bl	8006a50 <lsm6dso_read_reg>
 8006dc8:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_g)
 8006dca:	7a3b      	ldrb	r3, [r7, #8]
 8006dcc:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	2b06      	cmp	r3, #6
 8006dd4:	d824      	bhi.n	8006e20 <lsm6dso_gy_full_scale_get+0x70>
 8006dd6:	a201      	add	r2, pc, #4	; (adr r2, 8006ddc <lsm6dso_gy_full_scale_get+0x2c>)
 8006dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ddc:	08006df9 	.word	0x08006df9
 8006de0:	08006e01 	.word	0x08006e01
 8006de4:	08006e09 	.word	0x08006e09
 8006de8:	08006e21 	.word	0x08006e21
 8006dec:	08006e11 	.word	0x08006e11
 8006df0:	08006e21 	.word	0x08006e21
 8006df4:	08006e19 	.word	0x08006e19
  {
    case LSM6DSO_250dps:
      *val = LSM6DSO_250dps;
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	701a      	strb	r2, [r3, #0]
      break;
 8006dfe:	e013      	b.n	8006e28 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_125dps:
      *val = LSM6DSO_125dps;
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	2201      	movs	r2, #1
 8006e04:	701a      	strb	r2, [r3, #0]
      break;
 8006e06:	e00f      	b.n	8006e28 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_500dps:
      *val = LSM6DSO_500dps;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	2202      	movs	r2, #2
 8006e0c:	701a      	strb	r2, [r3, #0]
      break;
 8006e0e:	e00b      	b.n	8006e28 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_1000dps:
      *val = LSM6DSO_1000dps;
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	2204      	movs	r2, #4
 8006e14:	701a      	strb	r2, [r3, #0]
      break;
 8006e16:	e007      	b.n	8006e28 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_2000dps:
      *val = LSM6DSO_2000dps;
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	2206      	movs	r2, #6
 8006e1c:	701a      	strb	r2, [r3, #0]
      break;
 8006e1e:	e003      	b.n	8006e28 <lsm6dso_gy_full_scale_get+0x78>

    default:
      *val = LSM6DSO_250dps;
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	2200      	movs	r2, #0
 8006e24:	701a      	strb	r2, [r3, #0]
      break;
 8006e26:	bf00      	nop
  }

  return ret;
 8006e28:	68fb      	ldr	r3, [r7, #12]
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop

08006e34 <lsm6dso_gy_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t val)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b086      	sub	sp, #24
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	460b      	mov	r3, r1
 8006e3e:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_g_t odr_gy =  val;
 8006e40:	78fb      	ldrb	r3, [r7, #3]
 8006e42:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8006e44:	f107 030c 	add.w	r3, r7, #12
 8006e48:	4619      	mov	r1, r3
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 fac4 	bl	80073d8 <lsm6dso_fsm_enable_get>
 8006e50:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	f040 80c4 	bne.w	8006fe2 <lsm6dso_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006e5a:	7b3b      	ldrb	r3, [r7, #12]
 8006e5c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006e60:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8006e62:	7b3b      	ldrb	r3, [r7, #12]
 8006e64:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006e68:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8006e6e:	7b3b      	ldrb	r3, [r7, #12]
 8006e70:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006e74:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8006e76:	4313      	orrs	r3, r2
 8006e78:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8006e7a:	7b3b      	ldrb	r3, [r7, #12]
 8006e7c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006e80:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8006e82:	4313      	orrs	r3, r2
 8006e84:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8006e86:	7b3b      	ldrb	r3, [r7, #12]
 8006e88:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006e8c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8006e92:	7b3b      	ldrb	r3, [r7, #12]
 8006e94:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006e98:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8006e9e:	7b3b      	ldrb	r3, [r7, #12]
 8006ea0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006ea4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006eaa:	7b3b      	ldrb	r3, [r7, #12]
 8006eac:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006eb0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8006eb6:	7b7b      	ldrb	r3, [r7, #13]
 8006eb8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006ebc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8006ec2:	7b7b      	ldrb	r3, [r7, #13]
 8006ec4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006ec8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006ece:	7b7b      	ldrb	r3, [r7, #13]
 8006ed0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006ed4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006eda:	7b7b      	ldrb	r3, [r7, #13]
 8006edc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006ee0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8006ee6:	7b7b      	ldrb	r3, [r7, #13]
 8006ee8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006eec:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006ef2:	7b7b      	ldrb	r3, [r7, #13]
 8006ef4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006ef8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8006efa:	4313      	orrs	r3, r2
 8006efc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006efe:	7b7b      	ldrb	r3, [r7, #13]
 8006f00:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006f04:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006f06:	4313      	orrs	r3, r2
 8006f08:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8006f0a:	7b7b      	ldrb	r3, [r7, #13]
 8006f0c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006f10:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006f12:	4313      	orrs	r3, r2
 8006f14:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d163      	bne.n	8006fe2 <lsm6dso_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8006f1a:	f107 030b 	add.w	r3, r7, #11
 8006f1e:	4619      	mov	r1, r3
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f000 fa7b 	bl	800741c <lsm6dso_fsm_data_rate_get>
 8006f26:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d159      	bne.n	8006fe2 <lsm6dso_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8006f2e:	7afb      	ldrb	r3, [r7, #11]
 8006f30:	2b03      	cmp	r3, #3
 8006f32:	d853      	bhi.n	8006fdc <lsm6dso_gy_data_rate_set+0x1a8>
 8006f34:	a201      	add	r2, pc, #4	; (adr r2, 8006f3c <lsm6dso_gy_data_rate_set+0x108>)
 8006f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f3a:	bf00      	nop
 8006f3c:	08006f4d 	.word	0x08006f4d
 8006f40:	08006f5f 	.word	0x08006f5f
 8006f44:	08006f7d 	.word	0x08006f7d
 8006f48:	08006fa7 	.word	0x08006fa7
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_GY_ODR_OFF)
 8006f4c:	78fb      	ldrb	r3, [r7, #3]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d102      	bne.n	8006f58 <lsm6dso_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSO_GY_ODR_12Hz5;
 8006f52:	2301      	movs	r3, #1
 8006f54:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8006f56:	e045      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8006f58:	78fb      	ldrb	r3, [r7, #3]
 8006f5a:	75fb      	strb	r3, [r7, #23]
            break;
 8006f5c:	e042      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8006f5e:	78fb      	ldrb	r3, [r7, #3]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d102      	bne.n	8006f6a <lsm6dso_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8006f64:	2302      	movs	r3, #2
 8006f66:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8006f68:	e03c      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8006f6a:	78fb      	ldrb	r3, [r7, #3]
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d102      	bne.n	8006f76 <lsm6dso_gy_data_rate_set+0x142>
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8006f70:	2302      	movs	r3, #2
 8006f72:	75fb      	strb	r3, [r7, #23]
            break;
 8006f74:	e036      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8006f76:	78fb      	ldrb	r3, [r7, #3]
 8006f78:	75fb      	strb	r3, [r7, #23]
            break;
 8006f7a:	e033      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8006f7c:	78fb      	ldrb	r3, [r7, #3]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d102      	bne.n	8006f88 <lsm6dso_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8006f82:	2303      	movs	r3, #3
 8006f84:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8006f86:	e02d      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8006f88:	78fb      	ldrb	r3, [r7, #3]
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d102      	bne.n	8006f94 <lsm6dso_gy_data_rate_set+0x160>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	75fb      	strb	r3, [r7, #23]
            break;
 8006f92:	e027      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 8006f94:	78fb      	ldrb	r3, [r7, #3]
 8006f96:	2b02      	cmp	r3, #2
 8006f98:	d102      	bne.n	8006fa0 <lsm6dso_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8006f9a:	2303      	movs	r3, #3
 8006f9c:	75fb      	strb	r3, [r7, #23]
            break;
 8006f9e:	e021      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8006fa0:	78fb      	ldrb	r3, [r7, #3]
 8006fa2:	75fb      	strb	r3, [r7, #23]
            break;
 8006fa4:	e01e      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8006fa6:	78fb      	ldrb	r3, [r7, #3]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d102      	bne.n	8006fb2 <lsm6dso_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8006fac:	2304      	movs	r3, #4
 8006fae:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8006fb0:	e018      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8006fb2:	78fb      	ldrb	r3, [r7, #3]
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d102      	bne.n	8006fbe <lsm6dso_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8006fb8:	2304      	movs	r3, #4
 8006fba:	75fb      	strb	r3, [r7, #23]
            break;
 8006fbc:	e012      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 8006fbe:	78fb      	ldrb	r3, [r7, #3]
 8006fc0:	2b02      	cmp	r3, #2
 8006fc2:	d102      	bne.n	8006fca <lsm6dso_gy_data_rate_set+0x196>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8006fc4:	2304      	movs	r3, #4
 8006fc6:	75fb      	strb	r3, [r7, #23]
            break;
 8006fc8:	e00c      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_52Hz)
 8006fca:	78fb      	ldrb	r3, [r7, #3]
 8006fcc:	2b03      	cmp	r3, #3
 8006fce:	d102      	bne.n	8006fd6 <lsm6dso_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 8006fd0:	2304      	movs	r3, #4
 8006fd2:	75fb      	strb	r3, [r7, #23]
            break;
 8006fd4:	e006      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8006fd6:	78fb      	ldrb	r3, [r7, #3]
 8006fd8:	75fb      	strb	r3, [r7, #23]
            break;
 8006fda:	e003      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8006fdc:	78fb      	ldrb	r3, [r7, #3]
 8006fde:	75fb      	strb	r3, [r7, #23]
            break;
 8006fe0:	e000      	b.n	8006fe4 <lsm6dso_gy_data_rate_set+0x1b0>
        }
      }
 8006fe2:	bf00      	nop
    }
  }

  if (ret == 0)
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d107      	bne.n	8006ffa <lsm6dso_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8006fea:	f107 0208 	add.w	r2, r7, #8
 8006fee:	2301      	movs	r3, #1
 8006ff0:	2111      	movs	r1, #17
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f7ff fd2c 	bl	8006a50 <lsm6dso_read_reg>
 8006ff8:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d10f      	bne.n	8007020 <lsm6dso_gy_data_rate_set+0x1ec>
  {
    reg.odr_g = (uint8_t) odr_gy;
 8007000:	7dfb      	ldrb	r3, [r7, #23]
 8007002:	f003 030f 	and.w	r3, r3, #15
 8007006:	b2da      	uxtb	r2, r3
 8007008:	7a3b      	ldrb	r3, [r7, #8]
 800700a:	f362 1307 	bfi	r3, r2, #4, #4
 800700e:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8007010:	f107 0208 	add.w	r2, r7, #8
 8007014:	2301      	movs	r3, #1
 8007016:	2111      	movs	r1, #17
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f7ff fd31 	bl	8006a80 <lsm6dso_write_reg>
 800701e:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8007020:	693b      	ldr	r3, [r7, #16]
}
 8007022:	4618      	mov	r0, r3
 8007024:	3718      	adds	r7, #24
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}
 800702a:	bf00      	nop

0800702c <lsm6dso_gy_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t *val)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b084      	sub	sp, #16
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8007036:	f107 0208 	add.w	r2, r7, #8
 800703a:	2301      	movs	r3, #1
 800703c:	2111      	movs	r1, #17
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f7ff fd06 	bl	8006a50 <lsm6dso_read_reg>
 8007044:	60f8      	str	r0, [r7, #12]

  switch (reg.odr_g)
 8007046:	7a3b      	ldrb	r3, [r7, #8]
 8007048:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800704c:	b2db      	uxtb	r3, r3
 800704e:	2b0a      	cmp	r3, #10
 8007050:	d844      	bhi.n	80070dc <lsm6dso_gy_data_rate_get+0xb0>
 8007052:	a201      	add	r2, pc, #4	; (adr r2, 8007058 <lsm6dso_gy_data_rate_get+0x2c>)
 8007054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007058:	08007085 	.word	0x08007085
 800705c:	0800708d 	.word	0x0800708d
 8007060:	08007095 	.word	0x08007095
 8007064:	0800709d 	.word	0x0800709d
 8007068:	080070a5 	.word	0x080070a5
 800706c:	080070ad 	.word	0x080070ad
 8007070:	080070b5 	.word	0x080070b5
 8007074:	080070bd 	.word	0x080070bd
 8007078:	080070c5 	.word	0x080070c5
 800707c:	080070cd 	.word	0x080070cd
 8007080:	080070d5 	.word	0x080070d5
  {
    case LSM6DSO_GY_ODR_OFF:
      *val = LSM6DSO_GY_ODR_OFF;
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	2200      	movs	r2, #0
 8007088:	701a      	strb	r2, [r3, #0]
      break;
 800708a:	e02b      	b.n	80070e4 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_12Hz5:
      *val = LSM6DSO_GY_ODR_12Hz5;
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	2201      	movs	r2, #1
 8007090:	701a      	strb	r2, [r3, #0]
      break;
 8007092:	e027      	b.n	80070e4 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_26Hz:
      *val = LSM6DSO_GY_ODR_26Hz;
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	2202      	movs	r2, #2
 8007098:	701a      	strb	r2, [r3, #0]
      break;
 800709a:	e023      	b.n	80070e4 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_52Hz:
      *val = LSM6DSO_GY_ODR_52Hz;
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	2203      	movs	r2, #3
 80070a0:	701a      	strb	r2, [r3, #0]
      break;
 80070a2:	e01f      	b.n	80070e4 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_104Hz:
      *val = LSM6DSO_GY_ODR_104Hz;
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	2204      	movs	r2, #4
 80070a8:	701a      	strb	r2, [r3, #0]
      break;
 80070aa:	e01b      	b.n	80070e4 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_208Hz:
      *val = LSM6DSO_GY_ODR_208Hz;
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	2205      	movs	r2, #5
 80070b0:	701a      	strb	r2, [r3, #0]
      break;
 80070b2:	e017      	b.n	80070e4 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_417Hz:
      *val = LSM6DSO_GY_ODR_417Hz;
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	2206      	movs	r2, #6
 80070b8:	701a      	strb	r2, [r3, #0]
      break;
 80070ba:	e013      	b.n	80070e4 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_833Hz:
      *val = LSM6DSO_GY_ODR_833Hz;
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	2207      	movs	r2, #7
 80070c0:	701a      	strb	r2, [r3, #0]
      break;
 80070c2:	e00f      	b.n	80070e4 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_1667Hz:
      *val = LSM6DSO_GY_ODR_1667Hz;
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	2208      	movs	r2, #8
 80070c8:	701a      	strb	r2, [r3, #0]
      break;
 80070ca:	e00b      	b.n	80070e4 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_3333Hz:
      *val = LSM6DSO_GY_ODR_3333Hz;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	2209      	movs	r2, #9
 80070d0:	701a      	strb	r2, [r3, #0]
      break;
 80070d2:	e007      	b.n	80070e4 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_6667Hz:
      *val = LSM6DSO_GY_ODR_6667Hz;
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	220a      	movs	r2, #10
 80070d8:	701a      	strb	r2, [r3, #0]
      break;
 80070da:	e003      	b.n	80070e4 <lsm6dso_gy_data_rate_get+0xb8>

    default:
      *val = LSM6DSO_GY_ODR_OFF;
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	2200      	movs	r2, #0
 80070e0:	701a      	strb	r2, [r3, #0]
      break;
 80070e2:	bf00      	nop
  }

  return ret;
 80070e4:	68fb      	ldr	r3, [r7, #12]
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3710      	adds	r7, #16
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	bf00      	nop

080070f0 <lsm6dso_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b084      	sub	sp, #16
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	460b      	mov	r3, r1
 80070fa:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 80070fc:	f107 0208 	add.w	r2, r7, #8
 8007100:	2301      	movs	r3, #1
 8007102:	2112      	movs	r1, #18
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f7ff fca3 	bl	8006a50 <lsm6dso_read_reg>
 800710a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d10f      	bne.n	8007132 <lsm6dso_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8007112:	78fb      	ldrb	r3, [r7, #3]
 8007114:	f003 0301 	and.w	r3, r3, #1
 8007118:	b2da      	uxtb	r2, r3
 800711a:	7a3b      	ldrb	r3, [r7, #8]
 800711c:	f362 1386 	bfi	r3, r2, #6, #1
 8007120:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8007122:	f107 0208 	add.w	r2, r7, #8
 8007126:	2301      	movs	r3, #1
 8007128:	2112      	movs	r1, #18
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f7ff fca8 	bl	8006a80 <lsm6dso_write_reg>
 8007130:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007132:	68fb      	ldr	r3, [r7, #12]
}
 8007134:	4618      	mov	r0, r3
 8007136:	3710      	adds	r7, #16
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}

0800713c <lsm6dso_angular_rate_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b086      	sub	sp, #24
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_G, buff, 6);
 8007146:	f107 020c 	add.w	r2, r7, #12
 800714a:	2306      	movs	r3, #6
 800714c:	2122      	movs	r1, #34	; 0x22
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f7ff fc7e 	bl	8006a50 <lsm6dso_read_reg>
 8007154:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8007156:	7b7b      	ldrb	r3, [r7, #13]
 8007158:	b21a      	sxth	r2, r3
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007164:	b29b      	uxth	r3, r3
 8007166:	021b      	lsls	r3, r3, #8
 8007168:	b29a      	uxth	r2, r3
 800716a:	7b3b      	ldrb	r3, [r7, #12]
 800716c:	b29b      	uxth	r3, r3
 800716e:	4413      	add	r3, r2
 8007170:	b29b      	uxth	r3, r3
 8007172:	b21a      	sxth	r2, r3
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8007178:	7bfa      	ldrb	r2, [r7, #15]
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	3302      	adds	r3, #2
 800717e:	b212      	sxth	r2, r2
 8007180:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	3302      	adds	r3, #2
 8007186:	f9b3 3000 	ldrsh.w	r3, [r3]
 800718a:	b29b      	uxth	r3, r3
 800718c:	021b      	lsls	r3, r3, #8
 800718e:	b29a      	uxth	r2, r3
 8007190:	7bbb      	ldrb	r3, [r7, #14]
 8007192:	b29b      	uxth	r3, r3
 8007194:	4413      	add	r3, r2
 8007196:	b29a      	uxth	r2, r3
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	3302      	adds	r3, #2
 800719c:	b212      	sxth	r2, r2
 800719e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80071a0:	7c7a      	ldrb	r2, [r7, #17]
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	3304      	adds	r3, #4
 80071a6:	b212      	sxth	r2, r2
 80071a8:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	3304      	adds	r3, #4
 80071ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	021b      	lsls	r3, r3, #8
 80071b6:	b29a      	uxth	r2, r3
 80071b8:	7c3b      	ldrb	r3, [r7, #16]
 80071ba:	b29b      	uxth	r3, r3
 80071bc:	4413      	add	r3, r2
 80071be:	b29a      	uxth	r2, r3
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	3304      	adds	r3, #4
 80071c4:	b212      	sxth	r2, r2
 80071c6:	801a      	strh	r2, [r3, #0]

  return ret;
 80071c8:	697b      	ldr	r3, [r7, #20]
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3718      	adds	r7, #24
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}

080071d2 <lsm6dso_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80071d2:	b580      	push	{r7, lr}
 80071d4:	b086      	sub	sp, #24
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6078      	str	r0, [r7, #4]
 80071da:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_A, buff, 6);
 80071dc:	f107 020c 	add.w	r2, r7, #12
 80071e0:	2306      	movs	r3, #6
 80071e2:	2128      	movs	r1, #40	; 0x28
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f7ff fc33 	bl	8006a50 <lsm6dso_read_reg>
 80071ea:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80071ec:	7b7b      	ldrb	r3, [r7, #13]
 80071ee:	b21a      	sxth	r2, r3
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	021b      	lsls	r3, r3, #8
 80071fe:	b29a      	uxth	r2, r3
 8007200:	7b3b      	ldrb	r3, [r7, #12]
 8007202:	b29b      	uxth	r3, r3
 8007204:	4413      	add	r3, r2
 8007206:	b29b      	uxth	r3, r3
 8007208:	b21a      	sxth	r2, r3
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800720e:	7bfa      	ldrb	r2, [r7, #15]
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	3302      	adds	r3, #2
 8007214:	b212      	sxth	r2, r2
 8007216:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	3302      	adds	r3, #2
 800721c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007220:	b29b      	uxth	r3, r3
 8007222:	021b      	lsls	r3, r3, #8
 8007224:	b29a      	uxth	r2, r3
 8007226:	7bbb      	ldrb	r3, [r7, #14]
 8007228:	b29b      	uxth	r3, r3
 800722a:	4413      	add	r3, r2
 800722c:	b29a      	uxth	r2, r3
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	3302      	adds	r3, #2
 8007232:	b212      	sxth	r2, r2
 8007234:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8007236:	7c7a      	ldrb	r2, [r7, #17]
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	3304      	adds	r3, #4
 800723c:	b212      	sxth	r2, r2
 800723e:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	3304      	adds	r3, #4
 8007244:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007248:	b29b      	uxth	r3, r3
 800724a:	021b      	lsls	r3, r3, #8
 800724c:	b29a      	uxth	r2, r3
 800724e:	7c3b      	ldrb	r3, [r7, #16]
 8007250:	b29b      	uxth	r3, r3
 8007252:	4413      	add	r3, r2
 8007254:	b29a      	uxth	r2, r3
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	3304      	adds	r3, #4
 800725a:	b212      	sxth	r2, r2
 800725c:	801a      	strh	r2, [r3, #0]

  return ret;
 800725e:	697b      	ldr	r3, [r7, #20]
}
 8007260:	4618      	mov	r0, r3
 8007262:	3718      	adds	r7, #24
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}

08007268 <lsm6dso_mem_bank_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b084      	sub	sp, #16
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
 8007270:	460b      	mov	r3, r1
 8007272:	70fb      	strb	r3, [r7, #3]
  lsm6dso_func_cfg_access_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8007274:	f107 0208 	add.w	r2, r7, #8
 8007278:	2301      	movs	r3, #1
 800727a:	2101      	movs	r1, #1
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f7ff fbe7 	bl	8006a50 <lsm6dso_read_reg>
 8007282:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d10f      	bne.n	80072aa <lsm6dso_mem_bank_set+0x42>
  {
    reg.reg_access = (uint8_t)val;
 800728a:	78fb      	ldrb	r3, [r7, #3]
 800728c:	f003 0303 	and.w	r3, r3, #3
 8007290:	b2da      	uxtb	r2, r3
 8007292:	7a3b      	ldrb	r3, [r7, #8]
 8007294:	f362 1387 	bfi	r3, r2, #6, #2
 8007298:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 800729a:	f107 0208 	add.w	r2, r7, #8
 800729e:	2301      	movs	r3, #1
 80072a0:	2101      	movs	r1, #1
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f7ff fbec 	bl	8006a80 <lsm6dso_write_reg>
 80072a8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80072aa:	68fb      	ldr	r3, [r7, #12]
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3710      	adds	r7, #16
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <lsm6dso_auto_increment_set>:
  * @param  val      change the values of if_inc in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b084      	sub	sp, #16
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
 80072bc:	460b      	mov	r3, r1
 80072be:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 80072c0:	f107 0208 	add.w	r2, r7, #8
 80072c4:	2301      	movs	r3, #1
 80072c6:	2112      	movs	r1, #18
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f7ff fbc1 	bl	8006a50 <lsm6dso_read_reg>
 80072ce:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d10f      	bne.n	80072f6 <lsm6dso_auto_increment_set+0x42>
  {
    reg.if_inc = val;
 80072d6:	78fb      	ldrb	r3, [r7, #3]
 80072d8:	f003 0301 	and.w	r3, r3, #1
 80072dc:	b2da      	uxtb	r2, r3
 80072de:	7a3b      	ldrb	r3, [r7, #8]
 80072e0:	f362 0382 	bfi	r3, r2, #2, #1
 80072e4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 80072e6:	f107 0208 	add.w	r2, r7, #8
 80072ea:	2301      	movs	r3, #1
 80072ec:	2112      	movs	r1, #18
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f7ff fbc6 	bl	8006a80 <lsm6dso_write_reg>
 80072f4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80072f6:	68fb      	ldr	r3, [r7, #12]
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3710      	adds	r7, #16
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}

08007300 <lsm6dso_i3c_disable_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dso_i3c_disable_t val)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b086      	sub	sp, #24
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	460b      	mov	r3, r1
 800730a:	70fb      	strb	r3, [r7, #3]
  lsm6dso_i3c_bus_avb_t i3c_bus_avb;
  lsm6dso_ctrl9_xl_t ctrl9_xl;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 800730c:	f107 020c 	add.w	r2, r7, #12
 8007310:	2301      	movs	r3, #1
 8007312:	2118      	movs	r1, #24
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f7ff fb9b 	bl	8006a50 <lsm6dso_read_reg>
 800731a:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d111      	bne.n	8007346 <lsm6dso_i3c_disable_set+0x46>
  {
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 8007322:	78fb      	ldrb	r3, [r7, #3]
 8007324:	09db      	lsrs	r3, r3, #7
 8007326:	b2db      	uxtb	r3, r3
 8007328:	f003 0301 	and.w	r3, r3, #1
 800732c:	b2da      	uxtb	r2, r3
 800732e:	7b3b      	ldrb	r3, [r7, #12]
 8007330:	f362 0341 	bfi	r3, r2, #1, #1
 8007334:	733b      	strb	r3, [r7, #12]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8007336:	f107 020c 	add.w	r2, r7, #12
 800733a:	2301      	movs	r3, #1
 800733c:	2118      	movs	r1, #24
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f7ff fb9e 	bl	8006a80 <lsm6dso_write_reg>
 8007344:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d107      	bne.n	800735c <lsm6dso_i3c_disable_set+0x5c>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 800734c:	f107 0210 	add.w	r2, r7, #16
 8007350:	2301      	movs	r3, #1
 8007352:	2162      	movs	r1, #98	; 0x62
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f7ff fb7b 	bl	8006a50 <lsm6dso_read_reg>
 800735a:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d10f      	bne.n	8007382 <lsm6dso_i3c_disable_set+0x82>
  {
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 8007362:	78fb      	ldrb	r3, [r7, #3]
 8007364:	f003 0303 	and.w	r3, r3, #3
 8007368:	b2da      	uxtb	r2, r3
 800736a:	7c3b      	ldrb	r3, [r7, #16]
 800736c:	f362 03c4 	bfi	r3, r2, #3, #2
 8007370:	743b      	strb	r3, [r7, #16]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 8007372:	f107 0210 	add.w	r2, r7, #16
 8007376:	2301      	movs	r3, #1
 8007378:	2162      	movs	r1, #98	; 0x62
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f7ff fb80 	bl	8006a80 <lsm6dso_write_reg>
 8007380:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 8007382:	697b      	ldr	r3, [r7, #20]
}
 8007384:	4618      	mov	r0, r3
 8007386:	3718      	adds	r7, #24
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}

0800738c <lsm6dso_fifo_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dso_fifo_mode_t val)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b084      	sub	sp, #16
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
 8007394:	460b      	mov	r3, r1
 8007396:	70fb      	strb	r3, [r7, #3]
  lsm6dso_fifo_ctrl4_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8007398:	f107 0208 	add.w	r2, r7, #8
 800739c:	2301      	movs	r3, #1
 800739e:	210a      	movs	r1, #10
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f7ff fb55 	bl	8006a50 <lsm6dso_read_reg>
 80073a6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d10f      	bne.n	80073ce <lsm6dso_fifo_mode_set+0x42>
  {
    reg.fifo_mode = (uint8_t)val;
 80073ae:	78fb      	ldrb	r3, [r7, #3]
 80073b0:	f003 0307 	and.w	r3, r3, #7
 80073b4:	b2da      	uxtb	r2, r3
 80073b6:	7a3b      	ldrb	r3, [r7, #8]
 80073b8:	f362 0302 	bfi	r3, r2, #0, #3
 80073bc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 80073be:	f107 0208 	add.w	r2, r7, #8
 80073c2:	2301      	movs	r3, #1
 80073c4:	210a      	movs	r1, #10
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f7ff fb5a 	bl	8006a80 <lsm6dso_write_reg>
 80073cc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80073ce:	68fb      	ldr	r3, [r7, #12]
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3710      	adds	r7, #16
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b084      	sub	sp, #16
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 80073e2:	2102      	movs	r1, #2
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f7ff ff3f 	bl	8007268 <lsm6dso_mem_bank_set>
 80073ea:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d106      	bne.n	8007400 <lsm6dso_fsm_enable_get+0x28>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
 80073f2:	2302      	movs	r3, #2
 80073f4:	683a      	ldr	r2, [r7, #0]
 80073f6:	2146      	movs	r1, #70	; 0x46
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f7ff fb29 	bl	8006a50 <lsm6dso_read_reg>
 80073fe:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d104      	bne.n	8007410 <lsm6dso_fsm_enable_get+0x38>
  {
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8007406:	2100      	movs	r1, #0
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f7ff ff2d 	bl	8007268 <lsm6dso_mem_bank_set>
 800740e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007410:	68fb      	ldr	r3, [r7, #12]
}
 8007412:	4618      	mov	r0, r3
 8007414:	3710      	adds	r7, #16
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}
	...

0800741c <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	6039      	str	r1, [r7, #0]
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 8007426:	2102      	movs	r1, #2
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f7ff ff1d 	bl	8007268 <lsm6dso_mem_bank_set>
 800742e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d107      	bne.n	8007446 <lsm6dso_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B,
 8007436:	f107 0208 	add.w	r2, r7, #8
 800743a:	2301      	movs	r3, #1
 800743c:	215f      	movs	r1, #95	; 0x5f
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f7ff fb06 	bl	8006a50 <lsm6dso_read_reg>
 8007444:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d12a      	bne.n	80074a2 <lsm6dso_fsm_data_rate_get+0x86>
  {
    switch (reg.fsm_odr)
 800744c:	7a3b      	ldrb	r3, [r7, #8]
 800744e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007452:	b2db      	uxtb	r3, r3
 8007454:	2b03      	cmp	r3, #3
 8007456:	d81b      	bhi.n	8007490 <lsm6dso_fsm_data_rate_get+0x74>
 8007458:	a201      	add	r2, pc, #4	; (adr r2, 8007460 <lsm6dso_fsm_data_rate_get+0x44>)
 800745a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800745e:	bf00      	nop
 8007460:	08007471 	.word	0x08007471
 8007464:	08007479 	.word	0x08007479
 8007468:	08007481 	.word	0x08007481
 800746c:	08007489 	.word	0x08007489
    {
      case LSM6DSO_ODR_FSM_12Hz5:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	2200      	movs	r2, #0
 8007474:	701a      	strb	r2, [r3, #0]
        break;
 8007476:	e00f      	b.n	8007498 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_26Hz:
        *val = LSM6DSO_ODR_FSM_26Hz;
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	2201      	movs	r2, #1
 800747c:	701a      	strb	r2, [r3, #0]
        break;
 800747e:	e00b      	b.n	8007498 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_52Hz:
        *val = LSM6DSO_ODR_FSM_52Hz;
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	2202      	movs	r2, #2
 8007484:	701a      	strb	r2, [r3, #0]
        break;
 8007486:	e007      	b.n	8007498 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_104Hz:
        *val = LSM6DSO_ODR_FSM_104Hz;
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	2203      	movs	r2, #3
 800748c:	701a      	strb	r2, [r3, #0]
        break;
 800748e:	e003      	b.n	8007498 <lsm6dso_fsm_data_rate_get+0x7c>

      default:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	2200      	movs	r2, #0
 8007494:	701a      	strb	r2, [r3, #0]
        break;
 8007496:	bf00      	nop
    }

    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8007498:	2100      	movs	r1, #0
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f7ff fee4 	bl	8007268 <lsm6dso_mem_bank_set>
 80074a0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80074a2:	68fb      	ldr	r3, [r7, #12]
}
 80074a4:	4618      	mov	r0, r3
 80074a6:	3710      	adds	r7, #16
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bd80      	pop	{r7, pc}

080074ac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b082      	sub	sp, #8
 80074b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80074b2:	2300      	movs	r3, #0
 80074b4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80074b6:	2003      	movs	r0, #3
 80074b8:	f000 f960 	bl	800777c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80074bc:	200f      	movs	r0, #15
 80074be:	f000 f80d 	bl	80074dc <HAL_InitTick>
 80074c2:	4603      	mov	r3, r0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d002      	beq.n	80074ce <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80074c8:	2301      	movs	r3, #1
 80074ca:	71fb      	strb	r3, [r7, #7]
 80074cc:	e001      	b.n	80074d2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80074ce:	f7fd ff91 	bl	80053f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80074d2:	79fb      	ldrb	r3, [r7, #7]
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3708      	adds	r7, #8
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b084      	sub	sp, #16
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80074e4:	2300      	movs	r3, #0
 80074e6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80074e8:	4b17      	ldr	r3, [pc, #92]	; (8007548 <HAL_InitTick+0x6c>)
 80074ea:	781b      	ldrb	r3, [r3, #0]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d023      	beq.n	8007538 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80074f0:	4b16      	ldr	r3, [pc, #88]	; (800754c <HAL_InitTick+0x70>)
 80074f2:	681a      	ldr	r2, [r3, #0]
 80074f4:	4b14      	ldr	r3, [pc, #80]	; (8007548 <HAL_InitTick+0x6c>)
 80074f6:	781b      	ldrb	r3, [r3, #0]
 80074f8:	4619      	mov	r1, r3
 80074fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80074fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8007502:	fbb2 f3f3 	udiv	r3, r2, r3
 8007506:	4618      	mov	r0, r3
 8007508:	f000 f96d 	bl	80077e6 <HAL_SYSTICK_Config>
 800750c:	4603      	mov	r3, r0
 800750e:	2b00      	cmp	r3, #0
 8007510:	d10f      	bne.n	8007532 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2b0f      	cmp	r3, #15
 8007516:	d809      	bhi.n	800752c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007518:	2200      	movs	r2, #0
 800751a:	6879      	ldr	r1, [r7, #4]
 800751c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007520:	f000 f937 	bl	8007792 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007524:	4a0a      	ldr	r2, [pc, #40]	; (8007550 <HAL_InitTick+0x74>)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6013      	str	r3, [r2, #0]
 800752a:	e007      	b.n	800753c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800752c:	2301      	movs	r3, #1
 800752e:	73fb      	strb	r3, [r7, #15]
 8007530:	e004      	b.n	800753c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	73fb      	strb	r3, [r7, #15]
 8007536:	e001      	b.n	800753c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007538:	2301      	movs	r3, #1
 800753a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800753c:	7bfb      	ldrb	r3, [r7, #15]
}
 800753e:	4618      	mov	r0, r3
 8007540:	3710      	adds	r7, #16
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}
 8007546:	bf00      	nop
 8007548:	2000000c 	.word	0x2000000c
 800754c:	20000004 	.word	0x20000004
 8007550:	20000008 	.word	0x20000008

08007554 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007554:	b480      	push	{r7}
 8007556:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007558:	4b06      	ldr	r3, [pc, #24]	; (8007574 <HAL_IncTick+0x20>)
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	461a      	mov	r2, r3
 800755e:	4b06      	ldr	r3, [pc, #24]	; (8007578 <HAL_IncTick+0x24>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4413      	add	r3, r2
 8007564:	4a04      	ldr	r2, [pc, #16]	; (8007578 <HAL_IncTick+0x24>)
 8007566:	6013      	str	r3, [r2, #0]
}
 8007568:	bf00      	nop
 800756a:	46bd      	mov	sp, r7
 800756c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007570:	4770      	bx	lr
 8007572:	bf00      	nop
 8007574:	2000000c 	.word	0x2000000c
 8007578:	20000f04 	.word	0x20000f04

0800757c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800757c:	b480      	push	{r7}
 800757e:	af00      	add	r7, sp, #0
  return uwTick;
 8007580:	4b03      	ldr	r3, [pc, #12]	; (8007590 <HAL_GetTick+0x14>)
 8007582:	681b      	ldr	r3, [r3, #0]
}
 8007584:	4618      	mov	r0, r3
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr
 800758e:	bf00      	nop
 8007590:	20000f04 	.word	0x20000f04

08007594 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b084      	sub	sp, #16
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800759c:	f7ff ffee 	bl	800757c <HAL_GetTick>
 80075a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80075ac:	d005      	beq.n	80075ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80075ae:	4b0a      	ldr	r3, [pc, #40]	; (80075d8 <HAL_Delay+0x44>)
 80075b0:	781b      	ldrb	r3, [r3, #0]
 80075b2:	461a      	mov	r2, r3
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	4413      	add	r3, r2
 80075b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80075ba:	bf00      	nop
 80075bc:	f7ff ffde 	bl	800757c <HAL_GetTick>
 80075c0:	4602      	mov	r2, r0
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	1ad3      	subs	r3, r2, r3
 80075c6:	68fa      	ldr	r2, [r7, #12]
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d8f7      	bhi.n	80075bc <HAL_Delay+0x28>
  {
  }
}
 80075cc:	bf00      	nop
 80075ce:	bf00      	nop
 80075d0:	3710      	adds	r7, #16
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	bf00      	nop
 80075d8:	2000000c 	.word	0x2000000c

080075dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80075dc:	b480      	push	{r7}
 80075de:	b085      	sub	sp, #20
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f003 0307 	and.w	r3, r3, #7
 80075ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80075ec:	4b0c      	ldr	r3, [pc, #48]	; (8007620 <__NVIC_SetPriorityGrouping+0x44>)
 80075ee:	68db      	ldr	r3, [r3, #12]
 80075f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80075f2:	68ba      	ldr	r2, [r7, #8]
 80075f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80075f8:	4013      	ands	r3, r2
 80075fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007604:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007608:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800760c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800760e:	4a04      	ldr	r2, [pc, #16]	; (8007620 <__NVIC_SetPriorityGrouping+0x44>)
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	60d3      	str	r3, [r2, #12]
}
 8007614:	bf00      	nop
 8007616:	3714      	adds	r7, #20
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr
 8007620:	e000ed00 	.word	0xe000ed00

08007624 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007624:	b480      	push	{r7}
 8007626:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007628:	4b04      	ldr	r3, [pc, #16]	; (800763c <__NVIC_GetPriorityGrouping+0x18>)
 800762a:	68db      	ldr	r3, [r3, #12]
 800762c:	0a1b      	lsrs	r3, r3, #8
 800762e:	f003 0307 	and.w	r3, r3, #7
}
 8007632:	4618      	mov	r0, r3
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr
 800763c:	e000ed00 	.word	0xe000ed00

08007640 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007640:	b480      	push	{r7}
 8007642:	b083      	sub	sp, #12
 8007644:	af00      	add	r7, sp, #0
 8007646:	4603      	mov	r3, r0
 8007648:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800764a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800764e:	2b00      	cmp	r3, #0
 8007650:	db0b      	blt.n	800766a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007652:	79fb      	ldrb	r3, [r7, #7]
 8007654:	f003 021f 	and.w	r2, r3, #31
 8007658:	4907      	ldr	r1, [pc, #28]	; (8007678 <__NVIC_EnableIRQ+0x38>)
 800765a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800765e:	095b      	lsrs	r3, r3, #5
 8007660:	2001      	movs	r0, #1
 8007662:	fa00 f202 	lsl.w	r2, r0, r2
 8007666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800766a:	bf00      	nop
 800766c:	370c      	adds	r7, #12
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr
 8007676:	bf00      	nop
 8007678:	e000e100 	.word	0xe000e100

0800767c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800767c:	b480      	push	{r7}
 800767e:	b083      	sub	sp, #12
 8007680:	af00      	add	r7, sp, #0
 8007682:	4603      	mov	r3, r0
 8007684:	6039      	str	r1, [r7, #0]
 8007686:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800768c:	2b00      	cmp	r3, #0
 800768e:	db0a      	blt.n	80076a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	b2da      	uxtb	r2, r3
 8007694:	490c      	ldr	r1, [pc, #48]	; (80076c8 <__NVIC_SetPriority+0x4c>)
 8007696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800769a:	0112      	lsls	r2, r2, #4
 800769c:	b2d2      	uxtb	r2, r2
 800769e:	440b      	add	r3, r1
 80076a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80076a4:	e00a      	b.n	80076bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	b2da      	uxtb	r2, r3
 80076aa:	4908      	ldr	r1, [pc, #32]	; (80076cc <__NVIC_SetPriority+0x50>)
 80076ac:	79fb      	ldrb	r3, [r7, #7]
 80076ae:	f003 030f 	and.w	r3, r3, #15
 80076b2:	3b04      	subs	r3, #4
 80076b4:	0112      	lsls	r2, r2, #4
 80076b6:	b2d2      	uxtb	r2, r2
 80076b8:	440b      	add	r3, r1
 80076ba:	761a      	strb	r2, [r3, #24]
}
 80076bc:	bf00      	nop
 80076be:	370c      	adds	r7, #12
 80076c0:	46bd      	mov	sp, r7
 80076c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c6:	4770      	bx	lr
 80076c8:	e000e100 	.word	0xe000e100
 80076cc:	e000ed00 	.word	0xe000ed00

080076d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b089      	sub	sp, #36	; 0x24
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	60f8      	str	r0, [r7, #12]
 80076d8:	60b9      	str	r1, [r7, #8]
 80076da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f003 0307 	and.w	r3, r3, #7
 80076e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80076e4:	69fb      	ldr	r3, [r7, #28]
 80076e6:	f1c3 0307 	rsb	r3, r3, #7
 80076ea:	2b04      	cmp	r3, #4
 80076ec:	bf28      	it	cs
 80076ee:	2304      	movcs	r3, #4
 80076f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80076f2:	69fb      	ldr	r3, [r7, #28]
 80076f4:	3304      	adds	r3, #4
 80076f6:	2b06      	cmp	r3, #6
 80076f8:	d902      	bls.n	8007700 <NVIC_EncodePriority+0x30>
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	3b03      	subs	r3, #3
 80076fe:	e000      	b.n	8007702 <NVIC_EncodePriority+0x32>
 8007700:	2300      	movs	r3, #0
 8007702:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007704:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	fa02 f303 	lsl.w	r3, r2, r3
 800770e:	43da      	mvns	r2, r3
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	401a      	ands	r2, r3
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007718:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800771c:	697b      	ldr	r3, [r7, #20]
 800771e:	fa01 f303 	lsl.w	r3, r1, r3
 8007722:	43d9      	mvns	r1, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007728:	4313      	orrs	r3, r2
         );
}
 800772a:	4618      	mov	r0, r3
 800772c:	3724      	adds	r7, #36	; 0x24
 800772e:	46bd      	mov	sp, r7
 8007730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007734:	4770      	bx	lr
	...

08007738 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b082      	sub	sp, #8
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	3b01      	subs	r3, #1
 8007744:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007748:	d301      	bcc.n	800774e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800774a:	2301      	movs	r3, #1
 800774c:	e00f      	b.n	800776e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800774e:	4a0a      	ldr	r2, [pc, #40]	; (8007778 <SysTick_Config+0x40>)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	3b01      	subs	r3, #1
 8007754:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007756:	210f      	movs	r1, #15
 8007758:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800775c:	f7ff ff8e 	bl	800767c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007760:	4b05      	ldr	r3, [pc, #20]	; (8007778 <SysTick_Config+0x40>)
 8007762:	2200      	movs	r2, #0
 8007764:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007766:	4b04      	ldr	r3, [pc, #16]	; (8007778 <SysTick_Config+0x40>)
 8007768:	2207      	movs	r2, #7
 800776a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800776c:	2300      	movs	r3, #0
}
 800776e:	4618      	mov	r0, r3
 8007770:	3708      	adds	r7, #8
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
 8007776:	bf00      	nop
 8007778:	e000e010 	.word	0xe000e010

0800777c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b082      	sub	sp, #8
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f7ff ff29 	bl	80075dc <__NVIC_SetPriorityGrouping>
}
 800778a:	bf00      	nop
 800778c:	3708      	adds	r7, #8
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}

08007792 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007792:	b580      	push	{r7, lr}
 8007794:	b086      	sub	sp, #24
 8007796:	af00      	add	r7, sp, #0
 8007798:	4603      	mov	r3, r0
 800779a:	60b9      	str	r1, [r7, #8]
 800779c:	607a      	str	r2, [r7, #4]
 800779e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80077a0:	2300      	movs	r3, #0
 80077a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80077a4:	f7ff ff3e 	bl	8007624 <__NVIC_GetPriorityGrouping>
 80077a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80077aa:	687a      	ldr	r2, [r7, #4]
 80077ac:	68b9      	ldr	r1, [r7, #8]
 80077ae:	6978      	ldr	r0, [r7, #20]
 80077b0:	f7ff ff8e 	bl	80076d0 <NVIC_EncodePriority>
 80077b4:	4602      	mov	r2, r0
 80077b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80077ba:	4611      	mov	r1, r2
 80077bc:	4618      	mov	r0, r3
 80077be:	f7ff ff5d 	bl	800767c <__NVIC_SetPriority>
}
 80077c2:	bf00      	nop
 80077c4:	3718      	adds	r7, #24
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}

080077ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80077ca:	b580      	push	{r7, lr}
 80077cc:	b082      	sub	sp, #8
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	4603      	mov	r3, r0
 80077d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80077d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077d8:	4618      	mov	r0, r3
 80077da:	f7ff ff31 	bl	8007640 <__NVIC_EnableIRQ>
}
 80077de:	bf00      	nop
 80077e0:	3708      	adds	r7, #8
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}

080077e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80077e6:	b580      	push	{r7, lr}
 80077e8:	b082      	sub	sp, #8
 80077ea:	af00      	add	r7, sp, #0
 80077ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f7ff ffa2 	bl	8007738 <SysTick_Config>
 80077f4:	4603      	mov	r3, r0
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3708      	adds	r7, #8
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
	...

08007800 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d101      	bne.n	8007812 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	e08d      	b.n	800792e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	461a      	mov	r2, r3
 8007818:	4b47      	ldr	r3, [pc, #284]	; (8007938 <HAL_DMA_Init+0x138>)
 800781a:	429a      	cmp	r2, r3
 800781c:	d80f      	bhi.n	800783e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	461a      	mov	r2, r3
 8007824:	4b45      	ldr	r3, [pc, #276]	; (800793c <HAL_DMA_Init+0x13c>)
 8007826:	4413      	add	r3, r2
 8007828:	4a45      	ldr	r2, [pc, #276]	; (8007940 <HAL_DMA_Init+0x140>)
 800782a:	fba2 2303 	umull	r2, r3, r2, r3
 800782e:	091b      	lsrs	r3, r3, #4
 8007830:	009a      	lsls	r2, r3, #2
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	4a42      	ldr	r2, [pc, #264]	; (8007944 <HAL_DMA_Init+0x144>)
 800783a:	641a      	str	r2, [r3, #64]	; 0x40
 800783c:	e00e      	b.n	800785c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	461a      	mov	r2, r3
 8007844:	4b40      	ldr	r3, [pc, #256]	; (8007948 <HAL_DMA_Init+0x148>)
 8007846:	4413      	add	r3, r2
 8007848:	4a3d      	ldr	r2, [pc, #244]	; (8007940 <HAL_DMA_Init+0x140>)
 800784a:	fba2 2303 	umull	r2, r3, r2, r3
 800784e:	091b      	lsrs	r3, r3, #4
 8007850:	009a      	lsls	r2, r3, #2
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a3c      	ldr	r2, [pc, #240]	; (800794c <HAL_DMA_Init+0x14c>)
 800785a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2202      	movs	r2, #2
 8007860:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007876:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007880:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	691b      	ldr	r3, [r3, #16]
 8007886:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800788c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	699b      	ldr	r3, [r3, #24]
 8007892:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007898:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6a1b      	ldr	r3, [r3, #32]
 800789e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80078a0:	68fa      	ldr	r2, [r7, #12]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	68fa      	ldr	r2, [r7, #12]
 80078ac:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f000 fa72 	bl	8007d98 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078bc:	d102      	bne.n	80078c4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2200      	movs	r2, #0
 80078c2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078cc:	b2d2      	uxtb	r2, r2
 80078ce:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078d4:	687a      	ldr	r2, [r7, #4]
 80078d6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80078d8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d010      	beq.n	8007904 <HAL_DMA_Init+0x104>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	2b04      	cmp	r3, #4
 80078e8:	d80c      	bhi.n	8007904 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 fa92 	bl	8007e14 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078f4:	2200      	movs	r2, #0
 80078f6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078fc:	687a      	ldr	r2, [r7, #4]
 80078fe:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007900:	605a      	str	r2, [r3, #4]
 8007902:	e008      	b.n	8007916 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2200      	movs	r2, #0
 8007908:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2200      	movs	r2, #0
 800790e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2200      	movs	r2, #0
 800791a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800792c:	2300      	movs	r3, #0
}
 800792e:	4618      	mov	r0, r3
 8007930:	3710      	adds	r7, #16
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}
 8007936:	bf00      	nop
 8007938:	40020407 	.word	0x40020407
 800793c:	bffdfff8 	.word	0xbffdfff8
 8007940:	cccccccd 	.word	0xcccccccd
 8007944:	40020000 	.word	0x40020000
 8007948:	bffdfbf8 	.word	0xbffdfbf8
 800794c:	40020400 	.word	0x40020400

08007950 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b086      	sub	sp, #24
 8007954:	af00      	add	r7, sp, #0
 8007956:	60f8      	str	r0, [r7, #12]
 8007958:	60b9      	str	r1, [r7, #8]
 800795a:	607a      	str	r2, [r7, #4]
 800795c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800795e:	2300      	movs	r3, #0
 8007960:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007968:	2b01      	cmp	r3, #1
 800796a:	d101      	bne.n	8007970 <HAL_DMA_Start_IT+0x20>
 800796c:	2302      	movs	r3, #2
 800796e:	e066      	b.n	8007a3e <HAL_DMA_Start_IT+0xee>
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2201      	movs	r2, #1
 8007974:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800797e:	b2db      	uxtb	r3, r3
 8007980:	2b01      	cmp	r3, #1
 8007982:	d155      	bne.n	8007a30 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2202      	movs	r2, #2
 8007988:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2200      	movs	r2, #0
 8007990:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	681a      	ldr	r2, [r3, #0]
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f022 0201 	bic.w	r2, r2, #1
 80079a0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	687a      	ldr	r2, [r7, #4]
 80079a6:	68b9      	ldr	r1, [r7, #8]
 80079a8:	68f8      	ldr	r0, [r7, #12]
 80079aa:	f000 f9b6 	bl	8007d1a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d008      	beq.n	80079c8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	681a      	ldr	r2, [r3, #0]
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f042 020e 	orr.w	r2, r2, #14
 80079c4:	601a      	str	r2, [r3, #0]
 80079c6:	e00f      	b.n	80079e8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	681a      	ldr	r2, [r3, #0]
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f022 0204 	bic.w	r2, r2, #4
 80079d6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	681a      	ldr	r2, [r3, #0]
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f042 020a 	orr.w	r2, r2, #10
 80079e6:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d007      	beq.n	8007a06 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a04:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d007      	beq.n	8007a1e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a12:	681a      	ldr	r2, [r3, #0]
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a1c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	681a      	ldr	r2, [r3, #0]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f042 0201 	orr.w	r2, r2, #1
 8007a2c:	601a      	str	r2, [r3, #0]
 8007a2e:	e005      	b.n	8007a3c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2200      	movs	r2, #0
 8007a34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007a38:	2302      	movs	r3, #2
 8007a3a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007a3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3718      	adds	r7, #24
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}

08007a46 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007a46:	b480      	push	{r7}
 8007a48:	b085      	sub	sp, #20
 8007a4a:	af00      	add	r7, sp, #0
 8007a4c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007a58:	b2db      	uxtb	r3, r3
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	d008      	beq.n	8007a70 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2204      	movs	r2, #4
 8007a62:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2200      	movs	r2, #0
 8007a68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	e040      	b.n	8007af2 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	681a      	ldr	r2, [r3, #0]
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f022 020e 	bic.w	r2, r2, #14
 8007a7e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a8a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a8e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f022 0201 	bic.w	r2, r2, #1
 8007a9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007aa4:	f003 021c 	and.w	r2, r3, #28
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aac:	2101      	movs	r1, #1
 8007aae:	fa01 f202 	lsl.w	r2, r1, r2
 8007ab2:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ab8:	687a      	ldr	r2, [r7, #4]
 8007aba:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007abc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d00c      	beq.n	8007ae0 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ad0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007ad4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ada:	687a      	ldr	r2, [r7, #4]
 8007adc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007ade:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2200      	movs	r2, #0
 8007aec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8007af0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3714      	adds	r7, #20
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr

08007afe <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007afe:	b580      	push	{r7, lr}
 8007b00:	b084      	sub	sp, #16
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b06:	2300      	movs	r3, #0
 8007b08:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007b10:	b2db      	uxtb	r3, r3
 8007b12:	2b02      	cmp	r3, #2
 8007b14:	d005      	beq.n	8007b22 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2204      	movs	r2, #4
 8007b1a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	73fb      	strb	r3, [r7, #15]
 8007b20:	e047      	b.n	8007bb2 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f022 020e 	bic.w	r2, r2, #14
 8007b30:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f022 0201 	bic.w	r2, r2, #1
 8007b40:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b50:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b56:	f003 021c 	and.w	r2, r3, #28
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b5e:	2101      	movs	r1, #1
 8007b60:	fa01 f202 	lsl.w	r2, r1, r2
 8007b64:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b6a:	687a      	ldr	r2, [r7, #4]
 8007b6c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007b6e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d00c      	beq.n	8007b92 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b7c:	681a      	ldr	r2, [r3, #0]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b86:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b8c:	687a      	ldr	r2, [r7, #4]
 8007b8e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007b90:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2201      	movs	r2, #1
 8007b96:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d003      	beq.n	8007bb2 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	4798      	blx	r3
    }
  }
  return status;
 8007bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	3710      	adds	r7, #16
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	bd80      	pop	{r7, pc}

08007bbc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b084      	sub	sp, #16
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bd8:	f003 031c 	and.w	r3, r3, #28
 8007bdc:	2204      	movs	r2, #4
 8007bde:	409a      	lsls	r2, r3
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	4013      	ands	r3, r2
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d026      	beq.n	8007c36 <HAL_DMA_IRQHandler+0x7a>
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	f003 0304 	and.w	r3, r3, #4
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d021      	beq.n	8007c36 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f003 0320 	and.w	r3, r3, #32
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d107      	bne.n	8007c10 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f022 0204 	bic.w	r2, r2, #4
 8007c0e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c14:	f003 021c 	and.w	r2, r3, #28
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c1c:	2104      	movs	r1, #4
 8007c1e:	fa01 f202 	lsl.w	r2, r1, r2
 8007c22:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d071      	beq.n	8007d10 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007c34:	e06c      	b.n	8007d10 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c3a:	f003 031c 	and.w	r3, r3, #28
 8007c3e:	2202      	movs	r2, #2
 8007c40:	409a      	lsls	r2, r3
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	4013      	ands	r3, r2
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d02e      	beq.n	8007ca8 <HAL_DMA_IRQHandler+0xec>
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	f003 0302 	and.w	r3, r3, #2
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d029      	beq.n	8007ca8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f003 0320 	and.w	r3, r3, #32
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d10b      	bne.n	8007c7a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f022 020a 	bic.w	r2, r2, #10
 8007c70:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2201      	movs	r2, #1
 8007c76:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c7e:	f003 021c 	and.w	r2, r3, #28
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c86:	2102      	movs	r1, #2
 8007c88:	fa01 f202 	lsl.w	r2, r1, r2
 8007c8c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d038      	beq.n	8007d10 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007ca6:	e033      	b.n	8007d10 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cac:	f003 031c 	and.w	r3, r3, #28
 8007cb0:	2208      	movs	r2, #8
 8007cb2:	409a      	lsls	r2, r3
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	4013      	ands	r3, r2
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d02a      	beq.n	8007d12 <HAL_DMA_IRQHandler+0x156>
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	f003 0308 	and.w	r3, r3, #8
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d025      	beq.n	8007d12 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f022 020e 	bic.w	r2, r2, #14
 8007cd4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cda:	f003 021c 	and.w	r2, r3, #28
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce2:	2101      	movs	r1, #1
 8007ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8007ce8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2201      	movs	r2, #1
 8007cee:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d004      	beq.n	8007d12 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007d10:	bf00      	nop
 8007d12:	bf00      	nop
}
 8007d14:	3710      	adds	r7, #16
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}

08007d1a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007d1a:	b480      	push	{r7}
 8007d1c:	b085      	sub	sp, #20
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	60f8      	str	r0, [r7, #12]
 8007d22:	60b9      	str	r1, [r7, #8]
 8007d24:	607a      	str	r2, [r7, #4]
 8007d26:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d2c:	68fa      	ldr	r2, [r7, #12]
 8007d2e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007d30:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d004      	beq.n	8007d44 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d3e:	68fa      	ldr	r2, [r7, #12]
 8007d40:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007d42:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d48:	f003 021c 	and.w	r2, r3, #28
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d50:	2101      	movs	r1, #1
 8007d52:	fa01 f202 	lsl.w	r2, r1, r2
 8007d56:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	683a      	ldr	r2, [r7, #0]
 8007d5e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	689b      	ldr	r3, [r3, #8]
 8007d64:	2b10      	cmp	r3, #16
 8007d66:	d108      	bne.n	8007d7a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	687a      	ldr	r2, [r7, #4]
 8007d6e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68ba      	ldr	r2, [r7, #8]
 8007d76:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007d78:	e007      	b.n	8007d8a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68ba      	ldr	r2, [r7, #8]
 8007d80:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	60da      	str	r2, [r3, #12]
}
 8007d8a:	bf00      	nop
 8007d8c:	3714      	adds	r7, #20
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr
	...

08007d98 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b085      	sub	sp, #20
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	461a      	mov	r2, r3
 8007da6:	4b17      	ldr	r3, [pc, #92]	; (8007e04 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007da8:	429a      	cmp	r2, r3
 8007daa:	d80a      	bhi.n	8007dc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007db0:	089b      	lsrs	r3, r3, #2
 8007db2:	009b      	lsls	r3, r3, #2
 8007db4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007db8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	6493      	str	r3, [r2, #72]	; 0x48
 8007dc0:	e007      	b.n	8007dd2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dc6:	089b      	lsrs	r3, r3, #2
 8007dc8:	009a      	lsls	r2, r3, #2
 8007dca:	4b0f      	ldr	r3, [pc, #60]	; (8007e08 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007dcc:	4413      	add	r3, r2
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	b2db      	uxtb	r3, r3
 8007dd8:	3b08      	subs	r3, #8
 8007dda:	4a0c      	ldr	r2, [pc, #48]	; (8007e0c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8007de0:	091b      	lsrs	r3, r3, #4
 8007de2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	4a0a      	ldr	r2, [pc, #40]	; (8007e10 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007de8:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f003 031f 	and.w	r3, r3, #31
 8007df0:	2201      	movs	r2, #1
 8007df2:	409a      	lsls	r2, r3
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007df8:	bf00      	nop
 8007dfa:	3714      	adds	r7, #20
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e02:	4770      	bx	lr
 8007e04:	40020407 	.word	0x40020407
 8007e08:	4002081c 	.word	0x4002081c
 8007e0c:	cccccccd 	.word	0xcccccccd
 8007e10:	40020880 	.word	0x40020880

08007e14 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b085      	sub	sp, #20
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	b2db      	uxtb	r3, r3
 8007e22:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	4b0b      	ldr	r3, [pc, #44]	; (8007e54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007e28:	4413      	add	r3, r2
 8007e2a:	009b      	lsls	r3, r3, #2
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	4a08      	ldr	r2, [pc, #32]	; (8007e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007e36:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	3b01      	subs	r3, #1
 8007e3c:	f003 0303 	and.w	r3, r3, #3
 8007e40:	2201      	movs	r2, #1
 8007e42:	409a      	lsls	r2, r3
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007e48:	bf00      	nop
 8007e4a:	3714      	adds	r7, #20
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e52:	4770      	bx	lr
 8007e54:	1000823f 	.word	0x1000823f
 8007e58:	40020940 	.word	0x40020940

08007e5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b087      	sub	sp, #28
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007e66:	2300      	movs	r3, #0
 8007e68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007e6a:	e166      	b.n	800813a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	2101      	movs	r1, #1
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	fa01 f303 	lsl.w	r3, r1, r3
 8007e78:	4013      	ands	r3, r2
 8007e7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	f000 8158 	beq.w	8008134 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	f003 0303 	and.w	r3, r3, #3
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d005      	beq.n	8007e9c <HAL_GPIO_Init+0x40>
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	f003 0303 	and.w	r3, r3, #3
 8007e98:	2b02      	cmp	r3, #2
 8007e9a:	d130      	bne.n	8007efe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	005b      	lsls	r3, r3, #1
 8007ea6:	2203      	movs	r2, #3
 8007ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8007eac:	43db      	mvns	r3, r3
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	4013      	ands	r3, r2
 8007eb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	68da      	ldr	r2, [r3, #12]
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	005b      	lsls	r3, r3, #1
 8007ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ec0:	693a      	ldr	r2, [r7, #16]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	693a      	ldr	r2, [r7, #16]
 8007eca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8007eda:	43db      	mvns	r3, r3
 8007edc:	693a      	ldr	r2, [r7, #16]
 8007ede:	4013      	ands	r3, r2
 8007ee0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	091b      	lsrs	r3, r3, #4
 8007ee8:	f003 0201 	and.w	r2, r3, #1
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	fa02 f303 	lsl.w	r3, r2, r3
 8007ef2:	693a      	ldr	r2, [r7, #16]
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	693a      	ldr	r2, [r7, #16]
 8007efc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	685b      	ldr	r3, [r3, #4]
 8007f02:	f003 0303 	and.w	r3, r3, #3
 8007f06:	2b03      	cmp	r3, #3
 8007f08:	d017      	beq.n	8007f3a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	68db      	ldr	r3, [r3, #12]
 8007f0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	005b      	lsls	r3, r3, #1
 8007f14:	2203      	movs	r2, #3
 8007f16:	fa02 f303 	lsl.w	r3, r2, r3
 8007f1a:	43db      	mvns	r3, r3
 8007f1c:	693a      	ldr	r2, [r7, #16]
 8007f1e:	4013      	ands	r3, r2
 8007f20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	689a      	ldr	r2, [r3, #8]
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	005b      	lsls	r3, r3, #1
 8007f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f2e:	693a      	ldr	r2, [r7, #16]
 8007f30:	4313      	orrs	r3, r2
 8007f32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	693a      	ldr	r2, [r7, #16]
 8007f38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	685b      	ldr	r3, [r3, #4]
 8007f3e:	f003 0303 	and.w	r3, r3, #3
 8007f42:	2b02      	cmp	r3, #2
 8007f44:	d123      	bne.n	8007f8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	08da      	lsrs	r2, r3, #3
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	3208      	adds	r2, #8
 8007f4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	f003 0307 	and.w	r3, r3, #7
 8007f5a:	009b      	lsls	r3, r3, #2
 8007f5c:	220f      	movs	r2, #15
 8007f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f62:	43db      	mvns	r3, r3
 8007f64:	693a      	ldr	r2, [r7, #16]
 8007f66:	4013      	ands	r3, r2
 8007f68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	691a      	ldr	r2, [r3, #16]
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	f003 0307 	and.w	r3, r3, #7
 8007f74:	009b      	lsls	r3, r3, #2
 8007f76:	fa02 f303 	lsl.w	r3, r2, r3
 8007f7a:	693a      	ldr	r2, [r7, #16]
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	08da      	lsrs	r2, r3, #3
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	3208      	adds	r2, #8
 8007f88:	6939      	ldr	r1, [r7, #16]
 8007f8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	005b      	lsls	r3, r3, #1
 8007f98:	2203      	movs	r2, #3
 8007f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f9e:	43db      	mvns	r3, r3
 8007fa0:	693a      	ldr	r2, [r7, #16]
 8007fa2:	4013      	ands	r3, r2
 8007fa4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	f003 0203 	and.w	r2, r3, #3
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	005b      	lsls	r3, r3, #1
 8007fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb6:	693a      	ldr	r2, [r7, #16]
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	693a      	ldr	r2, [r7, #16]
 8007fc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	685b      	ldr	r3, [r3, #4]
 8007fc6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	f000 80b2 	beq.w	8008134 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007fd0:	4b61      	ldr	r3, [pc, #388]	; (8008158 <HAL_GPIO_Init+0x2fc>)
 8007fd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fd4:	4a60      	ldr	r2, [pc, #384]	; (8008158 <HAL_GPIO_Init+0x2fc>)
 8007fd6:	f043 0301 	orr.w	r3, r3, #1
 8007fda:	6613      	str	r3, [r2, #96]	; 0x60
 8007fdc:	4b5e      	ldr	r3, [pc, #376]	; (8008158 <HAL_GPIO_Init+0x2fc>)
 8007fde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fe0:	f003 0301 	and.w	r3, r3, #1
 8007fe4:	60bb      	str	r3, [r7, #8]
 8007fe6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007fe8:	4a5c      	ldr	r2, [pc, #368]	; (800815c <HAL_GPIO_Init+0x300>)
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	089b      	lsrs	r3, r3, #2
 8007fee:	3302      	adds	r3, #2
 8007ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	f003 0303 	and.w	r3, r3, #3
 8007ffc:	009b      	lsls	r3, r3, #2
 8007ffe:	220f      	movs	r2, #15
 8008000:	fa02 f303 	lsl.w	r3, r2, r3
 8008004:	43db      	mvns	r3, r3
 8008006:	693a      	ldr	r2, [r7, #16]
 8008008:	4013      	ands	r3, r2
 800800a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008012:	d02b      	beq.n	800806c <HAL_GPIO_Init+0x210>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	4a52      	ldr	r2, [pc, #328]	; (8008160 <HAL_GPIO_Init+0x304>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d025      	beq.n	8008068 <HAL_GPIO_Init+0x20c>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	4a51      	ldr	r2, [pc, #324]	; (8008164 <HAL_GPIO_Init+0x308>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d01f      	beq.n	8008064 <HAL_GPIO_Init+0x208>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	4a50      	ldr	r2, [pc, #320]	; (8008168 <HAL_GPIO_Init+0x30c>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d019      	beq.n	8008060 <HAL_GPIO_Init+0x204>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	4a4f      	ldr	r2, [pc, #316]	; (800816c <HAL_GPIO_Init+0x310>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d013      	beq.n	800805c <HAL_GPIO_Init+0x200>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	4a4e      	ldr	r2, [pc, #312]	; (8008170 <HAL_GPIO_Init+0x314>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d00d      	beq.n	8008058 <HAL_GPIO_Init+0x1fc>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	4a4d      	ldr	r2, [pc, #308]	; (8008174 <HAL_GPIO_Init+0x318>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d007      	beq.n	8008054 <HAL_GPIO_Init+0x1f8>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	4a4c      	ldr	r2, [pc, #304]	; (8008178 <HAL_GPIO_Init+0x31c>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d101      	bne.n	8008050 <HAL_GPIO_Init+0x1f4>
 800804c:	2307      	movs	r3, #7
 800804e:	e00e      	b.n	800806e <HAL_GPIO_Init+0x212>
 8008050:	2308      	movs	r3, #8
 8008052:	e00c      	b.n	800806e <HAL_GPIO_Init+0x212>
 8008054:	2306      	movs	r3, #6
 8008056:	e00a      	b.n	800806e <HAL_GPIO_Init+0x212>
 8008058:	2305      	movs	r3, #5
 800805a:	e008      	b.n	800806e <HAL_GPIO_Init+0x212>
 800805c:	2304      	movs	r3, #4
 800805e:	e006      	b.n	800806e <HAL_GPIO_Init+0x212>
 8008060:	2303      	movs	r3, #3
 8008062:	e004      	b.n	800806e <HAL_GPIO_Init+0x212>
 8008064:	2302      	movs	r3, #2
 8008066:	e002      	b.n	800806e <HAL_GPIO_Init+0x212>
 8008068:	2301      	movs	r3, #1
 800806a:	e000      	b.n	800806e <HAL_GPIO_Init+0x212>
 800806c:	2300      	movs	r3, #0
 800806e:	697a      	ldr	r2, [r7, #20]
 8008070:	f002 0203 	and.w	r2, r2, #3
 8008074:	0092      	lsls	r2, r2, #2
 8008076:	4093      	lsls	r3, r2
 8008078:	693a      	ldr	r2, [r7, #16]
 800807a:	4313      	orrs	r3, r2
 800807c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800807e:	4937      	ldr	r1, [pc, #220]	; (800815c <HAL_GPIO_Init+0x300>)
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	089b      	lsrs	r3, r3, #2
 8008084:	3302      	adds	r3, #2
 8008086:	693a      	ldr	r2, [r7, #16]
 8008088:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800808c:	4b3b      	ldr	r3, [pc, #236]	; (800817c <HAL_GPIO_Init+0x320>)
 800808e:	689b      	ldr	r3, [r3, #8]
 8008090:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	43db      	mvns	r3, r3
 8008096:	693a      	ldr	r2, [r7, #16]
 8008098:	4013      	ands	r3, r2
 800809a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d003      	beq.n	80080b0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80080a8:	693a      	ldr	r2, [r7, #16]
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	4313      	orrs	r3, r2
 80080ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80080b0:	4a32      	ldr	r2, [pc, #200]	; (800817c <HAL_GPIO_Init+0x320>)
 80080b2:	693b      	ldr	r3, [r7, #16]
 80080b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80080b6:	4b31      	ldr	r3, [pc, #196]	; (800817c <HAL_GPIO_Init+0x320>)
 80080b8:	68db      	ldr	r3, [r3, #12]
 80080ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	43db      	mvns	r3, r3
 80080c0:	693a      	ldr	r2, [r7, #16]
 80080c2:	4013      	ands	r3, r2
 80080c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d003      	beq.n	80080da <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80080d2:	693a      	ldr	r2, [r7, #16]
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80080da:	4a28      	ldr	r2, [pc, #160]	; (800817c <HAL_GPIO_Init+0x320>)
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80080e0:	4b26      	ldr	r3, [pc, #152]	; (800817c <HAL_GPIO_Init+0x320>)
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	43db      	mvns	r3, r3
 80080ea:	693a      	ldr	r2, [r7, #16]
 80080ec:	4013      	ands	r3, r2
 80080ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d003      	beq.n	8008104 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80080fc:	693a      	ldr	r2, [r7, #16]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	4313      	orrs	r3, r2
 8008102:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008104:	4a1d      	ldr	r2, [pc, #116]	; (800817c <HAL_GPIO_Init+0x320>)
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800810a:	4b1c      	ldr	r3, [pc, #112]	; (800817c <HAL_GPIO_Init+0x320>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	43db      	mvns	r3, r3
 8008114:	693a      	ldr	r2, [r7, #16]
 8008116:	4013      	ands	r3, r2
 8008118:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008122:	2b00      	cmp	r3, #0
 8008124:	d003      	beq.n	800812e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8008126:	693a      	ldr	r2, [r7, #16]
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	4313      	orrs	r3, r2
 800812c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800812e:	4a13      	ldr	r2, [pc, #76]	; (800817c <HAL_GPIO_Init+0x320>)
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	3301      	adds	r3, #1
 8008138:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	fa22 f303 	lsr.w	r3, r2, r3
 8008144:	2b00      	cmp	r3, #0
 8008146:	f47f ae91 	bne.w	8007e6c <HAL_GPIO_Init+0x10>
  }
}
 800814a:	bf00      	nop
 800814c:	bf00      	nop
 800814e:	371c      	adds	r7, #28
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr
 8008158:	40021000 	.word	0x40021000
 800815c:	40010000 	.word	0x40010000
 8008160:	48000400 	.word	0x48000400
 8008164:	48000800 	.word	0x48000800
 8008168:	48000c00 	.word	0x48000c00
 800816c:	48001000 	.word	0x48001000
 8008170:	48001400 	.word	0x48001400
 8008174:	48001800 	.word	0x48001800
 8008178:	48001c00 	.word	0x48001c00
 800817c:	40010400 	.word	0x40010400

08008180 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008180:	b480      	push	{r7}
 8008182:	b087      	sub	sp, #28
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
 8008188:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800818a:	2300      	movs	r3, #0
 800818c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800818e:	e0c9      	b.n	8008324 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8008190:	2201      	movs	r2, #1
 8008192:	697b      	ldr	r3, [r7, #20]
 8008194:	fa02 f303 	lsl.w	r3, r2, r3
 8008198:	683a      	ldr	r2, [r7, #0]
 800819a:	4013      	ands	r3, r2
 800819c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	f000 80bc 	beq.w	800831e <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80081a6:	4a66      	ldr	r2, [pc, #408]	; (8008340 <HAL_GPIO_DeInit+0x1c0>)
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	089b      	lsrs	r3, r3, #2
 80081ac:	3302      	adds	r3, #2
 80081ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081b2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	f003 0303 	and.w	r3, r3, #3
 80081ba:	009b      	lsls	r3, r3, #2
 80081bc:	220f      	movs	r2, #15
 80081be:	fa02 f303 	lsl.w	r3, r2, r3
 80081c2:	68fa      	ldr	r2, [r7, #12]
 80081c4:	4013      	ands	r3, r2
 80081c6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80081ce:	d02b      	beq.n	8008228 <HAL_GPIO_DeInit+0xa8>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	4a5c      	ldr	r2, [pc, #368]	; (8008344 <HAL_GPIO_DeInit+0x1c4>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d025      	beq.n	8008224 <HAL_GPIO_DeInit+0xa4>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	4a5b      	ldr	r2, [pc, #364]	; (8008348 <HAL_GPIO_DeInit+0x1c8>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d01f      	beq.n	8008220 <HAL_GPIO_DeInit+0xa0>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	4a5a      	ldr	r2, [pc, #360]	; (800834c <HAL_GPIO_DeInit+0x1cc>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d019      	beq.n	800821c <HAL_GPIO_DeInit+0x9c>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	4a59      	ldr	r2, [pc, #356]	; (8008350 <HAL_GPIO_DeInit+0x1d0>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d013      	beq.n	8008218 <HAL_GPIO_DeInit+0x98>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	4a58      	ldr	r2, [pc, #352]	; (8008354 <HAL_GPIO_DeInit+0x1d4>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d00d      	beq.n	8008214 <HAL_GPIO_DeInit+0x94>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	4a57      	ldr	r2, [pc, #348]	; (8008358 <HAL_GPIO_DeInit+0x1d8>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d007      	beq.n	8008210 <HAL_GPIO_DeInit+0x90>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	4a56      	ldr	r2, [pc, #344]	; (800835c <HAL_GPIO_DeInit+0x1dc>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d101      	bne.n	800820c <HAL_GPIO_DeInit+0x8c>
 8008208:	2307      	movs	r3, #7
 800820a:	e00e      	b.n	800822a <HAL_GPIO_DeInit+0xaa>
 800820c:	2308      	movs	r3, #8
 800820e:	e00c      	b.n	800822a <HAL_GPIO_DeInit+0xaa>
 8008210:	2306      	movs	r3, #6
 8008212:	e00a      	b.n	800822a <HAL_GPIO_DeInit+0xaa>
 8008214:	2305      	movs	r3, #5
 8008216:	e008      	b.n	800822a <HAL_GPIO_DeInit+0xaa>
 8008218:	2304      	movs	r3, #4
 800821a:	e006      	b.n	800822a <HAL_GPIO_DeInit+0xaa>
 800821c:	2303      	movs	r3, #3
 800821e:	e004      	b.n	800822a <HAL_GPIO_DeInit+0xaa>
 8008220:	2302      	movs	r3, #2
 8008222:	e002      	b.n	800822a <HAL_GPIO_DeInit+0xaa>
 8008224:	2301      	movs	r3, #1
 8008226:	e000      	b.n	800822a <HAL_GPIO_DeInit+0xaa>
 8008228:	2300      	movs	r3, #0
 800822a:	697a      	ldr	r2, [r7, #20]
 800822c:	f002 0203 	and.w	r2, r2, #3
 8008230:	0092      	lsls	r2, r2, #2
 8008232:	4093      	lsls	r3, r2
 8008234:	68fa      	ldr	r2, [r7, #12]
 8008236:	429a      	cmp	r2, r3
 8008238:	d132      	bne.n	80082a0 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800823a:	4b49      	ldr	r3, [pc, #292]	; (8008360 <HAL_GPIO_DeInit+0x1e0>)
 800823c:	681a      	ldr	r2, [r3, #0]
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	43db      	mvns	r3, r3
 8008242:	4947      	ldr	r1, [pc, #284]	; (8008360 <HAL_GPIO_DeInit+0x1e0>)
 8008244:	4013      	ands	r3, r2
 8008246:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8008248:	4b45      	ldr	r3, [pc, #276]	; (8008360 <HAL_GPIO_DeInit+0x1e0>)
 800824a:	685a      	ldr	r2, [r3, #4]
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	43db      	mvns	r3, r3
 8008250:	4943      	ldr	r1, [pc, #268]	; (8008360 <HAL_GPIO_DeInit+0x1e0>)
 8008252:	4013      	ands	r3, r2
 8008254:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8008256:	4b42      	ldr	r3, [pc, #264]	; (8008360 <HAL_GPIO_DeInit+0x1e0>)
 8008258:	68da      	ldr	r2, [r3, #12]
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	43db      	mvns	r3, r3
 800825e:	4940      	ldr	r1, [pc, #256]	; (8008360 <HAL_GPIO_DeInit+0x1e0>)
 8008260:	4013      	ands	r3, r2
 8008262:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8008264:	4b3e      	ldr	r3, [pc, #248]	; (8008360 <HAL_GPIO_DeInit+0x1e0>)
 8008266:	689a      	ldr	r2, [r3, #8]
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	43db      	mvns	r3, r3
 800826c:	493c      	ldr	r1, [pc, #240]	; (8008360 <HAL_GPIO_DeInit+0x1e0>)
 800826e:	4013      	ands	r3, r2
 8008270:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	f003 0303 	and.w	r3, r3, #3
 8008278:	009b      	lsls	r3, r3, #2
 800827a:	220f      	movs	r2, #15
 800827c:	fa02 f303 	lsl.w	r3, r2, r3
 8008280:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8008282:	4a2f      	ldr	r2, [pc, #188]	; (8008340 <HAL_GPIO_DeInit+0x1c0>)
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	089b      	lsrs	r3, r3, #2
 8008288:	3302      	adds	r3, #2
 800828a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	43da      	mvns	r2, r3
 8008292:	482b      	ldr	r0, [pc, #172]	; (8008340 <HAL_GPIO_DeInit+0x1c0>)
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	089b      	lsrs	r3, r3, #2
 8008298:	400a      	ands	r2, r1
 800829a:	3302      	adds	r3, #2
 800829c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	697b      	ldr	r3, [r7, #20]
 80082a6:	005b      	lsls	r3, r3, #1
 80082a8:	2103      	movs	r1, #3
 80082aa:	fa01 f303 	lsl.w	r3, r1, r3
 80082ae:	431a      	orrs	r2, r3
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	08da      	lsrs	r2, r3, #3
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	3208      	adds	r2, #8
 80082bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	f003 0307 	and.w	r3, r3, #7
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	220f      	movs	r2, #15
 80082ca:	fa02 f303 	lsl.w	r3, r2, r3
 80082ce:	43db      	mvns	r3, r3
 80082d0:	697a      	ldr	r2, [r7, #20]
 80082d2:	08d2      	lsrs	r2, r2, #3
 80082d4:	4019      	ands	r1, r3
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	3208      	adds	r2, #8
 80082da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	689a      	ldr	r2, [r3, #8]
 80082e2:	697b      	ldr	r3, [r7, #20]
 80082e4:	005b      	lsls	r3, r3, #1
 80082e6:	2103      	movs	r1, #3
 80082e8:	fa01 f303 	lsl.w	r3, r1, r3
 80082ec:	43db      	mvns	r3, r3
 80082ee:	401a      	ands	r2, r3
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	685a      	ldr	r2, [r3, #4]
 80082f8:	2101      	movs	r1, #1
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	fa01 f303 	lsl.w	r3, r1, r3
 8008300:	43db      	mvns	r3, r3
 8008302:	401a      	ands	r2, r3
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	68da      	ldr	r2, [r3, #12]
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	005b      	lsls	r3, r3, #1
 8008310:	2103      	movs	r1, #3
 8008312:	fa01 f303 	lsl.w	r3, r1, r3
 8008316:	43db      	mvns	r3, r3
 8008318:	401a      	ands	r2, r3
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	3301      	adds	r3, #1
 8008322:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8008324:	683a      	ldr	r2, [r7, #0]
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	fa22 f303 	lsr.w	r3, r2, r3
 800832c:	2b00      	cmp	r3, #0
 800832e:	f47f af2f 	bne.w	8008190 <HAL_GPIO_DeInit+0x10>
  }
}
 8008332:	bf00      	nop
 8008334:	bf00      	nop
 8008336:	371c      	adds	r7, #28
 8008338:	46bd      	mov	sp, r7
 800833a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833e:	4770      	bx	lr
 8008340:	40010000 	.word	0x40010000
 8008344:	48000400 	.word	0x48000400
 8008348:	48000800 	.word	0x48000800
 800834c:	48000c00 	.word	0x48000c00
 8008350:	48001000 	.word	0x48001000
 8008354:	48001400 	.word	0x48001400
 8008358:	48001800 	.word	0x48001800
 800835c:	48001c00 	.word	0x48001c00
 8008360:	40010400 	.word	0x40010400

08008364 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008364:	b480      	push	{r7}
 8008366:	b085      	sub	sp, #20
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	460b      	mov	r3, r1
 800836e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	691a      	ldr	r2, [r3, #16]
 8008374:	887b      	ldrh	r3, [r7, #2]
 8008376:	4013      	ands	r3, r2
 8008378:	2b00      	cmp	r3, #0
 800837a:	d002      	beq.n	8008382 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800837c:	2301      	movs	r3, #1
 800837e:	73fb      	strb	r3, [r7, #15]
 8008380:	e001      	b.n	8008386 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008382:	2300      	movs	r3, #0
 8008384:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008386:	7bfb      	ldrb	r3, [r7, #15]
}
 8008388:	4618      	mov	r0, r3
 800838a:	3714      	adds	r7, #20
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr

08008394 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	460b      	mov	r3, r1
 800839e:	807b      	strh	r3, [r7, #2]
 80083a0:	4613      	mov	r3, r2
 80083a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80083a4:	787b      	ldrb	r3, [r7, #1]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d003      	beq.n	80083b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80083aa:	887a      	ldrh	r2, [r7, #2]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80083b0:	e002      	b.n	80083b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80083b2:	887a      	ldrh	r2, [r7, #2]
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80083b8:	bf00      	nop
 80083ba:	370c      	adds	r7, #12
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr

080083c4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b085      	sub	sp, #20
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	460b      	mov	r3, r1
 80083ce:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	695b      	ldr	r3, [r3, #20]
 80083d4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80083d6:	887a      	ldrh	r2, [r7, #2]
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	4013      	ands	r3, r2
 80083dc:	041a      	lsls	r2, r3, #16
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	43d9      	mvns	r1, r3
 80083e2:	887b      	ldrh	r3, [r7, #2]
 80083e4:	400b      	ands	r3, r1
 80083e6:	431a      	orrs	r2, r3
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	619a      	str	r2, [r3, #24]
}
 80083ec:	bf00      	nop
 80083ee:	3714      	adds	r7, #20
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr

080083f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b082      	sub	sp, #8
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d101      	bne.n	800840a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008406:	2301      	movs	r3, #1
 8008408:	e08d      	b.n	8008526 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008410:	b2db      	uxtb	r3, r3
 8008412:	2b00      	cmp	r3, #0
 8008414:	d106      	bne.n	8008424 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2200      	movs	r2, #0
 800841a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f7fd f80c 	bl	800543c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2224      	movs	r2, #36	; 0x24
 8008428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	681a      	ldr	r2, [r3, #0]
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f022 0201 	bic.w	r2, r2, #1
 800843a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	685a      	ldr	r2, [r3, #4]
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008448:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	689a      	ldr	r2, [r3, #8]
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008458:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	68db      	ldr	r3, [r3, #12]
 800845e:	2b01      	cmp	r3, #1
 8008460:	d107      	bne.n	8008472 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	689a      	ldr	r2, [r3, #8]
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800846e:	609a      	str	r2, [r3, #8]
 8008470:	e006      	b.n	8008480 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	689a      	ldr	r2, [r3, #8]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800847e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	68db      	ldr	r3, [r3, #12]
 8008484:	2b02      	cmp	r3, #2
 8008486:	d108      	bne.n	800849a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	685a      	ldr	r2, [r3, #4]
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008496:	605a      	str	r2, [r3, #4]
 8008498:	e007      	b.n	80084aa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	685a      	ldr	r2, [r3, #4]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80084a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	687a      	ldr	r2, [r7, #4]
 80084b2:	6812      	ldr	r2, [r2, #0]
 80084b4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80084b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084bc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68da      	ldr	r2, [r3, #12]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80084cc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	691a      	ldr	r2, [r3, #16]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	695b      	ldr	r3, [r3, #20]
 80084d6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	699b      	ldr	r3, [r3, #24]
 80084de:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	430a      	orrs	r2, r1
 80084e6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	69d9      	ldr	r1, [r3, #28]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6a1a      	ldr	r2, [r3, #32]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	430a      	orrs	r2, r1
 80084f6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	681a      	ldr	r2, [r3, #0]
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f042 0201 	orr.w	r2, r2, #1
 8008506:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2200      	movs	r2, #0
 800850c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2220      	movs	r2, #32
 8008512:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2200      	movs	r2, #0
 800851a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2200      	movs	r2, #0
 8008520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008524:	2300      	movs	r3, #0
}
 8008526:	4618      	mov	r0, r3
 8008528:	3708      	adds	r7, #8
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}

0800852e <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800852e:	b580      	push	{r7, lr}
 8008530:	b082      	sub	sp, #8
 8008532:	af00      	add	r7, sp, #0
 8008534:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d101      	bne.n	8008540 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800853c:	2301      	movs	r3, #1
 800853e:	e021      	b.n	8008584 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2224      	movs	r2, #36	; 0x24
 8008544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	681a      	ldr	r2, [r3, #0]
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f022 0201 	bic.w	r2, r2, #1
 8008556:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f7fc ffcd 	bl	80054f8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2200      	movs	r2, #0
 8008568:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2200      	movs	r2, #0
 8008570:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2200      	movs	r2, #0
 8008576:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2200      	movs	r2, #0
 800857e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008582:	2300      	movs	r3, #0
}
 8008584:	4618      	mov	r0, r3
 8008586:	3708      	adds	r7, #8
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}

0800858c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b088      	sub	sp, #32
 8008590:	af02      	add	r7, sp, #8
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	607a      	str	r2, [r7, #4]
 8008596:	461a      	mov	r2, r3
 8008598:	460b      	mov	r3, r1
 800859a:	817b      	strh	r3, [r7, #10]
 800859c:	4613      	mov	r3, r2
 800859e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	2b20      	cmp	r3, #32
 80085aa:	f040 80fd 	bne.w	80087a8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80085b4:	2b01      	cmp	r3, #1
 80085b6:	d101      	bne.n	80085bc <HAL_I2C_Master_Transmit+0x30>
 80085b8:	2302      	movs	r3, #2
 80085ba:	e0f6      	b.n	80087aa <HAL_I2C_Master_Transmit+0x21e>
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	2201      	movs	r2, #1
 80085c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80085c4:	f7fe ffda 	bl	800757c <HAL_GetTick>
 80085c8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	9300      	str	r3, [sp, #0]
 80085ce:	2319      	movs	r3, #25
 80085d0:	2201      	movs	r2, #1
 80085d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80085d6:	68f8      	ldr	r0, [r7, #12]
 80085d8:	f000 fe04 	bl	80091e4 <I2C_WaitOnFlagUntilTimeout>
 80085dc:	4603      	mov	r3, r0
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d001      	beq.n	80085e6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80085e2:	2301      	movs	r3, #1
 80085e4:	e0e1      	b.n	80087aa <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2221      	movs	r2, #33	; 0x21
 80085ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2210      	movs	r2, #16
 80085f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2200      	movs	r2, #0
 80085fa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	687a      	ldr	r2, [r7, #4]
 8008600:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	893a      	ldrh	r2, [r7, #8]
 8008606:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2200      	movs	r2, #0
 800860c:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008612:	b29b      	uxth	r3, r3
 8008614:	2bff      	cmp	r3, #255	; 0xff
 8008616:	d906      	bls.n	8008626 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	22ff      	movs	r2, #255	; 0xff
 800861c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800861e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008622:	617b      	str	r3, [r7, #20]
 8008624:	e007      	b.n	8008636 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800862a:	b29a      	uxth	r2, r3
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008630:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008634:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800863a:	2b00      	cmp	r3, #0
 800863c:	d024      	beq.n	8008688 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008642:	781a      	ldrb	r2, [r3, #0]
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800864e:	1c5a      	adds	r2, r3, #1
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008658:	b29b      	uxth	r3, r3
 800865a:	3b01      	subs	r3, #1
 800865c:	b29a      	uxth	r2, r3
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008666:	3b01      	subs	r3, #1
 8008668:	b29a      	uxth	r2, r3
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008672:	b2db      	uxtb	r3, r3
 8008674:	3301      	adds	r3, #1
 8008676:	b2da      	uxtb	r2, r3
 8008678:	8979      	ldrh	r1, [r7, #10]
 800867a:	4b4e      	ldr	r3, [pc, #312]	; (80087b4 <HAL_I2C_Master_Transmit+0x228>)
 800867c:	9300      	str	r3, [sp, #0]
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	68f8      	ldr	r0, [r7, #12]
 8008682:	f000 ffeb 	bl	800965c <I2C_TransferConfig>
 8008686:	e066      	b.n	8008756 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800868c:	b2da      	uxtb	r2, r3
 800868e:	8979      	ldrh	r1, [r7, #10]
 8008690:	4b48      	ldr	r3, [pc, #288]	; (80087b4 <HAL_I2C_Master_Transmit+0x228>)
 8008692:	9300      	str	r3, [sp, #0]
 8008694:	697b      	ldr	r3, [r7, #20]
 8008696:	68f8      	ldr	r0, [r7, #12]
 8008698:	f000 ffe0 	bl	800965c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800869c:	e05b      	b.n	8008756 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800869e:	693a      	ldr	r2, [r7, #16]
 80086a0:	6a39      	ldr	r1, [r7, #32]
 80086a2:	68f8      	ldr	r0, [r7, #12]
 80086a4:	f000 fded 	bl	8009282 <I2C_WaitOnTXISFlagUntilTimeout>
 80086a8:	4603      	mov	r3, r0
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d001      	beq.n	80086b2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e07b      	b.n	80087aa <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086b6:	781a      	ldrb	r2, [r3, #0]
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086c2:	1c5a      	adds	r2, r3, #1
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	3b01      	subs	r3, #1
 80086d0:	b29a      	uxth	r2, r3
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086da:	3b01      	subs	r3, #1
 80086dc:	b29a      	uxth	r2, r3
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d034      	beq.n	8008756 <HAL_I2C_Master_Transmit+0x1ca>
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d130      	bne.n	8008756 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80086f4:	693b      	ldr	r3, [r7, #16]
 80086f6:	9300      	str	r3, [sp, #0]
 80086f8:	6a3b      	ldr	r3, [r7, #32]
 80086fa:	2200      	movs	r2, #0
 80086fc:	2180      	movs	r1, #128	; 0x80
 80086fe:	68f8      	ldr	r0, [r7, #12]
 8008700:	f000 fd70 	bl	80091e4 <I2C_WaitOnFlagUntilTimeout>
 8008704:	4603      	mov	r3, r0
 8008706:	2b00      	cmp	r3, #0
 8008708:	d001      	beq.n	800870e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800870a:	2301      	movs	r3, #1
 800870c:	e04d      	b.n	80087aa <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008712:	b29b      	uxth	r3, r3
 8008714:	2bff      	cmp	r3, #255	; 0xff
 8008716:	d90e      	bls.n	8008736 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	22ff      	movs	r2, #255	; 0xff
 800871c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008722:	b2da      	uxtb	r2, r3
 8008724:	8979      	ldrh	r1, [r7, #10]
 8008726:	2300      	movs	r3, #0
 8008728:	9300      	str	r3, [sp, #0]
 800872a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800872e:	68f8      	ldr	r0, [r7, #12]
 8008730:	f000 ff94 	bl	800965c <I2C_TransferConfig>
 8008734:	e00f      	b.n	8008756 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800873a:	b29a      	uxth	r2, r3
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008744:	b2da      	uxtb	r2, r3
 8008746:	8979      	ldrh	r1, [r7, #10]
 8008748:	2300      	movs	r3, #0
 800874a:	9300      	str	r3, [sp, #0]
 800874c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008750:	68f8      	ldr	r0, [r7, #12]
 8008752:	f000 ff83 	bl	800965c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800875a:	b29b      	uxth	r3, r3
 800875c:	2b00      	cmp	r3, #0
 800875e:	d19e      	bne.n	800869e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008760:	693a      	ldr	r2, [r7, #16]
 8008762:	6a39      	ldr	r1, [r7, #32]
 8008764:	68f8      	ldr	r0, [r7, #12]
 8008766:	f000 fdd3 	bl	8009310 <I2C_WaitOnSTOPFlagUntilTimeout>
 800876a:	4603      	mov	r3, r0
 800876c:	2b00      	cmp	r3, #0
 800876e:	d001      	beq.n	8008774 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8008770:	2301      	movs	r3, #1
 8008772:	e01a      	b.n	80087aa <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	2220      	movs	r2, #32
 800877a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	6859      	ldr	r1, [r3, #4]
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681a      	ldr	r2, [r3, #0]
 8008786:	4b0c      	ldr	r3, [pc, #48]	; (80087b8 <HAL_I2C_Master_Transmit+0x22c>)
 8008788:	400b      	ands	r3, r1
 800878a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2220      	movs	r2, #32
 8008790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2200      	movs	r2, #0
 8008798:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2200      	movs	r2, #0
 80087a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80087a4:	2300      	movs	r3, #0
 80087a6:	e000      	b.n	80087aa <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80087a8:	2302      	movs	r3, #2
  }
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3718      	adds	r7, #24
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}
 80087b2:	bf00      	nop
 80087b4:	80002000 	.word	0x80002000
 80087b8:	fe00e800 	.word	0xfe00e800

080087bc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b088      	sub	sp, #32
 80087c0:	af02      	add	r7, sp, #8
 80087c2:	60f8      	str	r0, [r7, #12]
 80087c4:	607a      	str	r2, [r7, #4]
 80087c6:	461a      	mov	r2, r3
 80087c8:	460b      	mov	r3, r1
 80087ca:	817b      	strh	r3, [r7, #10]
 80087cc:	4613      	mov	r3, r2
 80087ce:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80087d6:	b2db      	uxtb	r3, r3
 80087d8:	2b20      	cmp	r3, #32
 80087da:	f040 80db 	bne.w	8008994 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d101      	bne.n	80087ec <HAL_I2C_Master_Receive+0x30>
 80087e8:	2302      	movs	r3, #2
 80087ea:	e0d4      	b.n	8008996 <HAL_I2C_Master_Receive+0x1da>
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	2201      	movs	r2, #1
 80087f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80087f4:	f7fe fec2 	bl	800757c <HAL_GetTick>
 80087f8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	9300      	str	r3, [sp, #0]
 80087fe:	2319      	movs	r3, #25
 8008800:	2201      	movs	r2, #1
 8008802:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008806:	68f8      	ldr	r0, [r7, #12]
 8008808:	f000 fcec 	bl	80091e4 <I2C_WaitOnFlagUntilTimeout>
 800880c:	4603      	mov	r3, r0
 800880e:	2b00      	cmp	r3, #0
 8008810:	d001      	beq.n	8008816 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8008812:	2301      	movs	r3, #1
 8008814:	e0bf      	b.n	8008996 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	2222      	movs	r2, #34	; 0x22
 800881a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2210      	movs	r2, #16
 8008822:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2200      	movs	r2, #0
 800882a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	687a      	ldr	r2, [r7, #4]
 8008830:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	893a      	ldrh	r2, [r7, #8]
 8008836:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2200      	movs	r2, #0
 800883c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008842:	b29b      	uxth	r3, r3
 8008844:	2bff      	cmp	r3, #255	; 0xff
 8008846:	d90e      	bls.n	8008866 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	22ff      	movs	r2, #255	; 0xff
 800884c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008852:	b2da      	uxtb	r2, r3
 8008854:	8979      	ldrh	r1, [r7, #10]
 8008856:	4b52      	ldr	r3, [pc, #328]	; (80089a0 <HAL_I2C_Master_Receive+0x1e4>)
 8008858:	9300      	str	r3, [sp, #0]
 800885a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800885e:	68f8      	ldr	r0, [r7, #12]
 8008860:	f000 fefc 	bl	800965c <I2C_TransferConfig>
 8008864:	e06d      	b.n	8008942 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800886a:	b29a      	uxth	r2, r3
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008874:	b2da      	uxtb	r2, r3
 8008876:	8979      	ldrh	r1, [r7, #10]
 8008878:	4b49      	ldr	r3, [pc, #292]	; (80089a0 <HAL_I2C_Master_Receive+0x1e4>)
 800887a:	9300      	str	r3, [sp, #0]
 800887c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008880:	68f8      	ldr	r0, [r7, #12]
 8008882:	f000 feeb 	bl	800965c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8008886:	e05c      	b.n	8008942 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008888:	697a      	ldr	r2, [r7, #20]
 800888a:	6a39      	ldr	r1, [r7, #32]
 800888c:	68f8      	ldr	r0, [r7, #12]
 800888e:	f000 fd83 	bl	8009398 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008892:	4603      	mov	r3, r0
 8008894:	2b00      	cmp	r3, #0
 8008896:	d001      	beq.n	800889c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8008898:	2301      	movs	r3, #1
 800889a:	e07c      	b.n	8008996 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088a6:	b2d2      	uxtb	r2, r2
 80088a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ae:	1c5a      	adds	r2, r3, #1
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80088b8:	3b01      	subs	r3, #1
 80088ba:	b29a      	uxth	r2, r3
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	3b01      	subs	r3, #1
 80088c8:	b29a      	uxth	r2, r3
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088d2:	b29b      	uxth	r3, r3
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d034      	beq.n	8008942 <HAL_I2C_Master_Receive+0x186>
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d130      	bne.n	8008942 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	9300      	str	r3, [sp, #0]
 80088e4:	6a3b      	ldr	r3, [r7, #32]
 80088e6:	2200      	movs	r2, #0
 80088e8:	2180      	movs	r1, #128	; 0x80
 80088ea:	68f8      	ldr	r0, [r7, #12]
 80088ec:	f000 fc7a 	bl	80091e4 <I2C_WaitOnFlagUntilTimeout>
 80088f0:	4603      	mov	r3, r0
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d001      	beq.n	80088fa <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80088f6:	2301      	movs	r3, #1
 80088f8:	e04d      	b.n	8008996 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088fe:	b29b      	uxth	r3, r3
 8008900:	2bff      	cmp	r3, #255	; 0xff
 8008902:	d90e      	bls.n	8008922 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	22ff      	movs	r2, #255	; 0xff
 8008908:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800890e:	b2da      	uxtb	r2, r3
 8008910:	8979      	ldrh	r1, [r7, #10]
 8008912:	2300      	movs	r3, #0
 8008914:	9300      	str	r3, [sp, #0]
 8008916:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800891a:	68f8      	ldr	r0, [r7, #12]
 800891c:	f000 fe9e 	bl	800965c <I2C_TransferConfig>
 8008920:	e00f      	b.n	8008942 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008926:	b29a      	uxth	r2, r3
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008930:	b2da      	uxtb	r2, r3
 8008932:	8979      	ldrh	r1, [r7, #10]
 8008934:	2300      	movs	r3, #0
 8008936:	9300      	str	r3, [sp, #0]
 8008938:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800893c:	68f8      	ldr	r0, [r7, #12]
 800893e:	f000 fe8d 	bl	800965c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008946:	b29b      	uxth	r3, r3
 8008948:	2b00      	cmp	r3, #0
 800894a:	d19d      	bne.n	8008888 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800894c:	697a      	ldr	r2, [r7, #20]
 800894e:	6a39      	ldr	r1, [r7, #32]
 8008950:	68f8      	ldr	r0, [r7, #12]
 8008952:	f000 fcdd 	bl	8009310 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008956:	4603      	mov	r3, r0
 8008958:	2b00      	cmp	r3, #0
 800895a:	d001      	beq.n	8008960 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800895c:	2301      	movs	r3, #1
 800895e:	e01a      	b.n	8008996 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	2220      	movs	r2, #32
 8008966:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	6859      	ldr	r1, [r3, #4]
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681a      	ldr	r2, [r3, #0]
 8008972:	4b0c      	ldr	r3, [pc, #48]	; (80089a4 <HAL_I2C_Master_Receive+0x1e8>)
 8008974:	400b      	ands	r3, r1
 8008976:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	2220      	movs	r2, #32
 800897c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2200      	movs	r2, #0
 8008984:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2200      	movs	r2, #0
 800898c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008990:	2300      	movs	r3, #0
 8008992:	e000      	b.n	8008996 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8008994:	2302      	movs	r3, #2
  }
}
 8008996:	4618      	mov	r0, r3
 8008998:	3718      	adds	r7, #24
 800899a:	46bd      	mov	sp, r7
 800899c:	bd80      	pop	{r7, pc}
 800899e:	bf00      	nop
 80089a0:	80002400 	.word	0x80002400
 80089a4:	fe00e800 	.word	0xfe00e800

080089a8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b088      	sub	sp, #32
 80089ac:	af02      	add	r7, sp, #8
 80089ae:	60f8      	str	r0, [r7, #12]
 80089b0:	4608      	mov	r0, r1
 80089b2:	4611      	mov	r1, r2
 80089b4:	461a      	mov	r2, r3
 80089b6:	4603      	mov	r3, r0
 80089b8:	817b      	strh	r3, [r7, #10]
 80089ba:	460b      	mov	r3, r1
 80089bc:	813b      	strh	r3, [r7, #8]
 80089be:	4613      	mov	r3, r2
 80089c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	2b20      	cmp	r3, #32
 80089cc:	f040 80f9 	bne.w	8008bc2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80089d0:	6a3b      	ldr	r3, [r7, #32]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d002      	beq.n	80089dc <HAL_I2C_Mem_Write+0x34>
 80089d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d105      	bne.n	80089e8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80089e2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80089e4:	2301      	movs	r3, #1
 80089e6:	e0ed      	b.n	8008bc4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80089ee:	2b01      	cmp	r3, #1
 80089f0:	d101      	bne.n	80089f6 <HAL_I2C_Mem_Write+0x4e>
 80089f2:	2302      	movs	r3, #2
 80089f4:	e0e6      	b.n	8008bc4 <HAL_I2C_Mem_Write+0x21c>
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	2201      	movs	r2, #1
 80089fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80089fe:	f7fe fdbd 	bl	800757c <HAL_GetTick>
 8008a02:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	9300      	str	r3, [sp, #0]
 8008a08:	2319      	movs	r3, #25
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008a10:	68f8      	ldr	r0, [r7, #12]
 8008a12:	f000 fbe7 	bl	80091e4 <I2C_WaitOnFlagUntilTimeout>
 8008a16:	4603      	mov	r3, r0
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d001      	beq.n	8008a20 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	e0d1      	b.n	8008bc4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	2221      	movs	r2, #33	; 0x21
 8008a24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	2240      	movs	r2, #64	; 0x40
 8008a2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2200      	movs	r2, #0
 8008a34:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	6a3a      	ldr	r2, [r7, #32]
 8008a3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008a40:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	2200      	movs	r2, #0
 8008a46:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008a48:	88f8      	ldrh	r0, [r7, #6]
 8008a4a:	893a      	ldrh	r2, [r7, #8]
 8008a4c:	8979      	ldrh	r1, [r7, #10]
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	9301      	str	r3, [sp, #4]
 8008a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a54:	9300      	str	r3, [sp, #0]
 8008a56:	4603      	mov	r3, r0
 8008a58:	68f8      	ldr	r0, [r7, #12]
 8008a5a:	f000 faf7 	bl	800904c <I2C_RequestMemoryWrite>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d005      	beq.n	8008a70 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	2200      	movs	r2, #0
 8008a68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	e0a9      	b.n	8008bc4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a74:	b29b      	uxth	r3, r3
 8008a76:	2bff      	cmp	r3, #255	; 0xff
 8008a78:	d90e      	bls.n	8008a98 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	22ff      	movs	r2, #255	; 0xff
 8008a7e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a84:	b2da      	uxtb	r2, r3
 8008a86:	8979      	ldrh	r1, [r7, #10]
 8008a88:	2300      	movs	r3, #0
 8008a8a:	9300      	str	r3, [sp, #0]
 8008a8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008a90:	68f8      	ldr	r0, [r7, #12]
 8008a92:	f000 fde3 	bl	800965c <I2C_TransferConfig>
 8008a96:	e00f      	b.n	8008ab8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a9c:	b29a      	uxth	r2, r3
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008aa6:	b2da      	uxtb	r2, r3
 8008aa8:	8979      	ldrh	r1, [r7, #10]
 8008aaa:	2300      	movs	r3, #0
 8008aac:	9300      	str	r3, [sp, #0]
 8008aae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008ab2:	68f8      	ldr	r0, [r7, #12]
 8008ab4:	f000 fdd2 	bl	800965c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008ab8:	697a      	ldr	r2, [r7, #20]
 8008aba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008abc:	68f8      	ldr	r0, [r7, #12]
 8008abe:	f000 fbe0 	bl	8009282 <I2C_WaitOnTXISFlagUntilTimeout>
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d001      	beq.n	8008acc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8008ac8:	2301      	movs	r3, #1
 8008aca:	e07b      	b.n	8008bc4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ad0:	781a      	ldrb	r2, [r3, #0]
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008adc:	1c5a      	adds	r2, r3, #1
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ae6:	b29b      	uxth	r3, r3
 8008ae8:	3b01      	subs	r3, #1
 8008aea:	b29a      	uxth	r2, r3
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008af4:	3b01      	subs	r3, #1
 8008af6:	b29a      	uxth	r2, r3
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d034      	beq.n	8008b70 <HAL_I2C_Mem_Write+0x1c8>
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d130      	bne.n	8008b70 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	9300      	str	r3, [sp, #0]
 8008b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b14:	2200      	movs	r2, #0
 8008b16:	2180      	movs	r1, #128	; 0x80
 8008b18:	68f8      	ldr	r0, [r7, #12]
 8008b1a:	f000 fb63 	bl	80091e4 <I2C_WaitOnFlagUntilTimeout>
 8008b1e:	4603      	mov	r3, r0
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d001      	beq.n	8008b28 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008b24:	2301      	movs	r3, #1
 8008b26:	e04d      	b.n	8008bc4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b2c:	b29b      	uxth	r3, r3
 8008b2e:	2bff      	cmp	r3, #255	; 0xff
 8008b30:	d90e      	bls.n	8008b50 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	22ff      	movs	r2, #255	; 0xff
 8008b36:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b3c:	b2da      	uxtb	r2, r3
 8008b3e:	8979      	ldrh	r1, [r7, #10]
 8008b40:	2300      	movs	r3, #0
 8008b42:	9300      	str	r3, [sp, #0]
 8008b44:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008b48:	68f8      	ldr	r0, [r7, #12]
 8008b4a:	f000 fd87 	bl	800965c <I2C_TransferConfig>
 8008b4e:	e00f      	b.n	8008b70 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b54:	b29a      	uxth	r2, r3
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b5e:	b2da      	uxtb	r2, r3
 8008b60:	8979      	ldrh	r1, [r7, #10]
 8008b62:	2300      	movs	r3, #0
 8008b64:	9300      	str	r3, [sp, #0]
 8008b66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008b6a:	68f8      	ldr	r0, [r7, #12]
 8008b6c:	f000 fd76 	bl	800965c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d19e      	bne.n	8008ab8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008b7a:	697a      	ldr	r2, [r7, #20]
 8008b7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008b7e:	68f8      	ldr	r0, [r7, #12]
 8008b80:	f000 fbc6 	bl	8009310 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008b84:	4603      	mov	r3, r0
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d001      	beq.n	8008b8e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	e01a      	b.n	8008bc4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	2220      	movs	r2, #32
 8008b94:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	6859      	ldr	r1, [r3, #4]
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681a      	ldr	r2, [r3, #0]
 8008ba0:	4b0a      	ldr	r3, [pc, #40]	; (8008bcc <HAL_I2C_Mem_Write+0x224>)
 8008ba2:	400b      	ands	r3, r1
 8008ba4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2220      	movs	r2, #32
 8008baa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	e000      	b.n	8008bc4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8008bc2:	2302      	movs	r3, #2
  }
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3718      	adds	r7, #24
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}
 8008bcc:	fe00e800 	.word	0xfe00e800

08008bd0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b088      	sub	sp, #32
 8008bd4:	af02      	add	r7, sp, #8
 8008bd6:	60f8      	str	r0, [r7, #12]
 8008bd8:	4608      	mov	r0, r1
 8008bda:	4611      	mov	r1, r2
 8008bdc:	461a      	mov	r2, r3
 8008bde:	4603      	mov	r3, r0
 8008be0:	817b      	strh	r3, [r7, #10]
 8008be2:	460b      	mov	r3, r1
 8008be4:	813b      	strh	r3, [r7, #8]
 8008be6:	4613      	mov	r3, r2
 8008be8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	2b20      	cmp	r3, #32
 8008bf4:	f040 80fd 	bne.w	8008df2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bf8:	6a3b      	ldr	r3, [r7, #32]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d002      	beq.n	8008c04 <HAL_I2C_Mem_Read+0x34>
 8008bfe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d105      	bne.n	8008c10 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008c0a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	e0f1      	b.n	8008df4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c16:	2b01      	cmp	r3, #1
 8008c18:	d101      	bne.n	8008c1e <HAL_I2C_Mem_Read+0x4e>
 8008c1a:	2302      	movs	r3, #2
 8008c1c:	e0ea      	b.n	8008df4 <HAL_I2C_Mem_Read+0x224>
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	2201      	movs	r2, #1
 8008c22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008c26:	f7fe fca9 	bl	800757c <HAL_GetTick>
 8008c2a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	9300      	str	r3, [sp, #0]
 8008c30:	2319      	movs	r3, #25
 8008c32:	2201      	movs	r2, #1
 8008c34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008c38:	68f8      	ldr	r0, [r7, #12]
 8008c3a:	f000 fad3 	bl	80091e4 <I2C_WaitOnFlagUntilTimeout>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d001      	beq.n	8008c48 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008c44:	2301      	movs	r3, #1
 8008c46:	e0d5      	b.n	8008df4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2222      	movs	r2, #34	; 0x22
 8008c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2240      	movs	r2, #64	; 0x40
 8008c54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	6a3a      	ldr	r2, [r7, #32]
 8008c62:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008c68:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008c70:	88f8      	ldrh	r0, [r7, #6]
 8008c72:	893a      	ldrh	r2, [r7, #8]
 8008c74:	8979      	ldrh	r1, [r7, #10]
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	9301      	str	r3, [sp, #4]
 8008c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c7c:	9300      	str	r3, [sp, #0]
 8008c7e:	4603      	mov	r3, r0
 8008c80:	68f8      	ldr	r0, [r7, #12]
 8008c82:	f000 fa37 	bl	80090f4 <I2C_RequestMemoryRead>
 8008c86:	4603      	mov	r3, r0
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d005      	beq.n	8008c98 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008c94:	2301      	movs	r3, #1
 8008c96:	e0ad      	b.n	8008df4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c9c:	b29b      	uxth	r3, r3
 8008c9e:	2bff      	cmp	r3, #255	; 0xff
 8008ca0:	d90e      	bls.n	8008cc0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	22ff      	movs	r2, #255	; 0xff
 8008ca6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cac:	b2da      	uxtb	r2, r3
 8008cae:	8979      	ldrh	r1, [r7, #10]
 8008cb0:	4b52      	ldr	r3, [pc, #328]	; (8008dfc <HAL_I2C_Mem_Read+0x22c>)
 8008cb2:	9300      	str	r3, [sp, #0]
 8008cb4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008cb8:	68f8      	ldr	r0, [r7, #12]
 8008cba:	f000 fccf 	bl	800965c <I2C_TransferConfig>
 8008cbe:	e00f      	b.n	8008ce0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cc4:	b29a      	uxth	r2, r3
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cce:	b2da      	uxtb	r2, r3
 8008cd0:	8979      	ldrh	r1, [r7, #10]
 8008cd2:	4b4a      	ldr	r3, [pc, #296]	; (8008dfc <HAL_I2C_Mem_Read+0x22c>)
 8008cd4:	9300      	str	r3, [sp, #0]
 8008cd6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008cda:	68f8      	ldr	r0, [r7, #12]
 8008cdc:	f000 fcbe 	bl	800965c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	9300      	str	r3, [sp, #0]
 8008ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	2104      	movs	r1, #4
 8008cea:	68f8      	ldr	r0, [r7, #12]
 8008cec:	f000 fa7a 	bl	80091e4 <I2C_WaitOnFlagUntilTimeout>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d001      	beq.n	8008cfa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	e07c      	b.n	8008df4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d04:	b2d2      	uxtb	r2, r2
 8008d06:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d0c:	1c5a      	adds	r2, r3, #1
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d16:	3b01      	subs	r3, #1
 8008d18:	b29a      	uxth	r2, r3
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d22:	b29b      	uxth	r3, r3
 8008d24:	3b01      	subs	r3, #1
 8008d26:	b29a      	uxth	r2, r3
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d034      	beq.n	8008da0 <HAL_I2C_Mem_Read+0x1d0>
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d130      	bne.n	8008da0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	9300      	str	r3, [sp, #0]
 8008d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d44:	2200      	movs	r2, #0
 8008d46:	2180      	movs	r1, #128	; 0x80
 8008d48:	68f8      	ldr	r0, [r7, #12]
 8008d4a:	f000 fa4b 	bl	80091e4 <I2C_WaitOnFlagUntilTimeout>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d001      	beq.n	8008d58 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008d54:	2301      	movs	r3, #1
 8008d56:	e04d      	b.n	8008df4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d5c:	b29b      	uxth	r3, r3
 8008d5e:	2bff      	cmp	r3, #255	; 0xff
 8008d60:	d90e      	bls.n	8008d80 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	22ff      	movs	r2, #255	; 0xff
 8008d66:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d6c:	b2da      	uxtb	r2, r3
 8008d6e:	8979      	ldrh	r1, [r7, #10]
 8008d70:	2300      	movs	r3, #0
 8008d72:	9300      	str	r3, [sp, #0]
 8008d74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008d78:	68f8      	ldr	r0, [r7, #12]
 8008d7a:	f000 fc6f 	bl	800965c <I2C_TransferConfig>
 8008d7e:	e00f      	b.n	8008da0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d84:	b29a      	uxth	r2, r3
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d8e:	b2da      	uxtb	r2, r3
 8008d90:	8979      	ldrh	r1, [r7, #10]
 8008d92:	2300      	movs	r3, #0
 8008d94:	9300      	str	r3, [sp, #0]
 8008d96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008d9a:	68f8      	ldr	r0, [r7, #12]
 8008d9c:	f000 fc5e 	bl	800965c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d19a      	bne.n	8008ce0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008daa:	697a      	ldr	r2, [r7, #20]
 8008dac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008dae:	68f8      	ldr	r0, [r7, #12]
 8008db0:	f000 faae 	bl	8009310 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008db4:	4603      	mov	r3, r0
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d001      	beq.n	8008dbe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008dba:	2301      	movs	r3, #1
 8008dbc:	e01a      	b.n	8008df4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	2220      	movs	r2, #32
 8008dc4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	6859      	ldr	r1, [r3, #4]
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	4b0b      	ldr	r3, [pc, #44]	; (8008e00 <HAL_I2C_Mem_Read+0x230>)
 8008dd2:	400b      	ands	r3, r1
 8008dd4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	2220      	movs	r2, #32
 8008dda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	2200      	movs	r2, #0
 8008de2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	2200      	movs	r2, #0
 8008dea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008dee:	2300      	movs	r3, #0
 8008df0:	e000      	b.n	8008df4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008df2:	2302      	movs	r3, #2
  }
}
 8008df4:	4618      	mov	r0, r3
 8008df6:	3718      	adds	r7, #24
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bd80      	pop	{r7, pc}
 8008dfc:	80002400 	.word	0x80002400
 8008e00:	fe00e800 	.word	0xfe00e800

08008e04 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b08a      	sub	sp, #40	; 0x28
 8008e08:	af02      	add	r7, sp, #8
 8008e0a:	60f8      	str	r0, [r7, #12]
 8008e0c:	607a      	str	r2, [r7, #4]
 8008e0e:	603b      	str	r3, [r7, #0]
 8008e10:	460b      	mov	r3, r1
 8008e12:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8008e14:	2300      	movs	r3, #0
 8008e16:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e1e:	b2db      	uxtb	r3, r3
 8008e20:	2b20      	cmp	r3, #32
 8008e22:	f040 80f3 	bne.w	800900c <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	699b      	ldr	r3, [r3, #24]
 8008e2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008e30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e34:	d101      	bne.n	8008e3a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8008e36:	2302      	movs	r3, #2
 8008e38:	e0e9      	b.n	800900e <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d101      	bne.n	8008e48 <HAL_I2C_IsDeviceReady+0x44>
 8008e44:	2302      	movs	r3, #2
 8008e46:	e0e2      	b.n	800900e <HAL_I2C_IsDeviceReady+0x20a>
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	2224      	movs	r2, #36	; 0x24
 8008e54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	68db      	ldr	r3, [r3, #12]
 8008e62:	2b01      	cmp	r3, #1
 8008e64:	d107      	bne.n	8008e76 <HAL_I2C_IsDeviceReady+0x72>
 8008e66:	897b      	ldrh	r3, [r7, #10]
 8008e68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e6c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008e70:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008e74:	e006      	b.n	8008e84 <HAL_I2C_IsDeviceReady+0x80>
 8008e76:	897b      	ldrh	r3, [r7, #10]
 8008e78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e7c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008e80:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8008e84:	68fa      	ldr	r2, [r7, #12]
 8008e86:	6812      	ldr	r2, [r2, #0]
 8008e88:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8008e8a:	f7fe fb77 	bl	800757c <HAL_GetTick>
 8008e8e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	699b      	ldr	r3, [r3, #24]
 8008e96:	f003 0320 	and.w	r3, r3, #32
 8008e9a:	2b20      	cmp	r3, #32
 8008e9c:	bf0c      	ite	eq
 8008e9e:	2301      	moveq	r3, #1
 8008ea0:	2300      	movne	r3, #0
 8008ea2:	b2db      	uxtb	r3, r3
 8008ea4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	699b      	ldr	r3, [r3, #24]
 8008eac:	f003 0310 	and.w	r3, r3, #16
 8008eb0:	2b10      	cmp	r3, #16
 8008eb2:	bf0c      	ite	eq
 8008eb4:	2301      	moveq	r3, #1
 8008eb6:	2300      	movne	r3, #0
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008ebc:	e034      	b.n	8008f28 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ec4:	d01a      	beq.n	8008efc <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008ec6:	f7fe fb59 	bl	800757c <HAL_GetTick>
 8008eca:	4602      	mov	r2, r0
 8008ecc:	69bb      	ldr	r3, [r7, #24]
 8008ece:	1ad3      	subs	r3, r2, r3
 8008ed0:	683a      	ldr	r2, [r7, #0]
 8008ed2:	429a      	cmp	r2, r3
 8008ed4:	d302      	bcc.n	8008edc <HAL_I2C_IsDeviceReady+0xd8>
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d10f      	bne.n	8008efc <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	2220      	movs	r2, #32
 8008ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ee8:	f043 0220 	orr.w	r2, r3, #32
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8008ef8:	2301      	movs	r3, #1
 8008efa:	e088      	b.n	800900e <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	699b      	ldr	r3, [r3, #24]
 8008f02:	f003 0320 	and.w	r3, r3, #32
 8008f06:	2b20      	cmp	r3, #32
 8008f08:	bf0c      	ite	eq
 8008f0a:	2301      	moveq	r3, #1
 8008f0c:	2300      	movne	r3, #0
 8008f0e:	b2db      	uxtb	r3, r3
 8008f10:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	699b      	ldr	r3, [r3, #24]
 8008f18:	f003 0310 	and.w	r3, r3, #16
 8008f1c:	2b10      	cmp	r3, #16
 8008f1e:	bf0c      	ite	eq
 8008f20:	2301      	moveq	r3, #1
 8008f22:	2300      	movne	r3, #0
 8008f24:	b2db      	uxtb	r3, r3
 8008f26:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008f28:	7ffb      	ldrb	r3, [r7, #31]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d102      	bne.n	8008f34 <HAL_I2C_IsDeviceReady+0x130>
 8008f2e:	7fbb      	ldrb	r3, [r7, #30]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d0c4      	beq.n	8008ebe <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	699b      	ldr	r3, [r3, #24]
 8008f3a:	f003 0310 	and.w	r3, r3, #16
 8008f3e:	2b10      	cmp	r3, #16
 8008f40:	d01a      	beq.n	8008f78 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008f42:	69bb      	ldr	r3, [r7, #24]
 8008f44:	9300      	str	r3, [sp, #0]
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	2120      	movs	r1, #32
 8008f4c:	68f8      	ldr	r0, [r7, #12]
 8008f4e:	f000 f949 	bl	80091e4 <I2C_WaitOnFlagUntilTimeout>
 8008f52:	4603      	mov	r3, r0
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d001      	beq.n	8008f5c <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8008f58:	2301      	movs	r3, #1
 8008f5a:	e058      	b.n	800900e <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	2220      	movs	r2, #32
 8008f62:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	2220      	movs	r2, #32
 8008f68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8008f74:	2300      	movs	r3, #0
 8008f76:	e04a      	b.n	800900e <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008f78:	69bb      	ldr	r3, [r7, #24]
 8008f7a:	9300      	str	r3, [sp, #0]
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	2120      	movs	r1, #32
 8008f82:	68f8      	ldr	r0, [r7, #12]
 8008f84:	f000 f92e 	bl	80091e4 <I2C_WaitOnFlagUntilTimeout>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d001      	beq.n	8008f92 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8008f8e:	2301      	movs	r3, #1
 8008f90:	e03d      	b.n	800900e <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	2210      	movs	r2, #16
 8008f98:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	2220      	movs	r2, #32
 8008fa0:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	687a      	ldr	r2, [r7, #4]
 8008fa6:	429a      	cmp	r2, r3
 8008fa8:	d118      	bne.n	8008fdc <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	685a      	ldr	r2, [r3, #4]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008fb8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008fba:	69bb      	ldr	r3, [r7, #24]
 8008fbc:	9300      	str	r3, [sp, #0]
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	2120      	movs	r1, #32
 8008fc4:	68f8      	ldr	r0, [r7, #12]
 8008fc6:	f000 f90d 	bl	80091e4 <I2C_WaitOnFlagUntilTimeout>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d001      	beq.n	8008fd4 <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	e01c      	b.n	800900e <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	2220      	movs	r2, #32
 8008fda:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	3301      	adds	r3, #1
 8008fe0:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	f63f af39 	bhi.w	8008e5e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2220      	movs	r2, #32
 8008ff0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ff8:	f043 0220 	orr.w	r2, r3, #32
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2200      	movs	r2, #0
 8009004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8009008:	2301      	movs	r3, #1
 800900a:	e000      	b.n	800900e <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 800900c:	2302      	movs	r3, #2
  }
}
 800900e:	4618      	mov	r0, r3
 8009010:	3720      	adds	r7, #32
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}

08009016 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8009016:	b480      	push	{r7}
 8009018:	b083      	sub	sp, #12
 800901a:	af00      	add	r7, sp, #0
 800901c:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009024:	b2db      	uxtb	r3, r3
}
 8009026:	4618      	mov	r0, r3
 8009028:	370c      	adds	r7, #12
 800902a:	46bd      	mov	sp, r7
 800902c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009030:	4770      	bx	lr

08009032 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8009032:	b480      	push	{r7}
 8009034:	b083      	sub	sp, #12
 8009036:	af00      	add	r7, sp, #0
 8009038:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 800903e:	4618      	mov	r0, r3
 8009040:	370c      	adds	r7, #12
 8009042:	46bd      	mov	sp, r7
 8009044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009048:	4770      	bx	lr
	...

0800904c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b086      	sub	sp, #24
 8009050:	af02      	add	r7, sp, #8
 8009052:	60f8      	str	r0, [r7, #12]
 8009054:	4608      	mov	r0, r1
 8009056:	4611      	mov	r1, r2
 8009058:	461a      	mov	r2, r3
 800905a:	4603      	mov	r3, r0
 800905c:	817b      	strh	r3, [r7, #10]
 800905e:	460b      	mov	r3, r1
 8009060:	813b      	strh	r3, [r7, #8]
 8009062:	4613      	mov	r3, r2
 8009064:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009066:	88fb      	ldrh	r3, [r7, #6]
 8009068:	b2da      	uxtb	r2, r3
 800906a:	8979      	ldrh	r1, [r7, #10]
 800906c:	4b20      	ldr	r3, [pc, #128]	; (80090f0 <I2C_RequestMemoryWrite+0xa4>)
 800906e:	9300      	str	r3, [sp, #0]
 8009070:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009074:	68f8      	ldr	r0, [r7, #12]
 8009076:	f000 faf1 	bl	800965c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800907a:	69fa      	ldr	r2, [r7, #28]
 800907c:	69b9      	ldr	r1, [r7, #24]
 800907e:	68f8      	ldr	r0, [r7, #12]
 8009080:	f000 f8ff 	bl	8009282 <I2C_WaitOnTXISFlagUntilTimeout>
 8009084:	4603      	mov	r3, r0
 8009086:	2b00      	cmp	r3, #0
 8009088:	d001      	beq.n	800908e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	e02c      	b.n	80090e8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800908e:	88fb      	ldrh	r3, [r7, #6]
 8009090:	2b01      	cmp	r3, #1
 8009092:	d105      	bne.n	80090a0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009094:	893b      	ldrh	r3, [r7, #8]
 8009096:	b2da      	uxtb	r2, r3
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	629a      	str	r2, [r3, #40]	; 0x28
 800909e:	e015      	b.n	80090cc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80090a0:	893b      	ldrh	r3, [r7, #8]
 80090a2:	0a1b      	lsrs	r3, r3, #8
 80090a4:	b29b      	uxth	r3, r3
 80090a6:	b2da      	uxtb	r2, r3
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80090ae:	69fa      	ldr	r2, [r7, #28]
 80090b0:	69b9      	ldr	r1, [r7, #24]
 80090b2:	68f8      	ldr	r0, [r7, #12]
 80090b4:	f000 f8e5 	bl	8009282 <I2C_WaitOnTXISFlagUntilTimeout>
 80090b8:	4603      	mov	r3, r0
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d001      	beq.n	80090c2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80090be:	2301      	movs	r3, #1
 80090c0:	e012      	b.n	80090e8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80090c2:	893b      	ldrh	r3, [r7, #8]
 80090c4:	b2da      	uxtb	r2, r3
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80090cc:	69fb      	ldr	r3, [r7, #28]
 80090ce:	9300      	str	r3, [sp, #0]
 80090d0:	69bb      	ldr	r3, [r7, #24]
 80090d2:	2200      	movs	r2, #0
 80090d4:	2180      	movs	r1, #128	; 0x80
 80090d6:	68f8      	ldr	r0, [r7, #12]
 80090d8:	f000 f884 	bl	80091e4 <I2C_WaitOnFlagUntilTimeout>
 80090dc:	4603      	mov	r3, r0
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d001      	beq.n	80090e6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80090e2:	2301      	movs	r3, #1
 80090e4:	e000      	b.n	80090e8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80090e6:	2300      	movs	r3, #0
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	3710      	adds	r7, #16
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bd80      	pop	{r7, pc}
 80090f0:	80002000 	.word	0x80002000

080090f4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b086      	sub	sp, #24
 80090f8:	af02      	add	r7, sp, #8
 80090fa:	60f8      	str	r0, [r7, #12]
 80090fc:	4608      	mov	r0, r1
 80090fe:	4611      	mov	r1, r2
 8009100:	461a      	mov	r2, r3
 8009102:	4603      	mov	r3, r0
 8009104:	817b      	strh	r3, [r7, #10]
 8009106:	460b      	mov	r3, r1
 8009108:	813b      	strh	r3, [r7, #8]
 800910a:	4613      	mov	r3, r2
 800910c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800910e:	88fb      	ldrh	r3, [r7, #6]
 8009110:	b2da      	uxtb	r2, r3
 8009112:	8979      	ldrh	r1, [r7, #10]
 8009114:	4b20      	ldr	r3, [pc, #128]	; (8009198 <I2C_RequestMemoryRead+0xa4>)
 8009116:	9300      	str	r3, [sp, #0]
 8009118:	2300      	movs	r3, #0
 800911a:	68f8      	ldr	r0, [r7, #12]
 800911c:	f000 fa9e 	bl	800965c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009120:	69fa      	ldr	r2, [r7, #28]
 8009122:	69b9      	ldr	r1, [r7, #24]
 8009124:	68f8      	ldr	r0, [r7, #12]
 8009126:	f000 f8ac 	bl	8009282 <I2C_WaitOnTXISFlagUntilTimeout>
 800912a:	4603      	mov	r3, r0
 800912c:	2b00      	cmp	r3, #0
 800912e:	d001      	beq.n	8009134 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009130:	2301      	movs	r3, #1
 8009132:	e02c      	b.n	800918e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009134:	88fb      	ldrh	r3, [r7, #6]
 8009136:	2b01      	cmp	r3, #1
 8009138:	d105      	bne.n	8009146 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800913a:	893b      	ldrh	r3, [r7, #8]
 800913c:	b2da      	uxtb	r2, r3
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	629a      	str	r2, [r3, #40]	; 0x28
 8009144:	e015      	b.n	8009172 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009146:	893b      	ldrh	r3, [r7, #8]
 8009148:	0a1b      	lsrs	r3, r3, #8
 800914a:	b29b      	uxth	r3, r3
 800914c:	b2da      	uxtb	r2, r3
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009154:	69fa      	ldr	r2, [r7, #28]
 8009156:	69b9      	ldr	r1, [r7, #24]
 8009158:	68f8      	ldr	r0, [r7, #12]
 800915a:	f000 f892 	bl	8009282 <I2C_WaitOnTXISFlagUntilTimeout>
 800915e:	4603      	mov	r3, r0
 8009160:	2b00      	cmp	r3, #0
 8009162:	d001      	beq.n	8009168 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009164:	2301      	movs	r3, #1
 8009166:	e012      	b.n	800918e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009168:	893b      	ldrh	r3, [r7, #8]
 800916a:	b2da      	uxtb	r2, r3
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009172:	69fb      	ldr	r3, [r7, #28]
 8009174:	9300      	str	r3, [sp, #0]
 8009176:	69bb      	ldr	r3, [r7, #24]
 8009178:	2200      	movs	r2, #0
 800917a:	2140      	movs	r1, #64	; 0x40
 800917c:	68f8      	ldr	r0, [r7, #12]
 800917e:	f000 f831 	bl	80091e4 <I2C_WaitOnFlagUntilTimeout>
 8009182:	4603      	mov	r3, r0
 8009184:	2b00      	cmp	r3, #0
 8009186:	d001      	beq.n	800918c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009188:	2301      	movs	r3, #1
 800918a:	e000      	b.n	800918e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800918c:	2300      	movs	r3, #0
}
 800918e:	4618      	mov	r0, r3
 8009190:	3710      	adds	r7, #16
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}
 8009196:	bf00      	nop
 8009198:	80002000 	.word	0x80002000

0800919c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800919c:	b480      	push	{r7}
 800919e:	b083      	sub	sp, #12
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	699b      	ldr	r3, [r3, #24]
 80091aa:	f003 0302 	and.w	r3, r3, #2
 80091ae:	2b02      	cmp	r3, #2
 80091b0:	d103      	bne.n	80091ba <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	2200      	movs	r2, #0
 80091b8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	699b      	ldr	r3, [r3, #24]
 80091c0:	f003 0301 	and.w	r3, r3, #1
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d007      	beq.n	80091d8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	699a      	ldr	r2, [r3, #24]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f042 0201 	orr.w	r2, r2, #1
 80091d6:	619a      	str	r2, [r3, #24]
  }
}
 80091d8:	bf00      	nop
 80091da:	370c      	adds	r7, #12
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr

080091e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b084      	sub	sp, #16
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	60f8      	str	r0, [r7, #12]
 80091ec:	60b9      	str	r1, [r7, #8]
 80091ee:	603b      	str	r3, [r7, #0]
 80091f0:	4613      	mov	r3, r2
 80091f2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80091f4:	e031      	b.n	800925a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80091fc:	d02d      	beq.n	800925a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091fe:	f7fe f9bd 	bl	800757c <HAL_GetTick>
 8009202:	4602      	mov	r2, r0
 8009204:	69bb      	ldr	r3, [r7, #24]
 8009206:	1ad3      	subs	r3, r2, r3
 8009208:	683a      	ldr	r2, [r7, #0]
 800920a:	429a      	cmp	r2, r3
 800920c:	d302      	bcc.n	8009214 <I2C_WaitOnFlagUntilTimeout+0x30>
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d122      	bne.n	800925a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	699a      	ldr	r2, [r3, #24]
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	4013      	ands	r3, r2
 800921e:	68ba      	ldr	r2, [r7, #8]
 8009220:	429a      	cmp	r2, r3
 8009222:	bf0c      	ite	eq
 8009224:	2301      	moveq	r3, #1
 8009226:	2300      	movne	r3, #0
 8009228:	b2db      	uxtb	r3, r3
 800922a:	461a      	mov	r2, r3
 800922c:	79fb      	ldrb	r3, [r7, #7]
 800922e:	429a      	cmp	r2, r3
 8009230:	d113      	bne.n	800925a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009236:	f043 0220 	orr.w	r2, r3, #32
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2220      	movs	r2, #32
 8009242:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	2200      	movs	r2, #0
 800924a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2200      	movs	r2, #0
 8009252:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8009256:	2301      	movs	r3, #1
 8009258:	e00f      	b.n	800927a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	699a      	ldr	r2, [r3, #24]
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	4013      	ands	r3, r2
 8009264:	68ba      	ldr	r2, [r7, #8]
 8009266:	429a      	cmp	r2, r3
 8009268:	bf0c      	ite	eq
 800926a:	2301      	moveq	r3, #1
 800926c:	2300      	movne	r3, #0
 800926e:	b2db      	uxtb	r3, r3
 8009270:	461a      	mov	r2, r3
 8009272:	79fb      	ldrb	r3, [r7, #7]
 8009274:	429a      	cmp	r2, r3
 8009276:	d0be      	beq.n	80091f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009278:	2300      	movs	r3, #0
}
 800927a:	4618      	mov	r0, r3
 800927c:	3710      	adds	r7, #16
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}

08009282 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009282:	b580      	push	{r7, lr}
 8009284:	b084      	sub	sp, #16
 8009286:	af00      	add	r7, sp, #0
 8009288:	60f8      	str	r0, [r7, #12]
 800928a:	60b9      	str	r1, [r7, #8]
 800928c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800928e:	e033      	b.n	80092f8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009290:	687a      	ldr	r2, [r7, #4]
 8009292:	68b9      	ldr	r1, [r7, #8]
 8009294:	68f8      	ldr	r0, [r7, #12]
 8009296:	f000 f901 	bl	800949c <I2C_IsErrorOccurred>
 800929a:	4603      	mov	r3, r0
 800929c:	2b00      	cmp	r3, #0
 800929e:	d001      	beq.n	80092a4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80092a0:	2301      	movs	r3, #1
 80092a2:	e031      	b.n	8009308 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092aa:	d025      	beq.n	80092f8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092ac:	f7fe f966 	bl	800757c <HAL_GetTick>
 80092b0:	4602      	mov	r2, r0
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	1ad3      	subs	r3, r2, r3
 80092b6:	68ba      	ldr	r2, [r7, #8]
 80092b8:	429a      	cmp	r2, r3
 80092ba:	d302      	bcc.n	80092c2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d11a      	bne.n	80092f8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	699b      	ldr	r3, [r3, #24]
 80092c8:	f003 0302 	and.w	r3, r3, #2
 80092cc:	2b02      	cmp	r3, #2
 80092ce:	d013      	beq.n	80092f8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092d4:	f043 0220 	orr.w	r2, r3, #32
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2220      	movs	r2, #32
 80092e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2200      	movs	r2, #0
 80092e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	2200      	movs	r2, #0
 80092f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80092f4:	2301      	movs	r3, #1
 80092f6:	e007      	b.n	8009308 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	699b      	ldr	r3, [r3, #24]
 80092fe:	f003 0302 	and.w	r3, r3, #2
 8009302:	2b02      	cmp	r3, #2
 8009304:	d1c4      	bne.n	8009290 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009306:	2300      	movs	r3, #0
}
 8009308:	4618      	mov	r0, r3
 800930a:	3710      	adds	r7, #16
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}

08009310 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b084      	sub	sp, #16
 8009314:	af00      	add	r7, sp, #0
 8009316:	60f8      	str	r0, [r7, #12]
 8009318:	60b9      	str	r1, [r7, #8]
 800931a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800931c:	e02f      	b.n	800937e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800931e:	687a      	ldr	r2, [r7, #4]
 8009320:	68b9      	ldr	r1, [r7, #8]
 8009322:	68f8      	ldr	r0, [r7, #12]
 8009324:	f000 f8ba 	bl	800949c <I2C_IsErrorOccurred>
 8009328:	4603      	mov	r3, r0
 800932a:	2b00      	cmp	r3, #0
 800932c:	d001      	beq.n	8009332 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800932e:	2301      	movs	r3, #1
 8009330:	e02d      	b.n	800938e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009332:	f7fe f923 	bl	800757c <HAL_GetTick>
 8009336:	4602      	mov	r2, r0
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	1ad3      	subs	r3, r2, r3
 800933c:	68ba      	ldr	r2, [r7, #8]
 800933e:	429a      	cmp	r2, r3
 8009340:	d302      	bcc.n	8009348 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d11a      	bne.n	800937e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	699b      	ldr	r3, [r3, #24]
 800934e:	f003 0320 	and.w	r3, r3, #32
 8009352:	2b20      	cmp	r3, #32
 8009354:	d013      	beq.n	800937e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800935a:	f043 0220 	orr.w	r2, r3, #32
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	2220      	movs	r2, #32
 8009366:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	2200      	movs	r2, #0
 800936e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	2200      	movs	r2, #0
 8009376:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800937a:	2301      	movs	r3, #1
 800937c:	e007      	b.n	800938e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	699b      	ldr	r3, [r3, #24]
 8009384:	f003 0320 	and.w	r3, r3, #32
 8009388:	2b20      	cmp	r3, #32
 800938a:	d1c8      	bne.n	800931e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800938c:	2300      	movs	r3, #0
}
 800938e:	4618      	mov	r0, r3
 8009390:	3710      	adds	r7, #16
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}
	...

08009398 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b084      	sub	sp, #16
 800939c:	af00      	add	r7, sp, #0
 800939e:	60f8      	str	r0, [r7, #12]
 80093a0:	60b9      	str	r1, [r7, #8]
 80093a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80093a4:	e06b      	b.n	800947e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80093a6:	687a      	ldr	r2, [r7, #4]
 80093a8:	68b9      	ldr	r1, [r7, #8]
 80093aa:	68f8      	ldr	r0, [r7, #12]
 80093ac:	f000 f876 	bl	800949c <I2C_IsErrorOccurred>
 80093b0:	4603      	mov	r3, r0
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d001      	beq.n	80093ba <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80093b6:	2301      	movs	r3, #1
 80093b8:	e069      	b.n	800948e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	699b      	ldr	r3, [r3, #24]
 80093c0:	f003 0320 	and.w	r3, r3, #32
 80093c4:	2b20      	cmp	r3, #32
 80093c6:	d138      	bne.n	800943a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	699b      	ldr	r3, [r3, #24]
 80093ce:	f003 0304 	and.w	r3, r3, #4
 80093d2:	2b04      	cmp	r3, #4
 80093d4:	d105      	bne.n	80093e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d001      	beq.n	80093e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80093de:	2300      	movs	r3, #0
 80093e0:	e055      	b.n	800948e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	699b      	ldr	r3, [r3, #24]
 80093e8:	f003 0310 	and.w	r3, r3, #16
 80093ec:	2b10      	cmp	r3, #16
 80093ee:	d107      	bne.n	8009400 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	2210      	movs	r2, #16
 80093f6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2204      	movs	r2, #4
 80093fc:	645a      	str	r2, [r3, #68]	; 0x44
 80093fe:	e002      	b.n	8009406 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	2200      	movs	r2, #0
 8009404:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	2220      	movs	r2, #32
 800940c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	6859      	ldr	r1, [r3, #4]
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	681a      	ldr	r2, [r3, #0]
 8009418:	4b1f      	ldr	r3, [pc, #124]	; (8009498 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 800941a:	400b      	ands	r3, r1
 800941c:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	2220      	movs	r2, #32
 8009422:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	2200      	movs	r2, #0
 800942a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	2200      	movs	r2, #0
 8009432:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8009436:	2301      	movs	r3, #1
 8009438:	e029      	b.n	800948e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800943a:	f7fe f89f 	bl	800757c <HAL_GetTick>
 800943e:	4602      	mov	r2, r0
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	1ad3      	subs	r3, r2, r3
 8009444:	68ba      	ldr	r2, [r7, #8]
 8009446:	429a      	cmp	r2, r3
 8009448:	d302      	bcc.n	8009450 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d116      	bne.n	800947e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	699b      	ldr	r3, [r3, #24]
 8009456:	f003 0304 	and.w	r3, r3, #4
 800945a:	2b04      	cmp	r3, #4
 800945c:	d00f      	beq.n	800947e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009462:	f043 0220 	orr.w	r2, r3, #32
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2220      	movs	r2, #32
 800946e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	2200      	movs	r2, #0
 8009476:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800947a:	2301      	movs	r3, #1
 800947c:	e007      	b.n	800948e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	699b      	ldr	r3, [r3, #24]
 8009484:	f003 0304 	and.w	r3, r3, #4
 8009488:	2b04      	cmp	r3, #4
 800948a:	d18c      	bne.n	80093a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800948c:	2300      	movs	r3, #0
}
 800948e:	4618      	mov	r0, r3
 8009490:	3710      	adds	r7, #16
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}
 8009496:	bf00      	nop
 8009498:	fe00e800 	.word	0xfe00e800

0800949c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b08a      	sub	sp, #40	; 0x28
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	60f8      	str	r0, [r7, #12]
 80094a4:	60b9      	str	r1, [r7, #8]
 80094a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094a8:	2300      	movs	r3, #0
 80094aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	699b      	ldr	r3, [r3, #24]
 80094b4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80094b6:	2300      	movs	r3, #0
 80094b8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80094be:	69bb      	ldr	r3, [r7, #24]
 80094c0:	f003 0310 	and.w	r3, r3, #16
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d068      	beq.n	800959a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	2210      	movs	r2, #16
 80094ce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80094d0:	e049      	b.n	8009566 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80094d8:	d045      	beq.n	8009566 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80094da:	f7fe f84f 	bl	800757c <HAL_GetTick>
 80094de:	4602      	mov	r2, r0
 80094e0:	69fb      	ldr	r3, [r7, #28]
 80094e2:	1ad3      	subs	r3, r2, r3
 80094e4:	68ba      	ldr	r2, [r7, #8]
 80094e6:	429a      	cmp	r2, r3
 80094e8:	d302      	bcc.n	80094f0 <I2C_IsErrorOccurred+0x54>
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d13a      	bne.n	8009566 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80094fa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009502:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	699b      	ldr	r3, [r3, #24]
 800950a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800950e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009512:	d121      	bne.n	8009558 <I2C_IsErrorOccurred+0xbc>
 8009514:	697b      	ldr	r3, [r7, #20]
 8009516:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800951a:	d01d      	beq.n	8009558 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800951c:	7cfb      	ldrb	r3, [r7, #19]
 800951e:	2b20      	cmp	r3, #32
 8009520:	d01a      	beq.n	8009558 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	685a      	ldr	r2, [r3, #4]
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009530:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009532:	f7fe f823 	bl	800757c <HAL_GetTick>
 8009536:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009538:	e00e      	b.n	8009558 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800953a:	f7fe f81f 	bl	800757c <HAL_GetTick>
 800953e:	4602      	mov	r2, r0
 8009540:	69fb      	ldr	r3, [r7, #28]
 8009542:	1ad3      	subs	r3, r2, r3
 8009544:	2b19      	cmp	r3, #25
 8009546:	d907      	bls.n	8009558 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009548:	6a3b      	ldr	r3, [r7, #32]
 800954a:	f043 0320 	orr.w	r3, r3, #32
 800954e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009550:	2301      	movs	r3, #1
 8009552:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8009556:	e006      	b.n	8009566 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	699b      	ldr	r3, [r3, #24]
 800955e:	f003 0320 	and.w	r3, r3, #32
 8009562:	2b20      	cmp	r3, #32
 8009564:	d1e9      	bne.n	800953a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	699b      	ldr	r3, [r3, #24]
 800956c:	f003 0320 	and.w	r3, r3, #32
 8009570:	2b20      	cmp	r3, #32
 8009572:	d003      	beq.n	800957c <I2C_IsErrorOccurred+0xe0>
 8009574:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009578:	2b00      	cmp	r3, #0
 800957a:	d0aa      	beq.n	80094d2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800957c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009580:	2b00      	cmp	r3, #0
 8009582:	d103      	bne.n	800958c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	2220      	movs	r2, #32
 800958a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800958c:	6a3b      	ldr	r3, [r7, #32]
 800958e:	f043 0304 	orr.w	r3, r3, #4
 8009592:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009594:	2301      	movs	r3, #1
 8009596:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	699b      	ldr	r3, [r3, #24]
 80095a0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80095a2:	69bb      	ldr	r3, [r7, #24]
 80095a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d00b      	beq.n	80095c4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80095ac:	6a3b      	ldr	r3, [r7, #32]
 80095ae:	f043 0301 	orr.w	r3, r3, #1
 80095b2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80095bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80095be:	2301      	movs	r3, #1
 80095c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80095c4:	69bb      	ldr	r3, [r7, #24]
 80095c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d00b      	beq.n	80095e6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80095ce:	6a3b      	ldr	r3, [r7, #32]
 80095d0:	f043 0308 	orr.w	r3, r3, #8
 80095d4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80095de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80095e0:	2301      	movs	r3, #1
 80095e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80095e6:	69bb      	ldr	r3, [r7, #24]
 80095e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d00b      	beq.n	8009608 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80095f0:	6a3b      	ldr	r3, [r7, #32]
 80095f2:	f043 0302 	orr.w	r3, r3, #2
 80095f6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009600:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009602:	2301      	movs	r3, #1
 8009604:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8009608:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800960c:	2b00      	cmp	r3, #0
 800960e:	d01c      	beq.n	800964a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009610:	68f8      	ldr	r0, [r7, #12]
 8009612:	f7ff fdc3 	bl	800919c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	6859      	ldr	r1, [r3, #4]
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681a      	ldr	r2, [r3, #0]
 8009620:	4b0d      	ldr	r3, [pc, #52]	; (8009658 <I2C_IsErrorOccurred+0x1bc>)
 8009622:	400b      	ands	r3, r1
 8009624:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800962a:	6a3b      	ldr	r3, [r7, #32]
 800962c:	431a      	orrs	r2, r3
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	2220      	movs	r2, #32
 8009636:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2200      	movs	r2, #0
 800963e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	2200      	movs	r2, #0
 8009646:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800964a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800964e:	4618      	mov	r0, r3
 8009650:	3728      	adds	r7, #40	; 0x28
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}
 8009656:	bf00      	nop
 8009658:	fe00e800 	.word	0xfe00e800

0800965c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800965c:	b480      	push	{r7}
 800965e:	b087      	sub	sp, #28
 8009660:	af00      	add	r7, sp, #0
 8009662:	60f8      	str	r0, [r7, #12]
 8009664:	607b      	str	r3, [r7, #4]
 8009666:	460b      	mov	r3, r1
 8009668:	817b      	strh	r3, [r7, #10]
 800966a:	4613      	mov	r3, r2
 800966c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800966e:	897b      	ldrh	r3, [r7, #10]
 8009670:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009674:	7a7b      	ldrb	r3, [r7, #9]
 8009676:	041b      	lsls	r3, r3, #16
 8009678:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800967c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009682:	6a3b      	ldr	r3, [r7, #32]
 8009684:	4313      	orrs	r3, r2
 8009686:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800968a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	685a      	ldr	r2, [r3, #4]
 8009692:	6a3b      	ldr	r3, [r7, #32]
 8009694:	0d5b      	lsrs	r3, r3, #21
 8009696:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800969a:	4b08      	ldr	r3, [pc, #32]	; (80096bc <I2C_TransferConfig+0x60>)
 800969c:	430b      	orrs	r3, r1
 800969e:	43db      	mvns	r3, r3
 80096a0:	ea02 0103 	and.w	r1, r2, r3
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	697a      	ldr	r2, [r7, #20]
 80096aa:	430a      	orrs	r2, r1
 80096ac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80096ae:	bf00      	nop
 80096b0:	371c      	adds	r7, #28
 80096b2:	46bd      	mov	sp, r7
 80096b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b8:	4770      	bx	lr
 80096ba:	bf00      	nop
 80096bc:	03ff63ff 	.word	0x03ff63ff

080096c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80096d0:	b2db      	uxtb	r3, r3
 80096d2:	2b20      	cmp	r3, #32
 80096d4:	d138      	bne.n	8009748 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80096dc:	2b01      	cmp	r3, #1
 80096de:	d101      	bne.n	80096e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80096e0:	2302      	movs	r3, #2
 80096e2:	e032      	b.n	800974a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2201      	movs	r2, #1
 80096e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2224      	movs	r2, #36	; 0x24
 80096f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	681a      	ldr	r2, [r3, #0]
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f022 0201 	bic.w	r2, r2, #1
 8009702:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	681a      	ldr	r2, [r3, #0]
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009712:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	6819      	ldr	r1, [r3, #0]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	683a      	ldr	r2, [r7, #0]
 8009720:	430a      	orrs	r2, r1
 8009722:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	681a      	ldr	r2, [r3, #0]
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	f042 0201 	orr.w	r2, r2, #1
 8009732:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2220      	movs	r2, #32
 8009738:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2200      	movs	r2, #0
 8009740:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009744:	2300      	movs	r3, #0
 8009746:	e000      	b.n	800974a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009748:	2302      	movs	r3, #2
  }
}
 800974a:	4618      	mov	r0, r3
 800974c:	370c      	adds	r7, #12
 800974e:	46bd      	mov	sp, r7
 8009750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009754:	4770      	bx	lr

08009756 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009756:	b480      	push	{r7}
 8009758:	b085      	sub	sp, #20
 800975a:	af00      	add	r7, sp, #0
 800975c:	6078      	str	r0, [r7, #4]
 800975e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009766:	b2db      	uxtb	r3, r3
 8009768:	2b20      	cmp	r3, #32
 800976a:	d139      	bne.n	80097e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009772:	2b01      	cmp	r3, #1
 8009774:	d101      	bne.n	800977a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009776:	2302      	movs	r3, #2
 8009778:	e033      	b.n	80097e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2201      	movs	r2, #1
 800977e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2224      	movs	r2, #36	; 0x24
 8009786:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	681a      	ldr	r2, [r3, #0]
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	f022 0201 	bic.w	r2, r2, #1
 8009798:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80097a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	021b      	lsls	r3, r3, #8
 80097ae:	68fa      	ldr	r2, [r7, #12]
 80097b0:	4313      	orrs	r3, r2
 80097b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	68fa      	ldr	r2, [r7, #12]
 80097ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	681a      	ldr	r2, [r3, #0]
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f042 0201 	orr.w	r2, r2, #1
 80097ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2220      	movs	r2, #32
 80097d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2200      	movs	r2, #0
 80097d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80097dc:	2300      	movs	r3, #0
 80097de:	e000      	b.n	80097e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80097e0:	2302      	movs	r3, #2
  }
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3714      	adds	r7, #20
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr

080097ee <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80097ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097f0:	b08f      	sub	sp, #60	; 0x3c
 80097f2:	af0a      	add	r7, sp, #40	; 0x28
 80097f4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d101      	bne.n	8009800 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80097fc:	2301      	movs	r3, #1
 80097fe:	e116      	b.n	8009a2e <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800980c:	b2db      	uxtb	r3, r3
 800980e:	2b00      	cmp	r3, #0
 8009810:	d106      	bne.n	8009820 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2200      	movs	r2, #0
 8009816:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f00f fdf6 	bl	801940c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2203      	movs	r2, #3
 8009824:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800982c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009830:	2b00      	cmp	r3, #0
 8009832:	d102      	bne.n	800983a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2200      	movs	r2, #0
 8009838:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4618      	mov	r0, r3
 8009840:	f009 fed9 	bl	80135f6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	603b      	str	r3, [r7, #0]
 800984a:	687e      	ldr	r6, [r7, #4]
 800984c:	466d      	mov	r5, sp
 800984e:	f106 0410 	add.w	r4, r6, #16
 8009852:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009854:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009856:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009858:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800985a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800985e:	e885 0003 	stmia.w	r5, {r0, r1}
 8009862:	1d33      	adds	r3, r6, #4
 8009864:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009866:	6838      	ldr	r0, [r7, #0]
 8009868:	f009 fdec 	bl	8013444 <USB_CoreInit>
 800986c:	4603      	mov	r3, r0
 800986e:	2b00      	cmp	r3, #0
 8009870:	d005      	beq.n	800987e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2202      	movs	r2, #2
 8009876:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800987a:	2301      	movs	r3, #1
 800987c:	e0d7      	b.n	8009a2e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	2100      	movs	r1, #0
 8009884:	4618      	mov	r0, r3
 8009886:	f009 fec7 	bl	8013618 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800988a:	2300      	movs	r3, #0
 800988c:	73fb      	strb	r3, [r7, #15]
 800988e:	e04a      	b.n	8009926 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009890:	7bfa      	ldrb	r2, [r7, #15]
 8009892:	6879      	ldr	r1, [r7, #4]
 8009894:	4613      	mov	r3, r2
 8009896:	00db      	lsls	r3, r3, #3
 8009898:	4413      	add	r3, r2
 800989a:	009b      	lsls	r3, r3, #2
 800989c:	440b      	add	r3, r1
 800989e:	333d      	adds	r3, #61	; 0x3d
 80098a0:	2201      	movs	r2, #1
 80098a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80098a4:	7bfa      	ldrb	r2, [r7, #15]
 80098a6:	6879      	ldr	r1, [r7, #4]
 80098a8:	4613      	mov	r3, r2
 80098aa:	00db      	lsls	r3, r3, #3
 80098ac:	4413      	add	r3, r2
 80098ae:	009b      	lsls	r3, r3, #2
 80098b0:	440b      	add	r3, r1
 80098b2:	333c      	adds	r3, #60	; 0x3c
 80098b4:	7bfa      	ldrb	r2, [r7, #15]
 80098b6:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80098b8:	7bfa      	ldrb	r2, [r7, #15]
 80098ba:	7bfb      	ldrb	r3, [r7, #15]
 80098bc:	b298      	uxth	r0, r3
 80098be:	6879      	ldr	r1, [r7, #4]
 80098c0:	4613      	mov	r3, r2
 80098c2:	00db      	lsls	r3, r3, #3
 80098c4:	4413      	add	r3, r2
 80098c6:	009b      	lsls	r3, r3, #2
 80098c8:	440b      	add	r3, r1
 80098ca:	3356      	adds	r3, #86	; 0x56
 80098cc:	4602      	mov	r2, r0
 80098ce:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80098d0:	7bfa      	ldrb	r2, [r7, #15]
 80098d2:	6879      	ldr	r1, [r7, #4]
 80098d4:	4613      	mov	r3, r2
 80098d6:	00db      	lsls	r3, r3, #3
 80098d8:	4413      	add	r3, r2
 80098da:	009b      	lsls	r3, r3, #2
 80098dc:	440b      	add	r3, r1
 80098de:	3340      	adds	r3, #64	; 0x40
 80098e0:	2200      	movs	r2, #0
 80098e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80098e4:	7bfa      	ldrb	r2, [r7, #15]
 80098e6:	6879      	ldr	r1, [r7, #4]
 80098e8:	4613      	mov	r3, r2
 80098ea:	00db      	lsls	r3, r3, #3
 80098ec:	4413      	add	r3, r2
 80098ee:	009b      	lsls	r3, r3, #2
 80098f0:	440b      	add	r3, r1
 80098f2:	3344      	adds	r3, #68	; 0x44
 80098f4:	2200      	movs	r2, #0
 80098f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80098f8:	7bfa      	ldrb	r2, [r7, #15]
 80098fa:	6879      	ldr	r1, [r7, #4]
 80098fc:	4613      	mov	r3, r2
 80098fe:	00db      	lsls	r3, r3, #3
 8009900:	4413      	add	r3, r2
 8009902:	009b      	lsls	r3, r3, #2
 8009904:	440b      	add	r3, r1
 8009906:	3348      	adds	r3, #72	; 0x48
 8009908:	2200      	movs	r2, #0
 800990a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800990c:	7bfa      	ldrb	r2, [r7, #15]
 800990e:	6879      	ldr	r1, [r7, #4]
 8009910:	4613      	mov	r3, r2
 8009912:	00db      	lsls	r3, r3, #3
 8009914:	4413      	add	r3, r2
 8009916:	009b      	lsls	r3, r3, #2
 8009918:	440b      	add	r3, r1
 800991a:	334c      	adds	r3, #76	; 0x4c
 800991c:	2200      	movs	r2, #0
 800991e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009920:	7bfb      	ldrb	r3, [r7, #15]
 8009922:	3301      	adds	r3, #1
 8009924:	73fb      	strb	r3, [r7, #15]
 8009926:	7bfa      	ldrb	r2, [r7, #15]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	685b      	ldr	r3, [r3, #4]
 800992c:	429a      	cmp	r2, r3
 800992e:	d3af      	bcc.n	8009890 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009930:	2300      	movs	r3, #0
 8009932:	73fb      	strb	r3, [r7, #15]
 8009934:	e044      	b.n	80099c0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009936:	7bfa      	ldrb	r2, [r7, #15]
 8009938:	6879      	ldr	r1, [r7, #4]
 800993a:	4613      	mov	r3, r2
 800993c:	00db      	lsls	r3, r3, #3
 800993e:	4413      	add	r3, r2
 8009940:	009b      	lsls	r3, r3, #2
 8009942:	440b      	add	r3, r1
 8009944:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8009948:	2200      	movs	r2, #0
 800994a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800994c:	7bfa      	ldrb	r2, [r7, #15]
 800994e:	6879      	ldr	r1, [r7, #4]
 8009950:	4613      	mov	r3, r2
 8009952:	00db      	lsls	r3, r3, #3
 8009954:	4413      	add	r3, r2
 8009956:	009b      	lsls	r3, r3, #2
 8009958:	440b      	add	r3, r1
 800995a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800995e:	7bfa      	ldrb	r2, [r7, #15]
 8009960:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009962:	7bfa      	ldrb	r2, [r7, #15]
 8009964:	6879      	ldr	r1, [r7, #4]
 8009966:	4613      	mov	r3, r2
 8009968:	00db      	lsls	r3, r3, #3
 800996a:	4413      	add	r3, r2
 800996c:	009b      	lsls	r3, r3, #2
 800996e:	440b      	add	r3, r1
 8009970:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8009974:	2200      	movs	r2, #0
 8009976:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009978:	7bfa      	ldrb	r2, [r7, #15]
 800997a:	6879      	ldr	r1, [r7, #4]
 800997c:	4613      	mov	r3, r2
 800997e:	00db      	lsls	r3, r3, #3
 8009980:	4413      	add	r3, r2
 8009982:	009b      	lsls	r3, r3, #2
 8009984:	440b      	add	r3, r1
 8009986:	f503 7321 	add.w	r3, r3, #644	; 0x284
 800998a:	2200      	movs	r2, #0
 800998c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800998e:	7bfa      	ldrb	r2, [r7, #15]
 8009990:	6879      	ldr	r1, [r7, #4]
 8009992:	4613      	mov	r3, r2
 8009994:	00db      	lsls	r3, r3, #3
 8009996:	4413      	add	r3, r2
 8009998:	009b      	lsls	r3, r3, #2
 800999a:	440b      	add	r3, r1
 800999c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80099a0:	2200      	movs	r2, #0
 80099a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80099a4:	7bfa      	ldrb	r2, [r7, #15]
 80099a6:	6879      	ldr	r1, [r7, #4]
 80099a8:	4613      	mov	r3, r2
 80099aa:	00db      	lsls	r3, r3, #3
 80099ac:	4413      	add	r3, r2
 80099ae:	009b      	lsls	r3, r3, #2
 80099b0:	440b      	add	r3, r1
 80099b2:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80099b6:	2200      	movs	r2, #0
 80099b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80099ba:	7bfb      	ldrb	r3, [r7, #15]
 80099bc:	3301      	adds	r3, #1
 80099be:	73fb      	strb	r3, [r7, #15]
 80099c0:	7bfa      	ldrb	r2, [r7, #15]
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	685b      	ldr	r3, [r3, #4]
 80099c6:	429a      	cmp	r2, r3
 80099c8:	d3b5      	bcc.n	8009936 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	603b      	str	r3, [r7, #0]
 80099d0:	687e      	ldr	r6, [r7, #4]
 80099d2:	466d      	mov	r5, sp
 80099d4:	f106 0410 	add.w	r4, r6, #16
 80099d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80099da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80099dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80099de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80099e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80099e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80099e8:	1d33      	adds	r3, r6, #4
 80099ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80099ec:	6838      	ldr	r0, [r7, #0]
 80099ee:	f009 fe5f 	bl	80136b0 <USB_DevInit>
 80099f2:	4603      	mov	r3, r0
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d005      	beq.n	8009a04 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2202      	movs	r2, #2
 80099fc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8009a00:	2301      	movs	r3, #1
 8009a02:	e014      	b.n	8009a2e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2200      	movs	r2, #0
 8009a08:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2201      	movs	r2, #1
 8009a10:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	d102      	bne.n	8009a22 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f001 f869 	bl	800aaf4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4618      	mov	r0, r3
 8009a28:	f00a fe0d 	bl	8014646 <USB_DevDisconnect>

  return HAL_OK;
 8009a2c:	2300      	movs	r3, #0
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3714      	adds	r7, #20
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009a36 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009a36:	b580      	push	{r7, lr}
 8009a38:	b084      	sub	sp, #16
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009a4a:	2b01      	cmp	r3, #1
 8009a4c:	d101      	bne.n	8009a52 <HAL_PCD_Start+0x1c>
 8009a4e:	2302      	movs	r3, #2
 8009a50:	e01c      	b.n	8009a8c <HAL_PCD_Start+0x56>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2201      	movs	r2, #1
 8009a56:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a5e:	2b01      	cmp	r3, #1
 8009a60:	d105      	bne.n	8009a6e <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a66:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	4618      	mov	r0, r3
 8009a74:	f009 fdae 	bl	80135d4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f00a fdc1 	bl	8014604 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2200      	movs	r2, #0
 8009a86:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8009a8a:	2300      	movs	r3, #0
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3710      	adds	r7, #16
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}

08009a94 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009a94:	b590      	push	{r4, r7, lr}
 8009a96:	b08d      	sub	sp, #52	; 0x34
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009aa2:	6a3b      	ldr	r3, [r7, #32]
 8009aa4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f00a fe7f 	bl	80147ae <USB_GetMode>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	f040 847e 	bne.w	800a3b4 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4618      	mov	r0, r3
 8009abe:	f00a fde3 	bl	8014688 <USB_ReadInterrupts>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	f000 8474 	beq.w	800a3b2 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8009aca:	69fb      	ldr	r3, [r7, #28]
 8009acc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ad0:	689b      	ldr	r3, [r3, #8]
 8009ad2:	0a1b      	lsrs	r3, r3, #8
 8009ad4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	f00a fdd0 	bl	8014688 <USB_ReadInterrupts>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	f003 0302 	and.w	r3, r3, #2
 8009aee:	2b02      	cmp	r3, #2
 8009af0:	d107      	bne.n	8009b02 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	695a      	ldr	r2, [r3, #20]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f002 0202 	and.w	r2, r2, #2
 8009b00:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	4618      	mov	r0, r3
 8009b08:	f00a fdbe 	bl	8014688 <USB_ReadInterrupts>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	f003 0310 	and.w	r3, r3, #16
 8009b12:	2b10      	cmp	r3, #16
 8009b14:	d161      	bne.n	8009bda <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	699a      	ldr	r2, [r3, #24]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f022 0210 	bic.w	r2, r2, #16
 8009b24:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8009b26:	6a3b      	ldr	r3, [r7, #32]
 8009b28:	6a1b      	ldr	r3, [r3, #32]
 8009b2a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8009b2c:	69bb      	ldr	r3, [r7, #24]
 8009b2e:	f003 020f 	and.w	r2, r3, #15
 8009b32:	4613      	mov	r3, r2
 8009b34:	00db      	lsls	r3, r3, #3
 8009b36:	4413      	add	r3, r2
 8009b38:	009b      	lsls	r3, r3, #2
 8009b3a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009b3e:	687a      	ldr	r2, [r7, #4]
 8009b40:	4413      	add	r3, r2
 8009b42:	3304      	adds	r3, #4
 8009b44:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8009b46:	69bb      	ldr	r3, [r7, #24]
 8009b48:	0c5b      	lsrs	r3, r3, #17
 8009b4a:	f003 030f 	and.w	r3, r3, #15
 8009b4e:	2b02      	cmp	r3, #2
 8009b50:	d124      	bne.n	8009b9c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8009b52:	69ba      	ldr	r2, [r7, #24]
 8009b54:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8009b58:	4013      	ands	r3, r2
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d035      	beq.n	8009bca <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009b5e:	697b      	ldr	r3, [r7, #20]
 8009b60:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8009b62:	69bb      	ldr	r3, [r7, #24]
 8009b64:	091b      	lsrs	r3, r3, #4
 8009b66:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009b68:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009b6c:	b29b      	uxth	r3, r3
 8009b6e:	461a      	mov	r2, r3
 8009b70:	6a38      	ldr	r0, [r7, #32]
 8009b72:	f00a fbf5 	bl	8014360 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	68da      	ldr	r2, [r3, #12]
 8009b7a:	69bb      	ldr	r3, [r7, #24]
 8009b7c:	091b      	lsrs	r3, r3, #4
 8009b7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009b82:	441a      	add	r2, r3
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	695a      	ldr	r2, [r3, #20]
 8009b8c:	69bb      	ldr	r3, [r7, #24]
 8009b8e:	091b      	lsrs	r3, r3, #4
 8009b90:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009b94:	441a      	add	r2, r3
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	615a      	str	r2, [r3, #20]
 8009b9a:	e016      	b.n	8009bca <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8009b9c:	69bb      	ldr	r3, [r7, #24]
 8009b9e:	0c5b      	lsrs	r3, r3, #17
 8009ba0:	f003 030f 	and.w	r3, r3, #15
 8009ba4:	2b06      	cmp	r3, #6
 8009ba6:	d110      	bne.n	8009bca <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009bae:	2208      	movs	r2, #8
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	6a38      	ldr	r0, [r7, #32]
 8009bb4:	f00a fbd4 	bl	8014360 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	695a      	ldr	r2, [r3, #20]
 8009bbc:	69bb      	ldr	r3, [r7, #24]
 8009bbe:	091b      	lsrs	r3, r3, #4
 8009bc0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009bc4:	441a      	add	r2, r3
 8009bc6:	697b      	ldr	r3, [r7, #20]
 8009bc8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	699a      	ldr	r2, [r3, #24]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	f042 0210 	orr.w	r2, r2, #16
 8009bd8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4618      	mov	r0, r3
 8009be0:	f00a fd52 	bl	8014688 <USB_ReadInterrupts>
 8009be4:	4603      	mov	r3, r0
 8009be6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009bea:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009bee:	f040 80a7 	bne.w	8009d40 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f00a fd57 	bl	80146ae <USB_ReadDevAllOutEpInterrupt>
 8009c00:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8009c02:	e099      	b.n	8009d38 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8009c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c06:	f003 0301 	and.w	r3, r3, #1
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	f000 808e 	beq.w	8009d2c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c16:	b2d2      	uxtb	r2, r2
 8009c18:	4611      	mov	r1, r2
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	f00a fd7b 	bl	8014716 <USB_ReadDevOutEPInterrupt>
 8009c20:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009c22:	693b      	ldr	r3, [r7, #16]
 8009c24:	f003 0301 	and.w	r3, r3, #1
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d00c      	beq.n	8009c46 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8009c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c2e:	015a      	lsls	r2, r3, #5
 8009c30:	69fb      	ldr	r3, [r7, #28]
 8009c32:	4413      	add	r3, r2
 8009c34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c38:	461a      	mov	r2, r3
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8009c3e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009c40:	6878      	ldr	r0, [r7, #4]
 8009c42:	f000 fe7d 	bl	800a940 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8009c46:	693b      	ldr	r3, [r7, #16]
 8009c48:	f003 0308 	and.w	r3, r3, #8
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d00c      	beq.n	8009c6a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c52:	015a      	lsls	r2, r3, #5
 8009c54:	69fb      	ldr	r3, [r7, #28]
 8009c56:	4413      	add	r3, r2
 8009c58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	2308      	movs	r3, #8
 8009c60:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8009c62:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	f000 feb9 	bl	800a9dc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8009c6a:	693b      	ldr	r3, [r7, #16]
 8009c6c:	f003 0310 	and.w	r3, r3, #16
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d008      	beq.n	8009c86 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8009c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c76:	015a      	lsls	r2, r3, #5
 8009c78:	69fb      	ldr	r3, [r7, #28]
 8009c7a:	4413      	add	r3, r2
 8009c7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c80:	461a      	mov	r2, r3
 8009c82:	2310      	movs	r3, #16
 8009c84:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	f003 0302 	and.w	r3, r3, #2
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d030      	beq.n	8009cf2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8009c90:	6a3b      	ldr	r3, [r7, #32]
 8009c92:	695b      	ldr	r3, [r3, #20]
 8009c94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c98:	2b80      	cmp	r3, #128	; 0x80
 8009c9a:	d109      	bne.n	8009cb0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8009c9c:	69fb      	ldr	r3, [r7, #28]
 8009c9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	69fa      	ldr	r2, [r7, #28]
 8009ca6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009caa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009cae:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8009cb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009cb2:	4613      	mov	r3, r2
 8009cb4:	00db      	lsls	r3, r3, #3
 8009cb6:	4413      	add	r3, r2
 8009cb8:	009b      	lsls	r3, r3, #2
 8009cba:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009cbe:	687a      	ldr	r2, [r7, #4]
 8009cc0:	4413      	add	r3, r2
 8009cc2:	3304      	adds	r3, #4
 8009cc4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	78db      	ldrb	r3, [r3, #3]
 8009cca:	2b01      	cmp	r3, #1
 8009ccc:	d108      	bne.n	8009ce0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8009cce:	697b      	ldr	r3, [r7, #20]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cd6:	b2db      	uxtb	r3, r3
 8009cd8:	4619      	mov	r1, r3
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f00f fcda 	bl	8019694 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8009ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ce2:	015a      	lsls	r2, r3, #5
 8009ce4:	69fb      	ldr	r3, [r7, #28]
 8009ce6:	4413      	add	r3, r2
 8009ce8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cec:	461a      	mov	r2, r3
 8009cee:	2302      	movs	r3, #2
 8009cf0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	f003 0320 	and.w	r3, r3, #32
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d008      	beq.n	8009d0e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cfe:	015a      	lsls	r2, r3, #5
 8009d00:	69fb      	ldr	r3, [r7, #28]
 8009d02:	4413      	add	r3, r2
 8009d04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d08:	461a      	mov	r2, r3
 8009d0a:	2320      	movs	r3, #32
 8009d0c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009d0e:	693b      	ldr	r3, [r7, #16]
 8009d10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d009      	beq.n	8009d2c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8009d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d1a:	015a      	lsls	r2, r3, #5
 8009d1c:	69fb      	ldr	r3, [r7, #28]
 8009d1e:	4413      	add	r3, r2
 8009d20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d24:	461a      	mov	r2, r3
 8009d26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009d2a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8009d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d2e:	3301      	adds	r3, #1
 8009d30:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d34:	085b      	lsrs	r3, r3, #1
 8009d36:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	f47f af62 	bne.w	8009c04 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4618      	mov	r0, r3
 8009d46:	f00a fc9f 	bl	8014688 <USB_ReadInterrupts>
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009d50:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009d54:	f040 80a4 	bne.w	8009ea0 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f00a fcc0 	bl	80146e2 <USB_ReadDevAllInEpInterrupt>
 8009d62:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8009d64:	2300      	movs	r3, #0
 8009d66:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8009d68:	e096      	b.n	8009e98 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d6c:	f003 0301 	and.w	r3, r3, #1
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	f000 808b 	beq.w	8009e8c <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d7c:	b2d2      	uxtb	r2, r2
 8009d7e:	4611      	mov	r1, r2
 8009d80:	4618      	mov	r0, r3
 8009d82:	f00a fce6 	bl	8014752 <USB_ReadDevInEPInterrupt>
 8009d86:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009d88:	693b      	ldr	r3, [r7, #16]
 8009d8a:	f003 0301 	and.w	r3, r3, #1
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d020      	beq.n	8009dd4 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d94:	f003 030f 	and.w	r3, r3, #15
 8009d98:	2201      	movs	r2, #1
 8009d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8009d9e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009da0:	69fb      	ldr	r3, [r7, #28]
 8009da2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009da6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	43db      	mvns	r3, r3
 8009dac:	69f9      	ldr	r1, [r7, #28]
 8009dae:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009db2:	4013      	ands	r3, r2
 8009db4:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db8:	015a      	lsls	r2, r3, #5
 8009dba:	69fb      	ldr	r3, [r7, #28]
 8009dbc:	4413      	add	r3, r2
 8009dbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dca:	b2db      	uxtb	r3, r3
 8009dcc:	4619      	mov	r1, r3
 8009dce:	6878      	ldr	r0, [r7, #4]
 8009dd0:	f00f fbcb 	bl	801956a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009dd4:	693b      	ldr	r3, [r7, #16]
 8009dd6:	f003 0308 	and.w	r3, r3, #8
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d008      	beq.n	8009df0 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009de0:	015a      	lsls	r2, r3, #5
 8009de2:	69fb      	ldr	r3, [r7, #28]
 8009de4:	4413      	add	r3, r2
 8009de6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009dea:	461a      	mov	r2, r3
 8009dec:	2308      	movs	r3, #8
 8009dee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	f003 0310 	and.w	r3, r3, #16
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d008      	beq.n	8009e0c <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dfc:	015a      	lsls	r2, r3, #5
 8009dfe:	69fb      	ldr	r3, [r7, #28]
 8009e00:	4413      	add	r3, r2
 8009e02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e06:	461a      	mov	r2, r3
 8009e08:	2310      	movs	r3, #16
 8009e0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8009e0c:	693b      	ldr	r3, [r7, #16]
 8009e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d008      	beq.n	8009e28 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e18:	015a      	lsls	r2, r3, #5
 8009e1a:	69fb      	ldr	r3, [r7, #28]
 8009e1c:	4413      	add	r3, r2
 8009e1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e22:	461a      	mov	r2, r3
 8009e24:	2340      	movs	r3, #64	; 0x40
 8009e26:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009e28:	693b      	ldr	r3, [r7, #16]
 8009e2a:	f003 0302 	and.w	r3, r3, #2
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d023      	beq.n	8009e7a <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8009e32:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009e34:	6a38      	ldr	r0, [r7, #32]
 8009e36:	f009 fd7d 	bl	8013934 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8009e3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e3c:	4613      	mov	r3, r2
 8009e3e:	00db      	lsls	r3, r3, #3
 8009e40:	4413      	add	r3, r2
 8009e42:	009b      	lsls	r3, r3, #2
 8009e44:	3338      	adds	r3, #56	; 0x38
 8009e46:	687a      	ldr	r2, [r7, #4]
 8009e48:	4413      	add	r3, r2
 8009e4a:	3304      	adds	r3, #4
 8009e4c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009e4e:	697b      	ldr	r3, [r7, #20]
 8009e50:	78db      	ldrb	r3, [r3, #3]
 8009e52:	2b01      	cmp	r3, #1
 8009e54:	d108      	bne.n	8009e68 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8009e56:	697b      	ldr	r3, [r7, #20]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e5e:	b2db      	uxtb	r3, r3
 8009e60:	4619      	mov	r1, r3
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f00f fc28 	bl	80196b8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e6a:	015a      	lsls	r2, r3, #5
 8009e6c:	69fb      	ldr	r3, [r7, #28]
 8009e6e:	4413      	add	r3, r2
 8009e70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e74:	461a      	mov	r2, r3
 8009e76:	2302      	movs	r3, #2
 8009e78:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d003      	beq.n	8009e8c <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009e84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f000 fcd2 	bl	800a830 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e8e:	3301      	adds	r3, #1
 8009e90:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e94:	085b      	lsrs	r3, r3, #1
 8009e96:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	f47f af65 	bne.w	8009d6a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	f00a fbef 	bl	8014688 <USB_ReadInterrupts>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009eb0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009eb4:	d122      	bne.n	8009efc <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009eb6:	69fb      	ldr	r3, [r7, #28]
 8009eb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ebc:	685b      	ldr	r3, [r3, #4]
 8009ebe:	69fa      	ldr	r2, [r7, #28]
 8009ec0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009ec4:	f023 0301 	bic.w	r3, r3, #1
 8009ec8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8009ed0:	2b01      	cmp	r3, #1
 8009ed2:	d108      	bne.n	8009ee6 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009edc:	2100      	movs	r1, #0
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f000 fe2c 	bl	800ab3c <HAL_PCDEx_LPM_Callback>
 8009ee4:	e002      	b.n	8009eec <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	f00f fbac 	bl	8019644 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	695a      	ldr	r2, [r3, #20]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8009efa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4618      	mov	r0, r3
 8009f02:	f00a fbc1 	bl	8014688 <USB_ReadInterrupts>
 8009f06:	4603      	mov	r3, r0
 8009f08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009f0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f10:	d112      	bne.n	8009f38 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009f12:	69fb      	ldr	r3, [r7, #28]
 8009f14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f18:	689b      	ldr	r3, [r3, #8]
 8009f1a:	f003 0301 	and.w	r3, r3, #1
 8009f1e:	2b01      	cmp	r3, #1
 8009f20:	d102      	bne.n	8009f28 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f00f fb68 	bl	80195f8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	695a      	ldr	r2, [r3, #20]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009f36:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	f00a fba3 	bl	8014688 <USB_ReadInterrupts>
 8009f42:	4603      	mov	r3, r0
 8009f44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009f48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009f4c:	d121      	bne.n	8009f92 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	695a      	ldr	r2, [r3, #20]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8009f5c:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d111      	bne.n	8009f8c <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f76:	089b      	lsrs	r3, r3, #2
 8009f78:	f003 020f 	and.w	r2, r3, #15
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009f82:	2101      	movs	r1, #1
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 fdd9 	bl	800ab3c <HAL_PCDEx_LPM_Callback>
 8009f8a:	e002      	b.n	8009f92 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009f8c:	6878      	ldr	r0, [r7, #4]
 8009f8e:	f00f fb33 	bl	80195f8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	4618      	mov	r0, r3
 8009f98:	f00a fb76 	bl	8014688 <USB_ReadInterrupts>
 8009f9c:	4603      	mov	r3, r0
 8009f9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009fa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fa6:	f040 80b5 	bne.w	800a114 <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009faa:	69fb      	ldr	r3, [r7, #28]
 8009fac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fb0:	685b      	ldr	r3, [r3, #4]
 8009fb2:	69fa      	ldr	r2, [r7, #28]
 8009fb4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009fb8:	f023 0301 	bic.w	r3, r3, #1
 8009fbc:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	2110      	movs	r1, #16
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	f009 fcb5 	bl	8013934 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009fca:	2300      	movs	r3, #0
 8009fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009fce:	e046      	b.n	800a05e <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fd2:	015a      	lsls	r2, r3, #5
 8009fd4:	69fb      	ldr	r3, [r7, #28]
 8009fd6:	4413      	add	r3, r2
 8009fd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fdc:	461a      	mov	r2, r3
 8009fde:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009fe2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009fe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fe6:	015a      	lsls	r2, r3, #5
 8009fe8:	69fb      	ldr	r3, [r7, #28]
 8009fea:	4413      	add	r3, r2
 8009fec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ff4:	0151      	lsls	r1, r2, #5
 8009ff6:	69fa      	ldr	r2, [r7, #28]
 8009ff8:	440a      	add	r2, r1
 8009ffa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ffe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a002:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800a004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a006:	015a      	lsls	r2, r3, #5
 800a008:	69fb      	ldr	r3, [r7, #28]
 800a00a:	4413      	add	r3, r2
 800a00c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a010:	461a      	mov	r2, r3
 800a012:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a016:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a01a:	015a      	lsls	r2, r3, #5
 800a01c:	69fb      	ldr	r3, [r7, #28]
 800a01e:	4413      	add	r3, r2
 800a020:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a028:	0151      	lsls	r1, r2, #5
 800a02a:	69fa      	ldr	r2, [r7, #28]
 800a02c:	440a      	add	r2, r1
 800a02e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a032:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a036:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a03a:	015a      	lsls	r2, r3, #5
 800a03c:	69fb      	ldr	r3, [r7, #28]
 800a03e:	4413      	add	r3, r2
 800a040:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a048:	0151      	lsls	r1, r2, #5
 800a04a:	69fa      	ldr	r2, [r7, #28]
 800a04c:	440a      	add	r2, r1
 800a04e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a052:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a056:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a05a:	3301      	adds	r3, #1
 800a05c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a064:	429a      	cmp	r2, r3
 800a066:	d3b3      	bcc.n	8009fd0 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800a068:	69fb      	ldr	r3, [r7, #28]
 800a06a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a06e:	69db      	ldr	r3, [r3, #28]
 800a070:	69fa      	ldr	r2, [r7, #28]
 800a072:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a076:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800a07a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a080:	2b00      	cmp	r3, #0
 800a082:	d016      	beq.n	800a0b2 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800a084:	69fb      	ldr	r3, [r7, #28]
 800a086:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a08a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a08e:	69fa      	ldr	r2, [r7, #28]
 800a090:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a094:	f043 030b 	orr.w	r3, r3, #11
 800a098:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800a09c:	69fb      	ldr	r3, [r7, #28]
 800a09e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0a4:	69fa      	ldr	r2, [r7, #28]
 800a0a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a0aa:	f043 030b 	orr.w	r3, r3, #11
 800a0ae:	6453      	str	r3, [r2, #68]	; 0x44
 800a0b0:	e015      	b.n	800a0de <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800a0b2:	69fb      	ldr	r3, [r7, #28]
 800a0b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0b8:	695b      	ldr	r3, [r3, #20]
 800a0ba:	69fa      	ldr	r2, [r7, #28]
 800a0bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a0c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a0c4:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800a0c8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800a0ca:	69fb      	ldr	r3, [r7, #28]
 800a0cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0d0:	691b      	ldr	r3, [r3, #16]
 800a0d2:	69fa      	ldr	r2, [r7, #28]
 800a0d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a0d8:	f043 030b 	orr.w	r3, r3, #11
 800a0dc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800a0de:	69fb      	ldr	r3, [r7, #28]
 800a0e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	69fa      	ldr	r2, [r7, #28]
 800a0e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a0ec:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800a0f0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681a      	ldr	r2, [r3, #0]
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a0fc:	4619      	mov	r1, r3
 800a0fe:	4610      	mov	r0, r2
 800a100:	f00a fb86 	bl	8014810 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	695a      	ldr	r2, [r3, #20]
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800a112:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	4618      	mov	r0, r3
 800a11a:	f00a fab5 	bl	8014688 <USB_ReadInterrupts>
 800a11e:	4603      	mov	r3, r0
 800a120:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a124:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a128:	d124      	bne.n	800a174 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	4618      	mov	r0, r3
 800a130:	f00a fb4b 	bl	80147ca <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	4618      	mov	r0, r3
 800a13a:	f009 fc78 	bl	8013a2e <USB_GetDevSpeed>
 800a13e:	4603      	mov	r3, r0
 800a140:	461a      	mov	r2, r3
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681c      	ldr	r4, [r3, #0]
 800a14a:	f001 fbb7 	bl	800b8bc <HAL_RCC_GetHCLKFreq>
 800a14e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a154:	b2db      	uxtb	r3, r3
 800a156:	461a      	mov	r2, r3
 800a158:	4620      	mov	r0, r4
 800a15a:	f009 f99f 	bl	801349c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f00f fa2b 	bl	80195ba <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	695a      	ldr	r2, [r3, #20]
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800a172:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	4618      	mov	r0, r3
 800a17a:	f00a fa85 	bl	8014688 <USB_ReadInterrupts>
 800a17e:	4603      	mov	r3, r0
 800a180:	f003 0308 	and.w	r3, r3, #8
 800a184:	2b08      	cmp	r3, #8
 800a186:	d10a      	bne.n	800a19e <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	f00f fa08 	bl	801959e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	695a      	ldr	r2, [r3, #20]
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f002 0208 	and.w	r2, r2, #8
 800a19c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	f00a fa70 	bl	8014688 <USB_ReadInterrupts>
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1ae:	2b80      	cmp	r3, #128	; 0x80
 800a1b0:	d122      	bne.n	800a1f8 <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800a1b2:	6a3b      	ldr	r3, [r7, #32]
 800a1b4:	699b      	ldr	r3, [r3, #24]
 800a1b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a1ba:	6a3b      	ldr	r3, [r7, #32]
 800a1bc:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a1be:	2301      	movs	r3, #1
 800a1c0:	627b      	str	r3, [r7, #36]	; 0x24
 800a1c2:	e014      	b.n	800a1ee <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a1c4:	6879      	ldr	r1, [r7, #4]
 800a1c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1c8:	4613      	mov	r3, r2
 800a1ca:	00db      	lsls	r3, r3, #3
 800a1cc:	4413      	add	r3, r2
 800a1ce:	009b      	lsls	r3, r3, #2
 800a1d0:	440b      	add	r3, r1
 800a1d2:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800a1d6:	781b      	ldrb	r3, [r3, #0]
 800a1d8:	2b01      	cmp	r3, #1
 800a1da:	d105      	bne.n	800a1e8 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800a1dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	4619      	mov	r1, r3
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f000 faf3 	bl	800a7ce <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a1e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ea:	3301      	adds	r3, #1
 800a1ec:	627b      	str	r3, [r7, #36]	; 0x24
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	685b      	ldr	r3, [r3, #4]
 800a1f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	d3e5      	bcc.n	800a1c4 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	f00a fa43 	bl	8014688 <USB_ReadInterrupts>
 800a202:	4603      	mov	r3, r0
 800a204:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a208:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a20c:	d13b      	bne.n	800a286 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a20e:	2301      	movs	r3, #1
 800a210:	627b      	str	r3, [r7, #36]	; 0x24
 800a212:	e02b      	b.n	800a26c <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a216:	015a      	lsls	r2, r3, #5
 800a218:	69fb      	ldr	r3, [r7, #28]
 800a21a:	4413      	add	r3, r2
 800a21c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a224:	6879      	ldr	r1, [r7, #4]
 800a226:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a228:	4613      	mov	r3, r2
 800a22a:	00db      	lsls	r3, r3, #3
 800a22c:	4413      	add	r3, r2
 800a22e:	009b      	lsls	r3, r3, #2
 800a230:	440b      	add	r3, r1
 800a232:	3340      	adds	r3, #64	; 0x40
 800a234:	781b      	ldrb	r3, [r3, #0]
 800a236:	2b01      	cmp	r3, #1
 800a238:	d115      	bne.n	800a266 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800a23a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	da12      	bge.n	800a266 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800a240:	6879      	ldr	r1, [r7, #4]
 800a242:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a244:	4613      	mov	r3, r2
 800a246:	00db      	lsls	r3, r3, #3
 800a248:	4413      	add	r3, r2
 800a24a:	009b      	lsls	r3, r3, #2
 800a24c:	440b      	add	r3, r1
 800a24e:	333f      	adds	r3, #63	; 0x3f
 800a250:	2201      	movs	r2, #1
 800a252:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800a254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a256:	b2db      	uxtb	r3, r3
 800a258:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a25c:	b2db      	uxtb	r3, r3
 800a25e:	4619      	mov	r1, r3
 800a260:	6878      	ldr	r0, [r7, #4]
 800a262:	f000 fab4 	bl	800a7ce <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a268:	3301      	adds	r3, #1
 800a26a:	627b      	str	r3, [r7, #36]	; 0x24
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	685b      	ldr	r3, [r3, #4]
 800a270:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a272:	429a      	cmp	r2, r3
 800a274:	d3ce      	bcc.n	800a214 <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	695a      	ldr	r2, [r3, #20]
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800a284:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	4618      	mov	r0, r3
 800a28c:	f00a f9fc 	bl	8014688 <USB_ReadInterrupts>
 800a290:	4603      	mov	r3, r0
 800a292:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a296:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a29a:	d155      	bne.n	800a348 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a29c:	2301      	movs	r3, #1
 800a29e:	627b      	str	r3, [r7, #36]	; 0x24
 800a2a0:	e045      	b.n	800a32e <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800a2a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a4:	015a      	lsls	r2, r3, #5
 800a2a6:	69fb      	ldr	r3, [r7, #28]
 800a2a8:	4413      	add	r3, r2
 800a2aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a2b2:	6879      	ldr	r1, [r7, #4]
 800a2b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2b6:	4613      	mov	r3, r2
 800a2b8:	00db      	lsls	r3, r3, #3
 800a2ba:	4413      	add	r3, r2
 800a2bc:	009b      	lsls	r3, r3, #2
 800a2be:	440b      	add	r3, r1
 800a2c0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800a2c4:	781b      	ldrb	r3, [r3, #0]
 800a2c6:	2b01      	cmp	r3, #1
 800a2c8:	d12e      	bne.n	800a328 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a2ca:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	da2b      	bge.n	800a328 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800a2d0:	69bb      	ldr	r3, [r7, #24]
 800a2d2:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800a2dc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	d121      	bne.n	800a328 <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800a2e4:	6879      	ldr	r1, [r7, #4]
 800a2e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2e8:	4613      	mov	r3, r2
 800a2ea:	00db      	lsls	r3, r3, #3
 800a2ec:	4413      	add	r3, r2
 800a2ee:	009b      	lsls	r3, r3, #2
 800a2f0:	440b      	add	r3, r1
 800a2f2:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800a2fa:	6a3b      	ldr	r3, [r7, #32]
 800a2fc:	699b      	ldr	r3, [r3, #24]
 800a2fe:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a302:	6a3b      	ldr	r3, [r7, #32]
 800a304:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800a306:	6a3b      	ldr	r3, [r7, #32]
 800a308:	695b      	ldr	r3, [r3, #20]
 800a30a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d10a      	bne.n	800a328 <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800a312:	69fb      	ldr	r3, [r7, #28]
 800a314:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a318:	685b      	ldr	r3, [r3, #4]
 800a31a:	69fa      	ldr	r2, [r7, #28]
 800a31c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a320:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a324:	6053      	str	r3, [r2, #4]
            break;
 800a326:	e007      	b.n	800a338 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a32a:	3301      	adds	r3, #1
 800a32c:	627b      	str	r3, [r7, #36]	; 0x24
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	685b      	ldr	r3, [r3, #4]
 800a332:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a334:	429a      	cmp	r2, r3
 800a336:	d3b4      	bcc.n	800a2a2 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	695a      	ldr	r2, [r3, #20]
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800a346:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	4618      	mov	r0, r3
 800a34e:	f00a f99b 	bl	8014688 <USB_ReadInterrupts>
 800a352:	4603      	mov	r3, r0
 800a354:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a358:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a35c:	d10a      	bne.n	800a374 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800a35e:	6878      	ldr	r0, [r7, #4]
 800a360:	f00f f9bc 	bl	80196dc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	695a      	ldr	r2, [r3, #20]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800a372:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4618      	mov	r0, r3
 800a37a:	f00a f985 	bl	8014688 <USB_ReadInterrupts>
 800a37e:	4603      	mov	r3, r0
 800a380:	f003 0304 	and.w	r3, r3, #4
 800a384:	2b04      	cmp	r3, #4
 800a386:	d115      	bne.n	800a3b4 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	685b      	ldr	r3, [r3, #4]
 800a38e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800a390:	69bb      	ldr	r3, [r7, #24]
 800a392:	f003 0304 	and.w	r3, r3, #4
 800a396:	2b00      	cmp	r3, #0
 800a398:	d002      	beq.n	800a3a0 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f00f f9ac 	bl	80196f8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	6859      	ldr	r1, [r3, #4]
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	69ba      	ldr	r2, [r7, #24]
 800a3ac:	430a      	orrs	r2, r1
 800a3ae:	605a      	str	r2, [r3, #4]
 800a3b0:	e000      	b.n	800a3b4 <HAL_PCD_IRQHandler+0x920>
      return;
 800a3b2:	bf00      	nop
    }
  }
}
 800a3b4:	3734      	adds	r7, #52	; 0x34
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd90      	pop	{r4, r7, pc}

0800a3ba <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800a3ba:	b580      	push	{r7, lr}
 800a3bc:	b082      	sub	sp, #8
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	6078      	str	r0, [r7, #4]
 800a3c2:	460b      	mov	r3, r1
 800a3c4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a3cc:	2b01      	cmp	r3, #1
 800a3ce:	d101      	bne.n	800a3d4 <HAL_PCD_SetAddress+0x1a>
 800a3d0:	2302      	movs	r3, #2
 800a3d2:	e013      	b.n	800a3fc <HAL_PCD_SetAddress+0x42>
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2201      	movs	r2, #1
 800a3d8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	78fa      	ldrb	r2, [r7, #3]
 800a3e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	78fa      	ldrb	r2, [r7, #3]
 800a3ea:	4611      	mov	r1, r2
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	f00a f8e3 	bl	80145b8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a3fa:	2300      	movs	r3, #0
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3708      	adds	r7, #8
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}

0800a404 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b084      	sub	sp, #16
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
 800a40c:	4608      	mov	r0, r1
 800a40e:	4611      	mov	r1, r2
 800a410:	461a      	mov	r2, r3
 800a412:	4603      	mov	r3, r0
 800a414:	70fb      	strb	r3, [r7, #3]
 800a416:	460b      	mov	r3, r1
 800a418:	803b      	strh	r3, [r7, #0]
 800a41a:	4613      	mov	r3, r2
 800a41c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800a41e:	2300      	movs	r3, #0
 800a420:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a422:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a426:	2b00      	cmp	r3, #0
 800a428:	da0f      	bge.n	800a44a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a42a:	78fb      	ldrb	r3, [r7, #3]
 800a42c:	f003 020f 	and.w	r2, r3, #15
 800a430:	4613      	mov	r3, r2
 800a432:	00db      	lsls	r3, r3, #3
 800a434:	4413      	add	r3, r2
 800a436:	009b      	lsls	r3, r3, #2
 800a438:	3338      	adds	r3, #56	; 0x38
 800a43a:	687a      	ldr	r2, [r7, #4]
 800a43c:	4413      	add	r3, r2
 800a43e:	3304      	adds	r3, #4
 800a440:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	2201      	movs	r2, #1
 800a446:	705a      	strb	r2, [r3, #1]
 800a448:	e00f      	b.n	800a46a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a44a:	78fb      	ldrb	r3, [r7, #3]
 800a44c:	f003 020f 	and.w	r2, r3, #15
 800a450:	4613      	mov	r3, r2
 800a452:	00db      	lsls	r3, r3, #3
 800a454:	4413      	add	r3, r2
 800a456:	009b      	lsls	r3, r3, #2
 800a458:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a45c:	687a      	ldr	r2, [r7, #4]
 800a45e:	4413      	add	r3, r2
 800a460:	3304      	adds	r3, #4
 800a462:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	2200      	movs	r2, #0
 800a468:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800a46a:	78fb      	ldrb	r3, [r7, #3]
 800a46c:	f003 030f 	and.w	r3, r3, #15
 800a470:	b2da      	uxtb	r2, r3
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800a476:	883a      	ldrh	r2, [r7, #0]
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	78ba      	ldrb	r2, [r7, #2]
 800a480:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	785b      	ldrb	r3, [r3, #1]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d004      	beq.n	800a494 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	781b      	ldrb	r3, [r3, #0]
 800a48e:	b29a      	uxth	r2, r3
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800a494:	78bb      	ldrb	r3, [r7, #2]
 800a496:	2b02      	cmp	r3, #2
 800a498:	d102      	bne.n	800a4a0 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	2200      	movs	r2, #0
 800a49e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a4a6:	2b01      	cmp	r3, #1
 800a4a8:	d101      	bne.n	800a4ae <HAL_PCD_EP_Open+0xaa>
 800a4aa:	2302      	movs	r3, #2
 800a4ac:	e00e      	b.n	800a4cc <HAL_PCD_EP_Open+0xc8>
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2201      	movs	r2, #1
 800a4b2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	68f9      	ldr	r1, [r7, #12]
 800a4bc:	4618      	mov	r0, r3
 800a4be:	f009 fad5 	bl	8013a6c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800a4ca:	7afb      	ldrb	r3, [r7, #11]
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	3710      	adds	r7, #16
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}

0800a4d4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b084      	sub	sp, #16
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
 800a4dc:	460b      	mov	r3, r1
 800a4de:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a4e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	da0f      	bge.n	800a508 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a4e8:	78fb      	ldrb	r3, [r7, #3]
 800a4ea:	f003 020f 	and.w	r2, r3, #15
 800a4ee:	4613      	mov	r3, r2
 800a4f0:	00db      	lsls	r3, r3, #3
 800a4f2:	4413      	add	r3, r2
 800a4f4:	009b      	lsls	r3, r3, #2
 800a4f6:	3338      	adds	r3, #56	; 0x38
 800a4f8:	687a      	ldr	r2, [r7, #4]
 800a4fa:	4413      	add	r3, r2
 800a4fc:	3304      	adds	r3, #4
 800a4fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	2201      	movs	r2, #1
 800a504:	705a      	strb	r2, [r3, #1]
 800a506:	e00f      	b.n	800a528 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a508:	78fb      	ldrb	r3, [r7, #3]
 800a50a:	f003 020f 	and.w	r2, r3, #15
 800a50e:	4613      	mov	r3, r2
 800a510:	00db      	lsls	r3, r3, #3
 800a512:	4413      	add	r3, r2
 800a514:	009b      	lsls	r3, r3, #2
 800a516:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a51a:	687a      	ldr	r2, [r7, #4]
 800a51c:	4413      	add	r3, r2
 800a51e:	3304      	adds	r3, #4
 800a520:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	2200      	movs	r2, #0
 800a526:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800a528:	78fb      	ldrb	r3, [r7, #3]
 800a52a:	f003 030f 	and.w	r3, r3, #15
 800a52e:	b2da      	uxtb	r2, r3
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	d101      	bne.n	800a542 <HAL_PCD_EP_Close+0x6e>
 800a53e:	2302      	movs	r3, #2
 800a540:	e00e      	b.n	800a560 <HAL_PCD_EP_Close+0x8c>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2201      	movs	r2, #1
 800a546:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	68f9      	ldr	r1, [r7, #12]
 800a550:	4618      	mov	r0, r3
 800a552:	f009 fb13 	bl	8013b7c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2200      	movs	r2, #0
 800a55a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800a55e:	2300      	movs	r3, #0
}
 800a560:	4618      	mov	r0, r3
 800a562:	3710      	adds	r7, #16
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}

0800a568 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b086      	sub	sp, #24
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	60f8      	str	r0, [r7, #12]
 800a570:	607a      	str	r2, [r7, #4]
 800a572:	603b      	str	r3, [r7, #0]
 800a574:	460b      	mov	r3, r1
 800a576:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a578:	7afb      	ldrb	r3, [r7, #11]
 800a57a:	f003 020f 	and.w	r2, r3, #15
 800a57e:	4613      	mov	r3, r2
 800a580:	00db      	lsls	r3, r3, #3
 800a582:	4413      	add	r3, r2
 800a584:	009b      	lsls	r3, r3, #2
 800a586:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a58a:	68fa      	ldr	r2, [r7, #12]
 800a58c:	4413      	add	r3, r2
 800a58e:	3304      	adds	r3, #4
 800a590:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	687a      	ldr	r2, [r7, #4]
 800a596:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a598:	697b      	ldr	r3, [r7, #20]
 800a59a:	683a      	ldr	r2, [r7, #0]
 800a59c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800a59e:	697b      	ldr	r3, [r7, #20]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800a5a4:	697b      	ldr	r3, [r7, #20]
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a5aa:	7afb      	ldrb	r3, [r7, #11]
 800a5ac:	f003 030f 	and.w	r3, r3, #15
 800a5b0:	b2da      	uxtb	r2, r3
 800a5b2:	697b      	ldr	r3, [r7, #20]
 800a5b4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	6979      	ldr	r1, [r7, #20]
 800a5bc:	4618      	mov	r0, r3
 800a5be:	f009 fbb9 	bl	8013d34 <USB_EPStartXfer>

  return HAL_OK;
 800a5c2:	2300      	movs	r3, #0
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3718      	adds	r7, #24
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b083      	sub	sp, #12
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	460b      	mov	r3, r1
 800a5d6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a5d8:	78fb      	ldrb	r3, [r7, #3]
 800a5da:	f003 020f 	and.w	r2, r3, #15
 800a5de:	6879      	ldr	r1, [r7, #4]
 800a5e0:	4613      	mov	r3, r2
 800a5e2:	00db      	lsls	r3, r3, #3
 800a5e4:	4413      	add	r3, r2
 800a5e6:	009b      	lsls	r3, r3, #2
 800a5e8:	440b      	add	r3, r1
 800a5ea:	f503 7324 	add.w	r3, r3, #656	; 0x290
 800a5ee:	681b      	ldr	r3, [r3, #0]
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	370c      	adds	r7, #12
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fa:	4770      	bx	lr

0800a5fc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b086      	sub	sp, #24
 800a600:	af00      	add	r7, sp, #0
 800a602:	60f8      	str	r0, [r7, #12]
 800a604:	607a      	str	r2, [r7, #4]
 800a606:	603b      	str	r3, [r7, #0]
 800a608:	460b      	mov	r3, r1
 800a60a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a60c:	7afb      	ldrb	r3, [r7, #11]
 800a60e:	f003 020f 	and.w	r2, r3, #15
 800a612:	4613      	mov	r3, r2
 800a614:	00db      	lsls	r3, r3, #3
 800a616:	4413      	add	r3, r2
 800a618:	009b      	lsls	r3, r3, #2
 800a61a:	3338      	adds	r3, #56	; 0x38
 800a61c:	68fa      	ldr	r2, [r7, #12]
 800a61e:	4413      	add	r3, r2
 800a620:	3304      	adds	r3, #4
 800a622:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a624:	697b      	ldr	r3, [r7, #20]
 800a626:	687a      	ldr	r2, [r7, #4]
 800a628:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	683a      	ldr	r2, [r7, #0]
 800a62e:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800a630:	697b      	ldr	r3, [r7, #20]
 800a632:	2200      	movs	r2, #0
 800a634:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	2201      	movs	r2, #1
 800a63a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a63c:	7afb      	ldrb	r3, [r7, #11]
 800a63e:	f003 030f 	and.w	r3, r3, #15
 800a642:	b2da      	uxtb	r2, r3
 800a644:	697b      	ldr	r3, [r7, #20]
 800a646:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	6979      	ldr	r1, [r7, #20]
 800a64e:	4618      	mov	r0, r3
 800a650:	f009 fb70 	bl	8013d34 <USB_EPStartXfer>

  return HAL_OK;
 800a654:	2300      	movs	r3, #0
}
 800a656:	4618      	mov	r0, r3
 800a658:	3718      	adds	r7, #24
 800a65a:	46bd      	mov	sp, r7
 800a65c:	bd80      	pop	{r7, pc}

0800a65e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a65e:	b580      	push	{r7, lr}
 800a660:	b084      	sub	sp, #16
 800a662:	af00      	add	r7, sp, #0
 800a664:	6078      	str	r0, [r7, #4]
 800a666:	460b      	mov	r3, r1
 800a668:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a66a:	78fb      	ldrb	r3, [r7, #3]
 800a66c:	f003 020f 	and.w	r2, r3, #15
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	685b      	ldr	r3, [r3, #4]
 800a674:	429a      	cmp	r2, r3
 800a676:	d901      	bls.n	800a67c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a678:	2301      	movs	r3, #1
 800a67a:	e04e      	b.n	800a71a <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a67c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a680:	2b00      	cmp	r3, #0
 800a682:	da0f      	bge.n	800a6a4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a684:	78fb      	ldrb	r3, [r7, #3]
 800a686:	f003 020f 	and.w	r2, r3, #15
 800a68a:	4613      	mov	r3, r2
 800a68c:	00db      	lsls	r3, r3, #3
 800a68e:	4413      	add	r3, r2
 800a690:	009b      	lsls	r3, r3, #2
 800a692:	3338      	adds	r3, #56	; 0x38
 800a694:	687a      	ldr	r2, [r7, #4]
 800a696:	4413      	add	r3, r2
 800a698:	3304      	adds	r3, #4
 800a69a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	2201      	movs	r2, #1
 800a6a0:	705a      	strb	r2, [r3, #1]
 800a6a2:	e00d      	b.n	800a6c0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a6a4:	78fa      	ldrb	r2, [r7, #3]
 800a6a6:	4613      	mov	r3, r2
 800a6a8:	00db      	lsls	r3, r3, #3
 800a6aa:	4413      	add	r3, r2
 800a6ac:	009b      	lsls	r3, r3, #2
 800a6ae:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a6b2:	687a      	ldr	r2, [r7, #4]
 800a6b4:	4413      	add	r3, r2
 800a6b6:	3304      	adds	r3, #4
 800a6b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	2201      	movs	r2, #1
 800a6c4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a6c6:	78fb      	ldrb	r3, [r7, #3]
 800a6c8:	f003 030f 	and.w	r3, r3, #15
 800a6cc:	b2da      	uxtb	r2, r3
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a6d8:	2b01      	cmp	r3, #1
 800a6da:	d101      	bne.n	800a6e0 <HAL_PCD_EP_SetStall+0x82>
 800a6dc:	2302      	movs	r3, #2
 800a6de:	e01c      	b.n	800a71a <HAL_PCD_EP_SetStall+0xbc>
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2201      	movs	r2, #1
 800a6e4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	68f9      	ldr	r1, [r7, #12]
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	f009 fe8e 	bl	8014410 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a6f4:	78fb      	ldrb	r3, [r7, #3]
 800a6f6:	f003 030f 	and.w	r3, r3, #15
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d108      	bne.n	800a710 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681a      	ldr	r2, [r3, #0]
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a708:	4619      	mov	r1, r3
 800a70a:	4610      	mov	r0, r2
 800a70c:	f00a f880 	bl	8014810 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2200      	movs	r2, #0
 800a714:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a718:	2300      	movs	r3, #0
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	3710      	adds	r7, #16
 800a71e:	46bd      	mov	sp, r7
 800a720:	bd80      	pop	{r7, pc}

0800a722 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a722:	b580      	push	{r7, lr}
 800a724:	b084      	sub	sp, #16
 800a726:	af00      	add	r7, sp, #0
 800a728:	6078      	str	r0, [r7, #4]
 800a72a:	460b      	mov	r3, r1
 800a72c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a72e:	78fb      	ldrb	r3, [r7, #3]
 800a730:	f003 020f 	and.w	r2, r3, #15
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	685b      	ldr	r3, [r3, #4]
 800a738:	429a      	cmp	r2, r3
 800a73a:	d901      	bls.n	800a740 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a73c:	2301      	movs	r3, #1
 800a73e:	e042      	b.n	800a7c6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a740:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a744:	2b00      	cmp	r3, #0
 800a746:	da0f      	bge.n	800a768 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a748:	78fb      	ldrb	r3, [r7, #3]
 800a74a:	f003 020f 	and.w	r2, r3, #15
 800a74e:	4613      	mov	r3, r2
 800a750:	00db      	lsls	r3, r3, #3
 800a752:	4413      	add	r3, r2
 800a754:	009b      	lsls	r3, r3, #2
 800a756:	3338      	adds	r3, #56	; 0x38
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	4413      	add	r3, r2
 800a75c:	3304      	adds	r3, #4
 800a75e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	2201      	movs	r2, #1
 800a764:	705a      	strb	r2, [r3, #1]
 800a766:	e00f      	b.n	800a788 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a768:	78fb      	ldrb	r3, [r7, #3]
 800a76a:	f003 020f 	and.w	r2, r3, #15
 800a76e:	4613      	mov	r3, r2
 800a770:	00db      	lsls	r3, r3, #3
 800a772:	4413      	add	r3, r2
 800a774:	009b      	lsls	r3, r3, #2
 800a776:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a77a:	687a      	ldr	r2, [r7, #4]
 800a77c:	4413      	add	r3, r2
 800a77e:	3304      	adds	r3, #4
 800a780:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	2200      	movs	r2, #0
 800a786:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	2200      	movs	r2, #0
 800a78c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a78e:	78fb      	ldrb	r3, [r7, #3]
 800a790:	f003 030f 	and.w	r3, r3, #15
 800a794:	b2da      	uxtb	r2, r3
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	d101      	bne.n	800a7a8 <HAL_PCD_EP_ClrStall+0x86>
 800a7a4:	2302      	movs	r3, #2
 800a7a6:	e00e      	b.n	800a7c6 <HAL_PCD_EP_ClrStall+0xa4>
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	68f9      	ldr	r1, [r7, #12]
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	f009 fe98 	bl	80144ec <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a7c4:	2300      	movs	r3, #0
}
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	3710      	adds	r7, #16
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bd80      	pop	{r7, pc}

0800a7ce <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a7ce:	b580      	push	{r7, lr}
 800a7d0:	b084      	sub	sp, #16
 800a7d2:	af00      	add	r7, sp, #0
 800a7d4:	6078      	str	r0, [r7, #4]
 800a7d6:	460b      	mov	r3, r1
 800a7d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800a7da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	da0c      	bge.n	800a7fc <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a7e2:	78fb      	ldrb	r3, [r7, #3]
 800a7e4:	f003 020f 	and.w	r2, r3, #15
 800a7e8:	4613      	mov	r3, r2
 800a7ea:	00db      	lsls	r3, r3, #3
 800a7ec:	4413      	add	r3, r2
 800a7ee:	009b      	lsls	r3, r3, #2
 800a7f0:	3338      	adds	r3, #56	; 0x38
 800a7f2:	687a      	ldr	r2, [r7, #4]
 800a7f4:	4413      	add	r3, r2
 800a7f6:	3304      	adds	r3, #4
 800a7f8:	60fb      	str	r3, [r7, #12]
 800a7fa:	e00c      	b.n	800a816 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a7fc:	78fb      	ldrb	r3, [r7, #3]
 800a7fe:	f003 020f 	and.w	r2, r3, #15
 800a802:	4613      	mov	r3, r2
 800a804:	00db      	lsls	r3, r3, #3
 800a806:	4413      	add	r3, r2
 800a808:	009b      	lsls	r3, r3, #2
 800a80a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a80e:	687a      	ldr	r2, [r7, #4]
 800a810:	4413      	add	r3, r2
 800a812:	3304      	adds	r3, #4
 800a814:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	68f9      	ldr	r1, [r7, #12]
 800a81c:	4618      	mov	r0, r3
 800a81e:	f009 fcbb 	bl	8014198 <USB_EPStopXfer>
 800a822:	4603      	mov	r3, r0
 800a824:	72fb      	strb	r3, [r7, #11]

  return ret;
 800a826:	7afb      	ldrb	r3, [r7, #11]
}
 800a828:	4618      	mov	r0, r3
 800a82a:	3710      	adds	r7, #16
 800a82c:	46bd      	mov	sp, r7
 800a82e:	bd80      	pop	{r7, pc}

0800a830 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b088      	sub	sp, #32
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
 800a838:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a840:	697b      	ldr	r3, [r7, #20]
 800a842:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800a844:	683a      	ldr	r2, [r7, #0]
 800a846:	4613      	mov	r3, r2
 800a848:	00db      	lsls	r3, r3, #3
 800a84a:	4413      	add	r3, r2
 800a84c:	009b      	lsls	r3, r3, #2
 800a84e:	3338      	adds	r3, #56	; 0x38
 800a850:	687a      	ldr	r2, [r7, #4]
 800a852:	4413      	add	r3, r2
 800a854:	3304      	adds	r3, #4
 800a856:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	695a      	ldr	r2, [r3, #20]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	691b      	ldr	r3, [r3, #16]
 800a860:	429a      	cmp	r2, r3
 800a862:	d901      	bls.n	800a868 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800a864:	2301      	movs	r3, #1
 800a866:	e067      	b.n	800a938 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	691a      	ldr	r2, [r3, #16]
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	695b      	ldr	r3, [r3, #20]
 800a870:	1ad3      	subs	r3, r2, r3
 800a872:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	689b      	ldr	r3, [r3, #8]
 800a878:	69fa      	ldr	r2, [r7, #28]
 800a87a:	429a      	cmp	r2, r3
 800a87c:	d902      	bls.n	800a884 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	689b      	ldr	r3, [r3, #8]
 800a882:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800a884:	69fb      	ldr	r3, [r7, #28]
 800a886:	3303      	adds	r3, #3
 800a888:	089b      	lsrs	r3, r3, #2
 800a88a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a88c:	e026      	b.n	800a8dc <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	691a      	ldr	r2, [r3, #16]
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	695b      	ldr	r3, [r3, #20]
 800a896:	1ad3      	subs	r3, r2, r3
 800a898:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	689b      	ldr	r3, [r3, #8]
 800a89e:	69fa      	ldr	r2, [r7, #28]
 800a8a0:	429a      	cmp	r2, r3
 800a8a2:	d902      	bls.n	800a8aa <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	689b      	ldr	r3, [r3, #8]
 800a8a8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800a8aa:	69fb      	ldr	r3, [r7, #28]
 800a8ac:	3303      	adds	r3, #3
 800a8ae:	089b      	lsrs	r3, r3, #2
 800a8b0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	68d9      	ldr	r1, [r3, #12]
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	b2da      	uxtb	r2, r3
 800a8ba:	69fb      	ldr	r3, [r7, #28]
 800a8bc:	b29b      	uxth	r3, r3
 800a8be:	6978      	ldr	r0, [r7, #20]
 800a8c0:	f009 fd14 	bl	80142ec <USB_WritePacket>

    ep->xfer_buff  += len;
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	68da      	ldr	r2, [r3, #12]
 800a8c8:	69fb      	ldr	r3, [r7, #28]
 800a8ca:	441a      	add	r2, r3
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	695a      	ldr	r2, [r3, #20]
 800a8d4:	69fb      	ldr	r3, [r7, #28]
 800a8d6:	441a      	add	r2, r3
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	015a      	lsls	r2, r3, #5
 800a8e0:	693b      	ldr	r3, [r7, #16]
 800a8e2:	4413      	add	r3, r2
 800a8e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8e8:	699b      	ldr	r3, [r3, #24]
 800a8ea:	b29b      	uxth	r3, r3
 800a8ec:	69ba      	ldr	r2, [r7, #24]
 800a8ee:	429a      	cmp	r2, r3
 800a8f0:	d809      	bhi.n	800a906 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	695a      	ldr	r2, [r3, #20]
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d203      	bcs.n	800a906 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	691b      	ldr	r3, [r3, #16]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d1c3      	bne.n	800a88e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	691a      	ldr	r2, [r3, #16]
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	695b      	ldr	r3, [r3, #20]
 800a90e:	429a      	cmp	r2, r3
 800a910:	d811      	bhi.n	800a936 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	f003 030f 	and.w	r3, r3, #15
 800a918:	2201      	movs	r2, #1
 800a91a:	fa02 f303 	lsl.w	r3, r2, r3
 800a91e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a926:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	43db      	mvns	r3, r3
 800a92c:	6939      	ldr	r1, [r7, #16]
 800a92e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a932:	4013      	ands	r3, r2
 800a934:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800a936:	2300      	movs	r3, #0
}
 800a938:	4618      	mov	r0, r3
 800a93a:	3720      	adds	r7, #32
 800a93c:	46bd      	mov	sp, r7
 800a93e:	bd80      	pop	{r7, pc}

0800a940 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b086      	sub	sp, #24
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
 800a948:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a954:	697b      	ldr	r3, [r7, #20]
 800a956:	333c      	adds	r3, #60	; 0x3c
 800a958:	3304      	adds	r3, #4
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	015a      	lsls	r2, r3, #5
 800a962:	693b      	ldr	r3, [r7, #16]
 800a964:	4413      	add	r3, r2
 800a966:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a96a:	689b      	ldr	r3, [r3, #8]
 800a96c:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	4a19      	ldr	r2, [pc, #100]	; (800a9d8 <PCD_EP_OutXfrComplete_int+0x98>)
 800a972:	4293      	cmp	r3, r2
 800a974:	d124      	bne.n	800a9c0 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a976:	68bb      	ldr	r3, [r7, #8]
 800a978:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d00a      	beq.n	800a996 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	015a      	lsls	r2, r3, #5
 800a984:	693b      	ldr	r3, [r7, #16]
 800a986:	4413      	add	r3, r2
 800a988:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a98c:	461a      	mov	r2, r3
 800a98e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a992:	6093      	str	r3, [r2, #8]
 800a994:	e01a      	b.n	800a9cc <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a996:	68bb      	ldr	r3, [r7, #8]
 800a998:	f003 0320 	and.w	r3, r3, #32
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d008      	beq.n	800a9b2 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a9a0:	683b      	ldr	r3, [r7, #0]
 800a9a2:	015a      	lsls	r2, r3, #5
 800a9a4:	693b      	ldr	r3, [r7, #16]
 800a9a6:	4413      	add	r3, r2
 800a9a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9ac:	461a      	mov	r2, r3
 800a9ae:	2320      	movs	r3, #32
 800a9b0:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	b2db      	uxtb	r3, r3
 800a9b6:	4619      	mov	r1, r3
 800a9b8:	6878      	ldr	r0, [r7, #4]
 800a9ba:	f00e fdbb 	bl	8019534 <HAL_PCD_DataOutStageCallback>
 800a9be:	e005      	b.n	800a9cc <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	b2db      	uxtb	r3, r3
 800a9c4:	4619      	mov	r1, r3
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	f00e fdb4 	bl	8019534 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800a9cc:	2300      	movs	r3, #0
}
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	3718      	adds	r7, #24
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd80      	pop	{r7, pc}
 800a9d6:	bf00      	nop
 800a9d8:	4f54310a 	.word	0x4f54310a

0800a9dc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b086      	sub	sp, #24
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
 800a9e4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9ec:	697b      	ldr	r3, [r7, #20]
 800a9ee:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a9f0:	697b      	ldr	r3, [r7, #20]
 800a9f2:	333c      	adds	r3, #60	; 0x3c
 800a9f4:	3304      	adds	r3, #4
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	015a      	lsls	r2, r3, #5
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	4413      	add	r3, r2
 800aa02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa06:	689b      	ldr	r3, [r3, #8]
 800aa08:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	4a0c      	ldr	r2, [pc, #48]	; (800aa40 <PCD_EP_OutSetupPacket_int+0x64>)
 800aa0e:	4293      	cmp	r3, r2
 800aa10:	d90e      	bls.n	800aa30 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d009      	beq.n	800aa30 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	015a      	lsls	r2, r3, #5
 800aa20:	693b      	ldr	r3, [r7, #16]
 800aa22:	4413      	add	r3, r2
 800aa24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa28:	461a      	mov	r2, r3
 800aa2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aa2e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f00e fd6d 	bl	8019510 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 800aa36:	2300      	movs	r3, #0
}
 800aa38:	4618      	mov	r0, r3
 800aa3a:	3718      	adds	r7, #24
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bd80      	pop	{r7, pc}
 800aa40:	4f54300a 	.word	0x4f54300a

0800aa44 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800aa44:	b480      	push	{r7}
 800aa46:	b085      	sub	sp, #20
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	460b      	mov	r3, r1
 800aa4e:	70fb      	strb	r3, [r7, #3]
 800aa50:	4613      	mov	r3, r2
 800aa52:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa5a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800aa5c:	78fb      	ldrb	r3, [r7, #3]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d107      	bne.n	800aa72 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800aa62:	883b      	ldrh	r3, [r7, #0]
 800aa64:	0419      	lsls	r1, r3, #16
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	68ba      	ldr	r2, [r7, #8]
 800aa6c:	430a      	orrs	r2, r1
 800aa6e:	629a      	str	r2, [r3, #40]	; 0x28
 800aa70:	e028      	b.n	800aac4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa78:	0c1b      	lsrs	r3, r3, #16
 800aa7a:	68ba      	ldr	r2, [r7, #8]
 800aa7c:	4413      	add	r3, r2
 800aa7e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800aa80:	2300      	movs	r3, #0
 800aa82:	73fb      	strb	r3, [r7, #15]
 800aa84:	e00d      	b.n	800aaa2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681a      	ldr	r2, [r3, #0]
 800aa8a:	7bfb      	ldrb	r3, [r7, #15]
 800aa8c:	3340      	adds	r3, #64	; 0x40
 800aa8e:	009b      	lsls	r3, r3, #2
 800aa90:	4413      	add	r3, r2
 800aa92:	685b      	ldr	r3, [r3, #4]
 800aa94:	0c1b      	lsrs	r3, r3, #16
 800aa96:	68ba      	ldr	r2, [r7, #8]
 800aa98:	4413      	add	r3, r2
 800aa9a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800aa9c:	7bfb      	ldrb	r3, [r7, #15]
 800aa9e:	3301      	adds	r3, #1
 800aaa0:	73fb      	strb	r3, [r7, #15]
 800aaa2:	7bfa      	ldrb	r2, [r7, #15]
 800aaa4:	78fb      	ldrb	r3, [r7, #3]
 800aaa6:	3b01      	subs	r3, #1
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d3ec      	bcc.n	800aa86 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800aaac:	883b      	ldrh	r3, [r7, #0]
 800aaae:	0418      	lsls	r0, r3, #16
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6819      	ldr	r1, [r3, #0]
 800aab4:	78fb      	ldrb	r3, [r7, #3]
 800aab6:	3b01      	subs	r3, #1
 800aab8:	68ba      	ldr	r2, [r7, #8]
 800aaba:	4302      	orrs	r2, r0
 800aabc:	3340      	adds	r3, #64	; 0x40
 800aabe:	009b      	lsls	r3, r3, #2
 800aac0:	440b      	add	r3, r1
 800aac2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800aac4:	2300      	movs	r3, #0
}
 800aac6:	4618      	mov	r0, r3
 800aac8:	3714      	adds	r7, #20
 800aaca:	46bd      	mov	sp, r7
 800aacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad0:	4770      	bx	lr

0800aad2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800aad2:	b480      	push	{r7}
 800aad4:	b083      	sub	sp, #12
 800aad6:	af00      	add	r7, sp, #0
 800aad8:	6078      	str	r0, [r7, #4]
 800aada:	460b      	mov	r3, r1
 800aadc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	887a      	ldrh	r2, [r7, #2]
 800aae4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800aae6:	2300      	movs	r3, #0
}
 800aae8:	4618      	mov	r0, r3
 800aaea:	370c      	adds	r7, #12
 800aaec:	46bd      	mov	sp, r7
 800aaee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf2:	4770      	bx	lr

0800aaf4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800aaf4:	b480      	push	{r7}
 800aaf6:	b085      	sub	sp, #20
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	2201      	movs	r2, #1
 800ab06:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	699b      	ldr	r3, [r3, #24]
 800ab16:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ab26:	f043 0303 	orr.w	r3, r3, #3
 800ab2a:	68fa      	ldr	r2, [r7, #12]
 800ab2c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800ab2e:	2300      	movs	r3, #0
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3714      	adds	r7, #20
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr

0800ab3c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b083      	sub	sp, #12
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	460b      	mov	r3, r1
 800ab46:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800ab48:	bf00      	nop
 800ab4a:	370c      	adds	r7, #12
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab52:	4770      	bx	lr

0800ab54 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800ab54:	b480      	push	{r7}
 800ab56:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ab58:	4b0d      	ldr	r3, [pc, #52]	; (800ab90 <HAL_PWREx_GetVoltageRange+0x3c>)
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ab60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab64:	d102      	bne.n	800ab6c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800ab66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab6a:	e00b      	b.n	800ab84 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800ab6c:	4b08      	ldr	r3, [pc, #32]	; (800ab90 <HAL_PWREx_GetVoltageRange+0x3c>)
 800ab6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ab72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ab7a:	d102      	bne.n	800ab82 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800ab7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ab80:	e000      	b.n	800ab84 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800ab82:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	46bd      	mov	sp, r7
 800ab88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8c:	4770      	bx	lr
 800ab8e:	bf00      	nop
 800ab90:	40007000 	.word	0x40007000

0800ab94 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b085      	sub	sp, #20
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d141      	bne.n	800ac26 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800aba2:	4b4b      	ldr	r3, [pc, #300]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800abaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800abae:	d131      	bne.n	800ac14 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800abb0:	4b47      	ldr	r3, [pc, #284]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800abb6:	4a46      	ldr	r2, [pc, #280]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800abbc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800abc0:	4b43      	ldr	r3, [pc, #268]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800abc8:	4a41      	ldr	r2, [pc, #260]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800abce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800abd0:	4b40      	ldr	r3, [pc, #256]	; (800acd4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	2232      	movs	r2, #50	; 0x32
 800abd6:	fb02 f303 	mul.w	r3, r2, r3
 800abda:	4a3f      	ldr	r2, [pc, #252]	; (800acd8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800abdc:	fba2 2303 	umull	r2, r3, r2, r3
 800abe0:	0c9b      	lsrs	r3, r3, #18
 800abe2:	3301      	adds	r3, #1
 800abe4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800abe6:	e002      	b.n	800abee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	3b01      	subs	r3, #1
 800abec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800abee:	4b38      	ldr	r3, [pc, #224]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abf0:	695b      	ldr	r3, [r3, #20]
 800abf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800abf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800abfa:	d102      	bne.n	800ac02 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d1f2      	bne.n	800abe8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ac02:	4b33      	ldr	r3, [pc, #204]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac04:	695b      	ldr	r3, [r3, #20]
 800ac06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac0e:	d158      	bne.n	800acc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ac10:	2303      	movs	r3, #3
 800ac12:	e057      	b.n	800acc4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ac14:	4b2e      	ldr	r3, [pc, #184]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ac1a:	4a2d      	ldr	r2, [pc, #180]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ac20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800ac24:	e04d      	b.n	800acc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac2c:	d141      	bne.n	800acb2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ac2e:	4b28      	ldr	r3, [pc, #160]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ac36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac3a:	d131      	bne.n	800aca0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ac3c:	4b24      	ldr	r3, [pc, #144]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ac42:	4a23      	ldr	r2, [pc, #140]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac48:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ac4c:	4b20      	ldr	r3, [pc, #128]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ac54:	4a1e      	ldr	r2, [pc, #120]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ac5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800ac5c:	4b1d      	ldr	r3, [pc, #116]	; (800acd4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	2232      	movs	r2, #50	; 0x32
 800ac62:	fb02 f303 	mul.w	r3, r2, r3
 800ac66:	4a1c      	ldr	r2, [pc, #112]	; (800acd8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ac68:	fba2 2303 	umull	r2, r3, r2, r3
 800ac6c:	0c9b      	lsrs	r3, r3, #18
 800ac6e:	3301      	adds	r3, #1
 800ac70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ac72:	e002      	b.n	800ac7a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	3b01      	subs	r3, #1
 800ac78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ac7a:	4b15      	ldr	r3, [pc, #84]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac7c:	695b      	ldr	r3, [r3, #20]
 800ac7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac86:	d102      	bne.n	800ac8e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d1f2      	bne.n	800ac74 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ac8e:	4b10      	ldr	r3, [pc, #64]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac90:	695b      	ldr	r3, [r3, #20]
 800ac92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac9a:	d112      	bne.n	800acc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ac9c:	2303      	movs	r3, #3
 800ac9e:	e011      	b.n	800acc4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800aca0:	4b0b      	ldr	r3, [pc, #44]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800aca6:	4a0a      	ldr	r2, [pc, #40]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aca8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800acac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800acb0:	e007      	b.n	800acc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800acb2:	4b07      	ldr	r3, [pc, #28]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800acba:	4a05      	ldr	r2, [pc, #20]	; (800acd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800acbc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800acc0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800acc2:	2300      	movs	r3, #0
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	3714      	adds	r7, #20
 800acc8:	46bd      	mov	sp, r7
 800acca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acce:	4770      	bx	lr
 800acd0:	40007000 	.word	0x40007000
 800acd4:	20000004 	.word	0x20000004
 800acd8:	431bde83 	.word	0x431bde83

0800acdc <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800acdc:	b480      	push	{r7}
 800acde:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800ace0:	4b05      	ldr	r3, [pc, #20]	; (800acf8 <HAL_PWREx_EnableVddUSB+0x1c>)
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	4a04      	ldr	r2, [pc, #16]	; (800acf8 <HAL_PWREx_EnableVddUSB+0x1c>)
 800ace6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800acea:	6053      	str	r3, [r2, #4]
}
 800acec:	bf00      	nop
 800acee:	46bd      	mov	sp, r7
 800acf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf4:	4770      	bx	lr
 800acf6:	bf00      	nop
 800acf8:	40007000 	.word	0x40007000

0800acfc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b088      	sub	sp, #32
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d102      	bne.n	800ad10 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800ad0a:	2301      	movs	r3, #1
 800ad0c:	f000 bc08 	b.w	800b520 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ad10:	4b96      	ldr	r3, [pc, #600]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ad12:	689b      	ldr	r3, [r3, #8]
 800ad14:	f003 030c 	and.w	r3, r3, #12
 800ad18:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ad1a:	4b94      	ldr	r3, [pc, #592]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ad1c:	68db      	ldr	r3, [r3, #12]
 800ad1e:	f003 0303 	and.w	r3, r3, #3
 800ad22:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	f003 0310 	and.w	r3, r3, #16
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	f000 80e4 	beq.w	800aefa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800ad32:	69bb      	ldr	r3, [r7, #24]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d007      	beq.n	800ad48 <HAL_RCC_OscConfig+0x4c>
 800ad38:	69bb      	ldr	r3, [r7, #24]
 800ad3a:	2b0c      	cmp	r3, #12
 800ad3c:	f040 808b 	bne.w	800ae56 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800ad40:	697b      	ldr	r3, [r7, #20]
 800ad42:	2b01      	cmp	r3, #1
 800ad44:	f040 8087 	bne.w	800ae56 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800ad48:	4b88      	ldr	r3, [pc, #544]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	f003 0302 	and.w	r3, r3, #2
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d005      	beq.n	800ad60 <HAL_RCC_OscConfig+0x64>
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	699b      	ldr	r3, [r3, #24]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d101      	bne.n	800ad60 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800ad5c:	2301      	movs	r3, #1
 800ad5e:	e3df      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	6a1a      	ldr	r2, [r3, #32]
 800ad64:	4b81      	ldr	r3, [pc, #516]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f003 0308 	and.w	r3, r3, #8
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d004      	beq.n	800ad7a <HAL_RCC_OscConfig+0x7e>
 800ad70:	4b7e      	ldr	r3, [pc, #504]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ad78:	e005      	b.n	800ad86 <HAL_RCC_OscConfig+0x8a>
 800ad7a:	4b7c      	ldr	r3, [pc, #496]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ad7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ad80:	091b      	lsrs	r3, r3, #4
 800ad82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d223      	bcs.n	800add2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6a1b      	ldr	r3, [r3, #32]
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f000 fdf8 	bl	800b984 <RCC_SetFlashLatencyFromMSIRange>
 800ad94:	4603      	mov	r3, r0
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d001      	beq.n	800ad9e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	e3c0      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ad9e:	4b73      	ldr	r3, [pc, #460]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4a72      	ldr	r2, [pc, #456]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ada4:	f043 0308 	orr.w	r3, r3, #8
 800ada8:	6013      	str	r3, [r2, #0]
 800adaa:	4b70      	ldr	r3, [pc, #448]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	6a1b      	ldr	r3, [r3, #32]
 800adb6:	496d      	ldr	r1, [pc, #436]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800adb8:	4313      	orrs	r3, r2
 800adba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800adbc:	4b6b      	ldr	r3, [pc, #428]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800adbe:	685b      	ldr	r3, [r3, #4]
 800adc0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	69db      	ldr	r3, [r3, #28]
 800adc8:	021b      	lsls	r3, r3, #8
 800adca:	4968      	ldr	r1, [pc, #416]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800adcc:	4313      	orrs	r3, r2
 800adce:	604b      	str	r3, [r1, #4]
 800add0:	e025      	b.n	800ae1e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800add2:	4b66      	ldr	r3, [pc, #408]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	4a65      	ldr	r2, [pc, #404]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800add8:	f043 0308 	orr.w	r3, r3, #8
 800addc:	6013      	str	r3, [r2, #0]
 800adde:	4b63      	ldr	r3, [pc, #396]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6a1b      	ldr	r3, [r3, #32]
 800adea:	4960      	ldr	r1, [pc, #384]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800adec:	4313      	orrs	r3, r2
 800adee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800adf0:	4b5e      	ldr	r3, [pc, #376]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800adf2:	685b      	ldr	r3, [r3, #4]
 800adf4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	69db      	ldr	r3, [r3, #28]
 800adfc:	021b      	lsls	r3, r3, #8
 800adfe:	495b      	ldr	r1, [pc, #364]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ae00:	4313      	orrs	r3, r2
 800ae02:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800ae04:	69bb      	ldr	r3, [r7, #24]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d109      	bne.n	800ae1e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6a1b      	ldr	r3, [r3, #32]
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f000 fdb8 	bl	800b984 <RCC_SetFlashLatencyFromMSIRange>
 800ae14:	4603      	mov	r3, r0
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d001      	beq.n	800ae1e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	e380      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ae1e:	f000 fcc1 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800ae22:	4602      	mov	r2, r0
 800ae24:	4b51      	ldr	r3, [pc, #324]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ae26:	689b      	ldr	r3, [r3, #8]
 800ae28:	091b      	lsrs	r3, r3, #4
 800ae2a:	f003 030f 	and.w	r3, r3, #15
 800ae2e:	4950      	ldr	r1, [pc, #320]	; (800af70 <HAL_RCC_OscConfig+0x274>)
 800ae30:	5ccb      	ldrb	r3, [r1, r3]
 800ae32:	f003 031f 	and.w	r3, r3, #31
 800ae36:	fa22 f303 	lsr.w	r3, r2, r3
 800ae3a:	4a4e      	ldr	r2, [pc, #312]	; (800af74 <HAL_RCC_OscConfig+0x278>)
 800ae3c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800ae3e:	4b4e      	ldr	r3, [pc, #312]	; (800af78 <HAL_RCC_OscConfig+0x27c>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	4618      	mov	r0, r3
 800ae44:	f7fc fb4a 	bl	80074dc <HAL_InitTick>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800ae4c:	7bfb      	ldrb	r3, [r7, #15]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d052      	beq.n	800aef8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800ae52:	7bfb      	ldrb	r3, [r7, #15]
 800ae54:	e364      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	699b      	ldr	r3, [r3, #24]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d032      	beq.n	800aec4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800ae5e:	4b43      	ldr	r3, [pc, #268]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	4a42      	ldr	r2, [pc, #264]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ae64:	f043 0301 	orr.w	r3, r3, #1
 800ae68:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ae6a:	f7fc fb87 	bl	800757c <HAL_GetTick>
 800ae6e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ae70:	e008      	b.n	800ae84 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ae72:	f7fc fb83 	bl	800757c <HAL_GetTick>
 800ae76:	4602      	mov	r2, r0
 800ae78:	693b      	ldr	r3, [r7, #16]
 800ae7a:	1ad3      	subs	r3, r2, r3
 800ae7c:	2b02      	cmp	r3, #2
 800ae7e:	d901      	bls.n	800ae84 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800ae80:	2303      	movs	r3, #3
 800ae82:	e34d      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ae84:	4b39      	ldr	r3, [pc, #228]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	f003 0302 	and.w	r3, r3, #2
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d0f0      	beq.n	800ae72 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ae90:	4b36      	ldr	r3, [pc, #216]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	4a35      	ldr	r2, [pc, #212]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ae96:	f043 0308 	orr.w	r3, r3, #8
 800ae9a:	6013      	str	r3, [r2, #0]
 800ae9c:	4b33      	ldr	r3, [pc, #204]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	6a1b      	ldr	r3, [r3, #32]
 800aea8:	4930      	ldr	r1, [pc, #192]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800aeaa:	4313      	orrs	r3, r2
 800aeac:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800aeae:	4b2f      	ldr	r3, [pc, #188]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800aeb0:	685b      	ldr	r3, [r3, #4]
 800aeb2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	69db      	ldr	r3, [r3, #28]
 800aeba:	021b      	lsls	r3, r3, #8
 800aebc:	492b      	ldr	r1, [pc, #172]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800aebe:	4313      	orrs	r3, r2
 800aec0:	604b      	str	r3, [r1, #4]
 800aec2:	e01a      	b.n	800aefa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800aec4:	4b29      	ldr	r3, [pc, #164]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	4a28      	ldr	r2, [pc, #160]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800aeca:	f023 0301 	bic.w	r3, r3, #1
 800aece:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800aed0:	f7fc fb54 	bl	800757c <HAL_GetTick>
 800aed4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800aed6:	e008      	b.n	800aeea <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800aed8:	f7fc fb50 	bl	800757c <HAL_GetTick>
 800aedc:	4602      	mov	r2, r0
 800aede:	693b      	ldr	r3, [r7, #16]
 800aee0:	1ad3      	subs	r3, r2, r3
 800aee2:	2b02      	cmp	r3, #2
 800aee4:	d901      	bls.n	800aeea <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800aee6:	2303      	movs	r3, #3
 800aee8:	e31a      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800aeea:	4b20      	ldr	r3, [pc, #128]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	f003 0302 	and.w	r3, r3, #2
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d1f0      	bne.n	800aed8 <HAL_RCC_OscConfig+0x1dc>
 800aef6:	e000      	b.n	800aefa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800aef8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f003 0301 	and.w	r3, r3, #1
 800af02:	2b00      	cmp	r3, #0
 800af04:	d073      	beq.n	800afee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800af06:	69bb      	ldr	r3, [r7, #24]
 800af08:	2b08      	cmp	r3, #8
 800af0a:	d005      	beq.n	800af18 <HAL_RCC_OscConfig+0x21c>
 800af0c:	69bb      	ldr	r3, [r7, #24]
 800af0e:	2b0c      	cmp	r3, #12
 800af10:	d10e      	bne.n	800af30 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800af12:	697b      	ldr	r3, [r7, #20]
 800af14:	2b03      	cmp	r3, #3
 800af16:	d10b      	bne.n	800af30 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800af18:	4b14      	ldr	r3, [pc, #80]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af20:	2b00      	cmp	r3, #0
 800af22:	d063      	beq.n	800afec <HAL_RCC_OscConfig+0x2f0>
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d15f      	bne.n	800afec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800af2c:	2301      	movs	r3, #1
 800af2e:	e2f7      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	685b      	ldr	r3, [r3, #4]
 800af34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800af38:	d106      	bne.n	800af48 <HAL_RCC_OscConfig+0x24c>
 800af3a:	4b0c      	ldr	r3, [pc, #48]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	4a0b      	ldr	r2, [pc, #44]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800af40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800af44:	6013      	str	r3, [r2, #0]
 800af46:	e025      	b.n	800af94 <HAL_RCC_OscConfig+0x298>
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	685b      	ldr	r3, [r3, #4]
 800af4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800af50:	d114      	bne.n	800af7c <HAL_RCC_OscConfig+0x280>
 800af52:	4b06      	ldr	r3, [pc, #24]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	4a05      	ldr	r2, [pc, #20]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800af58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800af5c:	6013      	str	r3, [r2, #0]
 800af5e:	4b03      	ldr	r3, [pc, #12]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	4a02      	ldr	r2, [pc, #8]	; (800af6c <HAL_RCC_OscConfig+0x270>)
 800af64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800af68:	6013      	str	r3, [r2, #0]
 800af6a:	e013      	b.n	800af94 <HAL_RCC_OscConfig+0x298>
 800af6c:	40021000 	.word	0x40021000
 800af70:	0801d188 	.word	0x0801d188
 800af74:	20000004 	.word	0x20000004
 800af78:	20000008 	.word	0x20000008
 800af7c:	4ba0      	ldr	r3, [pc, #640]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	4a9f      	ldr	r2, [pc, #636]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800af82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800af86:	6013      	str	r3, [r2, #0]
 800af88:	4b9d      	ldr	r3, [pc, #628]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	4a9c      	ldr	r2, [pc, #624]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800af8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800af92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	685b      	ldr	r3, [r3, #4]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d013      	beq.n	800afc4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af9c:	f7fc faee 	bl	800757c <HAL_GetTick>
 800afa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800afa2:	e008      	b.n	800afb6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800afa4:	f7fc faea 	bl	800757c <HAL_GetTick>
 800afa8:	4602      	mov	r2, r0
 800afaa:	693b      	ldr	r3, [r7, #16]
 800afac:	1ad3      	subs	r3, r2, r3
 800afae:	2b64      	cmp	r3, #100	; 0x64
 800afb0:	d901      	bls.n	800afb6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800afb2:	2303      	movs	r3, #3
 800afb4:	e2b4      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800afb6:	4b92      	ldr	r3, [pc, #584]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d0f0      	beq.n	800afa4 <HAL_RCC_OscConfig+0x2a8>
 800afc2:	e014      	b.n	800afee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afc4:	f7fc fada 	bl	800757c <HAL_GetTick>
 800afc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800afca:	e008      	b.n	800afde <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800afcc:	f7fc fad6 	bl	800757c <HAL_GetTick>
 800afd0:	4602      	mov	r2, r0
 800afd2:	693b      	ldr	r3, [r7, #16]
 800afd4:	1ad3      	subs	r3, r2, r3
 800afd6:	2b64      	cmp	r3, #100	; 0x64
 800afd8:	d901      	bls.n	800afde <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800afda:	2303      	movs	r3, #3
 800afdc:	e2a0      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800afde:	4b88      	ldr	r3, [pc, #544]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d1f0      	bne.n	800afcc <HAL_RCC_OscConfig+0x2d0>
 800afea:	e000      	b.n	800afee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800afec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	f003 0302 	and.w	r3, r3, #2
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d060      	beq.n	800b0bc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800affa:	69bb      	ldr	r3, [r7, #24]
 800affc:	2b04      	cmp	r3, #4
 800affe:	d005      	beq.n	800b00c <HAL_RCC_OscConfig+0x310>
 800b000:	69bb      	ldr	r3, [r7, #24]
 800b002:	2b0c      	cmp	r3, #12
 800b004:	d119      	bne.n	800b03a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800b006:	697b      	ldr	r3, [r7, #20]
 800b008:	2b02      	cmp	r3, #2
 800b00a:	d116      	bne.n	800b03a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b00c:	4b7c      	ldr	r3, [pc, #496]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b014:	2b00      	cmp	r3, #0
 800b016:	d005      	beq.n	800b024 <HAL_RCC_OscConfig+0x328>
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	68db      	ldr	r3, [r3, #12]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d101      	bne.n	800b024 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800b020:	2301      	movs	r3, #1
 800b022:	e27d      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b024:	4b76      	ldr	r3, [pc, #472]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	691b      	ldr	r3, [r3, #16]
 800b030:	061b      	lsls	r3, r3, #24
 800b032:	4973      	ldr	r1, [pc, #460]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b034:	4313      	orrs	r3, r2
 800b036:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b038:	e040      	b.n	800b0bc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	68db      	ldr	r3, [r3, #12]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d023      	beq.n	800b08a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b042:	4b6f      	ldr	r3, [pc, #444]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	4a6e      	ldr	r2, [pc, #440]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b04c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b04e:	f7fc fa95 	bl	800757c <HAL_GetTick>
 800b052:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b054:	e008      	b.n	800b068 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b056:	f7fc fa91 	bl	800757c <HAL_GetTick>
 800b05a:	4602      	mov	r2, r0
 800b05c:	693b      	ldr	r3, [r7, #16]
 800b05e:	1ad3      	subs	r3, r2, r3
 800b060:	2b02      	cmp	r3, #2
 800b062:	d901      	bls.n	800b068 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800b064:	2303      	movs	r3, #3
 800b066:	e25b      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b068:	4b65      	ldr	r3, [pc, #404]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b070:	2b00      	cmp	r3, #0
 800b072:	d0f0      	beq.n	800b056 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b074:	4b62      	ldr	r3, [pc, #392]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b076:	685b      	ldr	r3, [r3, #4]
 800b078:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	691b      	ldr	r3, [r3, #16]
 800b080:	061b      	lsls	r3, r3, #24
 800b082:	495f      	ldr	r1, [pc, #380]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b084:	4313      	orrs	r3, r2
 800b086:	604b      	str	r3, [r1, #4]
 800b088:	e018      	b.n	800b0bc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b08a:	4b5d      	ldr	r3, [pc, #372]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	4a5c      	ldr	r2, [pc, #368]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b090:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b094:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b096:	f7fc fa71 	bl	800757c <HAL_GetTick>
 800b09a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b09c:	e008      	b.n	800b0b0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b09e:	f7fc fa6d 	bl	800757c <HAL_GetTick>
 800b0a2:	4602      	mov	r2, r0
 800b0a4:	693b      	ldr	r3, [r7, #16]
 800b0a6:	1ad3      	subs	r3, r2, r3
 800b0a8:	2b02      	cmp	r3, #2
 800b0aa:	d901      	bls.n	800b0b0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800b0ac:	2303      	movs	r3, #3
 800b0ae:	e237      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b0b0:	4b53      	ldr	r3, [pc, #332]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d1f0      	bne.n	800b09e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	f003 0308 	and.w	r3, r3, #8
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d03c      	beq.n	800b142 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	695b      	ldr	r3, [r3, #20]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d01c      	beq.n	800b10a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b0d0:	4b4b      	ldr	r3, [pc, #300]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b0d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b0d6:	4a4a      	ldr	r2, [pc, #296]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b0d8:	f043 0301 	orr.w	r3, r3, #1
 800b0dc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0e0:	f7fc fa4c 	bl	800757c <HAL_GetTick>
 800b0e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b0e6:	e008      	b.n	800b0fa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b0e8:	f7fc fa48 	bl	800757c <HAL_GetTick>
 800b0ec:	4602      	mov	r2, r0
 800b0ee:	693b      	ldr	r3, [r7, #16]
 800b0f0:	1ad3      	subs	r3, r2, r3
 800b0f2:	2b02      	cmp	r3, #2
 800b0f4:	d901      	bls.n	800b0fa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800b0f6:	2303      	movs	r3, #3
 800b0f8:	e212      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b0fa:	4b41      	ldr	r3, [pc, #260]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b0fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b100:	f003 0302 	and.w	r3, r3, #2
 800b104:	2b00      	cmp	r3, #0
 800b106:	d0ef      	beq.n	800b0e8 <HAL_RCC_OscConfig+0x3ec>
 800b108:	e01b      	b.n	800b142 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b10a:	4b3d      	ldr	r3, [pc, #244]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b10c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b110:	4a3b      	ldr	r2, [pc, #236]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b112:	f023 0301 	bic.w	r3, r3, #1
 800b116:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b11a:	f7fc fa2f 	bl	800757c <HAL_GetTick>
 800b11e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b120:	e008      	b.n	800b134 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b122:	f7fc fa2b 	bl	800757c <HAL_GetTick>
 800b126:	4602      	mov	r2, r0
 800b128:	693b      	ldr	r3, [r7, #16]
 800b12a:	1ad3      	subs	r3, r2, r3
 800b12c:	2b02      	cmp	r3, #2
 800b12e:	d901      	bls.n	800b134 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800b130:	2303      	movs	r3, #3
 800b132:	e1f5      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b134:	4b32      	ldr	r3, [pc, #200]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b136:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b13a:	f003 0302 	and.w	r3, r3, #2
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d1ef      	bne.n	800b122 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	f003 0304 	and.w	r3, r3, #4
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	f000 80a6 	beq.w	800b29c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b150:	2300      	movs	r3, #0
 800b152:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800b154:	4b2a      	ldr	r3, [pc, #168]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b158:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d10d      	bne.n	800b17c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b160:	4b27      	ldr	r3, [pc, #156]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b164:	4a26      	ldr	r2, [pc, #152]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b166:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b16a:	6593      	str	r3, [r2, #88]	; 0x58
 800b16c:	4b24      	ldr	r3, [pc, #144]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b16e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b170:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b174:	60bb      	str	r3, [r7, #8]
 800b176:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b178:	2301      	movs	r3, #1
 800b17a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b17c:	4b21      	ldr	r3, [pc, #132]	; (800b204 <HAL_RCC_OscConfig+0x508>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b184:	2b00      	cmp	r3, #0
 800b186:	d118      	bne.n	800b1ba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b188:	4b1e      	ldr	r3, [pc, #120]	; (800b204 <HAL_RCC_OscConfig+0x508>)
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	4a1d      	ldr	r2, [pc, #116]	; (800b204 <HAL_RCC_OscConfig+0x508>)
 800b18e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b192:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b194:	f7fc f9f2 	bl	800757c <HAL_GetTick>
 800b198:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b19a:	e008      	b.n	800b1ae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b19c:	f7fc f9ee 	bl	800757c <HAL_GetTick>
 800b1a0:	4602      	mov	r2, r0
 800b1a2:	693b      	ldr	r3, [r7, #16]
 800b1a4:	1ad3      	subs	r3, r2, r3
 800b1a6:	2b02      	cmp	r3, #2
 800b1a8:	d901      	bls.n	800b1ae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800b1aa:	2303      	movs	r3, #3
 800b1ac:	e1b8      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b1ae:	4b15      	ldr	r3, [pc, #84]	; (800b204 <HAL_RCC_OscConfig+0x508>)
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d0f0      	beq.n	800b19c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	689b      	ldr	r3, [r3, #8]
 800b1be:	2b01      	cmp	r3, #1
 800b1c0:	d108      	bne.n	800b1d4 <HAL_RCC_OscConfig+0x4d8>
 800b1c2:	4b0f      	ldr	r3, [pc, #60]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b1c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1c8:	4a0d      	ldr	r2, [pc, #52]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b1ca:	f043 0301 	orr.w	r3, r3, #1
 800b1ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b1d2:	e029      	b.n	800b228 <HAL_RCC_OscConfig+0x52c>
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	689b      	ldr	r3, [r3, #8]
 800b1d8:	2b05      	cmp	r3, #5
 800b1da:	d115      	bne.n	800b208 <HAL_RCC_OscConfig+0x50c>
 800b1dc:	4b08      	ldr	r3, [pc, #32]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b1de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1e2:	4a07      	ldr	r2, [pc, #28]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b1e4:	f043 0304 	orr.w	r3, r3, #4
 800b1e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b1ec:	4b04      	ldr	r3, [pc, #16]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b1ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1f2:	4a03      	ldr	r2, [pc, #12]	; (800b200 <HAL_RCC_OscConfig+0x504>)
 800b1f4:	f043 0301 	orr.w	r3, r3, #1
 800b1f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b1fc:	e014      	b.n	800b228 <HAL_RCC_OscConfig+0x52c>
 800b1fe:	bf00      	nop
 800b200:	40021000 	.word	0x40021000
 800b204:	40007000 	.word	0x40007000
 800b208:	4b9d      	ldr	r3, [pc, #628]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b20a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b20e:	4a9c      	ldr	r2, [pc, #624]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b210:	f023 0301 	bic.w	r3, r3, #1
 800b214:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b218:	4b99      	ldr	r3, [pc, #612]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b21a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b21e:	4a98      	ldr	r2, [pc, #608]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b220:	f023 0304 	bic.w	r3, r3, #4
 800b224:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	689b      	ldr	r3, [r3, #8]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d016      	beq.n	800b25e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b230:	f7fc f9a4 	bl	800757c <HAL_GetTick>
 800b234:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b236:	e00a      	b.n	800b24e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b238:	f7fc f9a0 	bl	800757c <HAL_GetTick>
 800b23c:	4602      	mov	r2, r0
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	1ad3      	subs	r3, r2, r3
 800b242:	f241 3288 	movw	r2, #5000	; 0x1388
 800b246:	4293      	cmp	r3, r2
 800b248:	d901      	bls.n	800b24e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800b24a:	2303      	movs	r3, #3
 800b24c:	e168      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b24e:	4b8c      	ldr	r3, [pc, #560]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b250:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b254:	f003 0302 	and.w	r3, r3, #2
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d0ed      	beq.n	800b238 <HAL_RCC_OscConfig+0x53c>
 800b25c:	e015      	b.n	800b28a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b25e:	f7fc f98d 	bl	800757c <HAL_GetTick>
 800b262:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b264:	e00a      	b.n	800b27c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b266:	f7fc f989 	bl	800757c <HAL_GetTick>
 800b26a:	4602      	mov	r2, r0
 800b26c:	693b      	ldr	r3, [r7, #16]
 800b26e:	1ad3      	subs	r3, r2, r3
 800b270:	f241 3288 	movw	r2, #5000	; 0x1388
 800b274:	4293      	cmp	r3, r2
 800b276:	d901      	bls.n	800b27c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800b278:	2303      	movs	r3, #3
 800b27a:	e151      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b27c:	4b80      	ldr	r3, [pc, #512]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b27e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b282:	f003 0302 	and.w	r3, r3, #2
 800b286:	2b00      	cmp	r3, #0
 800b288:	d1ed      	bne.n	800b266 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b28a:	7ffb      	ldrb	r3, [r7, #31]
 800b28c:	2b01      	cmp	r3, #1
 800b28e:	d105      	bne.n	800b29c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b290:	4b7b      	ldr	r3, [pc, #492]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b294:	4a7a      	ldr	r2, [pc, #488]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b296:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b29a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	f003 0320 	and.w	r3, r3, #32
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d03c      	beq.n	800b322 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d01c      	beq.n	800b2ea <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b2b0:	4b73      	ldr	r3, [pc, #460]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b2b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b2b6:	4a72      	ldr	r2, [pc, #456]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b2b8:	f043 0301 	orr.w	r3, r3, #1
 800b2bc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2c0:	f7fc f95c 	bl	800757c <HAL_GetTick>
 800b2c4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b2c6:	e008      	b.n	800b2da <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b2c8:	f7fc f958 	bl	800757c <HAL_GetTick>
 800b2cc:	4602      	mov	r2, r0
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	1ad3      	subs	r3, r2, r3
 800b2d2:	2b02      	cmp	r3, #2
 800b2d4:	d901      	bls.n	800b2da <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800b2d6:	2303      	movs	r3, #3
 800b2d8:	e122      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b2da:	4b69      	ldr	r3, [pc, #420]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b2dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b2e0:	f003 0302 	and.w	r3, r3, #2
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d0ef      	beq.n	800b2c8 <HAL_RCC_OscConfig+0x5cc>
 800b2e8:	e01b      	b.n	800b322 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b2ea:	4b65      	ldr	r3, [pc, #404]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b2ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b2f0:	4a63      	ldr	r2, [pc, #396]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b2f2:	f023 0301 	bic.w	r3, r3, #1
 800b2f6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2fa:	f7fc f93f 	bl	800757c <HAL_GetTick>
 800b2fe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b300:	e008      	b.n	800b314 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b302:	f7fc f93b 	bl	800757c <HAL_GetTick>
 800b306:	4602      	mov	r2, r0
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	1ad3      	subs	r3, r2, r3
 800b30c:	2b02      	cmp	r3, #2
 800b30e:	d901      	bls.n	800b314 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800b310:	2303      	movs	r3, #3
 800b312:	e105      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b314:	4b5a      	ldr	r3, [pc, #360]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b316:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b31a:	f003 0302 	and.w	r3, r3, #2
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d1ef      	bne.n	800b302 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b326:	2b00      	cmp	r3, #0
 800b328:	f000 80f9 	beq.w	800b51e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b330:	2b02      	cmp	r3, #2
 800b332:	f040 80cf 	bne.w	800b4d4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800b336:	4b52      	ldr	r3, [pc, #328]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b338:	68db      	ldr	r3, [r3, #12]
 800b33a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b33c:	697b      	ldr	r3, [r7, #20]
 800b33e:	f003 0203 	and.w	r2, r3, #3
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b346:	429a      	cmp	r2, r3
 800b348:	d12c      	bne.n	800b3a4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b34a:	697b      	ldr	r3, [r7, #20]
 800b34c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b354:	3b01      	subs	r3, #1
 800b356:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b358:	429a      	cmp	r2, r3
 800b35a:	d123      	bne.n	800b3a4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b35c:	697b      	ldr	r3, [r7, #20]
 800b35e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b366:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b368:	429a      	cmp	r2, r3
 800b36a:	d11b      	bne.n	800b3a4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b36c:	697b      	ldr	r3, [r7, #20]
 800b36e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b376:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b378:	429a      	cmp	r2, r3
 800b37a:	d113      	bne.n	800b3a4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b37c:	697b      	ldr	r3, [r7, #20]
 800b37e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b386:	085b      	lsrs	r3, r3, #1
 800b388:	3b01      	subs	r3, #1
 800b38a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b38c:	429a      	cmp	r2, r3
 800b38e:	d109      	bne.n	800b3a4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b390:	697b      	ldr	r3, [r7, #20]
 800b392:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b39a:	085b      	lsrs	r3, r3, #1
 800b39c:	3b01      	subs	r3, #1
 800b39e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b3a0:	429a      	cmp	r2, r3
 800b3a2:	d071      	beq.n	800b488 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b3a4:	69bb      	ldr	r3, [r7, #24]
 800b3a6:	2b0c      	cmp	r3, #12
 800b3a8:	d068      	beq.n	800b47c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800b3aa:	4b35      	ldr	r3, [pc, #212]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d105      	bne.n	800b3c2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800b3b6:	4b32      	ldr	r3, [pc, #200]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d001      	beq.n	800b3c6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	e0ac      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800b3c6:	4b2e      	ldr	r3, [pc, #184]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	4a2d      	ldr	r2, [pc, #180]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b3cc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b3d0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b3d2:	f7fc f8d3 	bl	800757c <HAL_GetTick>
 800b3d6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b3d8:	e008      	b.n	800b3ec <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b3da:	f7fc f8cf 	bl	800757c <HAL_GetTick>
 800b3de:	4602      	mov	r2, r0
 800b3e0:	693b      	ldr	r3, [r7, #16]
 800b3e2:	1ad3      	subs	r3, r2, r3
 800b3e4:	2b02      	cmp	r3, #2
 800b3e6:	d901      	bls.n	800b3ec <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800b3e8:	2303      	movs	r3, #3
 800b3ea:	e099      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b3ec:	4b24      	ldr	r3, [pc, #144]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d1f0      	bne.n	800b3da <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b3f8:	4b21      	ldr	r3, [pc, #132]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b3fa:	68da      	ldr	r2, [r3, #12]
 800b3fc:	4b21      	ldr	r3, [pc, #132]	; (800b484 <HAL_RCC_OscConfig+0x788>)
 800b3fe:	4013      	ands	r3, r2
 800b400:	687a      	ldr	r2, [r7, #4]
 800b402:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800b404:	687a      	ldr	r2, [r7, #4]
 800b406:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b408:	3a01      	subs	r2, #1
 800b40a:	0112      	lsls	r2, r2, #4
 800b40c:	4311      	orrs	r1, r2
 800b40e:	687a      	ldr	r2, [r7, #4]
 800b410:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b412:	0212      	lsls	r2, r2, #8
 800b414:	4311      	orrs	r1, r2
 800b416:	687a      	ldr	r2, [r7, #4]
 800b418:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800b41a:	0852      	lsrs	r2, r2, #1
 800b41c:	3a01      	subs	r2, #1
 800b41e:	0552      	lsls	r2, r2, #21
 800b420:	4311      	orrs	r1, r2
 800b422:	687a      	ldr	r2, [r7, #4]
 800b424:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b426:	0852      	lsrs	r2, r2, #1
 800b428:	3a01      	subs	r2, #1
 800b42a:	0652      	lsls	r2, r2, #25
 800b42c:	4311      	orrs	r1, r2
 800b42e:	687a      	ldr	r2, [r7, #4]
 800b430:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b432:	06d2      	lsls	r2, r2, #27
 800b434:	430a      	orrs	r2, r1
 800b436:	4912      	ldr	r1, [pc, #72]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b438:	4313      	orrs	r3, r2
 800b43a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800b43c:	4b10      	ldr	r3, [pc, #64]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	4a0f      	ldr	r2, [pc, #60]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b442:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b446:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b448:	4b0d      	ldr	r3, [pc, #52]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b44a:	68db      	ldr	r3, [r3, #12]
 800b44c:	4a0c      	ldr	r2, [pc, #48]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b44e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b452:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b454:	f7fc f892 	bl	800757c <HAL_GetTick>
 800b458:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b45a:	e008      	b.n	800b46e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b45c:	f7fc f88e 	bl	800757c <HAL_GetTick>
 800b460:	4602      	mov	r2, r0
 800b462:	693b      	ldr	r3, [r7, #16]
 800b464:	1ad3      	subs	r3, r2, r3
 800b466:	2b02      	cmp	r3, #2
 800b468:	d901      	bls.n	800b46e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800b46a:	2303      	movs	r3, #3
 800b46c:	e058      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b46e:	4b04      	ldr	r3, [pc, #16]	; (800b480 <HAL_RCC_OscConfig+0x784>)
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b476:	2b00      	cmp	r3, #0
 800b478:	d0f0      	beq.n	800b45c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b47a:	e050      	b.n	800b51e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800b47c:	2301      	movs	r3, #1
 800b47e:	e04f      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
 800b480:	40021000 	.word	0x40021000
 800b484:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b488:	4b27      	ldr	r3, [pc, #156]	; (800b528 <HAL_RCC_OscConfig+0x82c>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b490:	2b00      	cmp	r3, #0
 800b492:	d144      	bne.n	800b51e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800b494:	4b24      	ldr	r3, [pc, #144]	; (800b528 <HAL_RCC_OscConfig+0x82c>)
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	4a23      	ldr	r2, [pc, #140]	; (800b528 <HAL_RCC_OscConfig+0x82c>)
 800b49a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b49e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b4a0:	4b21      	ldr	r3, [pc, #132]	; (800b528 <HAL_RCC_OscConfig+0x82c>)
 800b4a2:	68db      	ldr	r3, [r3, #12]
 800b4a4:	4a20      	ldr	r2, [pc, #128]	; (800b528 <HAL_RCC_OscConfig+0x82c>)
 800b4a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b4aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b4ac:	f7fc f866 	bl	800757c <HAL_GetTick>
 800b4b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b4b2:	e008      	b.n	800b4c6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b4b4:	f7fc f862 	bl	800757c <HAL_GetTick>
 800b4b8:	4602      	mov	r2, r0
 800b4ba:	693b      	ldr	r3, [r7, #16]
 800b4bc:	1ad3      	subs	r3, r2, r3
 800b4be:	2b02      	cmp	r3, #2
 800b4c0:	d901      	bls.n	800b4c6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800b4c2:	2303      	movs	r3, #3
 800b4c4:	e02c      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b4c6:	4b18      	ldr	r3, [pc, #96]	; (800b528 <HAL_RCC_OscConfig+0x82c>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d0f0      	beq.n	800b4b4 <HAL_RCC_OscConfig+0x7b8>
 800b4d2:	e024      	b.n	800b51e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b4d4:	69bb      	ldr	r3, [r7, #24]
 800b4d6:	2b0c      	cmp	r3, #12
 800b4d8:	d01f      	beq.n	800b51a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b4da:	4b13      	ldr	r3, [pc, #76]	; (800b528 <HAL_RCC_OscConfig+0x82c>)
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	4a12      	ldr	r2, [pc, #72]	; (800b528 <HAL_RCC_OscConfig+0x82c>)
 800b4e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b4e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4e6:	f7fc f849 	bl	800757c <HAL_GetTick>
 800b4ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b4ec:	e008      	b.n	800b500 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b4ee:	f7fc f845 	bl	800757c <HAL_GetTick>
 800b4f2:	4602      	mov	r2, r0
 800b4f4:	693b      	ldr	r3, [r7, #16]
 800b4f6:	1ad3      	subs	r3, r2, r3
 800b4f8:	2b02      	cmp	r3, #2
 800b4fa:	d901      	bls.n	800b500 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800b4fc:	2303      	movs	r3, #3
 800b4fe:	e00f      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b500:	4b09      	ldr	r3, [pc, #36]	; (800b528 <HAL_RCC_OscConfig+0x82c>)
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d1f0      	bne.n	800b4ee <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800b50c:	4b06      	ldr	r3, [pc, #24]	; (800b528 <HAL_RCC_OscConfig+0x82c>)
 800b50e:	68da      	ldr	r2, [r3, #12]
 800b510:	4905      	ldr	r1, [pc, #20]	; (800b528 <HAL_RCC_OscConfig+0x82c>)
 800b512:	4b06      	ldr	r3, [pc, #24]	; (800b52c <HAL_RCC_OscConfig+0x830>)
 800b514:	4013      	ands	r3, r2
 800b516:	60cb      	str	r3, [r1, #12]
 800b518:	e001      	b.n	800b51e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800b51a:	2301      	movs	r3, #1
 800b51c:	e000      	b.n	800b520 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800b51e:	2300      	movs	r3, #0
}
 800b520:	4618      	mov	r0, r3
 800b522:	3720      	adds	r7, #32
 800b524:	46bd      	mov	sp, r7
 800b526:	bd80      	pop	{r7, pc}
 800b528:	40021000 	.word	0x40021000
 800b52c:	feeefffc 	.word	0xfeeefffc

0800b530 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b086      	sub	sp, #24
 800b534:	af00      	add	r7, sp, #0
 800b536:	6078      	str	r0, [r7, #4]
 800b538:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b53a:	2300      	movs	r3, #0
 800b53c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d101      	bne.n	800b548 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b544:	2301      	movs	r3, #1
 800b546:	e11d      	b.n	800b784 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b548:	4b90      	ldr	r3, [pc, #576]	; (800b78c <HAL_RCC_ClockConfig+0x25c>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	f003 030f 	and.w	r3, r3, #15
 800b550:	683a      	ldr	r2, [r7, #0]
 800b552:	429a      	cmp	r2, r3
 800b554:	d910      	bls.n	800b578 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b556:	4b8d      	ldr	r3, [pc, #564]	; (800b78c <HAL_RCC_ClockConfig+0x25c>)
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	f023 020f 	bic.w	r2, r3, #15
 800b55e:	498b      	ldr	r1, [pc, #556]	; (800b78c <HAL_RCC_ClockConfig+0x25c>)
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	4313      	orrs	r3, r2
 800b564:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b566:	4b89      	ldr	r3, [pc, #548]	; (800b78c <HAL_RCC_ClockConfig+0x25c>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f003 030f 	and.w	r3, r3, #15
 800b56e:	683a      	ldr	r2, [r7, #0]
 800b570:	429a      	cmp	r2, r3
 800b572:	d001      	beq.n	800b578 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b574:	2301      	movs	r3, #1
 800b576:	e105      	b.n	800b784 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	f003 0302 	and.w	r3, r3, #2
 800b580:	2b00      	cmp	r3, #0
 800b582:	d010      	beq.n	800b5a6 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	689a      	ldr	r2, [r3, #8]
 800b588:	4b81      	ldr	r3, [pc, #516]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b58a:	689b      	ldr	r3, [r3, #8]
 800b58c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b590:	429a      	cmp	r2, r3
 800b592:	d908      	bls.n	800b5a6 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b594:	4b7e      	ldr	r3, [pc, #504]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b596:	689b      	ldr	r3, [r3, #8]
 800b598:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	689b      	ldr	r3, [r3, #8]
 800b5a0:	497b      	ldr	r1, [pc, #492]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b5a2:	4313      	orrs	r3, r2
 800b5a4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	f003 0301 	and.w	r3, r3, #1
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d079      	beq.n	800b6a6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	2b03      	cmp	r3, #3
 800b5b8:	d11e      	bne.n	800b5f8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b5ba:	4b75      	ldr	r3, [pc, #468]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d101      	bne.n	800b5ca <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	e0dc      	b.n	800b784 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800b5ca:	f000 fa35 	bl	800ba38 <RCC_GetSysClockFreqFromPLLSource>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	4a70      	ldr	r2, [pc, #448]	; (800b794 <HAL_RCC_ClockConfig+0x264>)
 800b5d2:	4293      	cmp	r3, r2
 800b5d4:	d946      	bls.n	800b664 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800b5d6:	4b6e      	ldr	r3, [pc, #440]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b5d8:	689b      	ldr	r3, [r3, #8]
 800b5da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d140      	bne.n	800b664 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b5e2:	4b6b      	ldr	r3, [pc, #428]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b5e4:	689b      	ldr	r3, [r3, #8]
 800b5e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b5ea:	4a69      	ldr	r2, [pc, #420]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b5ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5f0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b5f2:	2380      	movs	r3, #128	; 0x80
 800b5f4:	617b      	str	r3, [r7, #20]
 800b5f6:	e035      	b.n	800b664 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	685b      	ldr	r3, [r3, #4]
 800b5fc:	2b02      	cmp	r3, #2
 800b5fe:	d107      	bne.n	800b610 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b600:	4b63      	ldr	r3, [pc, #396]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d115      	bne.n	800b638 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800b60c:	2301      	movs	r3, #1
 800b60e:	e0b9      	b.n	800b784 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	685b      	ldr	r3, [r3, #4]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d107      	bne.n	800b628 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b618:	4b5d      	ldr	r3, [pc, #372]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	f003 0302 	and.w	r3, r3, #2
 800b620:	2b00      	cmp	r3, #0
 800b622:	d109      	bne.n	800b638 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800b624:	2301      	movs	r3, #1
 800b626:	e0ad      	b.n	800b784 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b628:	4b59      	ldr	r3, [pc, #356]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b630:	2b00      	cmp	r3, #0
 800b632:	d101      	bne.n	800b638 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800b634:	2301      	movs	r3, #1
 800b636:	e0a5      	b.n	800b784 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800b638:	f000 f8b4 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800b63c:	4603      	mov	r3, r0
 800b63e:	4a55      	ldr	r2, [pc, #340]	; (800b794 <HAL_RCC_ClockConfig+0x264>)
 800b640:	4293      	cmp	r3, r2
 800b642:	d90f      	bls.n	800b664 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800b644:	4b52      	ldr	r3, [pc, #328]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b646:	689b      	ldr	r3, [r3, #8]
 800b648:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d109      	bne.n	800b664 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b650:	4b4f      	ldr	r3, [pc, #316]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b652:	689b      	ldr	r3, [r3, #8]
 800b654:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b658:	4a4d      	ldr	r2, [pc, #308]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b65a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b65e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b660:	2380      	movs	r3, #128	; 0x80
 800b662:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b664:	4b4a      	ldr	r3, [pc, #296]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b666:	689b      	ldr	r3, [r3, #8]
 800b668:	f023 0203 	bic.w	r2, r3, #3
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	685b      	ldr	r3, [r3, #4]
 800b670:	4947      	ldr	r1, [pc, #284]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b672:	4313      	orrs	r3, r2
 800b674:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b676:	f7fb ff81 	bl	800757c <HAL_GetTick>
 800b67a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b67c:	e00a      	b.n	800b694 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b67e:	f7fb ff7d 	bl	800757c <HAL_GetTick>
 800b682:	4602      	mov	r2, r0
 800b684:	693b      	ldr	r3, [r7, #16]
 800b686:	1ad3      	subs	r3, r2, r3
 800b688:	f241 3288 	movw	r2, #5000	; 0x1388
 800b68c:	4293      	cmp	r3, r2
 800b68e:	d901      	bls.n	800b694 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800b690:	2303      	movs	r3, #3
 800b692:	e077      	b.n	800b784 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b694:	4b3e      	ldr	r3, [pc, #248]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b696:	689b      	ldr	r3, [r3, #8]
 800b698:	f003 020c 	and.w	r2, r3, #12
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	685b      	ldr	r3, [r3, #4]
 800b6a0:	009b      	lsls	r3, r3, #2
 800b6a2:	429a      	cmp	r2, r3
 800b6a4:	d1eb      	bne.n	800b67e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800b6a6:	697b      	ldr	r3, [r7, #20]
 800b6a8:	2b80      	cmp	r3, #128	; 0x80
 800b6aa:	d105      	bne.n	800b6b8 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b6ac:	4b38      	ldr	r3, [pc, #224]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b6ae:	689b      	ldr	r3, [r3, #8]
 800b6b0:	4a37      	ldr	r2, [pc, #220]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b6b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b6b6:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	f003 0302 	and.w	r3, r3, #2
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d010      	beq.n	800b6e6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	689a      	ldr	r2, [r3, #8]
 800b6c8:	4b31      	ldr	r3, [pc, #196]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b6ca:	689b      	ldr	r3, [r3, #8]
 800b6cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b6d0:	429a      	cmp	r2, r3
 800b6d2:	d208      	bcs.n	800b6e6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b6d4:	4b2e      	ldr	r3, [pc, #184]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b6d6:	689b      	ldr	r3, [r3, #8]
 800b6d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	689b      	ldr	r3, [r3, #8]
 800b6e0:	492b      	ldr	r1, [pc, #172]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b6e6:	4b29      	ldr	r3, [pc, #164]	; (800b78c <HAL_RCC_ClockConfig+0x25c>)
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	f003 030f 	and.w	r3, r3, #15
 800b6ee:	683a      	ldr	r2, [r7, #0]
 800b6f0:	429a      	cmp	r2, r3
 800b6f2:	d210      	bcs.n	800b716 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b6f4:	4b25      	ldr	r3, [pc, #148]	; (800b78c <HAL_RCC_ClockConfig+0x25c>)
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	f023 020f 	bic.w	r2, r3, #15
 800b6fc:	4923      	ldr	r1, [pc, #140]	; (800b78c <HAL_RCC_ClockConfig+0x25c>)
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	4313      	orrs	r3, r2
 800b702:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b704:	4b21      	ldr	r3, [pc, #132]	; (800b78c <HAL_RCC_ClockConfig+0x25c>)
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	f003 030f 	and.w	r3, r3, #15
 800b70c:	683a      	ldr	r2, [r7, #0]
 800b70e:	429a      	cmp	r2, r3
 800b710:	d001      	beq.n	800b716 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800b712:	2301      	movs	r3, #1
 800b714:	e036      	b.n	800b784 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	f003 0304 	and.w	r3, r3, #4
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d008      	beq.n	800b734 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b722:	4b1b      	ldr	r3, [pc, #108]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b724:	689b      	ldr	r3, [r3, #8]
 800b726:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	68db      	ldr	r3, [r3, #12]
 800b72e:	4918      	ldr	r1, [pc, #96]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b730:	4313      	orrs	r3, r2
 800b732:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	f003 0308 	and.w	r3, r3, #8
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d009      	beq.n	800b754 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b740:	4b13      	ldr	r3, [pc, #76]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b742:	689b      	ldr	r3, [r3, #8]
 800b744:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	691b      	ldr	r3, [r3, #16]
 800b74c:	00db      	lsls	r3, r3, #3
 800b74e:	4910      	ldr	r1, [pc, #64]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b750:	4313      	orrs	r3, r2
 800b752:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b754:	f000 f826 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800b758:	4602      	mov	r2, r0
 800b75a:	4b0d      	ldr	r3, [pc, #52]	; (800b790 <HAL_RCC_ClockConfig+0x260>)
 800b75c:	689b      	ldr	r3, [r3, #8]
 800b75e:	091b      	lsrs	r3, r3, #4
 800b760:	f003 030f 	and.w	r3, r3, #15
 800b764:	490c      	ldr	r1, [pc, #48]	; (800b798 <HAL_RCC_ClockConfig+0x268>)
 800b766:	5ccb      	ldrb	r3, [r1, r3]
 800b768:	f003 031f 	and.w	r3, r3, #31
 800b76c:	fa22 f303 	lsr.w	r3, r2, r3
 800b770:	4a0a      	ldr	r2, [pc, #40]	; (800b79c <HAL_RCC_ClockConfig+0x26c>)
 800b772:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800b774:	4b0a      	ldr	r3, [pc, #40]	; (800b7a0 <HAL_RCC_ClockConfig+0x270>)
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	4618      	mov	r0, r3
 800b77a:	f7fb feaf 	bl	80074dc <HAL_InitTick>
 800b77e:	4603      	mov	r3, r0
 800b780:	73fb      	strb	r3, [r7, #15]

  return status;
 800b782:	7bfb      	ldrb	r3, [r7, #15]
}
 800b784:	4618      	mov	r0, r3
 800b786:	3718      	adds	r7, #24
 800b788:	46bd      	mov	sp, r7
 800b78a:	bd80      	pop	{r7, pc}
 800b78c:	40022000 	.word	0x40022000
 800b790:	40021000 	.word	0x40021000
 800b794:	04c4b400 	.word	0x04c4b400
 800b798:	0801d188 	.word	0x0801d188
 800b79c:	20000004 	.word	0x20000004
 800b7a0:	20000008 	.word	0x20000008

0800b7a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b089      	sub	sp, #36	; 0x24
 800b7a8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	61fb      	str	r3, [r7, #28]
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b7b2:	4b3e      	ldr	r3, [pc, #248]	; (800b8ac <HAL_RCC_GetSysClockFreq+0x108>)
 800b7b4:	689b      	ldr	r3, [r3, #8]
 800b7b6:	f003 030c 	and.w	r3, r3, #12
 800b7ba:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b7bc:	4b3b      	ldr	r3, [pc, #236]	; (800b8ac <HAL_RCC_GetSysClockFreq+0x108>)
 800b7be:	68db      	ldr	r3, [r3, #12]
 800b7c0:	f003 0303 	and.w	r3, r3, #3
 800b7c4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b7c6:	693b      	ldr	r3, [r7, #16]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d005      	beq.n	800b7d8 <HAL_RCC_GetSysClockFreq+0x34>
 800b7cc:	693b      	ldr	r3, [r7, #16]
 800b7ce:	2b0c      	cmp	r3, #12
 800b7d0:	d121      	bne.n	800b816 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	2b01      	cmp	r3, #1
 800b7d6:	d11e      	bne.n	800b816 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800b7d8:	4b34      	ldr	r3, [pc, #208]	; (800b8ac <HAL_RCC_GetSysClockFreq+0x108>)
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	f003 0308 	and.w	r3, r3, #8
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d107      	bne.n	800b7f4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800b7e4:	4b31      	ldr	r3, [pc, #196]	; (800b8ac <HAL_RCC_GetSysClockFreq+0x108>)
 800b7e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b7ea:	0a1b      	lsrs	r3, r3, #8
 800b7ec:	f003 030f 	and.w	r3, r3, #15
 800b7f0:	61fb      	str	r3, [r7, #28]
 800b7f2:	e005      	b.n	800b800 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800b7f4:	4b2d      	ldr	r3, [pc, #180]	; (800b8ac <HAL_RCC_GetSysClockFreq+0x108>)
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	091b      	lsrs	r3, r3, #4
 800b7fa:	f003 030f 	and.w	r3, r3, #15
 800b7fe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800b800:	4a2b      	ldr	r2, [pc, #172]	; (800b8b0 <HAL_RCC_GetSysClockFreq+0x10c>)
 800b802:	69fb      	ldr	r3, [r7, #28]
 800b804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b808:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b80a:	693b      	ldr	r3, [r7, #16]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d10d      	bne.n	800b82c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800b810:	69fb      	ldr	r3, [r7, #28]
 800b812:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b814:	e00a      	b.n	800b82c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	2b04      	cmp	r3, #4
 800b81a:	d102      	bne.n	800b822 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b81c:	4b25      	ldr	r3, [pc, #148]	; (800b8b4 <HAL_RCC_GetSysClockFreq+0x110>)
 800b81e:	61bb      	str	r3, [r7, #24]
 800b820:	e004      	b.n	800b82c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800b822:	693b      	ldr	r3, [r7, #16]
 800b824:	2b08      	cmp	r3, #8
 800b826:	d101      	bne.n	800b82c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b828:	4b23      	ldr	r3, [pc, #140]	; (800b8b8 <HAL_RCC_GetSysClockFreq+0x114>)
 800b82a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	2b0c      	cmp	r3, #12
 800b830:	d134      	bne.n	800b89c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b832:	4b1e      	ldr	r3, [pc, #120]	; (800b8ac <HAL_RCC_GetSysClockFreq+0x108>)
 800b834:	68db      	ldr	r3, [r3, #12]
 800b836:	f003 0303 	and.w	r3, r3, #3
 800b83a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b83c:	68bb      	ldr	r3, [r7, #8]
 800b83e:	2b02      	cmp	r3, #2
 800b840:	d003      	beq.n	800b84a <HAL_RCC_GetSysClockFreq+0xa6>
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	2b03      	cmp	r3, #3
 800b846:	d003      	beq.n	800b850 <HAL_RCC_GetSysClockFreq+0xac>
 800b848:	e005      	b.n	800b856 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800b84a:	4b1a      	ldr	r3, [pc, #104]	; (800b8b4 <HAL_RCC_GetSysClockFreq+0x110>)
 800b84c:	617b      	str	r3, [r7, #20]
      break;
 800b84e:	e005      	b.n	800b85c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800b850:	4b19      	ldr	r3, [pc, #100]	; (800b8b8 <HAL_RCC_GetSysClockFreq+0x114>)
 800b852:	617b      	str	r3, [r7, #20]
      break;
 800b854:	e002      	b.n	800b85c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800b856:	69fb      	ldr	r3, [r7, #28]
 800b858:	617b      	str	r3, [r7, #20]
      break;
 800b85a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b85c:	4b13      	ldr	r3, [pc, #76]	; (800b8ac <HAL_RCC_GetSysClockFreq+0x108>)
 800b85e:	68db      	ldr	r3, [r3, #12]
 800b860:	091b      	lsrs	r3, r3, #4
 800b862:	f003 030f 	and.w	r3, r3, #15
 800b866:	3301      	adds	r3, #1
 800b868:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800b86a:	4b10      	ldr	r3, [pc, #64]	; (800b8ac <HAL_RCC_GetSysClockFreq+0x108>)
 800b86c:	68db      	ldr	r3, [r3, #12]
 800b86e:	0a1b      	lsrs	r3, r3, #8
 800b870:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b874:	697a      	ldr	r2, [r7, #20]
 800b876:	fb03 f202 	mul.w	r2, r3, r2
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b880:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b882:	4b0a      	ldr	r3, [pc, #40]	; (800b8ac <HAL_RCC_GetSysClockFreq+0x108>)
 800b884:	68db      	ldr	r3, [r3, #12]
 800b886:	0e5b      	lsrs	r3, r3, #25
 800b888:	f003 0303 	and.w	r3, r3, #3
 800b88c:	3301      	adds	r3, #1
 800b88e:	005b      	lsls	r3, r3, #1
 800b890:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800b892:	697a      	ldr	r2, [r7, #20]
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	fbb2 f3f3 	udiv	r3, r2, r3
 800b89a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800b89c:	69bb      	ldr	r3, [r7, #24]
}
 800b89e:	4618      	mov	r0, r3
 800b8a0:	3724      	adds	r7, #36	; 0x24
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a8:	4770      	bx	lr
 800b8aa:	bf00      	nop
 800b8ac:	40021000 	.word	0x40021000
 800b8b0:	0801d1a0 	.word	0x0801d1a0
 800b8b4:	00f42400 	.word	0x00f42400
 800b8b8:	007a1200 	.word	0x007a1200

0800b8bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b8c0:	4b03      	ldr	r3, [pc, #12]	; (800b8d0 <HAL_RCC_GetHCLKFreq+0x14>)
 800b8c2:	681b      	ldr	r3, [r3, #0]
}
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8cc:	4770      	bx	lr
 800b8ce:	bf00      	nop
 800b8d0:	20000004 	.word	0x20000004

0800b8d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b8d8:	f7ff fff0 	bl	800b8bc <HAL_RCC_GetHCLKFreq>
 800b8dc:	4602      	mov	r2, r0
 800b8de:	4b06      	ldr	r3, [pc, #24]	; (800b8f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b8e0:	689b      	ldr	r3, [r3, #8]
 800b8e2:	0a1b      	lsrs	r3, r3, #8
 800b8e4:	f003 0307 	and.w	r3, r3, #7
 800b8e8:	4904      	ldr	r1, [pc, #16]	; (800b8fc <HAL_RCC_GetPCLK1Freq+0x28>)
 800b8ea:	5ccb      	ldrb	r3, [r1, r3]
 800b8ec:	f003 031f 	and.w	r3, r3, #31
 800b8f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	bd80      	pop	{r7, pc}
 800b8f8:	40021000 	.word	0x40021000
 800b8fc:	0801d198 	.word	0x0801d198

0800b900 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b904:	f7ff ffda 	bl	800b8bc <HAL_RCC_GetHCLKFreq>
 800b908:	4602      	mov	r2, r0
 800b90a:	4b06      	ldr	r3, [pc, #24]	; (800b924 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b90c:	689b      	ldr	r3, [r3, #8]
 800b90e:	0adb      	lsrs	r3, r3, #11
 800b910:	f003 0307 	and.w	r3, r3, #7
 800b914:	4904      	ldr	r1, [pc, #16]	; (800b928 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b916:	5ccb      	ldrb	r3, [r1, r3]
 800b918:	f003 031f 	and.w	r3, r3, #31
 800b91c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b920:	4618      	mov	r0, r3
 800b922:	bd80      	pop	{r7, pc}
 800b924:	40021000 	.word	0x40021000
 800b928:	0801d198 	.word	0x0801d198

0800b92c <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800b92c:	b480      	push	{r7}
 800b92e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 800b930:	4b05      	ldr	r3, [pc, #20]	; (800b948 <HAL_RCC_EnableCSS+0x1c>)
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	4a04      	ldr	r2, [pc, #16]	; (800b948 <HAL_RCC_EnableCSS+0x1c>)
 800b936:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b93a:	6013      	str	r3, [r2, #0]
}
 800b93c:	bf00      	nop
 800b93e:	46bd      	mov	sp, r7
 800b940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b944:	4770      	bx	lr
 800b946:	bf00      	nop
 800b948:	40021000 	.word	0x40021000

0800b94c <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF interrupt flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800b950:	4b07      	ldr	r3, [pc, #28]	; (800b970 <HAL_RCC_NMI_IRQHandler+0x24>)
 800b952:	69db      	ldr	r3, [r3, #28]
 800b954:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b958:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b95c:	d105      	bne.n	800b96a <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800b95e:	f000 f809 	bl	800b974 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800b962:	4b03      	ldr	r3, [pc, #12]	; (800b970 <HAL_RCC_NMI_IRQHandler+0x24>)
 800b964:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b968:	621a      	str	r2, [r3, #32]
  }
}
 800b96a:	bf00      	nop
 800b96c:	bd80      	pop	{r7, pc}
 800b96e:	bf00      	nop
 800b970:	40021000 	.word	0x40021000

0800b974 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800b974:	b480      	push	{r7}
 800b976:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback should be implemented in the user file
   */
}
 800b978:	bf00      	nop
 800b97a:	46bd      	mov	sp, r7
 800b97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b980:	4770      	bx	lr
	...

0800b984 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b086      	sub	sp, #24
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800b98c:	2300      	movs	r3, #0
 800b98e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800b990:	4b27      	ldr	r3, [pc, #156]	; (800ba30 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800b992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d003      	beq.n	800b9a4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800b99c:	f7ff f8da 	bl	800ab54 <HAL_PWREx_GetVoltageRange>
 800b9a0:	6178      	str	r0, [r7, #20]
 800b9a2:	e014      	b.n	800b9ce <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800b9a4:	4b22      	ldr	r3, [pc, #136]	; (800ba30 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800b9a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9a8:	4a21      	ldr	r2, [pc, #132]	; (800ba30 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800b9aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b9ae:	6593      	str	r3, [r2, #88]	; 0x58
 800b9b0:	4b1f      	ldr	r3, [pc, #124]	; (800ba30 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800b9b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b9b8:	60fb      	str	r3, [r7, #12]
 800b9ba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800b9bc:	f7ff f8ca 	bl	800ab54 <HAL_PWREx_GetVoltageRange>
 800b9c0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800b9c2:	4b1b      	ldr	r3, [pc, #108]	; (800ba30 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800b9c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9c6:	4a1a      	ldr	r2, [pc, #104]	; (800ba30 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800b9c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b9cc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b9ce:	697b      	ldr	r3, [r7, #20]
 800b9d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b9d4:	d10b      	bne.n	800b9ee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	2b80      	cmp	r3, #128	; 0x80
 800b9da:	d913      	bls.n	800ba04 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	2ba0      	cmp	r3, #160	; 0xa0
 800b9e0:	d902      	bls.n	800b9e8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b9e2:	2302      	movs	r3, #2
 800b9e4:	613b      	str	r3, [r7, #16]
 800b9e6:	e00d      	b.n	800ba04 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b9e8:	2301      	movs	r3, #1
 800b9ea:	613b      	str	r3, [r7, #16]
 800b9ec:	e00a      	b.n	800ba04 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	2b7f      	cmp	r3, #127	; 0x7f
 800b9f2:	d902      	bls.n	800b9fa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800b9f4:	2302      	movs	r3, #2
 800b9f6:	613b      	str	r3, [r7, #16]
 800b9f8:	e004      	b.n	800ba04 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	2b70      	cmp	r3, #112	; 0x70
 800b9fe:	d101      	bne.n	800ba04 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ba00:	2301      	movs	r3, #1
 800ba02:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800ba04:	4b0b      	ldr	r3, [pc, #44]	; (800ba34 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	f023 020f 	bic.w	r2, r3, #15
 800ba0c:	4909      	ldr	r1, [pc, #36]	; (800ba34 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800ba0e:	693b      	ldr	r3, [r7, #16]
 800ba10:	4313      	orrs	r3, r2
 800ba12:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800ba14:	4b07      	ldr	r3, [pc, #28]	; (800ba34 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	f003 030f 	and.w	r3, r3, #15
 800ba1c:	693a      	ldr	r2, [r7, #16]
 800ba1e:	429a      	cmp	r2, r3
 800ba20:	d001      	beq.n	800ba26 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800ba22:	2301      	movs	r3, #1
 800ba24:	e000      	b.n	800ba28 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800ba26:	2300      	movs	r3, #0
}
 800ba28:	4618      	mov	r0, r3
 800ba2a:	3718      	adds	r7, #24
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	bd80      	pop	{r7, pc}
 800ba30:	40021000 	.word	0x40021000
 800ba34:	40022000 	.word	0x40022000

0800ba38 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800ba38:	b480      	push	{r7}
 800ba3a:	b087      	sub	sp, #28
 800ba3c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ba3e:	4b2d      	ldr	r3, [pc, #180]	; (800baf4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800ba40:	68db      	ldr	r3, [r3, #12]
 800ba42:	f003 0303 	and.w	r3, r3, #3
 800ba46:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	2b03      	cmp	r3, #3
 800ba4c:	d00b      	beq.n	800ba66 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	2b03      	cmp	r3, #3
 800ba52:	d825      	bhi.n	800baa0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	2b01      	cmp	r3, #1
 800ba58:	d008      	beq.n	800ba6c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	2b02      	cmp	r3, #2
 800ba5e:	d11f      	bne.n	800baa0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800ba60:	4b25      	ldr	r3, [pc, #148]	; (800baf8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800ba62:	613b      	str	r3, [r7, #16]
    break;
 800ba64:	e01f      	b.n	800baa6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800ba66:	4b25      	ldr	r3, [pc, #148]	; (800bafc <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800ba68:	613b      	str	r3, [r7, #16]
    break;
 800ba6a:	e01c      	b.n	800baa6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800ba6c:	4b21      	ldr	r3, [pc, #132]	; (800baf4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	f003 0308 	and.w	r3, r3, #8
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d107      	bne.n	800ba88 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800ba78:	4b1e      	ldr	r3, [pc, #120]	; (800baf4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800ba7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba7e:	0a1b      	lsrs	r3, r3, #8
 800ba80:	f003 030f 	and.w	r3, r3, #15
 800ba84:	617b      	str	r3, [r7, #20]
 800ba86:	e005      	b.n	800ba94 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800ba88:	4b1a      	ldr	r3, [pc, #104]	; (800baf4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	091b      	lsrs	r3, r3, #4
 800ba8e:	f003 030f 	and.w	r3, r3, #15
 800ba92:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800ba94:	4a1a      	ldr	r2, [pc, #104]	; (800bb00 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800ba96:	697b      	ldr	r3, [r7, #20]
 800ba98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba9c:	613b      	str	r3, [r7, #16]
    break;
 800ba9e:	e002      	b.n	800baa6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800baa0:	2300      	movs	r3, #0
 800baa2:	613b      	str	r3, [r7, #16]
    break;
 800baa4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800baa6:	4b13      	ldr	r3, [pc, #76]	; (800baf4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800baa8:	68db      	ldr	r3, [r3, #12]
 800baaa:	091b      	lsrs	r3, r3, #4
 800baac:	f003 030f 	and.w	r3, r3, #15
 800bab0:	3301      	adds	r3, #1
 800bab2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800bab4:	4b0f      	ldr	r3, [pc, #60]	; (800baf4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800bab6:	68db      	ldr	r3, [r3, #12]
 800bab8:	0a1b      	lsrs	r3, r3, #8
 800baba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800babe:	693a      	ldr	r2, [r7, #16]
 800bac0:	fb03 f202 	mul.w	r2, r3, r2
 800bac4:	68bb      	ldr	r3, [r7, #8]
 800bac6:	fbb2 f3f3 	udiv	r3, r2, r3
 800baca:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800bacc:	4b09      	ldr	r3, [pc, #36]	; (800baf4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800bace:	68db      	ldr	r3, [r3, #12]
 800bad0:	0e5b      	lsrs	r3, r3, #25
 800bad2:	f003 0303 	and.w	r3, r3, #3
 800bad6:	3301      	adds	r3, #1
 800bad8:	005b      	lsls	r3, r3, #1
 800bada:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800badc:	693a      	ldr	r2, [r7, #16]
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bae4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800bae6:	683b      	ldr	r3, [r7, #0]
}
 800bae8:	4618      	mov	r0, r3
 800baea:	371c      	adds	r7, #28
 800baec:	46bd      	mov	sp, r7
 800baee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf2:	4770      	bx	lr
 800baf4:	40021000 	.word	0x40021000
 800baf8:	00f42400 	.word	0x00f42400
 800bafc:	007a1200 	.word	0x007a1200
 800bb00:	0801d1a0 	.word	0x0801d1a0

0800bb04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b086      	sub	sp, #24
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800bb10:	2300      	movs	r3, #0
 800bb12:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d040      	beq.n	800bba2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bb24:	2b80      	cmp	r3, #128	; 0x80
 800bb26:	d02a      	beq.n	800bb7e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800bb28:	2b80      	cmp	r3, #128	; 0x80
 800bb2a:	d825      	bhi.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800bb2c:	2b60      	cmp	r3, #96	; 0x60
 800bb2e:	d026      	beq.n	800bb7e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800bb30:	2b60      	cmp	r3, #96	; 0x60
 800bb32:	d821      	bhi.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800bb34:	2b40      	cmp	r3, #64	; 0x40
 800bb36:	d006      	beq.n	800bb46 <HAL_RCCEx_PeriphCLKConfig+0x42>
 800bb38:	2b40      	cmp	r3, #64	; 0x40
 800bb3a:	d81d      	bhi.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d009      	beq.n	800bb54 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800bb40:	2b20      	cmp	r3, #32
 800bb42:	d010      	beq.n	800bb66 <HAL_RCCEx_PeriphCLKConfig+0x62>
 800bb44:	e018      	b.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800bb46:	4b89      	ldr	r3, [pc, #548]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bb48:	68db      	ldr	r3, [r3, #12]
 800bb4a:	4a88      	ldr	r2, [pc, #544]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bb4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bb50:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800bb52:	e015      	b.n	800bb80 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	3304      	adds	r3, #4
 800bb58:	2100      	movs	r1, #0
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	f001 fa24 	bl	800cfa8 <RCCEx_PLLSAI1_Config>
 800bb60:	4603      	mov	r3, r0
 800bb62:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800bb64:	e00c      	b.n	800bb80 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	3320      	adds	r3, #32
 800bb6a:	2100      	movs	r1, #0
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	f001 fb0f 	bl	800d190 <RCCEx_PLLSAI2_Config>
 800bb72:	4603      	mov	r3, r0
 800bb74:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800bb76:	e003      	b.n	800bb80 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bb78:	2301      	movs	r3, #1
 800bb7a:	74fb      	strb	r3, [r7, #19]
      break;
 800bb7c:	e000      	b.n	800bb80 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800bb7e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bb80:	7cfb      	ldrb	r3, [r7, #19]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d10b      	bne.n	800bb9e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bb86:	4b79      	ldr	r3, [pc, #484]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bb88:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bb8c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bb94:	4975      	ldr	r1, [pc, #468]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bb96:	4313      	orrs	r3, r2
 800bb98:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800bb9c:	e001      	b.n	800bba2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb9e:	7cfb      	ldrb	r3, [r7, #19]
 800bba0:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d047      	beq.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bbb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bbb6:	d030      	beq.n	800bc1a <HAL_RCCEx_PeriphCLKConfig+0x116>
 800bbb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bbbc:	d82a      	bhi.n	800bc14 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800bbbe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bbc2:	d02a      	beq.n	800bc1a <HAL_RCCEx_PeriphCLKConfig+0x116>
 800bbc4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bbc8:	d824      	bhi.n	800bc14 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800bbca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bbce:	d008      	beq.n	800bbe2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 800bbd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bbd4:	d81e      	bhi.n	800bc14 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d00a      	beq.n	800bbf0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800bbda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bbde:	d010      	beq.n	800bc02 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800bbe0:	e018      	b.n	800bc14 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800bbe2:	4b62      	ldr	r3, [pc, #392]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bbe4:	68db      	ldr	r3, [r3, #12]
 800bbe6:	4a61      	ldr	r2, [pc, #388]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bbe8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bbec:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800bbee:	e015      	b.n	800bc1c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	3304      	adds	r3, #4
 800bbf4:	2100      	movs	r1, #0
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f001 f9d6 	bl	800cfa8 <RCCEx_PLLSAI1_Config>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800bc00:	e00c      	b.n	800bc1c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	3320      	adds	r3, #32
 800bc06:	2100      	movs	r1, #0
 800bc08:	4618      	mov	r0, r3
 800bc0a:	f001 fac1 	bl	800d190 <RCCEx_PLLSAI2_Config>
 800bc0e:	4603      	mov	r3, r0
 800bc10:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800bc12:	e003      	b.n	800bc1c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bc14:	2301      	movs	r3, #1
 800bc16:	74fb      	strb	r3, [r7, #19]
      break;
 800bc18:	e000      	b.n	800bc1c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800bc1a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bc1c:	7cfb      	ldrb	r3, [r7, #19]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d10b      	bne.n	800bc3a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800bc22:	4b52      	ldr	r3, [pc, #328]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bc24:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bc28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc30:	494e      	ldr	r1, [pc, #312]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bc32:	4313      	orrs	r3, r2
 800bc34:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800bc38:	e001      	b.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc3a:	7cfb      	ldrb	r3, [r7, #19]
 800bc3c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	f000 809f 	beq.w	800bd8a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800bc50:	4b46      	ldr	r3, [pc, #280]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bc52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d101      	bne.n	800bc60 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	e000      	b.n	800bc62 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800bc60:	2300      	movs	r3, #0
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d00d      	beq.n	800bc82 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bc66:	4b41      	ldr	r3, [pc, #260]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bc68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc6a:	4a40      	ldr	r2, [pc, #256]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bc6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc70:	6593      	str	r3, [r2, #88]	; 0x58
 800bc72:	4b3e      	ldr	r3, [pc, #248]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bc74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bc7a:	60bb      	str	r3, [r7, #8]
 800bc7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bc7e:	2301      	movs	r3, #1
 800bc80:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bc82:	4b3b      	ldr	r3, [pc, #236]	; (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	4a3a      	ldr	r2, [pc, #232]	; (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800bc88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bc8c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bc8e:	f7fb fc75 	bl	800757c <HAL_GetTick>
 800bc92:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800bc94:	e009      	b.n	800bcaa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bc96:	f7fb fc71 	bl	800757c <HAL_GetTick>
 800bc9a:	4602      	mov	r2, r0
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	1ad3      	subs	r3, r2, r3
 800bca0:	2b02      	cmp	r3, #2
 800bca2:	d902      	bls.n	800bcaa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800bca4:	2303      	movs	r3, #3
 800bca6:	74fb      	strb	r3, [r7, #19]
        break;
 800bca8:	e005      	b.n	800bcb6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800bcaa:	4b31      	ldr	r3, [pc, #196]	; (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d0ef      	beq.n	800bc96 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800bcb6:	7cfb      	ldrb	r3, [r7, #19]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d15b      	bne.n	800bd74 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800bcbc:	4b2b      	ldr	r3, [pc, #172]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bcbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bcc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bcc6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800bcc8:	697b      	ldr	r3, [r7, #20]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d01f      	beq.n	800bd0e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bcd4:	697a      	ldr	r2, [r7, #20]
 800bcd6:	429a      	cmp	r2, r3
 800bcd8:	d019      	beq.n	800bd0e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800bcda:	4b24      	ldr	r3, [pc, #144]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bcdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bce0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bce4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bce6:	4b21      	ldr	r3, [pc, #132]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bcec:	4a1f      	ldr	r2, [pc, #124]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bcee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bcf2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bcf6:	4b1d      	ldr	r3, [pc, #116]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bcf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bcfc:	4a1b      	ldr	r2, [pc, #108]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bcfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bd02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800bd06:	4a19      	ldr	r2, [pc, #100]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bd08:	697b      	ldr	r3, [r7, #20]
 800bd0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	f003 0301 	and.w	r3, r3, #1
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d016      	beq.n	800bd46 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd18:	f7fb fc30 	bl	800757c <HAL_GetTick>
 800bd1c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bd1e:	e00b      	b.n	800bd38 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bd20:	f7fb fc2c 	bl	800757c <HAL_GetTick>
 800bd24:	4602      	mov	r2, r0
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	1ad3      	subs	r3, r2, r3
 800bd2a:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd2e:	4293      	cmp	r3, r2
 800bd30:	d902      	bls.n	800bd38 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800bd32:	2303      	movs	r3, #3
 800bd34:	74fb      	strb	r3, [r7, #19]
            break;
 800bd36:	e006      	b.n	800bd46 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bd38:	4b0c      	ldr	r3, [pc, #48]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bd3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd3e:	f003 0302 	and.w	r3, r3, #2
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d0ec      	beq.n	800bd20 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800bd46:	7cfb      	ldrb	r3, [r7, #19]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d10c      	bne.n	800bd66 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bd4c:	4b07      	ldr	r3, [pc, #28]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bd4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd52:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd5c:	4903      	ldr	r1, [pc, #12]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bd5e:	4313      	orrs	r3, r2
 800bd60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800bd64:	e008      	b.n	800bd78 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bd66:	7cfb      	ldrb	r3, [r7, #19]
 800bd68:	74bb      	strb	r3, [r7, #18]
 800bd6a:	e005      	b.n	800bd78 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800bd6c:	40021000 	.word	0x40021000
 800bd70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd74:	7cfb      	ldrb	r3, [r7, #19]
 800bd76:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bd78:	7c7b      	ldrb	r3, [r7, #17]
 800bd7a:	2b01      	cmp	r3, #1
 800bd7c:	d105      	bne.n	800bd8a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bd7e:	4ba0      	ldr	r3, [pc, #640]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bd80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd82:	4a9f      	ldr	r2, [pc, #636]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bd84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bd88:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	f003 0301 	and.w	r3, r3, #1
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d00a      	beq.n	800bdac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bd96:	4b9a      	ldr	r3, [pc, #616]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bd98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd9c:	f023 0203 	bic.w	r2, r3, #3
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bda4:	4996      	ldr	r1, [pc, #600]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bda6:	4313      	orrs	r3, r2
 800bda8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	f003 0302 	and.w	r3, r3, #2
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d00a      	beq.n	800bdce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bdb8:	4b91      	ldr	r3, [pc, #580]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bdba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bdbe:	f023 020c 	bic.w	r2, r3, #12
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdc6:	498e      	ldr	r1, [pc, #568]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bdc8:	4313      	orrs	r3, r2
 800bdca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	f003 0304 	and.w	r3, r3, #4
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d00a      	beq.n	800bdf0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bdda:	4b89      	ldr	r3, [pc, #548]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bde0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bde8:	4985      	ldr	r1, [pc, #532]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bdea:	4313      	orrs	r3, r2
 800bdec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	f003 0308 	and.w	r3, r3, #8
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d00a      	beq.n	800be12 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bdfc:	4b80      	ldr	r3, [pc, #512]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bdfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be02:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be0a:	497d      	ldr	r1, [pc, #500]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be0c:	4313      	orrs	r3, r2
 800be0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f003 0310 	and.w	r3, r3, #16
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d00a      	beq.n	800be34 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800be1e:	4b78      	ldr	r3, [pc, #480]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be2c:	4974      	ldr	r1, [pc, #464]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be2e:	4313      	orrs	r3, r2
 800be30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	f003 0320 	and.w	r3, r3, #32
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d00a      	beq.n	800be56 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800be40:	4b6f      	ldr	r3, [pc, #444]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be46:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be4e:	496c      	ldr	r1, [pc, #432]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be50:	4313      	orrs	r3, r2
 800be52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d00a      	beq.n	800be78 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800be62:	4b67      	ldr	r3, [pc, #412]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be68:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800be70:	4963      	ldr	r1, [pc, #396]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be72:	4313      	orrs	r3, r2
 800be74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800be80:	2b00      	cmp	r3, #0
 800be82:	d00a      	beq.n	800be9a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800be84:	4b5e      	ldr	r3, [pc, #376]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be8a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800be92:	495b      	ldr	r1, [pc, #364]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be94:	4313      	orrs	r3, r2
 800be96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d00a      	beq.n	800bebc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bea6:	4b56      	ldr	r3, [pc, #344]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800beac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800beb4:	4952      	ldr	r1, [pc, #328]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800beb6:	4313      	orrs	r3, r2
 800beb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d00a      	beq.n	800bede <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bec8:	4b4d      	ldr	r3, [pc, #308]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800beca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bece:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bed6:	494a      	ldr	r1, [pc, #296]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bed8:	4313      	orrs	r3, r2
 800beda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d00a      	beq.n	800bf00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800beea:	4b45      	ldr	r3, [pc, #276]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800beec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bef0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bef8:	4941      	ldr	r1, [pc, #260]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800befa:	4313      	orrs	r3, r2
 800befc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d00a      	beq.n	800bf22 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bf0c:	4b3c      	ldr	r3, [pc, #240]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bf12:	f023 0203 	bic.w	r2, r3, #3
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf1a:	4939      	ldr	r1, [pc, #228]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf1c:	4313      	orrs	r3, r2
 800bf1e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d028      	beq.n	800bf80 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bf2e:	4b34      	ldr	r3, [pc, #208]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf34:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bf3c:	4930      	ldr	r1, [pc, #192]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf3e:	4313      	orrs	r3, r2
 800bf40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bf48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bf4c:	d106      	bne.n	800bf5c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bf4e:	4b2c      	ldr	r3, [pc, #176]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf50:	68db      	ldr	r3, [r3, #12]
 800bf52:	4a2b      	ldr	r2, [pc, #172]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bf58:	60d3      	str	r3, [r2, #12]
 800bf5a:	e011      	b.n	800bf80 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bf60:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bf64:	d10c      	bne.n	800bf80 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	3304      	adds	r3, #4
 800bf6a:	2101      	movs	r1, #1
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	f001 f81b 	bl	800cfa8 <RCCEx_PLLSAI1_Config>
 800bf72:	4603      	mov	r3, r0
 800bf74:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800bf76:	7cfb      	ldrb	r3, [r7, #19]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d001      	beq.n	800bf80 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800bf7c:	7cfb      	ldrb	r3, [r7, #19]
 800bf7e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d04d      	beq.n	800c028 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bf90:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bf94:	d108      	bne.n	800bfa8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800bf96:	4b1a      	ldr	r3, [pc, #104]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf98:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bf9c:	4a18      	ldr	r2, [pc, #96]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bfa2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800bfa6:	e012      	b.n	800bfce <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800bfa8:	4b15      	ldr	r3, [pc, #84]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bfaa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bfae:	4a14      	ldr	r2, [pc, #80]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bfb0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bfb4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800bfb8:	4b11      	ldr	r3, [pc, #68]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bfba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfbe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bfc6:	490e      	ldr	r1, [pc, #56]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bfc8:	4313      	orrs	r3, r2
 800bfca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bfd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bfd6:	d106      	bne.n	800bfe6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bfd8:	4b09      	ldr	r3, [pc, #36]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bfda:	68db      	ldr	r3, [r3, #12]
 800bfdc:	4a08      	ldr	r2, [pc, #32]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bfde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bfe2:	60d3      	str	r3, [r2, #12]
 800bfe4:	e020      	b.n	800c028 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bfea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bfee:	d109      	bne.n	800c004 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800bff0:	4b03      	ldr	r3, [pc, #12]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bff2:	68db      	ldr	r3, [r3, #12]
 800bff4:	4a02      	ldr	r2, [pc, #8]	; (800c000 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bff6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bffa:	60d3      	str	r3, [r2, #12]
 800bffc:	e014      	b.n	800c028 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800bffe:	bf00      	nop
 800c000:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c008:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c00c:	d10c      	bne.n	800c028 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	3304      	adds	r3, #4
 800c012:	2101      	movs	r1, #1
 800c014:	4618      	mov	r0, r3
 800c016:	f000 ffc7 	bl	800cfa8 <RCCEx_PLLSAI1_Config>
 800c01a:	4603      	mov	r3, r0
 800c01c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c01e:	7cfb      	ldrb	r3, [r7, #19]
 800c020:	2b00      	cmp	r3, #0
 800c022:	d001      	beq.n	800c028 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800c024:	7cfb      	ldrb	r3, [r7, #19]
 800c026:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c030:	2b00      	cmp	r3, #0
 800c032:	d028      	beq.n	800c086 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c034:	4b4a      	ldr	r3, [pc, #296]	; (800c160 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c03a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c042:	4947      	ldr	r1, [pc, #284]	; (800c160 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c044:	4313      	orrs	r3, r2
 800c046:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c04e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c052:	d106      	bne.n	800c062 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c054:	4b42      	ldr	r3, [pc, #264]	; (800c160 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c056:	68db      	ldr	r3, [r3, #12]
 800c058:	4a41      	ldr	r2, [pc, #260]	; (800c160 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c05a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c05e:	60d3      	str	r3, [r2, #12]
 800c060:	e011      	b.n	800c086 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c066:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c06a:	d10c      	bne.n	800c086 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	3304      	adds	r3, #4
 800c070:	2101      	movs	r1, #1
 800c072:	4618      	mov	r0, r3
 800c074:	f000 ff98 	bl	800cfa8 <RCCEx_PLLSAI1_Config>
 800c078:	4603      	mov	r3, r0
 800c07a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c07c:	7cfb      	ldrb	r3, [r7, #19]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d001      	beq.n	800c086 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800c082:	7cfb      	ldrb	r3, [r7, #19]
 800c084:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d01e      	beq.n	800c0d0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c092:	4b33      	ldr	r3, [pc, #204]	; (800c160 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c098:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c0a2:	492f      	ldr	r1, [pc, #188]	; (800c160 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c0a4:	4313      	orrs	r3, r2
 800c0a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c0b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c0b4:	d10c      	bne.n	800c0d0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	3304      	adds	r3, #4
 800c0ba:	2102      	movs	r1, #2
 800c0bc:	4618      	mov	r0, r3
 800c0be:	f000 ff73 	bl	800cfa8 <RCCEx_PLLSAI1_Config>
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c0c6:	7cfb      	ldrb	r3, [r7, #19]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d001      	beq.n	800c0d0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800c0cc:	7cfb      	ldrb	r3, [r7, #19]
 800c0ce:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d00b      	beq.n	800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c0dc:	4b20      	ldr	r3, [pc, #128]	; (800c160 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c0de:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c0e2:	f023 0204 	bic.w	r2, r3, #4
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c0ec:	491c      	ldr	r1, [pc, #112]	; (800c160 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c0ee:	4313      	orrs	r3, r2
 800c0f0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d00b      	beq.n	800c118 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800c100:	4b17      	ldr	r3, [pc, #92]	; (800c160 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c102:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c106:	f023 0218 	bic.w	r2, r3, #24
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c110:	4913      	ldr	r1, [pc, #76]	; (800c160 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c112:	4313      	orrs	r3, r2
 800c114:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c120:	2b00      	cmp	r3, #0
 800c122:	d017      	beq.n	800c154 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800c124:	4b0e      	ldr	r3, [pc, #56]	; (800c160 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c126:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c12a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c134:	490a      	ldr	r1, [pc, #40]	; (800c160 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c136:	4313      	orrs	r3, r2
 800c138:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c142:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c146:	d105      	bne.n	800c154 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c148:	4b05      	ldr	r3, [pc, #20]	; (800c160 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c14a:	68db      	ldr	r3, [r3, #12]
 800c14c:	4a04      	ldr	r2, [pc, #16]	; (800c160 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800c14e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c152:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800c154:	7cbb      	ldrb	r3, [r7, #18]
}
 800c156:	4618      	mov	r0, r3
 800c158:	3718      	adds	r7, #24
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}
 800c15e:	bf00      	nop
 800c160:	40021000 	.word	0x40021000

0800c164 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b088      	sub	sp, #32
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800c16c:	2300      	movs	r3, #0
 800c16e:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c176:	d13e      	bne.n	800c1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800c178:	4bb6      	ldr	r3, [pc, #728]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800c17a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c17e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c182:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c18a:	d028      	beq.n	800c1de <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c192:	f200 86f4 	bhi.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c19c:	d005      	beq.n	800c1aa <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c1a4:	d00e      	beq.n	800c1c4 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800c1a6:	f000 beea 	b.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c1aa:	4baa      	ldr	r3, [pc, #680]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800c1ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c1b0:	f003 0302 	and.w	r3, r3, #2
 800c1b4:	2b02      	cmp	r3, #2
 800c1b6:	f040 86e4 	bne.w	800cf82 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        frequency = LSE_VALUE;
 800c1ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c1be:	61fb      	str	r3, [r7, #28]
      break;
 800c1c0:	f000 bedf 	b.w	800cf82 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800c1c4:	4ba3      	ldr	r3, [pc, #652]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800c1c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c1ca:	f003 0302 	and.w	r3, r3, #2
 800c1ce:	2b02      	cmp	r3, #2
 800c1d0:	f040 86d9 	bne.w	800cf86 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          frequency = LSI_VALUE;
 800c1d4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800c1d8:	61fb      	str	r3, [r7, #28]
      break;
 800c1da:	f000 bed4 	b.w	800cf86 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c1de:	4b9d      	ldr	r3, [pc, #628]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c1e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c1ea:	f040 86ce 	bne.w	800cf8a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
        frequency = HSE_VALUE / 32U;
 800c1ee:	4b9a      	ldr	r3, [pc, #616]	; (800c458 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800c1f0:	61fb      	str	r3, [r7, #28]
      break;
 800c1f2:	f000 beca 	b.w	800cf8a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c1f6:	4b97      	ldr	r3, [pc, #604]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800c1f8:	68db      	ldr	r3, [r3, #12]
 800c1fa:	f003 0303 	and.w	r3, r3, #3
 800c1fe:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800c200:	693b      	ldr	r3, [r7, #16]
 800c202:	2b03      	cmp	r3, #3
 800c204:	d036      	beq.n	800c274 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c206:	693b      	ldr	r3, [r7, #16]
 800c208:	2b03      	cmp	r3, #3
 800c20a:	d840      	bhi.n	800c28e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800c20c:	693b      	ldr	r3, [r7, #16]
 800c20e:	2b01      	cmp	r3, #1
 800c210:	d003      	beq.n	800c21a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	2b02      	cmp	r3, #2
 800c216:	d020      	beq.n	800c25a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800c218:	e039      	b.n	800c28e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800c21a:	4b8e      	ldr	r3, [pc, #568]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	f003 0302 	and.w	r3, r3, #2
 800c222:	2b02      	cmp	r3, #2
 800c224:	d116      	bne.n	800c254 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800c226:	4b8b      	ldr	r3, [pc, #556]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	f003 0308 	and.w	r3, r3, #8
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d005      	beq.n	800c23e <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800c232:	4b88      	ldr	r3, [pc, #544]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	091b      	lsrs	r3, r3, #4
 800c238:	f003 030f 	and.w	r3, r3, #15
 800c23c:	e005      	b.n	800c24a <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800c23e:	4b85      	ldr	r3, [pc, #532]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800c240:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c244:	0a1b      	lsrs	r3, r3, #8
 800c246:	f003 030f 	and.w	r3, r3, #15
 800c24a:	4a84      	ldr	r2, [pc, #528]	; (800c45c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800c24c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c250:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800c252:	e01f      	b.n	800c294 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800c254:	2300      	movs	r3, #0
 800c256:	61bb      	str	r3, [r7, #24]
      break;
 800c258:	e01c      	b.n	800c294 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c25a:	4b7e      	ldr	r3, [pc, #504]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c262:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c266:	d102      	bne.n	800c26e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800c268:	4b7d      	ldr	r3, [pc, #500]	; (800c460 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800c26a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800c26c:	e012      	b.n	800c294 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800c26e:	2300      	movs	r3, #0
 800c270:	61bb      	str	r3, [r7, #24]
      break;
 800c272:	e00f      	b.n	800c294 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c274:	4b77      	ldr	r3, [pc, #476]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c27c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c280:	d102      	bne.n	800c288 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800c282:	4b78      	ldr	r3, [pc, #480]	; (800c464 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800c284:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800c286:	e005      	b.n	800c294 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800c288:	2300      	movs	r3, #0
 800c28a:	61bb      	str	r3, [r7, #24]
      break;
 800c28c:	e002      	b.n	800c294 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800c28e:	2300      	movs	r3, #0
 800c290:	61bb      	str	r3, [r7, #24]
      break;
 800c292:	bf00      	nop
    }

    switch(PeriphClk)
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c29a:	f000 8606 	beq.w	800ceaa <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c2a4:	f200 8673 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c2ae:	f000 8469 	beq.w	800cb84 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c2b8:	f200 8669 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c2c2:	f000 8531 	beq.w	800cd28 <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c2cc:	f200 865f 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c2d6:	f000 8187 	beq.w	800c5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c2e0:	f200 8655 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c2ea:	f000 80cd 	beq.w	800c488 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c2f4:	f200 864b 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c2fe:	f000 8430 	beq.w	800cb62 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c308:	f200 8641 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c312:	f000 83e4 	beq.w	800cade <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c31c:	f200 8637 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c326:	f000 80af 	beq.w	800c488 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c330:	f200 862d 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c33a:	f000 809d 	beq.w	800c478 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c344:	f200 8623 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c34e:	f000 808b 	beq.w	800c468 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c358:	f200 8619 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c362:	f000 8554 	beq.w	800ce0e <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c36c:	f200 860f 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c376:	f000 8500 	beq.w	800cd7a <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c380:	f200 8605 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c38a:	f000 84a1 	beq.w	800ccd0 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c394:	f200 85fb 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	2b80      	cmp	r3, #128	; 0x80
 800c39c:	f000 846c 	beq.w	800cc78 <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2b80      	cmp	r3, #128	; 0x80
 800c3a4:	f200 85f3 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	2b20      	cmp	r3, #32
 800c3ac:	d84c      	bhi.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	f000 85ec 	beq.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	3b01      	subs	r3, #1
 800c3ba:	2b1f      	cmp	r3, #31
 800c3bc:	f200 85e7 	bhi.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c3c0:	a201      	add	r2, pc, #4	; (adr r2, 800c3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 800c3c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3c6:	bf00      	nop
 800c3c8:	0800c7dd 	.word	0x0800c7dd
 800c3cc:	0800c84b 	.word	0x0800c84b
 800c3d0:	0800cf8f 	.word	0x0800cf8f
 800c3d4:	0800c8df 	.word	0x0800c8df
 800c3d8:	0800cf8f 	.word	0x0800cf8f
 800c3dc:	0800cf8f 	.word	0x0800cf8f
 800c3e0:	0800cf8f 	.word	0x0800cf8f
 800c3e4:	0800c957 	.word	0x0800c957
 800c3e8:	0800cf8f 	.word	0x0800cf8f
 800c3ec:	0800cf8f 	.word	0x0800cf8f
 800c3f0:	0800cf8f 	.word	0x0800cf8f
 800c3f4:	0800cf8f 	.word	0x0800cf8f
 800c3f8:	0800cf8f 	.word	0x0800cf8f
 800c3fc:	0800cf8f 	.word	0x0800cf8f
 800c400:	0800cf8f 	.word	0x0800cf8f
 800c404:	0800c9db 	.word	0x0800c9db
 800c408:	0800cf8f 	.word	0x0800cf8f
 800c40c:	0800cf8f 	.word	0x0800cf8f
 800c410:	0800cf8f 	.word	0x0800cf8f
 800c414:	0800cf8f 	.word	0x0800cf8f
 800c418:	0800cf8f 	.word	0x0800cf8f
 800c41c:	0800cf8f 	.word	0x0800cf8f
 800c420:	0800cf8f 	.word	0x0800cf8f
 800c424:	0800cf8f 	.word	0x0800cf8f
 800c428:	0800cf8f 	.word	0x0800cf8f
 800c42c:	0800cf8f 	.word	0x0800cf8f
 800c430:	0800cf8f 	.word	0x0800cf8f
 800c434:	0800cf8f 	.word	0x0800cf8f
 800c438:	0800cf8f 	.word	0x0800cf8f
 800c43c:	0800cf8f 	.word	0x0800cf8f
 800c440:	0800cf8f 	.word	0x0800cf8f
 800c444:	0800ca5d 	.word	0x0800ca5d
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	2b40      	cmp	r3, #64	; 0x40
 800c44c:	f000 83e8 	beq.w	800cc20 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800c450:	f000 bd9d 	b.w	800cf8e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800c454:	40021000 	.word	0x40021000
 800c458:	0003d090 	.word	0x0003d090
 800c45c:	0801d1a0 	.word	0x0801d1a0
 800c460:	00f42400 	.word	0x00f42400
 800c464:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800c468:	69b9      	ldr	r1, [r7, #24]
 800c46a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c46e:	f000 ff83 	bl	800d378 <RCCEx_GetSAIxPeriphCLKFreq>
 800c472:	61f8      	str	r0, [r7, #28]
      break;
 800c474:	f000 bd8e 	b.w	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800c478:	69b9      	ldr	r1, [r7, #24]
 800c47a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800c47e:	f000 ff7b 	bl	800d378 <RCCEx_GetSAIxPeriphCLKFreq>
 800c482:	61f8      	str	r0, [r7, #28]
      break;
 800c484:	f000 bd86 	b.w	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800c488:	4b9a      	ldr	r3, [pc, #616]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c48a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c48e:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800c492:	60fb      	str	r3, [r7, #12]
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800c49a:	d015      	beq.n	800c4c8 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800c4a2:	f200 8092 	bhi.w	800c5ca <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c4ac:	d029      	beq.n	800c502 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c4b4:	f200 8089 	bhi.w	800c5ca <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d07b      	beq.n	800c5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c4c4:	d04a      	beq.n	800c55c <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          break;
 800c4c6:	e080      	b.n	800c5ca <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800c4c8:	4b8a      	ldr	r3, [pc, #552]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	f003 0302 	and.w	r3, r3, #2
 800c4d0:	2b02      	cmp	r3, #2
 800c4d2:	d17d      	bne.n	800c5d0 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800c4d4:	4b87      	ldr	r3, [pc, #540]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f003 0308 	and.w	r3, r3, #8
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d005      	beq.n	800c4ec <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 800c4e0:	4b84      	ldr	r3, [pc, #528]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	091b      	lsrs	r3, r3, #4
 800c4e6:	f003 030f 	and.w	r3, r3, #15
 800c4ea:	e005      	b.n	800c4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 800c4ec:	4b81      	ldr	r3, [pc, #516]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c4ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c4f2:	0a1b      	lsrs	r3, r3, #8
 800c4f4:	f003 030f 	and.w	r3, r3, #15
 800c4f8:	4a7f      	ldr	r2, [pc, #508]	; (800c6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800c4fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c4fe:	61fb      	str	r3, [r7, #28]
          break;
 800c500:	e066      	b.n	800c5d0 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800c502:	4b7c      	ldr	r3, [pc, #496]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c50a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c50e:	d162      	bne.n	800c5d6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800c510:	4b78      	ldr	r3, [pc, #480]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c512:	68db      	ldr	r3, [r3, #12]
 800c514:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c518:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c51c:	d15b      	bne.n	800c5d6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800c51e:	4b75      	ldr	r3, [pc, #468]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c520:	68db      	ldr	r3, [r3, #12]
 800c522:	0a1b      	lsrs	r3, r3, #8
 800c524:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c528:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c52a:	69bb      	ldr	r3, [r7, #24]
 800c52c:	68ba      	ldr	r2, [r7, #8]
 800c52e:	fb03 f202 	mul.w	r2, r3, r2
 800c532:	4b70      	ldr	r3, [pc, #448]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c534:	68db      	ldr	r3, [r3, #12]
 800c536:	091b      	lsrs	r3, r3, #4
 800c538:	f003 030f 	and.w	r3, r3, #15
 800c53c:	3301      	adds	r3, #1
 800c53e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c542:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800c544:	4b6b      	ldr	r3, [pc, #428]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c546:	68db      	ldr	r3, [r3, #12]
 800c548:	0d5b      	lsrs	r3, r3, #21
 800c54a:	f003 0303 	and.w	r3, r3, #3
 800c54e:	3301      	adds	r3, #1
 800c550:	005b      	lsls	r3, r3, #1
 800c552:	69ba      	ldr	r2, [r7, #24]
 800c554:	fbb2 f3f3 	udiv	r3, r2, r3
 800c558:	61fb      	str	r3, [r7, #28]
          break;
 800c55a:	e03c      	b.n	800c5d6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800c55c:	4b65      	ldr	r3, [pc, #404]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c564:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c568:	d138      	bne.n	800c5dc <HAL_RCCEx_GetPeriphCLKFreq+0x478>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800c56a:	4b62      	ldr	r3, [pc, #392]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c56c:	691b      	ldr	r3, [r3, #16]
 800c56e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c572:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c576:	d131      	bne.n	800c5dc <HAL_RCCEx_GetPeriphCLKFreq+0x478>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800c578:	4b5e      	ldr	r3, [pc, #376]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c57a:	691b      	ldr	r3, [r3, #16]
 800c57c:	0a1b      	lsrs	r3, r3, #8
 800c57e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c582:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800c584:	69bb      	ldr	r3, [r7, #24]
 800c586:	68ba      	ldr	r2, [r7, #8]
 800c588:	fb03 f202 	mul.w	r2, r3, r2
 800c58c:	4b59      	ldr	r3, [pc, #356]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c58e:	691b      	ldr	r3, [r3, #16]
 800c590:	091b      	lsrs	r3, r3, #4
 800c592:	f003 030f 	and.w	r3, r3, #15
 800c596:	3301      	adds	r3, #1
 800c598:	fbb2 f3f3 	udiv	r3, r2, r3
 800c59c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800c59e:	4b55      	ldr	r3, [pc, #340]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c5a0:	691b      	ldr	r3, [r3, #16]
 800c5a2:	0d5b      	lsrs	r3, r3, #21
 800c5a4:	f003 0303 	and.w	r3, r3, #3
 800c5a8:	3301      	adds	r3, #1
 800c5aa:	005b      	lsls	r3, r3, #1
 800c5ac:	69ba      	ldr	r2, [r7, #24]
 800c5ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5b2:	61fb      	str	r3, [r7, #28]
          break;
 800c5b4:	e012      	b.n	800c5dc <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800c5b6:	4b4f      	ldr	r3, [pc, #316]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c5b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c5bc:	f003 0302 	and.w	r3, r3, #2
 800c5c0:	2b02      	cmp	r3, #2
 800c5c2:	d10e      	bne.n	800c5e2 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HSI48_VALUE;
 800c5c4:	4b4d      	ldr	r3, [pc, #308]	; (800c6fc <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800c5c6:	61fb      	str	r3, [r7, #28]
          break;
 800c5c8:	e00b      	b.n	800c5e2 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800c5ca:	bf00      	nop
 800c5cc:	f000 bce2 	b.w	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c5d0:	bf00      	nop
 800c5d2:	f000 bcdf 	b.w	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c5d6:	bf00      	nop
 800c5d8:	f000 bcdc 	b.w	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c5dc:	bf00      	nop
 800c5de:	f000 bcd9 	b.w	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c5e2:	bf00      	nop
        break;
 800c5e4:	f000 bcd6 	b.w	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 800c5e8:	4b42      	ldr	r3, [pc, #264]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c5ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c5ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c5f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c5f6:	d13d      	bne.n	800c674 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800c5f8:	4b3e      	ldr	r3, [pc, #248]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c600:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c604:	f040 84c5 	bne.w	800cf92 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 800c608:	4b3a      	ldr	r3, [pc, #232]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c60a:	68db      	ldr	r3, [r3, #12]
 800c60c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c610:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c614:	f040 84bd 	bne.w	800cf92 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800c618:	4b36      	ldr	r3, [pc, #216]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c61a:	68db      	ldr	r3, [r3, #12]
 800c61c:	0a1b      	lsrs	r3, r3, #8
 800c61e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c622:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c624:	69bb      	ldr	r3, [r7, #24]
 800c626:	68ba      	ldr	r2, [r7, #8]
 800c628:	fb03 f202 	mul.w	r2, r3, r2
 800c62c:	4b31      	ldr	r3, [pc, #196]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c62e:	68db      	ldr	r3, [r3, #12]
 800c630:	091b      	lsrs	r3, r3, #4
 800c632:	f003 030f 	and.w	r3, r3, #15
 800c636:	3301      	adds	r3, #1
 800c638:	fbb2 f3f3 	udiv	r3, r2, r3
 800c63c:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800c63e:	4b2d      	ldr	r3, [pc, #180]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c640:	68db      	ldr	r3, [r3, #12]
 800c642:	0edb      	lsrs	r3, r3, #27
 800c644:	f003 031f 	and.w	r3, r3, #31
 800c648:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 800c64a:	697b      	ldr	r3, [r7, #20]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d10a      	bne.n	800c666 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800c650:	4b28      	ldr	r3, [pc, #160]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c652:	68db      	ldr	r3, [r3, #12]
 800c654:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d002      	beq.n	800c662 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 17U;
 800c65c:	2311      	movs	r3, #17
 800c65e:	617b      	str	r3, [r7, #20]
 800c660:	e001      	b.n	800c666 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
                pllp = 7U;
 800c662:	2307      	movs	r3, #7
 800c664:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 800c666:	69ba      	ldr	r2, [r7, #24]
 800c668:	697b      	ldr	r3, [r7, #20]
 800c66a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c66e:	61fb      	str	r3, [r7, #28]
      break;
 800c670:	f000 bc8f 	b.w	800cf92 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800c674:	4b1f      	ldr	r3, [pc, #124]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c676:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c67a:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800c67e:	60fb      	str	r3, [r7, #12]
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800c686:	d016      	beq.n	800c6b6 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800c68e:	f200 809b 	bhi.w	800c7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c698:	d032      	beq.n	800c700 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c6a0:	f200 8092 	bhi.w	800c7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	f000 8084 	beq.w	800c7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c6b2:	d052      	beq.n	800c75a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          break;
 800c6b4:	e088      	b.n	800c7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800c6b6:	4b0f      	ldr	r3, [pc, #60]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	f003 0302 	and.w	r3, r3, #2
 800c6be:	2b02      	cmp	r3, #2
 800c6c0:	f040 8084 	bne.w	800c7cc <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800c6c4:	4b0b      	ldr	r3, [pc, #44]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	f003 0308 	and.w	r3, r3, #8
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d005      	beq.n	800c6dc <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800c6d0:	4b08      	ldr	r3, [pc, #32]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	091b      	lsrs	r3, r3, #4
 800c6d6:	f003 030f 	and.w	r3, r3, #15
 800c6da:	e005      	b.n	800c6e8 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 800c6dc:	4b05      	ldr	r3, [pc, #20]	; (800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c6de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c6e2:	0a1b      	lsrs	r3, r3, #8
 800c6e4:	f003 030f 	and.w	r3, r3, #15
 800c6e8:	4a03      	ldr	r2, [pc, #12]	; (800c6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800c6ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c6ee:	61fb      	str	r3, [r7, #28]
          break;
 800c6f0:	e06c      	b.n	800c7cc <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 800c6f2:	bf00      	nop
 800c6f4:	40021000 	.word	0x40021000
 800c6f8:	0801d1a0 	.word	0x0801d1a0
 800c6fc:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800c700:	4ba5      	ldr	r3, [pc, #660]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c708:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c70c:	d160      	bne.n	800c7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800c70e:	4ba2      	ldr	r3, [pc, #648]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c710:	68db      	ldr	r3, [r3, #12]
 800c712:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c716:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c71a:	d159      	bne.n	800c7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800c71c:	4b9e      	ldr	r3, [pc, #632]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c71e:	68db      	ldr	r3, [r3, #12]
 800c720:	0a1b      	lsrs	r3, r3, #8
 800c722:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c726:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c728:	69bb      	ldr	r3, [r7, #24]
 800c72a:	68ba      	ldr	r2, [r7, #8]
 800c72c:	fb03 f202 	mul.w	r2, r3, r2
 800c730:	4b99      	ldr	r3, [pc, #612]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c732:	68db      	ldr	r3, [r3, #12]
 800c734:	091b      	lsrs	r3, r3, #4
 800c736:	f003 030f 	and.w	r3, r3, #15
 800c73a:	3301      	adds	r3, #1
 800c73c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c740:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800c742:	4b95      	ldr	r3, [pc, #596]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c744:	68db      	ldr	r3, [r3, #12]
 800c746:	0d5b      	lsrs	r3, r3, #21
 800c748:	f003 0303 	and.w	r3, r3, #3
 800c74c:	3301      	adds	r3, #1
 800c74e:	005b      	lsls	r3, r3, #1
 800c750:	69ba      	ldr	r2, [r7, #24]
 800c752:	fbb2 f3f3 	udiv	r3, r2, r3
 800c756:	61fb      	str	r3, [r7, #28]
          break;
 800c758:	e03a      	b.n	800c7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800c75a:	4b8f      	ldr	r3, [pc, #572]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c762:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c766:	d135      	bne.n	800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800c768:	4b8b      	ldr	r3, [pc, #556]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c76a:	691b      	ldr	r3, [r3, #16]
 800c76c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c770:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c774:	d12e      	bne.n	800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800c776:	4b88      	ldr	r3, [pc, #544]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c778:	691b      	ldr	r3, [r3, #16]
 800c77a:	0a1b      	lsrs	r3, r3, #8
 800c77c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c780:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800c782:	69bb      	ldr	r3, [r7, #24]
 800c784:	68ba      	ldr	r2, [r7, #8]
 800c786:	fb03 f202 	mul.w	r2, r3, r2
 800c78a:	4b83      	ldr	r3, [pc, #524]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c78c:	691b      	ldr	r3, [r3, #16]
 800c78e:	091b      	lsrs	r3, r3, #4
 800c790:	f003 030f 	and.w	r3, r3, #15
 800c794:	3301      	adds	r3, #1
 800c796:	fbb2 f3f3 	udiv	r3, r2, r3
 800c79a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800c79c:	4b7e      	ldr	r3, [pc, #504]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c79e:	691b      	ldr	r3, [r3, #16]
 800c7a0:	0d5b      	lsrs	r3, r3, #21
 800c7a2:	f003 0303 	and.w	r3, r3, #3
 800c7a6:	3301      	adds	r3, #1
 800c7a8:	005b      	lsls	r3, r3, #1
 800c7aa:	69ba      	ldr	r2, [r7, #24]
 800c7ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800c7b0:	61fb      	str	r3, [r7, #28]
          break;
 800c7b2:	e00f      	b.n	800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800c7b4:	4b78      	ldr	r3, [pc, #480]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c7b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c7ba:	f003 0302 	and.w	r3, r3, #2
 800c7be:	2b02      	cmp	r3, #2
 800c7c0:	d10a      	bne.n	800c7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HSI48_VALUE;
 800c7c2:	4b76      	ldr	r3, [pc, #472]	; (800c99c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800c7c4:	61fb      	str	r3, [r7, #28]
          break;
 800c7c6:	e007      	b.n	800c7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 800c7c8:	bf00      	nop
 800c7ca:	e3e2      	b.n	800cf92 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800c7cc:	bf00      	nop
 800c7ce:	e3e0      	b.n	800cf92 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800c7d0:	bf00      	nop
 800c7d2:	e3de      	b.n	800cf92 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800c7d4:	bf00      	nop
 800c7d6:	e3dc      	b.n	800cf92 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800c7d8:	bf00      	nop
      break;
 800c7da:	e3da      	b.n	800cf92 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800c7dc:	4b6e      	ldr	r3, [pc, #440]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c7de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c7e2:	f003 0303 	and.w	r3, r3, #3
 800c7e6:	60fb      	str	r3, [r7, #12]
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	2b03      	cmp	r3, #3
 800c7ec:	d827      	bhi.n	800c83e <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 800c7ee:	a201      	add	r2, pc, #4	; (adr r2, 800c7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 800c7f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7f4:	0800c805 	.word	0x0800c805
 800c7f8:	0800c80d 	.word	0x0800c80d
 800c7fc:	0800c815 	.word	0x0800c815
 800c800:	0800c829 	.word	0x0800c829
          frequency = HAL_RCC_GetPCLK2Freq();
 800c804:	f7ff f87c 	bl	800b900 <HAL_RCC_GetPCLK2Freq>
 800c808:	61f8      	str	r0, [r7, #28]
          break;
 800c80a:	e01d      	b.n	800c848 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          frequency = HAL_RCC_GetSysClockFreq();
 800c80c:	f7fe ffca 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800c810:	61f8      	str	r0, [r7, #28]
          break;
 800c812:	e019      	b.n	800c848 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c814:	4b60      	ldr	r3, [pc, #384]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c81c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c820:	d10f      	bne.n	800c842 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = HSI_VALUE;
 800c822:	4b5f      	ldr	r3, [pc, #380]	; (800c9a0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800c824:	61fb      	str	r3, [r7, #28]
          break;
 800c826:	e00c      	b.n	800c842 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c828:	4b5b      	ldr	r3, [pc, #364]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c82a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c82e:	f003 0302 	and.w	r3, r3, #2
 800c832:	2b02      	cmp	r3, #2
 800c834:	d107      	bne.n	800c846 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = LSE_VALUE;
 800c836:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c83a:	61fb      	str	r3, [r7, #28]
          break;
 800c83c:	e003      	b.n	800c846 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          break;
 800c83e:	bf00      	nop
 800c840:	e3a8      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c842:	bf00      	nop
 800c844:	e3a6      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c846:	bf00      	nop
        break;
 800c848:	e3a4      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800c84a:	4b53      	ldr	r3, [pc, #332]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c84c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c850:	f003 030c 	and.w	r3, r3, #12
 800c854:	60fb      	str	r3, [r7, #12]
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	2b0c      	cmp	r3, #12
 800c85a:	d83a      	bhi.n	800c8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800c85c:	a201      	add	r2, pc, #4	; (adr r2, 800c864 <HAL_RCCEx_GetPeriphCLKFreq+0x700>)
 800c85e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c862:	bf00      	nop
 800c864:	0800c899 	.word	0x0800c899
 800c868:	0800c8d3 	.word	0x0800c8d3
 800c86c:	0800c8d3 	.word	0x0800c8d3
 800c870:	0800c8d3 	.word	0x0800c8d3
 800c874:	0800c8a1 	.word	0x0800c8a1
 800c878:	0800c8d3 	.word	0x0800c8d3
 800c87c:	0800c8d3 	.word	0x0800c8d3
 800c880:	0800c8d3 	.word	0x0800c8d3
 800c884:	0800c8a9 	.word	0x0800c8a9
 800c888:	0800c8d3 	.word	0x0800c8d3
 800c88c:	0800c8d3 	.word	0x0800c8d3
 800c890:	0800c8d3 	.word	0x0800c8d3
 800c894:	0800c8bd 	.word	0x0800c8bd
          frequency = HAL_RCC_GetPCLK1Freq();
 800c898:	f7ff f81c 	bl	800b8d4 <HAL_RCC_GetPCLK1Freq>
 800c89c:	61f8      	str	r0, [r7, #28]
          break;
 800c89e:	e01d      	b.n	800c8dc <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = HAL_RCC_GetSysClockFreq();
 800c8a0:	f7fe ff80 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800c8a4:	61f8      	str	r0, [r7, #28]
          break;
 800c8a6:	e019      	b.n	800c8dc <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c8a8:	4b3b      	ldr	r3, [pc, #236]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c8b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c8b4:	d10f      	bne.n	800c8d6 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = HSI_VALUE;
 800c8b6:	4b3a      	ldr	r3, [pc, #232]	; (800c9a0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800c8b8:	61fb      	str	r3, [r7, #28]
          break;
 800c8ba:	e00c      	b.n	800c8d6 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c8bc:	4b36      	ldr	r3, [pc, #216]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c8be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c8c2:	f003 0302 	and.w	r3, r3, #2
 800c8c6:	2b02      	cmp	r3, #2
 800c8c8:	d107      	bne.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x776>
            frequency = LSE_VALUE;
 800c8ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c8ce:	61fb      	str	r3, [r7, #28]
          break;
 800c8d0:	e003      	b.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x776>
          break;
 800c8d2:	bf00      	nop
 800c8d4:	e35e      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c8d6:	bf00      	nop
 800c8d8:	e35c      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c8da:	bf00      	nop
        break;
 800c8dc:	e35a      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800c8de:	4b2e      	ldr	r3, [pc, #184]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c8e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c8e4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800c8e8:	60fb      	str	r3, [r7, #12]
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	2b30      	cmp	r3, #48	; 0x30
 800c8ee:	d021      	beq.n	800c934 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	2b30      	cmp	r3, #48	; 0x30
 800c8f4:	d829      	bhi.n	800c94a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	2b20      	cmp	r3, #32
 800c8fa:	d011      	beq.n	800c920 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	2b20      	cmp	r3, #32
 800c900:	d823      	bhi.n	800c94a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d003      	beq.n	800c910 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	2b10      	cmp	r3, #16
 800c90c:	d004      	beq.n	800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 800c90e:	e01c      	b.n	800c94a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c910:	f7fe ffe0 	bl	800b8d4 <HAL_RCC_GetPCLK1Freq>
 800c914:	61f8      	str	r0, [r7, #28]
          break;
 800c916:	e01d      	b.n	800c954 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800c918:	f7fe ff44 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800c91c:	61f8      	str	r0, [r7, #28]
          break;
 800c91e:	e019      	b.n	800c954 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c920:	4b1d      	ldr	r3, [pc, #116]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c928:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c92c:	d10f      	bne.n	800c94e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = HSI_VALUE;
 800c92e:	4b1c      	ldr	r3, [pc, #112]	; (800c9a0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800c930:	61fb      	str	r3, [r7, #28]
          break;
 800c932:	e00c      	b.n	800c94e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c934:	4b18      	ldr	r3, [pc, #96]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c936:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c93a:	f003 0302 	and.w	r3, r3, #2
 800c93e:	2b02      	cmp	r3, #2
 800c940:	d107      	bne.n	800c952 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = LSE_VALUE;
 800c942:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c946:	61fb      	str	r3, [r7, #28]
          break;
 800c948:	e003      	b.n	800c952 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 800c94a:	bf00      	nop
 800c94c:	e322      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c94e:	bf00      	nop
 800c950:	e320      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c952:	bf00      	nop
        break;
 800c954:	e31e      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800c956:	4b10      	ldr	r3, [pc, #64]	; (800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c958:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c95c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800c960:	60fb      	str	r3, [r7, #12]
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	2bc0      	cmp	r3, #192	; 0xc0
 800c966:	d027      	beq.n	800c9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x854>
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	2bc0      	cmp	r3, #192	; 0xc0
 800c96c:	d82f      	bhi.n	800c9ce <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	2b80      	cmp	r3, #128	; 0x80
 800c972:	d017      	beq.n	800c9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	2b80      	cmp	r3, #128	; 0x80
 800c978:	d829      	bhi.n	800c9ce <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d003      	beq.n	800c988 <HAL_RCCEx_GetPeriphCLKFreq+0x824>
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	2b40      	cmp	r3, #64	; 0x40
 800c984:	d004      	beq.n	800c990 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          break;
 800c986:	e022      	b.n	800c9ce <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c988:	f7fe ffa4 	bl	800b8d4 <HAL_RCC_GetPCLK1Freq>
 800c98c:	61f8      	str	r0, [r7, #28]
          break;
 800c98e:	e023      	b.n	800c9d8 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
          frequency = HAL_RCC_GetSysClockFreq();
 800c990:	f7fe ff08 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800c994:	61f8      	str	r0, [r7, #28]
          break;
 800c996:	e01f      	b.n	800c9d8 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 800c998:	40021000 	.word	0x40021000
 800c99c:	02dc6c00 	.word	0x02dc6c00
 800c9a0:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c9a4:	4b9b      	ldr	r3, [pc, #620]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c9ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c9b0:	d10f      	bne.n	800c9d2 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = HSI_VALUE;
 800c9b2:	4b99      	ldr	r3, [pc, #612]	; (800cc18 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800c9b4:	61fb      	str	r3, [r7, #28]
          break;
 800c9b6:	e00c      	b.n	800c9d2 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c9b8:	4b96      	ldr	r3, [pc, #600]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800c9ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c9be:	f003 0302 	and.w	r3, r3, #2
 800c9c2:	2b02      	cmp	r3, #2
 800c9c4:	d107      	bne.n	800c9d6 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
            frequency = LSE_VALUE;
 800c9c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c9ca:	61fb      	str	r3, [r7, #28]
          break;
 800c9cc:	e003      	b.n	800c9d6 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
          break;
 800c9ce:	bf00      	nop
 800c9d0:	e2e0      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c9d2:	bf00      	nop
 800c9d4:	e2de      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c9d6:	bf00      	nop
        break;
 800c9d8:	e2dc      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800c9da:	4b8e      	ldr	r3, [pc, #568]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800c9dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c9e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c9e4:	60fb      	str	r3, [r7, #12]
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c9ec:	d025      	beq.n	800ca3a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c9f4:	d82c      	bhi.n	800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c9fc:	d013      	beq.n	800ca26 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ca04:	d824      	bhi.n	800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d004      	beq.n	800ca16 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca12:	d004      	beq.n	800ca1e <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 800ca14:	e01c      	b.n	800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 800ca16:	f7fe ff5d 	bl	800b8d4 <HAL_RCC_GetPCLK1Freq>
 800ca1a:	61f8      	str	r0, [r7, #28]
          break;
 800ca1c:	e01d      	b.n	800ca5a <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800ca1e:	f7fe fec1 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800ca22:	61f8      	str	r0, [r7, #28]
          break;
 800ca24:	e019      	b.n	800ca5a <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ca26:	4b7b      	ldr	r3, [pc, #492]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ca2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca32:	d10f      	bne.n	800ca54 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 800ca34:	4b78      	ldr	r3, [pc, #480]	; (800cc18 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800ca36:	61fb      	str	r3, [r7, #28]
          break;
 800ca38:	e00c      	b.n	800ca54 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800ca3a:	4b76      	ldr	r3, [pc, #472]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ca3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ca40:	f003 0302 	and.w	r3, r3, #2
 800ca44:	2b02      	cmp	r3, #2
 800ca46:	d107      	bne.n	800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
            frequency = LSE_VALUE;
 800ca48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ca4c:	61fb      	str	r3, [r7, #28]
          break;
 800ca4e:	e003      	b.n	800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          break;
 800ca50:	bf00      	nop
 800ca52:	e29f      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ca54:	bf00      	nop
 800ca56:	e29d      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ca58:	bf00      	nop
        break;
 800ca5a:	e29b      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800ca5c:	4b6d      	ldr	r3, [pc, #436]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ca5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca62:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ca66:	60fb      	str	r3, [r7, #12]
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ca6e:	d025      	beq.n	800cabc <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ca76:	d82c      	bhi.n	800cad2 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ca7e:	d013      	beq.n	800caa8 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ca86:	d824      	bhi.n	800cad2 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d004      	beq.n	800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca94:	d004      	beq.n	800caa0 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
          break;
 800ca96:	e01c      	b.n	800cad2 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800ca98:	f7fe ff1c 	bl	800b8d4 <HAL_RCC_GetPCLK1Freq>
 800ca9c:	61f8      	str	r0, [r7, #28]
          break;
 800ca9e:	e01d      	b.n	800cadc <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 800caa0:	f7fe fe80 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800caa4:	61f8      	str	r0, [r7, #28]
          break;
 800caa6:	e019      	b.n	800cadc <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800caa8:	4b5a      	ldr	r3, [pc, #360]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cab0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cab4:	d10f      	bne.n	800cad6 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = HSI_VALUE;
 800cab6:	4b58      	ldr	r3, [pc, #352]	; (800cc18 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800cab8:	61fb      	str	r3, [r7, #28]
          break;
 800caba:	e00c      	b.n	800cad6 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800cabc:	4b55      	ldr	r3, [pc, #340]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800cabe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cac2:	f003 0302 	and.w	r3, r3, #2
 800cac6:	2b02      	cmp	r3, #2
 800cac8:	d107      	bne.n	800cada <HAL_RCCEx_GetPeriphCLKFreq+0x976>
            frequency = LSE_VALUE;
 800caca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cace:	61fb      	str	r3, [r7, #28]
          break;
 800cad0:	e003      	b.n	800cada <HAL_RCCEx_GetPeriphCLKFreq+0x976>
          break;
 800cad2:	bf00      	nop
 800cad4:	e25e      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800cad6:	bf00      	nop
 800cad8:	e25c      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800cada:	bf00      	nop
        break;
 800cadc:	e25a      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800cade:	4b4d      	ldr	r3, [pc, #308]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800cae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cae4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cae8:	60fb      	str	r3, [r7, #12]
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800caf0:	d007      	beq.n	800cb02 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800caf8:	d12f      	bne.n	800cb5a <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800cafa:	f7fe fe53 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800cafe:	61f8      	str	r0, [r7, #28]
          break;
 800cb00:	e02e      	b.n	800cb60 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800cb02:	4b44      	ldr	r3, [pc, #272]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cb0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cb0e:	d126      	bne.n	800cb5e <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 800cb10:	4b40      	ldr	r3, [pc, #256]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800cb12:	691b      	ldr	r3, [r3, #16]
 800cb14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d020      	beq.n	800cb5e <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800cb1c:	4b3d      	ldr	r3, [pc, #244]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800cb1e:	691b      	ldr	r3, [r3, #16]
 800cb20:	0a1b      	lsrs	r3, r3, #8
 800cb22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb26:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800cb28:	69bb      	ldr	r3, [r7, #24]
 800cb2a:	68ba      	ldr	r2, [r7, #8]
 800cb2c:	fb03 f202 	mul.w	r2, r3, r2
 800cb30:	4b38      	ldr	r3, [pc, #224]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800cb32:	691b      	ldr	r3, [r3, #16]
 800cb34:	091b      	lsrs	r3, r3, #4
 800cb36:	f003 030f 	and.w	r3, r3, #15
 800cb3a:	3301      	adds	r3, #1
 800cb3c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb40:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800cb42:	4b34      	ldr	r3, [pc, #208]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800cb44:	691b      	ldr	r3, [r3, #16]
 800cb46:	0e5b      	lsrs	r3, r3, #25
 800cb48:	f003 0303 	and.w	r3, r3, #3
 800cb4c:	3301      	adds	r3, #1
 800cb4e:	005b      	lsls	r3, r3, #1
 800cb50:	69ba      	ldr	r2, [r7, #24]
 800cb52:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb56:	61fb      	str	r3, [r7, #28]
          break;
 800cb58:	e001      	b.n	800cb5e <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          break;
 800cb5a:	bf00      	nop
 800cb5c:	e21a      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800cb5e:	bf00      	nop
        break;
 800cb60:	e218      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800cb62:	4b2c      	ldr	r3, [pc, #176]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800cb64:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800cb68:	f003 0304 	and.w	r3, r3, #4
 800cb6c:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d103      	bne.n	800cb7c <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetPCLK2Freq();
 800cb74:	f7fe fec4 	bl	800b900 <HAL_RCC_GetPCLK2Freq>
 800cb78:	61f8      	str	r0, [r7, #28]
        break;
 800cb7a:	e20b      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          frequency = HAL_RCC_GetSysClockFreq();
 800cb7c:	f7fe fe12 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800cb80:	61f8      	str	r0, [r7, #28]
        break;
 800cb82:	e207      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 800cb84:	4b23      	ldr	r3, [pc, #140]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800cb86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800cb8a:	f003 0318 	and.w	r3, r3, #24
 800cb8e:	60fb      	str	r3, [r7, #12]
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	2b10      	cmp	r3, #16
 800cb94:	d010      	beq.n	800cbb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa54>
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	2b10      	cmp	r3, #16
 800cb9a:	d834      	bhi.n	800cc06 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d003      	beq.n	800cbaa <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	2b08      	cmp	r3, #8
 800cba6:	d024      	beq.n	800cbf2 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
          break;
 800cba8:	e02d      	b.n	800cc06 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800cbaa:	69b9      	ldr	r1, [r7, #24]
 800cbac:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800cbb0:	f000 fbe2 	bl	800d378 <RCCEx_GetSAIxPeriphCLKFreq>
 800cbb4:	61f8      	str	r0, [r7, #28]
          break;
 800cbb6:	e02b      	b.n	800cc10 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800cbb8:	4b16      	ldr	r3, [pc, #88]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	f003 0302 	and.w	r3, r3, #2
 800cbc0:	2b02      	cmp	r3, #2
 800cbc2:	d122      	bne.n	800cc0a <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800cbc4:	4b13      	ldr	r3, [pc, #76]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	f003 0308 	and.w	r3, r3, #8
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d005      	beq.n	800cbdc <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 800cbd0:	4b10      	ldr	r3, [pc, #64]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	091b      	lsrs	r3, r3, #4
 800cbd6:	f003 030f 	and.w	r3, r3, #15
 800cbda:	e005      	b.n	800cbe8 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 800cbdc:	4b0d      	ldr	r3, [pc, #52]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800cbde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cbe2:	0a1b      	lsrs	r3, r3, #8
 800cbe4:	f003 030f 	and.w	r3, r3, #15
 800cbe8:	4a0c      	ldr	r2, [pc, #48]	; (800cc1c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800cbea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cbee:	61fb      	str	r3, [r7, #28]
          break;
 800cbf0:	e00b      	b.n	800cc0a <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cbf2:	4b08      	ldr	r3, [pc, #32]	; (800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cbfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cbfe:	d106      	bne.n	800cc0e <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 800cc00:	4b05      	ldr	r3, [pc, #20]	; (800cc18 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800cc02:	61fb      	str	r3, [r7, #28]
          break;
 800cc04:	e003      	b.n	800cc0e <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          break;
 800cc06:	bf00      	nop
 800cc08:	e1c4      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800cc0a:	bf00      	nop
 800cc0c:	e1c2      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800cc0e:	bf00      	nop
        break;
 800cc10:	e1c0      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 800cc12:	bf00      	nop
 800cc14:	40021000 	.word	0x40021000
 800cc18:	00f42400 	.word	0x00f42400
 800cc1c:	0801d1a0 	.word	0x0801d1a0
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800cc20:	4b96      	ldr	r3, [pc, #600]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800cc22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cc26:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800cc2a:	60fb      	str	r3, [r7, #12]
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cc32:	d013      	beq.n	800cc5c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cc3a:	d819      	bhi.n	800cc70 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d004      	beq.n	800cc4c <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cc48:	d004      	beq.n	800cc54 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
          break;
 800cc4a:	e011      	b.n	800cc70 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          frequency = HAL_RCC_GetPCLK1Freq();
 800cc4c:	f7fe fe42 	bl	800b8d4 <HAL_RCC_GetPCLK1Freq>
 800cc50:	61f8      	str	r0, [r7, #28]
          break;
 800cc52:	e010      	b.n	800cc76 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          frequency = HAL_RCC_GetSysClockFreq();
 800cc54:	f7fe fda6 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800cc58:	61f8      	str	r0, [r7, #28]
          break;
 800cc5a:	e00c      	b.n	800cc76 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cc5c:	4b87      	ldr	r3, [pc, #540]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cc64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cc68:	d104      	bne.n	800cc74 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
            frequency = HSI_VALUE;
 800cc6a:	4b85      	ldr	r3, [pc, #532]	; (800ce80 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800cc6c:	61fb      	str	r3, [r7, #28]
          break;
 800cc6e:	e001      	b.n	800cc74 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
          break;
 800cc70:	bf00      	nop
 800cc72:	e18f      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800cc74:	bf00      	nop
        break;
 800cc76:	e18d      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800cc78:	4b80      	ldr	r3, [pc, #512]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800cc7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cc7e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800cc82:	60fb      	str	r3, [r7, #12]
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cc8a:	d013      	beq.n	800ccb4 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cc92:	d819      	bhi.n	800ccc8 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d004      	beq.n	800cca4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cca0:	d004      	beq.n	800ccac <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 800cca2:	e011      	b.n	800ccc8 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = HAL_RCC_GetPCLK1Freq();
 800cca4:	f7fe fe16 	bl	800b8d4 <HAL_RCC_GetPCLK1Freq>
 800cca8:	61f8      	str	r0, [r7, #28]
          break;
 800ccaa:	e010      	b.n	800ccce <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetSysClockFreq();
 800ccac:	f7fe fd7a 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800ccb0:	61f8      	str	r0, [r7, #28]
          break;
 800ccb2:	e00c      	b.n	800ccce <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ccb4:	4b71      	ldr	r3, [pc, #452]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ccbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ccc0:	d104      	bne.n	800cccc <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
            frequency = HSI_VALUE;
 800ccc2:	4b6f      	ldr	r3, [pc, #444]	; (800ce80 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800ccc4:	61fb      	str	r3, [r7, #28]
          break;
 800ccc6:	e001      	b.n	800cccc <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          break;
 800ccc8:	bf00      	nop
 800ccca:	e163      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800cccc:	bf00      	nop
        break;
 800ccce:	e161      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800ccd0:	4b6a      	ldr	r3, [pc, #424]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800ccd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ccd6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800ccda:	60fb      	str	r3, [r7, #12]
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cce2:	d013      	beq.n	800cd0c <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ccea:	d819      	bhi.n	800cd20 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d004      	beq.n	800ccfc <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ccf8:	d004      	beq.n	800cd04 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
          break;
 800ccfa:	e011      	b.n	800cd20 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          frequency = HAL_RCC_GetPCLK1Freq();
 800ccfc:	f7fe fdea 	bl	800b8d4 <HAL_RCC_GetPCLK1Freq>
 800cd00:	61f8      	str	r0, [r7, #28]
          break;
 800cd02:	e010      	b.n	800cd26 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          frequency = HAL_RCC_GetSysClockFreq();
 800cd04:	f7fe fd4e 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800cd08:	61f8      	str	r0, [r7, #28]
          break;
 800cd0a:	e00c      	b.n	800cd26 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cd0c:	4b5b      	ldr	r3, [pc, #364]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cd14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cd18:	d104      	bne.n	800cd24 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
            frequency = HSI_VALUE;
 800cd1a:	4b59      	ldr	r3, [pc, #356]	; (800ce80 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800cd1c:	61fb      	str	r3, [r7, #28]
          break;
 800cd1e:	e001      	b.n	800cd24 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
          break;
 800cd20:	bf00      	nop
 800cd22:	e137      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800cd24:	bf00      	nop
        break;
 800cd26:	e135      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800cd28:	4b54      	ldr	r3, [pc, #336]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800cd2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800cd2e:	f003 0303 	and.w	r3, r3, #3
 800cd32:	60fb      	str	r3, [r7, #12]
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	2b02      	cmp	r3, #2
 800cd38:	d011      	beq.n	800cd5e <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	2b02      	cmp	r3, #2
 800cd3e:	d818      	bhi.n	800cd72 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d003      	beq.n	800cd4e <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	2b01      	cmp	r3, #1
 800cd4a:	d004      	beq.n	800cd56 <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
          break;
 800cd4c:	e011      	b.n	800cd72 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800cd4e:	f7fe fdc1 	bl	800b8d4 <HAL_RCC_GetPCLK1Freq>
 800cd52:	61f8      	str	r0, [r7, #28]
          break;
 800cd54:	e010      	b.n	800cd78 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = HAL_RCC_GetSysClockFreq();
 800cd56:	f7fe fd25 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800cd5a:	61f8      	str	r0, [r7, #28]
          break;
 800cd5c:	e00c      	b.n	800cd78 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cd5e:	4b47      	ldr	r3, [pc, #284]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cd66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cd6a:	d104      	bne.n	800cd76 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
            frequency = HSI_VALUE;
 800cd6c:	4b44      	ldr	r3, [pc, #272]	; (800ce80 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800cd6e:	61fb      	str	r3, [r7, #28]
          break;
 800cd70:	e001      	b.n	800cd76 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
          break;
 800cd72:	bf00      	nop
 800cd74:	e10e      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800cd76:	bf00      	nop
        break;
 800cd78:	e10c      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800cd7a:	4b40      	ldr	r3, [pc, #256]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800cd7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cd80:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800cd84:	60fb      	str	r3, [r7, #12]
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800cd8c:	d02c      	beq.n	800cde8 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800cd94:	d833      	bhi.n	800cdfe <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800cd9c:	d01a      	beq.n	800cdd4 <HAL_RCCEx_GetPeriphCLKFreq+0xc70>
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800cda4:	d82b      	bhi.n	800cdfe <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d004      	beq.n	800cdb6 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800cdb2:	d004      	beq.n	800cdbe <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
          break;
 800cdb4:	e023      	b.n	800cdfe <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800cdb6:	f7fe fd8d 	bl	800b8d4 <HAL_RCC_GetPCLK1Freq>
 800cdba:	61f8      	str	r0, [r7, #28]
          break;
 800cdbc:	e026      	b.n	800ce0c <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800cdbe:	4b2f      	ldr	r3, [pc, #188]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800cdc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cdc4:	f003 0302 	and.w	r3, r3, #2
 800cdc8:	2b02      	cmp	r3, #2
 800cdca:	d11a      	bne.n	800ce02 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
              frequency = LSI_VALUE;
 800cdcc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800cdd0:	61fb      	str	r3, [r7, #28]
          break;
 800cdd2:	e016      	b.n	800ce02 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cdd4:	4b29      	ldr	r3, [pc, #164]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cddc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cde0:	d111      	bne.n	800ce06 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = HSI_VALUE;
 800cde2:	4b27      	ldr	r3, [pc, #156]	; (800ce80 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800cde4:	61fb      	str	r3, [r7, #28]
          break;
 800cde6:	e00e      	b.n	800ce06 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800cde8:	4b24      	ldr	r3, [pc, #144]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800cdea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cdee:	f003 0302 	and.w	r3, r3, #2
 800cdf2:	2b02      	cmp	r3, #2
 800cdf4:	d109      	bne.n	800ce0a <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
            frequency = LSE_VALUE;
 800cdf6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cdfa:	61fb      	str	r3, [r7, #28]
          break;
 800cdfc:	e005      	b.n	800ce0a <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
          break;
 800cdfe:	bf00      	nop
 800ce00:	e0c8      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ce02:	bf00      	nop
 800ce04:	e0c6      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ce06:	bf00      	nop
 800ce08:	e0c4      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ce0a:	bf00      	nop
        break;
 800ce0c:	e0c2      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800ce0e:	4b1b      	ldr	r3, [pc, #108]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800ce10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ce14:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800ce18:	60fb      	str	r3, [r7, #12]
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ce20:	d030      	beq.n	800ce84 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ce28:	d837      	bhi.n	800ce9a <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ce30:	d01a      	beq.n	800ce68 <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ce38:	d82f      	bhi.n	800ce9a <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d004      	beq.n	800ce4a <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ce46:	d004      	beq.n	800ce52 <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
          break;
 800ce48:	e027      	b.n	800ce9a <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          frequency = HAL_RCC_GetPCLK1Freq();
 800ce4a:	f7fe fd43 	bl	800b8d4 <HAL_RCC_GetPCLK1Freq>
 800ce4e:	61f8      	str	r0, [r7, #28]
          break;
 800ce50:	e02a      	b.n	800cea8 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800ce52:	4b0a      	ldr	r3, [pc, #40]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800ce54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ce58:	f003 0302 	and.w	r3, r3, #2
 800ce5c:	2b02      	cmp	r3, #2
 800ce5e:	d11e      	bne.n	800ce9e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = LSI_VALUE;
 800ce60:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800ce64:	61fb      	str	r3, [r7, #28]
          break;
 800ce66:	e01a      	b.n	800ce9e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ce68:	4b04      	ldr	r3, [pc, #16]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ce70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ce74:	d115      	bne.n	800cea2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = HSI_VALUE;
 800ce76:	4b02      	ldr	r3, [pc, #8]	; (800ce80 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800ce78:	61fb      	str	r3, [r7, #28]
          break;
 800ce7a:	e012      	b.n	800cea2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800ce7c:	40021000 	.word	0x40021000
 800ce80:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800ce84:	4b46      	ldr	r3, [pc, #280]	; (800cfa0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800ce86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ce8a:	f003 0302 	and.w	r3, r3, #2
 800ce8e:	2b02      	cmp	r3, #2
 800ce90:	d109      	bne.n	800cea6 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
            frequency = LSE_VALUE;
 800ce92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ce96:	61fb      	str	r3, [r7, #28]
          break;
 800ce98:	e005      	b.n	800cea6 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
          break;
 800ce9a:	bf00      	nop
 800ce9c:	e07a      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ce9e:	bf00      	nop
 800cea0:	e078      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800cea2:	bf00      	nop
 800cea4:	e076      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800cea6:	bf00      	nop
        break;
 800cea8:	e074      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800ceaa:	4b3d      	ldr	r3, [pc, #244]	; (800cfa0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800ceac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ceb0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800ceb4:	60fb      	str	r3, [r7, #12]
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cebc:	d02c      	beq.n	800cf18 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cec4:	d855      	bhi.n	800cf72 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d004      	beq.n	800ced6 <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ced2:	d004      	beq.n	800cede <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
          break;
 800ced4:	e04d      	b.n	800cf72 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          frequency = HAL_RCC_GetSysClockFreq();
 800ced6:	f7fe fc65 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 800ceda:	61f8      	str	r0, [r7, #28]
          break;
 800cedc:	e04e      	b.n	800cf7c <HAL_RCCEx_GetPeriphCLKFreq+0xe18>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800cede:	4b30      	ldr	r3, [pc, #192]	; (800cfa0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	f003 0302 	and.w	r3, r3, #2
 800cee6:	2b02      	cmp	r3, #2
 800cee8:	d145      	bne.n	800cf76 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800ceea:	4b2d      	ldr	r3, [pc, #180]	; (800cfa0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	f003 0308 	and.w	r3, r3, #8
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d005      	beq.n	800cf02 <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 800cef6:	4b2a      	ldr	r3, [pc, #168]	; (800cfa0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	091b      	lsrs	r3, r3, #4
 800cefc:	f003 030f 	and.w	r3, r3, #15
 800cf00:	e005      	b.n	800cf0e <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
 800cf02:	4b27      	ldr	r3, [pc, #156]	; (800cfa0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800cf04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cf08:	0a1b      	lsrs	r3, r3, #8
 800cf0a:	f003 030f 	and.w	r3, r3, #15
 800cf0e:	4a25      	ldr	r2, [pc, #148]	; (800cfa4 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>)
 800cf10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf14:	61fb      	str	r3, [r7, #28]
          break;
 800cf16:	e02e      	b.n	800cf76 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800cf18:	4b21      	ldr	r3, [pc, #132]	; (800cfa0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cf20:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cf24:	d129      	bne.n	800cf7a <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800cf26:	4b1e      	ldr	r3, [pc, #120]	; (800cfa0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800cf28:	68db      	ldr	r3, [r3, #12]
 800cf2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cf2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cf32:	d122      	bne.n	800cf7a <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800cf34:	4b1a      	ldr	r3, [pc, #104]	; (800cfa0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800cf36:	68db      	ldr	r3, [r3, #12]
 800cf38:	0a1b      	lsrs	r3, r3, #8
 800cf3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cf3e:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800cf40:	69bb      	ldr	r3, [r7, #24]
 800cf42:	68ba      	ldr	r2, [r7, #8]
 800cf44:	fb03 f202 	mul.w	r2, r3, r2
 800cf48:	4b15      	ldr	r3, [pc, #84]	; (800cfa0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800cf4a:	68db      	ldr	r3, [r3, #12]
 800cf4c:	091b      	lsrs	r3, r3, #4
 800cf4e:	f003 030f 	and.w	r3, r3, #15
 800cf52:	3301      	adds	r3, #1
 800cf54:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf58:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800cf5a:	4b11      	ldr	r3, [pc, #68]	; (800cfa0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800cf5c:	68db      	ldr	r3, [r3, #12]
 800cf5e:	0d5b      	lsrs	r3, r3, #21
 800cf60:	f003 0303 	and.w	r3, r3, #3
 800cf64:	3301      	adds	r3, #1
 800cf66:	005b      	lsls	r3, r3, #1
 800cf68:	69ba      	ldr	r2, [r7, #24]
 800cf6a:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf6e:	61fb      	str	r3, [r7, #28]
          break;
 800cf70:	e003      	b.n	800cf7a <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          break;
 800cf72:	bf00      	nop
 800cf74:	e00e      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800cf76:	bf00      	nop
 800cf78:	e00c      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800cf7a:	bf00      	nop
        break;
 800cf7c:	e00a      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800cf7e:	bf00      	nop
 800cf80:	e008      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800cf82:	bf00      	nop
 800cf84:	e006      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800cf86:	bf00      	nop
 800cf88:	e004      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800cf8a:	bf00      	nop
 800cf8c:	e002      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800cf8e:	bf00      	nop
 800cf90:	e000      	b.n	800cf94 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800cf92:	bf00      	nop
    }
  }

  return(frequency);
 800cf94:	69fb      	ldr	r3, [r7, #28]
}
 800cf96:	4618      	mov	r0, r3
 800cf98:	3720      	adds	r7, #32
 800cf9a:	46bd      	mov	sp, r7
 800cf9c:	bd80      	pop	{r7, pc}
 800cf9e:	bf00      	nop
 800cfa0:	40021000 	.word	0x40021000
 800cfa4:	0801d1a0 	.word	0x0801d1a0

0800cfa8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b084      	sub	sp, #16
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
 800cfb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800cfb6:	4b72      	ldr	r3, [pc, #456]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800cfb8:	68db      	ldr	r3, [r3, #12]
 800cfba:	f003 0303 	and.w	r3, r3, #3
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d00e      	beq.n	800cfe0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800cfc2:	4b6f      	ldr	r3, [pc, #444]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800cfc4:	68db      	ldr	r3, [r3, #12]
 800cfc6:	f003 0203 	and.w	r2, r3, #3
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	429a      	cmp	r2, r3
 800cfd0:	d103      	bne.n	800cfda <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
       ||
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d142      	bne.n	800d060 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800cfda:	2301      	movs	r3, #1
 800cfdc:	73fb      	strb	r3, [r7, #15]
 800cfde:	e03f      	b.n	800d060 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	2b03      	cmp	r3, #3
 800cfe6:	d018      	beq.n	800d01a <RCCEx_PLLSAI1_Config+0x72>
 800cfe8:	2b03      	cmp	r3, #3
 800cfea:	d825      	bhi.n	800d038 <RCCEx_PLLSAI1_Config+0x90>
 800cfec:	2b01      	cmp	r3, #1
 800cfee:	d002      	beq.n	800cff6 <RCCEx_PLLSAI1_Config+0x4e>
 800cff0:	2b02      	cmp	r3, #2
 800cff2:	d009      	beq.n	800d008 <RCCEx_PLLSAI1_Config+0x60>
 800cff4:	e020      	b.n	800d038 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800cff6:	4b62      	ldr	r3, [pc, #392]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	f003 0302 	and.w	r3, r3, #2
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d11d      	bne.n	800d03e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800d002:	2301      	movs	r3, #1
 800d004:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d006:	e01a      	b.n	800d03e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800d008:	4b5d      	ldr	r3, [pc, #372]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d010:	2b00      	cmp	r3, #0
 800d012:	d116      	bne.n	800d042 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800d014:	2301      	movs	r3, #1
 800d016:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d018:	e013      	b.n	800d042 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800d01a:	4b59      	ldr	r3, [pc, #356]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d022:	2b00      	cmp	r3, #0
 800d024:	d10f      	bne.n	800d046 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800d026:	4b56      	ldr	r3, [pc, #344]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d109      	bne.n	800d046 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800d032:	2301      	movs	r3, #1
 800d034:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d036:	e006      	b.n	800d046 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800d038:	2301      	movs	r3, #1
 800d03a:	73fb      	strb	r3, [r7, #15]
      break;
 800d03c:	e004      	b.n	800d048 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800d03e:	bf00      	nop
 800d040:	e002      	b.n	800d048 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800d042:	bf00      	nop
 800d044:	e000      	b.n	800d048 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800d046:	bf00      	nop
    }

    if(status == HAL_OK)
 800d048:	7bfb      	ldrb	r3, [r7, #15]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d108      	bne.n	800d060 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800d04e:	4b4c      	ldr	r3, [pc, #304]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d050:	68db      	ldr	r3, [r3, #12]
 800d052:	f023 0203 	bic.w	r2, r3, #3
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	4949      	ldr	r1, [pc, #292]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d05c:	4313      	orrs	r3, r2
 800d05e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800d060:	7bfb      	ldrb	r3, [r7, #15]
 800d062:	2b00      	cmp	r3, #0
 800d064:	f040 8086 	bne.w	800d174 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800d068:	4b45      	ldr	r3, [pc, #276]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	4a44      	ldr	r2, [pc, #272]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d06e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d072:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d074:	f7fa fa82 	bl	800757c <HAL_GetTick>
 800d078:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800d07a:	e009      	b.n	800d090 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d07c:	f7fa fa7e 	bl	800757c <HAL_GetTick>
 800d080:	4602      	mov	r2, r0
 800d082:	68bb      	ldr	r3, [r7, #8]
 800d084:	1ad3      	subs	r3, r2, r3
 800d086:	2b02      	cmp	r3, #2
 800d088:	d902      	bls.n	800d090 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800d08a:	2303      	movs	r3, #3
 800d08c:	73fb      	strb	r3, [r7, #15]
        break;
 800d08e:	e005      	b.n	800d09c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800d090:	4b3b      	ldr	r3, [pc, #236]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d1ef      	bne.n	800d07c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800d09c:	7bfb      	ldrb	r3, [r7, #15]
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d168      	bne.n	800d174 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800d0a2:	683b      	ldr	r3, [r7, #0]
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d113      	bne.n	800d0d0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d0a8:	4b35      	ldr	r3, [pc, #212]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d0aa:	691a      	ldr	r2, [r3, #16]
 800d0ac:	4b35      	ldr	r3, [pc, #212]	; (800d184 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d0ae:	4013      	ands	r3, r2
 800d0b0:	687a      	ldr	r2, [r7, #4]
 800d0b2:	6892      	ldr	r2, [r2, #8]
 800d0b4:	0211      	lsls	r1, r2, #8
 800d0b6:	687a      	ldr	r2, [r7, #4]
 800d0b8:	68d2      	ldr	r2, [r2, #12]
 800d0ba:	06d2      	lsls	r2, r2, #27
 800d0bc:	4311      	orrs	r1, r2
 800d0be:	687a      	ldr	r2, [r7, #4]
 800d0c0:	6852      	ldr	r2, [r2, #4]
 800d0c2:	3a01      	subs	r2, #1
 800d0c4:	0112      	lsls	r2, r2, #4
 800d0c6:	430a      	orrs	r2, r1
 800d0c8:	492d      	ldr	r1, [pc, #180]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d0ca:	4313      	orrs	r3, r2
 800d0cc:	610b      	str	r3, [r1, #16]
 800d0ce:	e02d      	b.n	800d12c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800d0d0:	683b      	ldr	r3, [r7, #0]
 800d0d2:	2b01      	cmp	r3, #1
 800d0d4:	d115      	bne.n	800d102 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d0d6:	4b2a      	ldr	r3, [pc, #168]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d0d8:	691a      	ldr	r2, [r3, #16]
 800d0da:	4b2b      	ldr	r3, [pc, #172]	; (800d188 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d0dc:	4013      	ands	r3, r2
 800d0de:	687a      	ldr	r2, [r7, #4]
 800d0e0:	6892      	ldr	r2, [r2, #8]
 800d0e2:	0211      	lsls	r1, r2, #8
 800d0e4:	687a      	ldr	r2, [r7, #4]
 800d0e6:	6912      	ldr	r2, [r2, #16]
 800d0e8:	0852      	lsrs	r2, r2, #1
 800d0ea:	3a01      	subs	r2, #1
 800d0ec:	0552      	lsls	r2, r2, #21
 800d0ee:	4311      	orrs	r1, r2
 800d0f0:	687a      	ldr	r2, [r7, #4]
 800d0f2:	6852      	ldr	r2, [r2, #4]
 800d0f4:	3a01      	subs	r2, #1
 800d0f6:	0112      	lsls	r2, r2, #4
 800d0f8:	430a      	orrs	r2, r1
 800d0fa:	4921      	ldr	r1, [pc, #132]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d0fc:	4313      	orrs	r3, r2
 800d0fe:	610b      	str	r3, [r1, #16]
 800d100:	e014      	b.n	800d12c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d102:	4b1f      	ldr	r3, [pc, #124]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d104:	691a      	ldr	r2, [r3, #16]
 800d106:	4b21      	ldr	r3, [pc, #132]	; (800d18c <RCCEx_PLLSAI1_Config+0x1e4>)
 800d108:	4013      	ands	r3, r2
 800d10a:	687a      	ldr	r2, [r7, #4]
 800d10c:	6892      	ldr	r2, [r2, #8]
 800d10e:	0211      	lsls	r1, r2, #8
 800d110:	687a      	ldr	r2, [r7, #4]
 800d112:	6952      	ldr	r2, [r2, #20]
 800d114:	0852      	lsrs	r2, r2, #1
 800d116:	3a01      	subs	r2, #1
 800d118:	0652      	lsls	r2, r2, #25
 800d11a:	4311      	orrs	r1, r2
 800d11c:	687a      	ldr	r2, [r7, #4]
 800d11e:	6852      	ldr	r2, [r2, #4]
 800d120:	3a01      	subs	r2, #1
 800d122:	0112      	lsls	r2, r2, #4
 800d124:	430a      	orrs	r2, r1
 800d126:	4916      	ldr	r1, [pc, #88]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d128:	4313      	orrs	r3, r2
 800d12a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800d12c:	4b14      	ldr	r3, [pc, #80]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	4a13      	ldr	r2, [pc, #76]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d132:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d136:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d138:	f7fa fa20 	bl	800757c <HAL_GetTick>
 800d13c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800d13e:	e009      	b.n	800d154 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d140:	f7fa fa1c 	bl	800757c <HAL_GetTick>
 800d144:	4602      	mov	r2, r0
 800d146:	68bb      	ldr	r3, [r7, #8]
 800d148:	1ad3      	subs	r3, r2, r3
 800d14a:	2b02      	cmp	r3, #2
 800d14c:	d902      	bls.n	800d154 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800d14e:	2303      	movs	r3, #3
 800d150:	73fb      	strb	r3, [r7, #15]
          break;
 800d152:	e005      	b.n	800d160 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800d154:	4b0a      	ldr	r3, [pc, #40]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d0ef      	beq.n	800d140 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800d160:	7bfb      	ldrb	r3, [r7, #15]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d106      	bne.n	800d174 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800d166:	4b06      	ldr	r3, [pc, #24]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d168:	691a      	ldr	r2, [r3, #16]
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	699b      	ldr	r3, [r3, #24]
 800d16e:	4904      	ldr	r1, [pc, #16]	; (800d180 <RCCEx_PLLSAI1_Config+0x1d8>)
 800d170:	4313      	orrs	r3, r2
 800d172:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800d174:	7bfb      	ldrb	r3, [r7, #15]
}
 800d176:	4618      	mov	r0, r3
 800d178:	3710      	adds	r7, #16
 800d17a:	46bd      	mov	sp, r7
 800d17c:	bd80      	pop	{r7, pc}
 800d17e:	bf00      	nop
 800d180:	40021000 	.word	0x40021000
 800d184:	07ff800f 	.word	0x07ff800f
 800d188:	ff9f800f 	.word	0xff9f800f
 800d18c:	f9ff800f 	.word	0xf9ff800f

0800d190 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800d190:	b580      	push	{r7, lr}
 800d192:	b084      	sub	sp, #16
 800d194:	af00      	add	r7, sp, #0
 800d196:	6078      	str	r0, [r7, #4]
 800d198:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d19a:	2300      	movs	r3, #0
 800d19c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800d19e:	4b72      	ldr	r3, [pc, #456]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d1a0:	68db      	ldr	r3, [r3, #12]
 800d1a2:	f003 0303 	and.w	r3, r3, #3
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d00e      	beq.n	800d1c8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800d1aa:	4b6f      	ldr	r3, [pc, #444]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d1ac:	68db      	ldr	r3, [r3, #12]
 800d1ae:	f003 0203 	and.w	r2, r3, #3
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	429a      	cmp	r2, r3
 800d1b8:	d103      	bne.n	800d1c2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
       ||
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d142      	bne.n	800d248 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800d1c2:	2301      	movs	r3, #1
 800d1c4:	73fb      	strb	r3, [r7, #15]
 800d1c6:	e03f      	b.n	800d248 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	2b03      	cmp	r3, #3
 800d1ce:	d018      	beq.n	800d202 <RCCEx_PLLSAI2_Config+0x72>
 800d1d0:	2b03      	cmp	r3, #3
 800d1d2:	d825      	bhi.n	800d220 <RCCEx_PLLSAI2_Config+0x90>
 800d1d4:	2b01      	cmp	r3, #1
 800d1d6:	d002      	beq.n	800d1de <RCCEx_PLLSAI2_Config+0x4e>
 800d1d8:	2b02      	cmp	r3, #2
 800d1da:	d009      	beq.n	800d1f0 <RCCEx_PLLSAI2_Config+0x60>
 800d1dc:	e020      	b.n	800d220 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800d1de:	4b62      	ldr	r3, [pc, #392]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	f003 0302 	and.w	r3, r3, #2
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d11d      	bne.n	800d226 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800d1ea:	2301      	movs	r3, #1
 800d1ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d1ee:	e01a      	b.n	800d226 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800d1f0:	4b5d      	ldr	r3, [pc, #372]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d116      	bne.n	800d22a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800d1fc:	2301      	movs	r3, #1
 800d1fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d200:	e013      	b.n	800d22a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800d202:	4b59      	ldr	r3, [pc, #356]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d10f      	bne.n	800d22e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800d20e:	4b56      	ldr	r3, [pc, #344]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d216:	2b00      	cmp	r3, #0
 800d218:	d109      	bne.n	800d22e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800d21a:	2301      	movs	r3, #1
 800d21c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d21e:	e006      	b.n	800d22e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800d220:	2301      	movs	r3, #1
 800d222:	73fb      	strb	r3, [r7, #15]
      break;
 800d224:	e004      	b.n	800d230 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800d226:	bf00      	nop
 800d228:	e002      	b.n	800d230 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800d22a:	bf00      	nop
 800d22c:	e000      	b.n	800d230 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800d22e:	bf00      	nop
    }

    if(status == HAL_OK)
 800d230:	7bfb      	ldrb	r3, [r7, #15]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d108      	bne.n	800d248 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800d236:	4b4c      	ldr	r3, [pc, #304]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d238:	68db      	ldr	r3, [r3, #12]
 800d23a:	f023 0203 	bic.w	r2, r3, #3
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	4949      	ldr	r1, [pc, #292]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d244:	4313      	orrs	r3, r2
 800d246:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800d248:	7bfb      	ldrb	r3, [r7, #15]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	f040 8086 	bne.w	800d35c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800d250:	4b45      	ldr	r3, [pc, #276]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	4a44      	ldr	r2, [pc, #272]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d256:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d25a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d25c:	f7fa f98e 	bl	800757c <HAL_GetTick>
 800d260:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800d262:	e009      	b.n	800d278 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800d264:	f7fa f98a 	bl	800757c <HAL_GetTick>
 800d268:	4602      	mov	r2, r0
 800d26a:	68bb      	ldr	r3, [r7, #8]
 800d26c:	1ad3      	subs	r3, r2, r3
 800d26e:	2b02      	cmp	r3, #2
 800d270:	d902      	bls.n	800d278 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800d272:	2303      	movs	r3, #3
 800d274:	73fb      	strb	r3, [r7, #15]
        break;
 800d276:	e005      	b.n	800d284 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800d278:	4b3b      	ldr	r3, [pc, #236]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d280:	2b00      	cmp	r3, #0
 800d282:	d1ef      	bne.n	800d264 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800d284:	7bfb      	ldrb	r3, [r7, #15]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d168      	bne.n	800d35c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800d28a:	683b      	ldr	r3, [r7, #0]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d113      	bne.n	800d2b8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800d290:	4b35      	ldr	r3, [pc, #212]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d292:	695a      	ldr	r2, [r3, #20]
 800d294:	4b35      	ldr	r3, [pc, #212]	; (800d36c <RCCEx_PLLSAI2_Config+0x1dc>)
 800d296:	4013      	ands	r3, r2
 800d298:	687a      	ldr	r2, [r7, #4]
 800d29a:	6892      	ldr	r2, [r2, #8]
 800d29c:	0211      	lsls	r1, r2, #8
 800d29e:	687a      	ldr	r2, [r7, #4]
 800d2a0:	68d2      	ldr	r2, [r2, #12]
 800d2a2:	06d2      	lsls	r2, r2, #27
 800d2a4:	4311      	orrs	r1, r2
 800d2a6:	687a      	ldr	r2, [r7, #4]
 800d2a8:	6852      	ldr	r2, [r2, #4]
 800d2aa:	3a01      	subs	r2, #1
 800d2ac:	0112      	lsls	r2, r2, #4
 800d2ae:	430a      	orrs	r2, r1
 800d2b0:	492d      	ldr	r1, [pc, #180]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d2b2:	4313      	orrs	r3, r2
 800d2b4:	614b      	str	r3, [r1, #20]
 800d2b6:	e02d      	b.n	800d314 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	2b01      	cmp	r3, #1
 800d2bc:	d115      	bne.n	800d2ea <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800d2be:	4b2a      	ldr	r3, [pc, #168]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d2c0:	695a      	ldr	r2, [r3, #20]
 800d2c2:	4b2b      	ldr	r3, [pc, #172]	; (800d370 <RCCEx_PLLSAI2_Config+0x1e0>)
 800d2c4:	4013      	ands	r3, r2
 800d2c6:	687a      	ldr	r2, [r7, #4]
 800d2c8:	6892      	ldr	r2, [r2, #8]
 800d2ca:	0211      	lsls	r1, r2, #8
 800d2cc:	687a      	ldr	r2, [r7, #4]
 800d2ce:	6912      	ldr	r2, [r2, #16]
 800d2d0:	0852      	lsrs	r2, r2, #1
 800d2d2:	3a01      	subs	r2, #1
 800d2d4:	0552      	lsls	r2, r2, #21
 800d2d6:	4311      	orrs	r1, r2
 800d2d8:	687a      	ldr	r2, [r7, #4]
 800d2da:	6852      	ldr	r2, [r2, #4]
 800d2dc:	3a01      	subs	r2, #1
 800d2de:	0112      	lsls	r2, r2, #4
 800d2e0:	430a      	orrs	r2, r1
 800d2e2:	4921      	ldr	r1, [pc, #132]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d2e4:	4313      	orrs	r3, r2
 800d2e6:	614b      	str	r3, [r1, #20]
 800d2e8:	e014      	b.n	800d314 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800d2ea:	4b1f      	ldr	r3, [pc, #124]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d2ec:	695a      	ldr	r2, [r3, #20]
 800d2ee:	4b21      	ldr	r3, [pc, #132]	; (800d374 <RCCEx_PLLSAI2_Config+0x1e4>)
 800d2f0:	4013      	ands	r3, r2
 800d2f2:	687a      	ldr	r2, [r7, #4]
 800d2f4:	6892      	ldr	r2, [r2, #8]
 800d2f6:	0211      	lsls	r1, r2, #8
 800d2f8:	687a      	ldr	r2, [r7, #4]
 800d2fa:	6952      	ldr	r2, [r2, #20]
 800d2fc:	0852      	lsrs	r2, r2, #1
 800d2fe:	3a01      	subs	r2, #1
 800d300:	0652      	lsls	r2, r2, #25
 800d302:	4311      	orrs	r1, r2
 800d304:	687a      	ldr	r2, [r7, #4]
 800d306:	6852      	ldr	r2, [r2, #4]
 800d308:	3a01      	subs	r2, #1
 800d30a:	0112      	lsls	r2, r2, #4
 800d30c:	430a      	orrs	r2, r1
 800d30e:	4916      	ldr	r1, [pc, #88]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d310:	4313      	orrs	r3, r2
 800d312:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800d314:	4b14      	ldr	r3, [pc, #80]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	4a13      	ldr	r2, [pc, #76]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d31a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d31e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d320:	f7fa f92c 	bl	800757c <HAL_GetTick>
 800d324:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800d326:	e009      	b.n	800d33c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800d328:	f7fa f928 	bl	800757c <HAL_GetTick>
 800d32c:	4602      	mov	r2, r0
 800d32e:	68bb      	ldr	r3, [r7, #8]
 800d330:	1ad3      	subs	r3, r2, r3
 800d332:	2b02      	cmp	r3, #2
 800d334:	d902      	bls.n	800d33c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800d336:	2303      	movs	r3, #3
 800d338:	73fb      	strb	r3, [r7, #15]
          break;
 800d33a:	e005      	b.n	800d348 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800d33c:	4b0a      	ldr	r3, [pc, #40]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d344:	2b00      	cmp	r3, #0
 800d346:	d0ef      	beq.n	800d328 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800d348:	7bfb      	ldrb	r3, [r7, #15]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d106      	bne.n	800d35c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800d34e:	4b06      	ldr	r3, [pc, #24]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d350:	695a      	ldr	r2, [r3, #20]
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	699b      	ldr	r3, [r3, #24]
 800d356:	4904      	ldr	r1, [pc, #16]	; (800d368 <RCCEx_PLLSAI2_Config+0x1d8>)
 800d358:	4313      	orrs	r3, r2
 800d35a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800d35c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d35e:	4618      	mov	r0, r3
 800d360:	3710      	adds	r7, #16
 800d362:	46bd      	mov	sp, r7
 800d364:	bd80      	pop	{r7, pc}
 800d366:	bf00      	nop
 800d368:	40021000 	.word	0x40021000
 800d36c:	07ff800f 	.word	0x07ff800f
 800d370:	ff9f800f 	.word	0xff9f800f
 800d374:	f9ff800f 	.word	0xf9ff800f

0800d378 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800d378:	b480      	push	{r7}
 800d37a:	b089      	sub	sp, #36	; 0x24
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
 800d380:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800d382:	2300      	movs	r3, #0
 800d384:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800d386:	2300      	movs	r3, #0
 800d388:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800d38a:	2300      	movs	r3, #0
 800d38c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d394:	d10b      	bne.n	800d3ae <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800d396:	4b7e      	ldr	r3, [pc, #504]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d398:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800d39c:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800d3a0:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800d3a2:	69bb      	ldr	r3, [r7, #24]
 800d3a4:	2b60      	cmp	r3, #96	; 0x60
 800d3a6:	d112      	bne.n	800d3ce <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800d3a8:	4b7a      	ldr	r3, [pc, #488]	; (800d594 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800d3aa:	61fb      	str	r3, [r7, #28]
 800d3ac:	e00f      	b.n	800d3ce <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d3b4:	d10b      	bne.n	800d3ce <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800d3b6:	4b76      	ldr	r3, [pc, #472]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d3b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800d3bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d3c0:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800d3c2:	69bb      	ldr	r3, [r7, #24]
 800d3c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d3c8:	d101      	bne.n	800d3ce <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800d3ca:	4b72      	ldr	r3, [pc, #456]	; (800d594 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800d3cc:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800d3ce:	69fb      	ldr	r3, [r7, #28]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	f040 80d6 	bne.w	800d582 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 800d3d6:	683b      	ldr	r3, [r7, #0]
 800d3d8:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800d3da:	69bb      	ldr	r3, [r7, #24]
 800d3dc:	2b40      	cmp	r3, #64	; 0x40
 800d3de:	d003      	beq.n	800d3e8 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 800d3e0:	69bb      	ldr	r3, [r7, #24]
 800d3e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d3e6:	d13b      	bne.n	800d460 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800d3e8:	4b69      	ldr	r3, [pc, #420]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d3f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d3f4:	f040 80c4 	bne.w	800d580 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 800d3f8:	4b65      	ldr	r3, [pc, #404]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d3fa:	68db      	ldr	r3, [r3, #12]
 800d3fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d400:	2b00      	cmp	r3, #0
 800d402:	f000 80bd 	beq.w	800d580 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800d406:	4b62      	ldr	r3, [pc, #392]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d408:	68db      	ldr	r3, [r3, #12]
 800d40a:	091b      	lsrs	r3, r3, #4
 800d40c:	f003 030f 	and.w	r3, r3, #15
 800d410:	3301      	adds	r3, #1
 800d412:	693a      	ldr	r2, [r7, #16]
 800d414:	fbb2 f3f3 	udiv	r3, r2, r3
 800d418:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800d41a:	4b5d      	ldr	r3, [pc, #372]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d41c:	68db      	ldr	r3, [r3, #12]
 800d41e:	0a1b      	lsrs	r3, r3, #8
 800d420:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d424:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800d426:	4b5a      	ldr	r3, [pc, #360]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d428:	68db      	ldr	r3, [r3, #12]
 800d42a:	0edb      	lsrs	r3, r3, #27
 800d42c:	f003 031f 	and.w	r3, r3, #31
 800d430:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800d432:	697b      	ldr	r3, [r7, #20]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d10a      	bne.n	800d44e <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800d438:	4b55      	ldr	r3, [pc, #340]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d43a:	68db      	ldr	r3, [r3, #12]
 800d43c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d440:	2b00      	cmp	r3, #0
 800d442:	d002      	beq.n	800d44a <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 800d444:	2311      	movs	r3, #17
 800d446:	617b      	str	r3, [r7, #20]
 800d448:	e001      	b.n	800d44e <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 800d44a:	2307      	movs	r3, #7
 800d44c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800d44e:	693b      	ldr	r3, [r7, #16]
 800d450:	68fa      	ldr	r2, [r7, #12]
 800d452:	fb03 f202 	mul.w	r2, r3, r2
 800d456:	697b      	ldr	r3, [r7, #20]
 800d458:	fbb2 f3f3 	udiv	r3, r2, r3
 800d45c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800d45e:	e08f      	b.n	800d580 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800d460:	69bb      	ldr	r3, [r7, #24]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d13a      	bne.n	800d4dc <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800d466:	4b4a      	ldr	r3, [pc, #296]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d46e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d472:	f040 8086 	bne.w	800d582 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800d476:	4b46      	ldr	r3, [pc, #280]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d478:	691b      	ldr	r3, [r3, #16]
 800d47a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d07f      	beq.n	800d582 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800d482:	4b43      	ldr	r3, [pc, #268]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d484:	691b      	ldr	r3, [r3, #16]
 800d486:	091b      	lsrs	r3, r3, #4
 800d488:	f003 030f 	and.w	r3, r3, #15
 800d48c:	3301      	adds	r3, #1
 800d48e:	693a      	ldr	r2, [r7, #16]
 800d490:	fbb2 f3f3 	udiv	r3, r2, r3
 800d494:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800d496:	4b3e      	ldr	r3, [pc, #248]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d498:	691b      	ldr	r3, [r3, #16]
 800d49a:	0a1b      	lsrs	r3, r3, #8
 800d49c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d4a0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800d4a2:	4b3b      	ldr	r3, [pc, #236]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d4a4:	691b      	ldr	r3, [r3, #16]
 800d4a6:	0edb      	lsrs	r3, r3, #27
 800d4a8:	f003 031f 	and.w	r3, r3, #31
 800d4ac:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800d4ae:	697b      	ldr	r3, [r7, #20]
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d10a      	bne.n	800d4ca <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800d4b4:	4b36      	ldr	r3, [pc, #216]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d4b6:	691b      	ldr	r3, [r3, #16]
 800d4b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d002      	beq.n	800d4c6 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 800d4c0:	2311      	movs	r3, #17
 800d4c2:	617b      	str	r3, [r7, #20]
 800d4c4:	e001      	b.n	800d4ca <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 800d4c6:	2307      	movs	r3, #7
 800d4c8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800d4ca:	693b      	ldr	r3, [r7, #16]
 800d4cc:	68fa      	ldr	r2, [r7, #12]
 800d4ce:	fb03 f202 	mul.w	r2, r3, r2
 800d4d2:	697b      	ldr	r3, [r7, #20]
 800d4d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800d4d8:	61fb      	str	r3, [r7, #28]
 800d4da:	e052      	b.n	800d582 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 800d4dc:	69bb      	ldr	r3, [r7, #24]
 800d4de:	2b80      	cmp	r3, #128	; 0x80
 800d4e0:	d003      	beq.n	800d4ea <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 800d4e2:	69bb      	ldr	r3, [r7, #24]
 800d4e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d4e8:	d109      	bne.n	800d4fe <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d4ea:	4b29      	ldr	r3, [pc, #164]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d4f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d4f6:	d144      	bne.n	800d582 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 800d4f8:	4b27      	ldr	r3, [pc, #156]	; (800d598 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 800d4fa:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d4fc:	e041      	b.n	800d582 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800d4fe:	69bb      	ldr	r3, [r7, #24]
 800d500:	2b20      	cmp	r3, #32
 800d502:	d003      	beq.n	800d50c <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 800d504:	69bb      	ldr	r3, [r7, #24]
 800d506:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d50a:	d13a      	bne.n	800d582 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800d50c:	4b20      	ldr	r3, [pc, #128]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d514:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d518:	d133      	bne.n	800d582 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800d51a:	4b1d      	ldr	r3, [pc, #116]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d51c:	695b      	ldr	r3, [r3, #20]
 800d51e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d522:	2b00      	cmp	r3, #0
 800d524:	d02d      	beq.n	800d582 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 800d526:	4b1a      	ldr	r3, [pc, #104]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d528:	695b      	ldr	r3, [r3, #20]
 800d52a:	091b      	lsrs	r3, r3, #4
 800d52c:	f003 030f 	and.w	r3, r3, #15
 800d530:	3301      	adds	r3, #1
 800d532:	693a      	ldr	r2, [r7, #16]
 800d534:	fbb2 f3f3 	udiv	r3, r2, r3
 800d538:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800d53a:	4b15      	ldr	r3, [pc, #84]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d53c:	695b      	ldr	r3, [r3, #20]
 800d53e:	0a1b      	lsrs	r3, r3, #8
 800d540:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d544:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 800d546:	4b12      	ldr	r3, [pc, #72]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d548:	695b      	ldr	r3, [r3, #20]
 800d54a:	0edb      	lsrs	r3, r3, #27
 800d54c:	f003 031f 	and.w	r3, r3, #31
 800d550:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800d552:	697b      	ldr	r3, [r7, #20]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d10a      	bne.n	800d56e <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800d558:	4b0d      	ldr	r3, [pc, #52]	; (800d590 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800d55a:	695b      	ldr	r3, [r3, #20]
 800d55c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d560:	2b00      	cmp	r3, #0
 800d562:	d002      	beq.n	800d56a <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 800d564:	2311      	movs	r3, #17
 800d566:	617b      	str	r3, [r7, #20]
 800d568:	e001      	b.n	800d56e <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 800d56a:	2307      	movs	r3, #7
 800d56c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800d56e:	693b      	ldr	r3, [r7, #16]
 800d570:	68fa      	ldr	r2, [r7, #12]
 800d572:	fb03 f202 	mul.w	r2, r3, r2
 800d576:	697b      	ldr	r3, [r7, #20]
 800d578:	fbb2 f3f3 	udiv	r3, r2, r3
 800d57c:	61fb      	str	r3, [r7, #28]
 800d57e:	e000      	b.n	800d582 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800d580:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800d582:	69fb      	ldr	r3, [r7, #28]
}
 800d584:	4618      	mov	r0, r3
 800d586:	3724      	adds	r7, #36	; 0x24
 800d588:	46bd      	mov	sp, r7
 800d58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58e:	4770      	bx	lr
 800d590:	40021000 	.word	0x40021000
 800d594:	001fff68 	.word	0x001fff68
 800d598:	00f42400 	.word	0x00f42400

0800d59c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b08a      	sub	sp, #40	; 0x28
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d101      	bne.n	800d5ae <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800d5aa:	2301      	movs	r3, #1
 800d5ac:	e078      	b.n	800d6a0 <HAL_SD_Init+0x104>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d5b4:	b2db      	uxtb	r3, r3
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d105      	bne.n	800d5c6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	2200      	movs	r2, #0
 800d5be:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800d5c0:	6878      	ldr	r0, [r7, #4]
 800d5c2:	f7f7 ffbb 	bl	800553c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	2203      	movs	r2, #3
 800d5ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800d5ce:	6878      	ldr	r0, [r7, #4]
 800d5d0:	f000 f86a 	bl	800d6a8 <HAL_SD_InitCard>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d001      	beq.n	800d5de <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800d5da:	2301      	movs	r3, #1
 800d5dc:	e060      	b.n	800d6a0 <HAL_SD_Init+0x104>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800d5de:	f107 0308 	add.w	r3, r7, #8
 800d5e2:	4619      	mov	r1, r3
 800d5e4:	6878      	ldr	r0, [r7, #4]
 800d5e6:	f000 fdb5 	bl	800e154 <HAL_SD_GetCardStatus>
 800d5ea:	4603      	mov	r3, r0
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d001      	beq.n	800d5f4 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800d5f0:	2301      	movs	r3, #1
 800d5f2:	e055      	b.n	800d6a0 <HAL_SD_Init+0x104>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800d5f4:	7e3b      	ldrb	r3, [r7, #24]
 800d5f6:	b2db      	uxtb	r3, r3
 800d5f8:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800d5fa:	7e7b      	ldrb	r3, [r7, #25]
 800d5fc:	b2db      	uxtb	r3, r3
 800d5fe:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d604:	2b01      	cmp	r3, #1
 800d606:	d10a      	bne.n	800d61e <HAL_SD_Init+0x82>
 800d608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d102      	bne.n	800d614 <HAL_SD_Init+0x78>
 800d60e:	6a3b      	ldr	r3, [r7, #32]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d004      	beq.n	800d61e <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d61a:	65da      	str	r2, [r3, #92]	; 0x5c
 800d61c:	e00b      	b.n	800d636 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d622:	2b01      	cmp	r3, #1
 800d624:	d104      	bne.n	800d630 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d62c:	65da      	str	r2, [r3, #92]	; 0x5c
 800d62e:	e002      	b.n	800d636 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	2200      	movs	r2, #0
 800d634:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }
  /* Configure the bus wide */
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	68db      	ldr	r3, [r3, #12]
 800d63a:	4619      	mov	r1, r3
 800d63c:	6878      	ldr	r0, [r7, #4]
 800d63e:	f000 fe6b 	bl	800e318 <HAL_SD_ConfigWideBusOperation>
 800d642:	4603      	mov	r3, r0
 800d644:	2b00      	cmp	r3, #0
 800d646:	d001      	beq.n	800d64c <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800d648:	2301      	movs	r3, #1
 800d64a:	e029      	b.n	800d6a0 <HAL_SD_Init+0x104>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800d64c:	f7f9 ff96 	bl	800757c <HAL_GetTick>
 800d650:	61f8      	str	r0, [r7, #28]
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800d652:	e014      	b.n	800d67e <HAL_SD_Init+0xe2>
  {
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 800d654:	f7f9 ff92 	bl	800757c <HAL_GetTick>
 800d658:	4602      	mov	r2, r0
 800d65a:	69fb      	ldr	r3, [r7, #28]
 800d65c:	1ad3      	subs	r3, r2, r3
 800d65e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d662:	d10c      	bne.n	800d67e <HAL_SD_Init+0xe2>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d66a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	2201      	movs	r2, #1
 800d670:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	2200      	movs	r2, #0
 800d678:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800d67a:	2303      	movs	r3, #3
 800d67c:	e010      	b.n	800d6a0 <HAL_SD_Init+0x104>
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800d67e:	6878      	ldr	r0, [r7, #4]
 800d680:	f000 ff5e 	bl	800e540 <HAL_SD_GetCardState>
 800d684:	4603      	mov	r3, r0
 800d686:	2b04      	cmp	r3, #4
 800d688:	d1e4      	bne.n	800d654 <HAL_SD_Init+0xb8>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	2200      	movs	r2, #0
 800d68e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2200      	movs	r2, #0
 800d694:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	2201      	movs	r2, #1
 800d69a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800d69e:	2300      	movs	r3, #0
}
 800d6a0:	4618      	mov	r0, r3
 800d6a2:	3728      	adds	r7, #40	; 0x28
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	bd80      	pop	{r7, pc}

0800d6a8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d6a8:	b5b0      	push	{r4, r5, r7, lr}
 800d6aa:	b08e      	sub	sp, #56	; 0x38
 800d6ac:	af04      	add	r7, sp, #16
 800d6ae:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	60fb      	str	r3, [r7, #12]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	613b      	str	r3, [r7, #16]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800d6bc:	2300      	movs	r3, #0
 800d6be:	617b      	str	r3, [r7, #20]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 800d6c0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800d6c4:	f7fe fd4e 	bl	800c164 <HAL_RCCEx_GetPeriphCLKFreq>
 800d6c8:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800d6ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d109      	bne.n	800d6e4 <HAL_SD_InitCard+0x3c>
  {
      hsd->State = HAL_SD_STATE_READY;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	2201      	movs	r2, #1
 800d6d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d6de:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800d6e0:	2301      	movs	r3, #1
 800d6e2:	e079      	b.n	800d7d8 <HAL_SD_InitCard+0x130>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
#else
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800d6e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6e6:	0a1b      	lsrs	r3, r3, #8
 800d6e8:	4a3d      	ldr	r2, [pc, #244]	; (800d7e0 <HAL_SD_InitCard+0x138>)
 800d6ea:	fba2 2303 	umull	r2, r3, r2, r3
 800d6ee:	091b      	lsrs	r3, r3, #4
 800d6f0:	61bb      	str	r3, [r7, #24]
#endif

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  Init.Transceiver = hsd->Init.Transceiver;
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	699b      	ldr	r3, [r3, #24]
 800d6f6:	61fb      	str	r3, [r7, #28]
  if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	699b      	ldr	r3, [r3, #24]
 800d6fc:	2b01      	cmp	r3, #1
 800d6fe:	d107      	bne.n	800d710 <HAL_SD_InitCard+0x68>
  {
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	681a      	ldr	r2, [r3, #0]
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	f042 0210 	orr.w	r2, r2, #16
 800d70e:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681d      	ldr	r5, [r3, #0]
 800d714:	466c      	mov	r4, sp
 800d716:	f107 0314 	add.w	r3, r7, #20
 800d71a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d71e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d722:	f107 0308 	add.w	r3, r7, #8
 800d726:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d728:	4628      	mov	r0, r5
 800d72a:	f005 f8a5 	bl	8012878 <SDMMC_Init>
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	4618      	mov	r0, r3
 800d734:	f005 f8e8 	bl	8012908 <SDMMC_PowerState_ON>
  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
 800d738:	69bb      	ldr	r3, [r7, #24]
 800d73a:	005b      	lsls	r3, r3, #1
 800d73c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d73e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d742:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 800d744:	4a27      	ldr	r2, [pc, #156]	; (800d7e4 <HAL_SD_InitCard+0x13c>)
 800d746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d748:	fbb2 f3f3 	udiv	r3, r2, r3
 800d74c:	3301      	adds	r3, #1
 800d74e:	4618      	mov	r0, r3
 800d750:	f7f9 ff20 	bl	8007594 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d754:	6878      	ldr	r0, [r7, #4]
 800d756:	f000 ffd3 	bl	800e700 <SD_PowerON>
 800d75a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d75c:	6a3b      	ldr	r3, [r7, #32]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d00b      	beq.n	800d77a <HAL_SD_InitCard+0xd2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	2201      	movs	r2, #1
 800d766:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d76e:	6a3b      	ldr	r3, [r7, #32]
 800d770:	431a      	orrs	r2, r3
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d776:	2301      	movs	r3, #1
 800d778:	e02e      	b.n	800d7d8 <HAL_SD_InitCard+0x130>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d77a:	6878      	ldr	r0, [r7, #4]
 800d77c:	f000 ff00 	bl	800e580 <SD_InitCard>
 800d780:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d782:	6a3b      	ldr	r3, [r7, #32]
 800d784:	2b00      	cmp	r3, #0
 800d786:	d00b      	beq.n	800d7a0 <HAL_SD_InitCard+0xf8>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	2201      	movs	r2, #1
 800d78c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d794:	6a3b      	ldr	r3, [r7, #32]
 800d796:	431a      	orrs	r2, r3
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d79c:	2301      	movs	r3, #1
 800d79e:	e01b      	b.n	800d7d8 <HAL_SD_InitCard+0x130>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	f005 f943 	bl	8012a34 <SDMMC_CmdBlockLength>
 800d7ae:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d7b0:	6a3b      	ldr	r3, [r7, #32]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d00f      	beq.n	800d7d6 <HAL_SD_InitCard+0x12e>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	4a0b      	ldr	r2, [pc, #44]	; (800d7e8 <HAL_SD_InitCard+0x140>)
 800d7bc:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d7c2:	6a3b      	ldr	r3, [r7, #32]
 800d7c4:	431a      	orrs	r2, r3
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	2201      	movs	r2, #1
 800d7ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d7d2:	2301      	movs	r3, #1
 800d7d4:	e000      	b.n	800d7d8 <HAL_SD_InitCard+0x130>
  }

  return HAL_OK;
 800d7d6:	2300      	movs	r3, #0
}
 800d7d8:	4618      	mov	r0, r3
 800d7da:	3728      	adds	r7, #40	; 0x28
 800d7dc:	46bd      	mov	sp, r7
 800d7de:	bdb0      	pop	{r4, r5, r7, pc}
 800d7e0:	014f8b59 	.word	0x014f8b59
 800d7e4:	00012110 	.word	0x00012110
 800d7e8:	1fe00fff 	.word	0x1fe00fff

0800d7ec <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd Block Address from where data is to be read
  * @param  NumberOfBlocks Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b08c      	sub	sp, #48	; 0x30
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	60f8      	str	r0, [r7, #12]
 800d7f4:	60b9      	str	r1, [r7, #8]
 800d7f6:	607a      	str	r2, [r7, #4]
 800d7f8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800d7fe:	68bb      	ldr	r3, [r7, #8]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d107      	bne.n	800d814 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d808:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d810:	2301      	movs	r3, #1
 800d812:	e08d      	b.n	800d930 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d81a:	b2db      	uxtb	r3, r3
 800d81c:	2b01      	cmp	r3, #1
 800d81e:	f040 8086 	bne.w	800d92e <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	2200      	movs	r2, #0
 800d826:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d828:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d82a:	683b      	ldr	r3, [r7, #0]
 800d82c:	441a      	add	r2, r3
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d832:	429a      	cmp	r2, r3
 800d834:	d907      	bls.n	800d846 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d83a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800d842:	2301      	movs	r3, #1
 800d844:	e074      	b.n	800d930 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	2203      	movs	r2, #3
 800d84a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	2200      	movs	r2, #0
 800d854:	62da      	str	r2, [r3, #44]	; 0x2c
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
#else
      hsd->pRxBuffPtr = pData;
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	68ba      	ldr	r2, [r7, #8]
 800d85a:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800d85c:	683b      	ldr	r3, [r7, #0]
 800d85e:	025a      	lsls	r2, r3, #9
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d868:	2b01      	cmp	r3, #1
 800d86a:	d002      	beq.n	800d872 <HAL_SD_ReadBlocks_DMA+0x86>
      {
        add *= 512U;
 800d86c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d86e:	025b      	lsls	r3, r3, #9
 800d870:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d872:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d876:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	025b      	lsls	r3, r3, #9
 800d87c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d87e:	2390      	movs	r3, #144	; 0x90
 800d880:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d882:	2302      	movs	r3, #2
 800d884:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d886:	2300      	movs	r3, #0
 800d888:	623b      	str	r3, [r7, #32]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      config.DPSM          = SDMMC_DPSM_DISABLE;
 800d88a:	2300      	movs	r3, #0
 800d88c:	627b      	str	r3, [r7, #36]	; 0x24
#else
      config.DPSM          = SDMMC_DPSM_ENABLE;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	f107 0210 	add.w	r2, r7, #16
 800d896:	4611      	mov	r1, r2
 800d898:	4618      	mov	r0, r3
 800d89a:	f005 f89f 	bl	80129dc <SDMMC_ConfigData>

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

      __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	68da      	ldr	r2, [r3, #12]
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d8ac:	60da      	str	r2, [r3, #12]
      hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	68ba      	ldr	r2, [r7, #8]
 800d8b4:	659a      	str	r2, [r3, #88]	; 0x58
      hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	2201      	movs	r2, #1
 800d8bc:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800d8be:	683b      	ldr	r3, [r7, #0]
 800d8c0:	2b01      	cmp	r3, #1
 800d8c2:	d90a      	bls.n	800d8da <HAL_SD_ReadBlocks_DMA+0xee>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	2282      	movs	r2, #130	; 0x82
 800d8c8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d8d0:	4618      	mov	r0, r3
 800d8d2:	f005 f8f5 	bl	8012ac0 <SDMMC_CmdReadMultiBlock>
 800d8d6:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d8d8:	e009      	b.n	800d8ee <HAL_SD_ReadBlocks_DMA+0x102>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	2281      	movs	r2, #129	; 0x81
 800d8de:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	f005 f8c7 	bl	8012a7a <SDMMC_CmdReadSingleBlock>
 800d8ec:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800d8ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d012      	beq.n	800d91a <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	4a0f      	ldr	r2, [pc, #60]	; (800d938 <HAL_SD_ReadBlocks_DMA+0x14c>)
 800d8fa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d902:	431a      	orrs	r2, r3
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	2201      	movs	r2, #1
 800d90c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	2200      	movs	r2, #0
 800d914:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800d916:	2301      	movs	r3, #1
 800d918:	e00a      	b.n	800d930 <HAL_SD_ReadBlocks_DMA+0x144>
      }

      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800d928:	63da      	str	r2, [r3, #60]	; 0x3c

      return HAL_OK;
 800d92a:	2300      	movs	r3, #0
 800d92c:	e000      	b.n	800d930 <HAL_SD_ReadBlocks_DMA+0x144>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 800d92e:	2302      	movs	r3, #2
  }
}
 800d930:	4618      	mov	r0, r3
 800d932:	3730      	adds	r7, #48	; 0x30
 800d934:	46bd      	mov	sp, r7
 800d936:	bd80      	pop	{r7, pc}
 800d938:	1fe00fff 	.word	0x1fe00fff

0800d93c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd Block Address where data will be written
  * @param  NumberOfBlocks Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800d93c:	b580      	push	{r7, lr}
 800d93e:	b08c      	sub	sp, #48	; 0x30
 800d940:	af00      	add	r7, sp, #0
 800d942:	60f8      	str	r0, [r7, #12]
 800d944:	60b9      	str	r1, [r7, #8]
 800d946:	607a      	str	r2, [r7, #4]
 800d948:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800d94e:	68bb      	ldr	r3, [r7, #8]
 800d950:	2b00      	cmp	r3, #0
 800d952:	d107      	bne.n	800d964 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d958:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d960:	2301      	movs	r3, #1
 800d962:	e08d      	b.n	800da80 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d96a:	b2db      	uxtb	r3, r3
 800d96c:	2b01      	cmp	r3, #1
 800d96e:	f040 8086 	bne.w	800da7e <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	2200      	movs	r2, #0
 800d976:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d978:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d97a:	683b      	ldr	r3, [r7, #0]
 800d97c:	441a      	add	r2, r3
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d982:	429a      	cmp	r2, r3
 800d984:	d907      	bls.n	800d996 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d98a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800d992:	2301      	movs	r3, #1
 800d994:	e074      	b.n	800da80 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	2203      	movs	r2, #3
 800d99a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    hsd->pTxBuffPtr = pData;
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	68ba      	ldr	r2, [r7, #8]
 800d9aa:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	025a      	lsls	r2, r3, #9
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d9b8:	2b01      	cmp	r3, #1
 800d9ba:	d002      	beq.n	800d9c2 <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800d9bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9be:	025b      	lsls	r3, r3, #9
 800d9c0:	62bb      	str	r3, [r7, #40]	; 0x28
    }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d9c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d9c6:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d9c8:	683b      	ldr	r3, [r7, #0]
 800d9ca:	025b      	lsls	r3, r3, #9
 800d9cc:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d9ce:	2390      	movs	r3, #144	; 0x90
 800d9d0:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d9d6:	2300      	movs	r3, #0
 800d9d8:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800d9da:	2300      	movs	r3, #0
 800d9dc:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	f107 0210 	add.w	r2, r7, #16
 800d9e6:	4611      	mov	r1, r2
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	f004 fff7 	bl	80129dc <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	68da      	ldr	r2, [r3, #12]
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d9fc:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	68ba      	ldr	r2, [r7, #8]
 800da04:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	2201      	movs	r2, #1
 800da0c:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800da0e:	683b      	ldr	r3, [r7, #0]
 800da10:	2b01      	cmp	r3, #1
 800da12:	d90a      	bls.n	800da2a <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	22a0      	movs	r2, #160	; 0xa0
 800da18:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800da20:	4618      	mov	r0, r3
 800da22:	f005 f893 	bl	8012b4c <SDMMC_CmdWriteMultiBlock>
 800da26:	62f8      	str	r0, [r7, #44]	; 0x2c
 800da28:	e009      	b.n	800da3e <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	2290      	movs	r2, #144	; 0x90
 800da2e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800da36:	4618      	mov	r0, r3
 800da38:	f005 f865 	bl	8012b06 <SDMMC_CmdWriteSingleBlock>
 800da3c:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800da3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da40:	2b00      	cmp	r3, #0
 800da42:	d012      	beq.n	800da6a <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	4a0f      	ldr	r2, [pc, #60]	; (800da88 <HAL_SD_WriteBlocks_DMA+0x14c>)
 800da4a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800da50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da52:	431a      	orrs	r2, r3
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	2201      	movs	r2, #1
 800da5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	2200      	movs	r2, #0
 800da64:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800da66:	2301      	movs	r3, #1
 800da68:	e00a      	b.n	800da80 <HAL_SD_WriteBlocks_DMA+0x144>

      /* Enable SD Error interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));
#else
      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 800da78:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      return HAL_OK;
 800da7a:	2300      	movs	r3, #0
 800da7c:	e000      	b.n	800da80 <HAL_SD_WriteBlocks_DMA+0x144>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 800da7e:	2302      	movs	r3, #2
  }
}
 800da80:	4618      	mov	r0, r3
 800da82:	3730      	adds	r7, #48	; 0x30
 800da84:	46bd      	mov	sp, r7
 800da86:	bd80      	pop	{r7, pc}
 800da88:	1fe00fff 	.word	0x1fe00fff

0800da8c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b084      	sub	sp, #16
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da98:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800daa0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d008      	beq.n	800daba <HAL_SD_IRQHandler+0x2e>
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	f003 0308 	and.w	r3, r3, #8
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d003      	beq.n	800daba <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800dab2:	6878      	ldr	r0, [r7, #4]
 800dab4:	f001 f98e 	bl	800edd4 <SD_Read_IT>
 800dab8:	e199      	b.n	800ddee <HAL_SD_IRQHandler+0x362>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	f000 80ae 	beq.w	800dc26 <HAL_SD_IRQHandler+0x19a>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	f44f 7280 	mov.w	r2, #256	; 0x100
 800dad2:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT |\
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dada:	687a      	ldr	r2, [r7, #4]
 800dadc:	6812      	ldr	r2, [r2, #0]
 800dade:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800dae2:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800dae6:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800daf6:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	68da      	ldr	r2, [r3, #12]
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800db06:	60da      	str	r2, [r3, #12]
#else
    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if((context & SD_CONTEXT_IT) != 0U)
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	f003 0308 	and.w	r3, r3, #8
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d038      	beq.n	800db84 <HAL_SD_IRQHandler+0xf8>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	f003 0302 	and.w	r3, r3, #2
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d104      	bne.n	800db26 <HAL_SD_IRQHandler+0x9a>
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	f003 0320 	and.w	r3, r3, #32
 800db22:	2b00      	cmp	r3, #0
 800db24:	d011      	beq.n	800db4a <HAL_SD_IRQHandler+0xbe>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	4618      	mov	r0, r3
 800db2c:	f005 f832 	bl	8012b94 <SDMMC_CmdStopTransfer>
 800db30:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800db32:	68bb      	ldr	r3, [r7, #8]
 800db34:	2b00      	cmp	r3, #0
 800db36:	d008      	beq.n	800db4a <HAL_SD_IRQHandler+0xbe>
        {
          hsd->ErrorCode |= errorstate;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800db3c:	68bb      	ldr	r3, [r7, #8]
 800db3e:	431a      	orrs	r2, r3
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800db44:	6878      	ldr	r0, [r7, #4]
 800db46:	f000 f957 	bl	800ddf8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	4a90      	ldr	r2, [pc, #576]	; (800dd90 <HAL_SD_IRQHandler+0x304>)
 800db50:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	2201      	movs	r2, #1
 800db56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	2200      	movs	r2, #0
 800db5e:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	f003 0301 	and.w	r3, r3, #1
 800db66:	2b00      	cmp	r3, #0
 800db68:	d104      	bne.n	800db74 <HAL_SD_IRQHandler+0xe8>
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	f003 0302 	and.w	r3, r3, #2
 800db70:	2b00      	cmp	r3, #0
 800db72:	d003      	beq.n	800db7c <HAL_SD_IRQHandler+0xf0>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800db74:	6878      	ldr	r0, [r7, #4]
 800db76:	f006 ff63 	bl	8014a40 <HAL_SD_RxCpltCallback>
 800db7a:	e138      	b.n	800ddee <HAL_SD_IRQHandler+0x362>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800db7c:	6878      	ldr	r0, [r7, #4]
 800db7e:	f006 ff55 	bl	8014a2c <HAL_SD_TxCpltCallback>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    /* Nothing to do */
  }
}
 800db82:	e134      	b.n	800ddee <HAL_SD_IRQHandler+0x362>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	f000 812f 	beq.w	800ddee <HAL_SD_IRQHandler+0x362>
      hsd->Instance->DLEN = 0;
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	2200      	movs	r2, #0
 800db96:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	2200      	movs	r2, #0
 800db9e:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	2200      	movs	r2, #0
 800dba6:	651a      	str	r2, [r3, #80]	; 0x50
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	f003 0302 	and.w	r3, r3, #2
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d104      	bne.n	800dbbc <HAL_SD_IRQHandler+0x130>
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	f003 0320 	and.w	r3, r3, #32
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d011      	beq.n	800dbe0 <HAL_SD_IRQHandler+0x154>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	4618      	mov	r0, r3
 800dbc2:	f004 ffe7 	bl	8012b94 <SDMMC_CmdStopTransfer>
 800dbc6:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800dbc8:	68bb      	ldr	r3, [r7, #8]
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d008      	beq.n	800dbe0 <HAL_SD_IRQHandler+0x154>
          hsd->ErrorCode |= errorstate;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dbd2:	68bb      	ldr	r3, [r7, #8]
 800dbd4:	431a      	orrs	r2, r3
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800dbda:	6878      	ldr	r0, [r7, #4]
 800dbdc:	f000 f90c 	bl	800ddf8 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	2201      	movs	r2, #1
 800dbe4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	2200      	movs	r2, #0
 800dbec:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	f003 0310 	and.w	r3, r3, #16
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d104      	bne.n	800dc02 <HAL_SD_IRQHandler+0x176>
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	f003 0320 	and.w	r3, r3, #32
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d002      	beq.n	800dc08 <HAL_SD_IRQHandler+0x17c>
        HAL_SD_TxCpltCallback(hsd);
 800dc02:	6878      	ldr	r0, [r7, #4]
 800dc04:	f006 ff12 	bl	8014a2c <HAL_SD_TxCpltCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	f003 0301 	and.w	r3, r3, #1
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d105      	bne.n	800dc1e <HAL_SD_IRQHandler+0x192>
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	f003 0302 	and.w	r3, r3, #2
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	f000 80e8 	beq.w	800ddee <HAL_SD_IRQHandler+0x362>
        HAL_SD_RxCpltCallback(hsd);
 800dc1e:	6878      	ldr	r0, [r7, #4]
 800dc20:	f006 ff0e 	bl	8014a40 <HAL_SD_RxCpltCallback>
}
 800dc24:	e0e3      	b.n	800ddee <HAL_SD_IRQHandler+0x362>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d008      	beq.n	800dc46 <HAL_SD_IRQHandler+0x1ba>
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	f003 0308 	and.w	r3, r3, #8
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d003      	beq.n	800dc46 <HAL_SD_IRQHandler+0x1ba>
    SD_Write_IT(hsd);
 800dc3e:	6878      	ldr	r0, [r7, #4]
 800dc40:	f001 f919 	bl	800ee76 <SD_Write_IT>
 800dc44:	e0d3      	b.n	800ddee <HAL_SD_IRQHandler+0x362>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc4c:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	f000 809f 	beq.w	800dd94 <HAL_SD_IRQHandler+0x308>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc5c:	f003 0302 	and.w	r3, r3, #2
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d005      	beq.n	800dc70 <HAL_SD_IRQHandler+0x1e4>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc68:	f043 0202 	orr.w	r2, r3, #2
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc76:	f003 0308 	and.w	r3, r3, #8
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d005      	beq.n	800dc8a <HAL_SD_IRQHandler+0x1fe>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc82:	f043 0208 	orr.w	r2, r3, #8
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc90:	f003 0320 	and.w	r3, r3, #32
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d005      	beq.n	800dca4 <HAL_SD_IRQHandler+0x218>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc9c:	f043 0220 	orr.w	r2, r3, #32
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcaa:	f003 0310 	and.w	r3, r3, #16
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d005      	beq.n	800dcbe <HAL_SD_IRQHandler+0x232>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcb6:	f043 0210 	orr.w	r2, r3, #16
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	4a33      	ldr	r2, [pc, #204]	; (800dd90 <HAL_SD_IRQHandler+0x304>)
 800dcc4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800dcd4:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	68da      	ldr	r2, [r3, #12]
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800dce4:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800dcf4:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	68da      	ldr	r2, [r3, #12]
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800dd04:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	f004 ff42 	bl	8012b94 <SDMMC_CmdStopTransfer>
 800dd10:	4602      	mov	r2, r0
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd16:	431a      	orrs	r2, r3
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	68da      	ldr	r2, [r3, #12]
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800dd2a:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dd34:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	f003 0308 	and.w	r3, r3, #8
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d00a      	beq.n	800dd56 <HAL_SD_IRQHandler+0x2ca>
      hsd->State = HAL_SD_STATE_READY;
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	2201      	movs	r2, #1
 800dd44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	2200      	movs	r2, #0
 800dd4c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800dd4e:	6878      	ldr	r0, [r7, #4]
 800dd50:	f000 f852 	bl	800ddf8 <HAL_SD_ErrorCallback>
}
 800dd54:	e04b      	b.n	800ddee <HAL_SD_IRQHandler+0x362>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d046      	beq.n	800ddee <HAL_SD_IRQHandler+0x362>
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d042      	beq.n	800ddee <HAL_SD_IRQHandler+0x362>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800dd76:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	2200      	movs	r2, #0
 800dd7e:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	2201      	movs	r2, #1
 800dd84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_ErrorCallback(hsd);
 800dd88:	6878      	ldr	r0, [r7, #4]
 800dd8a:	f000 f835 	bl	800ddf8 <HAL_SD_ErrorCallback>
}
 800dd8e:	e02e      	b.n	800ddee <HAL_SD_IRQHandler+0x362>
 800dd90:	18000f3a 	.word	0x18000f3a
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d025      	beq.n	800ddee <HAL_SD_IRQHandler+0x362>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ddaa:	639a      	str	r2, [r3, #56]	; 0x38
    if(READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ddb2:	f003 0304 	and.w	r3, r3, #4
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d10c      	bne.n	800ddd4 <HAL_SD_IRQHandler+0x348>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	f003 0320 	and.w	r3, r3, #32
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d003      	beq.n	800ddcc <HAL_SD_IRQHandler+0x340>
        HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(hsd);
 800ddc4:	6878      	ldr	r0, [r7, #4]
 800ddc6:	f001 f8d4 	bl	800ef72 <HAL_SDEx_Write_DMADoubleBuffer1CpltCallback>
}
 800ddca:	e010      	b.n	800ddee <HAL_SD_IRQHandler+0x362>
        HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(hsd);
 800ddcc:	6878      	ldr	r0, [r7, #4]
 800ddce:	f001 f8bc 	bl	800ef4a <HAL_SDEx_Read_DMADoubleBuffer1CpltCallback>
}
 800ddd2:	e00c      	b.n	800ddee <HAL_SD_IRQHandler+0x362>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	f003 0320 	and.w	r3, r3, #32
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d003      	beq.n	800dde6 <HAL_SD_IRQHandler+0x35a>
        HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(hsd);
 800ddde:	6878      	ldr	r0, [r7, #4]
 800dde0:	f001 f8bd 	bl	800ef5e <HAL_SDEx_Write_DMADoubleBuffer0CpltCallback>
}
 800dde4:	e003      	b.n	800ddee <HAL_SD_IRQHandler+0x362>
        HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(hsd);
 800dde6:	6878      	ldr	r0, [r7, #4]
 800dde8:	f001 f8a5 	bl	800ef36 <HAL_SDEx_Read_DMADoubleBuffer0CpltCallback>
}
 800ddec:	e7ff      	b.n	800ddee <HAL_SD_IRQHandler+0x362>
 800ddee:	bf00      	nop
 800ddf0:	3710      	adds	r7, #16
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	bd80      	pop	{r7, pc}
 800ddf6:	bf00      	nop

0800ddf8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800ddf8:	b480      	push	{r7}
 800ddfa:	b083      	sub	sp, #12
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800de00:	bf00      	nop
 800de02:	370c      	adds	r7, #12
 800de04:	46bd      	mov	sp, r7
 800de06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0a:	4770      	bx	lr

0800de0c <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800de0c:	b480      	push	{r7}
 800de0e:	b083      	sub	sp, #12
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
 800de14:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800de1a:	0f9b      	lsrs	r3, r3, #30
 800de1c:	b2da      	uxtb	r2, r3
 800de1e:	683b      	ldr	r3, [r7, #0]
 800de20:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800de26:	0e9b      	lsrs	r3, r3, #26
 800de28:	b2db      	uxtb	r3, r3
 800de2a:	f003 030f 	and.w	r3, r3, #15
 800de2e:	b2da      	uxtb	r2, r3
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800de38:	0e1b      	lsrs	r3, r3, #24
 800de3a:	b2db      	uxtb	r3, r3
 800de3c:	f003 0303 	and.w	r3, r3, #3
 800de40:	b2da      	uxtb	r2, r3
 800de42:	683b      	ldr	r3, [r7, #0]
 800de44:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800de4a:	0c1b      	lsrs	r3, r3, #16
 800de4c:	b2da      	uxtb	r2, r3
 800de4e:	683b      	ldr	r3, [r7, #0]
 800de50:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800de56:	0a1b      	lsrs	r3, r3, #8
 800de58:	b2da      	uxtb	r2, r3
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800de62:	b2da      	uxtb	r2, r3
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de6c:	0d1b      	lsrs	r3, r3, #20
 800de6e:	b29a      	uxth	r2, r3
 800de70:	683b      	ldr	r3, [r7, #0]
 800de72:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de78:	0c1b      	lsrs	r3, r3, #16
 800de7a:	b2db      	uxtb	r3, r3
 800de7c:	f003 030f 	and.w	r3, r3, #15
 800de80:	b2da      	uxtb	r2, r3
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de8a:	0bdb      	lsrs	r3, r3, #15
 800de8c:	b2db      	uxtb	r3, r3
 800de8e:	f003 0301 	and.w	r3, r3, #1
 800de92:	b2da      	uxtb	r2, r3
 800de94:	683b      	ldr	r3, [r7, #0]
 800de96:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de9c:	0b9b      	lsrs	r3, r3, #14
 800de9e:	b2db      	uxtb	r3, r3
 800dea0:	f003 0301 	and.w	r3, r3, #1
 800dea4:	b2da      	uxtb	r2, r3
 800dea6:	683b      	ldr	r3, [r7, #0]
 800dea8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800deae:	0b5b      	lsrs	r3, r3, #13
 800deb0:	b2db      	uxtb	r3, r3
 800deb2:	f003 0301 	and.w	r3, r3, #1
 800deb6:	b2da      	uxtb	r2, r3
 800deb8:	683b      	ldr	r3, [r7, #0]
 800deba:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dec0:	0b1b      	lsrs	r3, r3, #12
 800dec2:	b2db      	uxtb	r3, r3
 800dec4:	f003 0301 	and.w	r3, r3, #1
 800dec8:	b2da      	uxtb	r2, r3
 800deca:	683b      	ldr	r3, [r7, #0]
 800decc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800dece:	683b      	ldr	r3, [r7, #0]
 800ded0:	2200      	movs	r2, #0
 800ded2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d163      	bne.n	800dfa4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dee0:	009a      	lsls	r2, r3, #2
 800dee2:	f640 73fc 	movw	r3, #4092	; 0xffc
 800dee6:	4013      	ands	r3, r2
 800dee8:	687a      	ldr	r2, [r7, #4]
 800deea:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800deec:	0f92      	lsrs	r2, r2, #30
 800deee:	431a      	orrs	r2, r3
 800def0:	683b      	ldr	r3, [r7, #0]
 800def2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800def8:	0edb      	lsrs	r3, r3, #27
 800defa:	b2db      	uxtb	r3, r3
 800defc:	f003 0307 	and.w	r3, r3, #7
 800df00:	b2da      	uxtb	r2, r3
 800df02:	683b      	ldr	r3, [r7, #0]
 800df04:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800df0a:	0e1b      	lsrs	r3, r3, #24
 800df0c:	b2db      	uxtb	r3, r3
 800df0e:	f003 0307 	and.w	r3, r3, #7
 800df12:	b2da      	uxtb	r2, r3
 800df14:	683b      	ldr	r3, [r7, #0]
 800df16:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800df1c:	0d5b      	lsrs	r3, r3, #21
 800df1e:	b2db      	uxtb	r3, r3
 800df20:	f003 0307 	and.w	r3, r3, #7
 800df24:	b2da      	uxtb	r2, r3
 800df26:	683b      	ldr	r3, [r7, #0]
 800df28:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800df2e:	0c9b      	lsrs	r3, r3, #18
 800df30:	b2db      	uxtb	r3, r3
 800df32:	f003 0307 	and.w	r3, r3, #7
 800df36:	b2da      	uxtb	r2, r3
 800df38:	683b      	ldr	r3, [r7, #0]
 800df3a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800df40:	0bdb      	lsrs	r3, r3, #15
 800df42:	b2db      	uxtb	r3, r3
 800df44:	f003 0307 	and.w	r3, r3, #7
 800df48:	b2da      	uxtb	r2, r3
 800df4a:	683b      	ldr	r3, [r7, #0]
 800df4c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800df4e:	683b      	ldr	r3, [r7, #0]
 800df50:	691b      	ldr	r3, [r3, #16]
 800df52:	1c5a      	adds	r2, r3, #1
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800df58:	683b      	ldr	r3, [r7, #0]
 800df5a:	7e1b      	ldrb	r3, [r3, #24]
 800df5c:	b2db      	uxtb	r3, r3
 800df5e:	f003 0307 	and.w	r3, r3, #7
 800df62:	3302      	adds	r3, #2
 800df64:	2201      	movs	r2, #1
 800df66:	fa02 f303 	lsl.w	r3, r2, r3
 800df6a:	687a      	ldr	r2, [r7, #4]
 800df6c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800df6e:	fb03 f202 	mul.w	r2, r3, r2
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800df76:	683b      	ldr	r3, [r7, #0]
 800df78:	7a1b      	ldrb	r3, [r3, #8]
 800df7a:	b2db      	uxtb	r3, r3
 800df7c:	f003 030f 	and.w	r3, r3, #15
 800df80:	2201      	movs	r2, #1
 800df82:	409a      	lsls	r2, r3
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	651a      	str	r2, [r3, #80]	; 0x50

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800df8c:	687a      	ldr	r2, [r7, #4]
 800df8e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800df90:	0a52      	lsrs	r2, r2, #9
 800df92:	fb03 f202 	mul.w	r2, r3, r2
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dfa0:	659a      	str	r2, [r3, #88]	; 0x58
 800dfa2:	e031      	b.n	800e008 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dfa8:	2b01      	cmp	r3, #1
 800dfaa:	d11d      	bne.n	800dfe8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dfb0:	041b      	lsls	r3, r3, #16
 800dfb2:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dfba:	0c1b      	lsrs	r3, r3, #16
 800dfbc:	431a      	orrs	r2, r3
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	691b      	ldr	r3, [r3, #16]
 800dfc6:	3301      	adds	r3, #1
 800dfc8:	029a      	lsls	r2, r3, #10
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dfdc:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	659a      	str	r2, [r3, #88]	; 0x58
 800dfe6:	e00f      	b.n	800e008 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	4a58      	ldr	r2, [pc, #352]	; (800e150 <HAL_SD_GetCardCSD+0x344>)
 800dfee:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dff4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	2201      	movs	r2, #1
 800e000:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e004:	2301      	movs	r3, #1
 800e006:	e09d      	b.n	800e144 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e00c:	0b9b      	lsrs	r3, r3, #14
 800e00e:	b2db      	uxtb	r3, r3
 800e010:	f003 0301 	and.w	r3, r3, #1
 800e014:	b2da      	uxtb	r2, r3
 800e016:	683b      	ldr	r3, [r7, #0]
 800e018:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e01e:	09db      	lsrs	r3, r3, #7
 800e020:	b2db      	uxtb	r3, r3
 800e022:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e026:	b2da      	uxtb	r2, r3
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e030:	b2db      	uxtb	r3, r3
 800e032:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e036:	b2da      	uxtb	r2, r3
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e040:	0fdb      	lsrs	r3, r3, #31
 800e042:	b2da      	uxtb	r2, r3
 800e044:	683b      	ldr	r3, [r7, #0]
 800e046:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e04c:	0f5b      	lsrs	r3, r3, #29
 800e04e:	b2db      	uxtb	r3, r3
 800e050:	f003 0303 	and.w	r3, r3, #3
 800e054:	b2da      	uxtb	r2, r3
 800e056:	683b      	ldr	r3, [r7, #0]
 800e058:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e05e:	0e9b      	lsrs	r3, r3, #26
 800e060:	b2db      	uxtb	r3, r3
 800e062:	f003 0307 	and.w	r3, r3, #7
 800e066:	b2da      	uxtb	r2, r3
 800e068:	683b      	ldr	r3, [r7, #0]
 800e06a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e070:	0d9b      	lsrs	r3, r3, #22
 800e072:	b2db      	uxtb	r3, r3
 800e074:	f003 030f 	and.w	r3, r3, #15
 800e078:	b2da      	uxtb	r2, r3
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e082:	0d5b      	lsrs	r3, r3, #21
 800e084:	b2db      	uxtb	r3, r3
 800e086:	f003 0301 	and.w	r3, r3, #1
 800e08a:	b2da      	uxtb	r2, r3
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800e092:	683b      	ldr	r3, [r7, #0]
 800e094:	2200      	movs	r2, #0
 800e096:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e09e:	0c1b      	lsrs	r3, r3, #16
 800e0a0:	b2db      	uxtb	r3, r3
 800e0a2:	f003 0301 	and.w	r3, r3, #1
 800e0a6:	b2da      	uxtb	r2, r3
 800e0a8:	683b      	ldr	r3, [r7, #0]
 800e0aa:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e0b2:	0bdb      	lsrs	r3, r3, #15
 800e0b4:	b2db      	uxtb	r3, r3
 800e0b6:	f003 0301 	and.w	r3, r3, #1
 800e0ba:	b2da      	uxtb	r2, r3
 800e0bc:	683b      	ldr	r3, [r7, #0]
 800e0be:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e0c6:	0b9b      	lsrs	r3, r3, #14
 800e0c8:	b2db      	uxtb	r3, r3
 800e0ca:	f003 0301 	and.w	r3, r3, #1
 800e0ce:	b2da      	uxtb	r2, r3
 800e0d0:	683b      	ldr	r3, [r7, #0]
 800e0d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e0da:	0b5b      	lsrs	r3, r3, #13
 800e0dc:	b2db      	uxtb	r3, r3
 800e0de:	f003 0301 	and.w	r3, r3, #1
 800e0e2:	b2da      	uxtb	r2, r3
 800e0e4:	683b      	ldr	r3, [r7, #0]
 800e0e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e0ee:	0b1b      	lsrs	r3, r3, #12
 800e0f0:	b2db      	uxtb	r3, r3
 800e0f2:	f003 0301 	and.w	r3, r3, #1
 800e0f6:	b2da      	uxtb	r2, r3
 800e0f8:	683b      	ldr	r3, [r7, #0]
 800e0fa:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e102:	0a9b      	lsrs	r3, r3, #10
 800e104:	b2db      	uxtb	r3, r3
 800e106:	f003 0303 	and.w	r3, r3, #3
 800e10a:	b2da      	uxtb	r2, r3
 800e10c:	683b      	ldr	r3, [r7, #0]
 800e10e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e116:	0a1b      	lsrs	r3, r3, #8
 800e118:	b2db      	uxtb	r3, r3
 800e11a:	f003 0303 	and.w	r3, r3, #3
 800e11e:	b2da      	uxtb	r2, r3
 800e120:	683b      	ldr	r3, [r7, #0]
 800e122:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e12a:	085b      	lsrs	r3, r3, #1
 800e12c:	b2db      	uxtb	r3, r3
 800e12e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e132:	b2da      	uxtb	r2, r3
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	2201      	movs	r2, #1
 800e13e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800e142:	2300      	movs	r3, #0
}
 800e144:	4618      	mov	r0, r3
 800e146:	370c      	adds	r7, #12
 800e148:	46bd      	mov	sp, r7
 800e14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e14e:	4770      	bx	lr
 800e150:	1fe00fff 	.word	0x1fe00fff

0800e154 <HAL_SD_GetCardStatus>:
  * @param  pStatus Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800e154:	b580      	push	{r7, lr}
 800e156:	b094      	sub	sp, #80	; 0x50
 800e158:	af00      	add	r7, sp, #0
 800e15a:	6078      	str	r0, [r7, #4]
 800e15c:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800e15e:	2300      	movs	r3, #0
 800e160:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800e164:	f107 0308 	add.w	r3, r7, #8
 800e168:	4619      	mov	r1, r3
 800e16a:	6878      	ldr	r0, [r7, #4]
 800e16c:	f000 fbd4 	bl	800e918 <SD_SendSDStatus>
 800e170:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 800e172:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e174:	2b00      	cmp	r3, #0
 800e176:	d011      	beq.n	800e19c <HAL_SD_GetCardStatus+0x48>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	4a4f      	ldr	r2, [pc, #316]	; (800e2bc <HAL_SD_GetCardStatus+0x168>)
 800e17e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e184:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e186:	431a      	orrs	r2, r3
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	2201      	movs	r2, #1
 800e190:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800e194:	2301      	movs	r3, #1
 800e196:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800e19a:	e070      	b.n	800e27e <HAL_SD_GetCardStatus+0x12a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800e19c:	68bb      	ldr	r3, [r7, #8]
 800e19e:	099b      	lsrs	r3, r3, #6
 800e1a0:	b2db      	uxtb	r3, r3
 800e1a2:	f003 0303 	and.w	r3, r3, #3
 800e1a6:	b2da      	uxtb	r2, r3
 800e1a8:	683b      	ldr	r3, [r7, #0]
 800e1aa:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800e1ac:	68bb      	ldr	r3, [r7, #8]
 800e1ae:	095b      	lsrs	r3, r3, #5
 800e1b0:	b2db      	uxtb	r3, r3
 800e1b2:	f003 0301 	and.w	r3, r3, #1
 800e1b6:	b2da      	uxtb	r2, r3
 800e1b8:	683b      	ldr	r3, [r7, #0]
 800e1ba:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800e1bc:	68bb      	ldr	r3, [r7, #8]
 800e1be:	0a1b      	lsrs	r3, r3, #8
 800e1c0:	b29b      	uxth	r3, r3
 800e1c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800e1c6:	b29a      	uxth	r2, r3
 800e1c8:	68bb      	ldr	r3, [r7, #8]
 800e1ca:	0e1b      	lsrs	r3, r3, #24
 800e1cc:	b29b      	uxth	r3, r3
 800e1ce:	4313      	orrs	r3, r2
 800e1d0:	b29a      	uxth	r2, r3
 800e1d2:	683b      	ldr	r3, [r7, #0]
 800e1d4:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	061a      	lsls	r2, r3, #24
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	021b      	lsls	r3, r3, #8
 800e1de:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e1e2:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	0a1b      	lsrs	r3, r3, #8
 800e1e8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800e1ec:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	0e1b      	lsrs	r3, r3, #24
 800e1f2:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800e1f8:	693b      	ldr	r3, [r7, #16]
 800e1fa:	b2da      	uxtb	r2, r3
 800e1fc:	683b      	ldr	r3, [r7, #0]
 800e1fe:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800e200:	693b      	ldr	r3, [r7, #16]
 800e202:	0a1b      	lsrs	r3, r3, #8
 800e204:	b2da      	uxtb	r2, r3
 800e206:	683b      	ldr	r3, [r7, #0]
 800e208:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800e20a:	693b      	ldr	r3, [r7, #16]
 800e20c:	0d1b      	lsrs	r3, r3, #20
 800e20e:	b2db      	uxtb	r3, r3
 800e210:	f003 030f 	and.w	r3, r3, #15
 800e214:	b2da      	uxtb	r2, r3
 800e216:	683b      	ldr	r3, [r7, #0]
 800e218:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800e21a:	693b      	ldr	r3, [r7, #16]
 800e21c:	0c1b      	lsrs	r3, r3, #16
 800e21e:	b29b      	uxth	r3, r3
 800e220:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800e224:	b29a      	uxth	r2, r3
 800e226:	697b      	ldr	r3, [r7, #20]
 800e228:	b29b      	uxth	r3, r3
 800e22a:	b2db      	uxtb	r3, r3
 800e22c:	b29b      	uxth	r3, r3
 800e22e:	4313      	orrs	r3, r2
 800e230:	b29a      	uxth	r2, r3
 800e232:	683b      	ldr	r3, [r7, #0]
 800e234:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800e236:	697b      	ldr	r3, [r7, #20]
 800e238:	0a9b      	lsrs	r3, r3, #10
 800e23a:	b2db      	uxtb	r3, r3
 800e23c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e240:	b2da      	uxtb	r2, r3
 800e242:	683b      	ldr	r3, [r7, #0]
 800e244:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800e246:	697b      	ldr	r3, [r7, #20]
 800e248:	0a1b      	lsrs	r3, r3, #8
 800e24a:	b2db      	uxtb	r3, r3
 800e24c:	f003 0303 	and.w	r3, r3, #3
 800e250:	b2da      	uxtb	r2, r3
 800e252:	683b      	ldr	r3, [r7, #0]
 800e254:	73da      	strb	r2, [r3, #15]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800e256:	697b      	ldr	r3, [r7, #20]
 800e258:	091b      	lsrs	r3, r3, #4
 800e25a:	b2db      	uxtb	r3, r3
 800e25c:	f003 030f 	and.w	r3, r3, #15
 800e260:	b2da      	uxtb	r2, r3
 800e262:	683b      	ldr	r3, [r7, #0]
 800e264:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800e266:	697b      	ldr	r3, [r7, #20]
 800e268:	b2db      	uxtb	r3, r3
 800e26a:	f003 030f 	and.w	r3, r3, #15
 800e26e:	b2da      	uxtb	r2, r3
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800e274:	69bb      	ldr	r3, [r7, #24]
 800e276:	0e1b      	lsrs	r3, r3, #24
 800e278:	b2da      	uxtb	r2, r3
 800e27a:	683b      	ldr	r3, [r7, #0]
 800e27c:	749a      	strb	r2, [r3, #18]
#endif
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e286:	4618      	mov	r0, r3
 800e288:	f004 fbd4 	bl	8012a34 <SDMMC_CmdBlockLength>
 800e28c:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 800e28e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e290:	2b00      	cmp	r3, #0
 800e292:	d00d      	beq.n	800e2b0 <HAL_SD_GetCardStatus+0x15c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	4a08      	ldr	r2, [pc, #32]	; (800e2bc <HAL_SD_GetCardStatus+0x168>)
 800e29a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e2a0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	2201      	movs	r2, #1
 800e2a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800e2aa:	2301      	movs	r3, #1
 800e2ac:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  return status;
 800e2b0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800e2b4:	4618      	mov	r0, r3
 800e2b6:	3750      	adds	r7, #80	; 0x50
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	bd80      	pop	{r7, pc}
 800e2bc:	1fe00fff 	.word	0x1fe00fff

0800e2c0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800e2c0:	b480      	push	{r7}
 800e2c2:	b083      	sub	sp, #12
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
 800e2c8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e2ce:	683b      	ldr	r3, [r7, #0]
 800e2d0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e2de:	683b      	ldr	r3, [r7, #0]
 800e2e0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e2e6:	683b      	ldr	r3, [r7, #0]
 800e2e8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e2f6:	683b      	ldr	r3, [r7, #0]
 800e2f8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e2fe:	683b      	ldr	r3, [r7, #0]
 800e300:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800e306:	683b      	ldr	r3, [r7, #0]
 800e308:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800e30a:	2300      	movs	r3, #0
}
 800e30c:	4618      	mov	r0, r3
 800e30e:	370c      	adds	r7, #12
 800e310:	46bd      	mov	sp, r7
 800e312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e316:	4770      	bx	lr

0800e318 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800e318:	b5b0      	push	{r4, r5, r7, lr}
 800e31a:	b090      	sub	sp, #64	; 0x40
 800e31c:	af04      	add	r7, sp, #16
 800e31e:	6078      	str	r0, [r7, #4]
 800e320:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800e322:	2300      	movs	r3, #0
 800e324:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	2203      	movs	r2, #3
 800e32c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e334:	2b03      	cmp	r3, #3
 800e336:	d02e      	beq.n	800e396 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800e338:	683b      	ldr	r3, [r7, #0]
 800e33a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e33e:	d106      	bne.n	800e34e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e344:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	639a      	str	r2, [r3, #56]	; 0x38
 800e34c:	e029      	b.n	800e3a2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800e34e:	683b      	ldr	r3, [r7, #0]
 800e350:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e354:	d10a      	bne.n	800e36c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800e356:	6878      	ldr	r0, [r7, #4]
 800e358:	f000 fbd6 	bl	800eb08 <SD_WideBus_Enable>
 800e35c:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e364:	431a      	orrs	r2, r3
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	639a      	str	r2, [r3, #56]	; 0x38
 800e36a:	e01a      	b.n	800e3a2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800e36c:	683b      	ldr	r3, [r7, #0]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d10a      	bne.n	800e388 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800e372:	6878      	ldr	r0, [r7, #4]
 800e374:	f000 fc13 	bl	800eb9e <SD_WideBus_Disable>
 800e378:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e37e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e380:	431a      	orrs	r2, r3
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	639a      	str	r2, [r3, #56]	; 0x38
 800e386:	e00c      	b.n	800e3a2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e38c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	639a      	str	r2, [r3, #56]	; 0x38
 800e394:	e005      	b.n	800e3a2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e39a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d007      	beq.n	800e3ba <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	4a60      	ldr	r2, [pc, #384]	; (800e530 <HAL_SD_ConfigWideBusOperation+0x218>)
 800e3b0:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800e3b2:	2301      	movs	r3, #1
 800e3b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800e3b8:	e097      	b.n	800e4ea <HAL_SD_ConfigWideBusOperation+0x1d2>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 800e3ba:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800e3be:	f7fd fed1 	bl	800c164 <HAL_RCCEx_GetPeriphCLKFreq>
 800e3c2:	6278      	str	r0, [r7, #36]	; 0x24
    if (sdmmc_clk != 0U)
 800e3c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	f000 8086 	beq.w	800e4d8 <HAL_SD_ConfigWideBusOperation+0x1c0>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	685b      	ldr	r3, [r3, #4]
 800e3d0:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
      Init.ClockBypass         = hsd->Init.ClockBypass;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	689b      	ldr	r3, [r3, #8]
 800e3d6:	613b      	str	r3, [r7, #16]
      Init.BusWide             = WideMode;
 800e3d8:	683b      	ldr	r3, [r7, #0]
 800e3da:	617b      	str	r3, [r7, #20]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	691b      	ldr	r3, [r3, #16]
 800e3e0:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	695a      	ldr	r2, [r3, #20]
 800e3e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3e8:	4952      	ldr	r1, [pc, #328]	; (800e534 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800e3ea:	fba1 1303 	umull	r1, r3, r1, r3
 800e3ee:	0e1b      	lsrs	r3, r3, #24
 800e3f0:	429a      	cmp	r2, r3
 800e3f2:	d303      	bcc.n	800e3fc <HAL_SD_ConfigWideBusOperation+0xe4>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	695b      	ldr	r3, [r3, #20]
 800e3f8:	61fb      	str	r3, [r7, #28]
 800e3fa:	e05a      	b.n	800e4b2 <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e400:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e404:	d103      	bne.n	800e40e <HAL_SD_ConfigWideBusOperation+0xf6>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	695b      	ldr	r3, [r3, #20]
 800e40a:	61fb      	str	r3, [r7, #28]
 800e40c:	e051      	b.n	800e4b2 <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e412:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e416:	d126      	bne.n	800e466 <HAL_SD_ConfigWideBusOperation+0x14e>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	695b      	ldr	r3, [r3, #20]
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d10e      	bne.n	800e43e <HAL_SD_ConfigWideBusOperation+0x126>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800e420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e422:	4a45      	ldr	r2, [pc, #276]	; (800e538 <HAL_SD_ConfigWideBusOperation+0x220>)
 800e424:	4293      	cmp	r3, r2
 800e426:	d906      	bls.n	800e436 <HAL_SD_ConfigWideBusOperation+0x11e>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800e428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e42a:	4a42      	ldr	r2, [pc, #264]	; (800e534 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800e42c:	fba2 2303 	umull	r2, r3, r2, r3
 800e430:	0e5b      	lsrs	r3, r3, #25
 800e432:	61fb      	str	r3, [r7, #28]
 800e434:	e03d      	b.n	800e4b2 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	695b      	ldr	r3, [r3, #20]
 800e43a:	61fb      	str	r3, [r7, #28]
 800e43c:	e039      	b.n	800e4b2 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	695b      	ldr	r3, [r3, #20]
 800e442:	005b      	lsls	r3, r3, #1
 800e444:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e446:	fbb2 f3f3 	udiv	r3, r2, r3
 800e44a:	4a3b      	ldr	r2, [pc, #236]	; (800e538 <HAL_SD_ConfigWideBusOperation+0x220>)
 800e44c:	4293      	cmp	r3, r2
 800e44e:	d906      	bls.n	800e45e <HAL_SD_ConfigWideBusOperation+0x146>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800e450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e452:	4a38      	ldr	r2, [pc, #224]	; (800e534 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800e454:	fba2 2303 	umull	r2, r3, r2, r3
 800e458:	0e5b      	lsrs	r3, r3, #25
 800e45a:	61fb      	str	r3, [r7, #28]
 800e45c:	e029      	b.n	800e4b2 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	695b      	ldr	r3, [r3, #20]
 800e462:	61fb      	str	r3, [r7, #28]
 800e464:	e025      	b.n	800e4b2 <HAL_SD_ConfigWideBusOperation+0x19a>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	695b      	ldr	r3, [r3, #20]
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d10e      	bne.n	800e48c <HAL_SD_ConfigWideBusOperation+0x174>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800e46e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e470:	4a32      	ldr	r2, [pc, #200]	; (800e53c <HAL_SD_ConfigWideBusOperation+0x224>)
 800e472:	4293      	cmp	r3, r2
 800e474:	d906      	bls.n	800e484 <HAL_SD_ConfigWideBusOperation+0x16c>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800e476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e478:	4a2e      	ldr	r2, [pc, #184]	; (800e534 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800e47a:	fba2 2303 	umull	r2, r3, r2, r3
 800e47e:	0e1b      	lsrs	r3, r3, #24
 800e480:	61fb      	str	r3, [r7, #28]
 800e482:	e016      	b.n	800e4b2 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	695b      	ldr	r3, [r3, #20]
 800e488:	61fb      	str	r3, [r7, #28]
 800e48a:	e012      	b.n	800e4b2 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	695b      	ldr	r3, [r3, #20]
 800e490:	005b      	lsls	r3, r3, #1
 800e492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e494:	fbb2 f3f3 	udiv	r3, r2, r3
 800e498:	4a28      	ldr	r2, [pc, #160]	; (800e53c <HAL_SD_ConfigWideBusOperation+0x224>)
 800e49a:	4293      	cmp	r3, r2
 800e49c:	d906      	bls.n	800e4ac <HAL_SD_ConfigWideBusOperation+0x194>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800e49e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4a0:	4a24      	ldr	r2, [pc, #144]	; (800e534 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800e4a2:	fba2 2303 	umull	r2, r3, r2, r3
 800e4a6:	0e1b      	lsrs	r3, r3, #24
 800e4a8:	61fb      	str	r3, [r7, #28]
 800e4aa:	e002      	b.n	800e4b2 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	695b      	ldr	r3, [r3, #20]
 800e4b0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      Init.Transceiver = hsd->Init.Transceiver;
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	699b      	ldr	r3, [r3, #24]
 800e4b6:	623b      	str	r3, [r7, #32]
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
      }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      (void)SDMMC_Init(hsd->Instance, Init);
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	681d      	ldr	r5, [r3, #0]
 800e4bc:	466c      	mov	r4, sp
 800e4be:	f107 0318 	add.w	r3, r7, #24
 800e4c2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e4c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e4ca:	f107 030c 	add.w	r3, r7, #12
 800e4ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e4d0:	4628      	mov	r0, r5
 800e4d2:	f004 f9d1 	bl	8012878 <SDMMC_Init>
 800e4d6:	e008      	b.n	800e4ea <HAL_SD_ConfigWideBusOperation+0x1d2>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e4dc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	639a      	str	r2, [r3, #56]	; 0x38
      status = HAL_ERROR;
 800e4e4:	2301      	movs	r3, #1
 800e4e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	f004 fa9e 	bl	8012a34 <SDMMC_CmdBlockLength>
 800e4f8:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e4fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d00c      	beq.n	800e51a <HAL_SD_ConfigWideBusOperation+0x202>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	4a0a      	ldr	r2, [pc, #40]	; (800e530 <HAL_SD_ConfigWideBusOperation+0x218>)
 800e506:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e50c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e50e:	431a      	orrs	r2, r3
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800e514:	2301      	movs	r3, #1
 800e516:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	2201      	movs	r2, #1
 800e51e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 800e522:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e526:	4618      	mov	r0, r3
 800e528:	3730      	adds	r7, #48	; 0x30
 800e52a:	46bd      	mov	sp, r7
 800e52c:	bdb0      	pop	{r4, r5, r7, pc}
 800e52e:	bf00      	nop
 800e530:	1fe00fff 	.word	0x1fe00fff
 800e534:	55e63b89 	.word	0x55e63b89
 800e538:	02faf080 	.word	0x02faf080
 800e53c:	017d7840 	.word	0x017d7840

0800e540 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800e540:	b580      	push	{r7, lr}
 800e542:	b086      	sub	sp, #24
 800e544:	af00      	add	r7, sp, #0
 800e546:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800e548:	2300      	movs	r3, #0
 800e54a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800e54c:	f107 030c 	add.w	r3, r7, #12
 800e550:	4619      	mov	r1, r3
 800e552:	6878      	ldr	r0, [r7, #4]
 800e554:	f000 fab0 	bl	800eab8 <SD_SendStatus>
 800e558:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e55a:	697b      	ldr	r3, [r7, #20]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d005      	beq.n	800e56c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e564:	697b      	ldr	r3, [r7, #20]
 800e566:	431a      	orrs	r2, r3
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	0a5b      	lsrs	r3, r3, #9
 800e570:	f003 030f 	and.w	r3, r3, #15
 800e574:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800e576:	693b      	ldr	r3, [r7, #16]
}
 800e578:	4618      	mov	r0, r3
 800e57a:	3718      	adds	r7, #24
 800e57c:	46bd      	mov	sp, r7
 800e57e:	bd80      	pop	{r7, pc}

0800e580 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e580:	b5b0      	push	{r4, r5, r7, lr}
 800e582:	b090      	sub	sp, #64	; 0x40
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800e588:	2301      	movs	r3, #1
 800e58a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	4618      	mov	r0, r3
 800e592:	f004 f9cb 	bl	801292c <SDMMC_GetPowerState>
 800e596:	4603      	mov	r3, r0
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d102      	bne.n	800e5a2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e59c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800e5a0:	e0a9      	b.n	800e6f6 <SD_InitCard+0x176>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e5a6:	2b03      	cmp	r3, #3
 800e5a8:	d02e      	beq.n	800e608 <SD_InitCard+0x88>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	4618      	mov	r0, r3
 800e5b0:	f004 fc10 	bl	8012dd4 <SDMMC_CmdSendCID>
 800e5b4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e5b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d001      	beq.n	800e5c0 <SD_InitCard+0x40>
    {
      return errorstate;
 800e5bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e5be:	e09a      	b.n	800e6f6 <SD_InitCard+0x176>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	2100      	movs	r1, #0
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	f004 f9f5 	bl	80129b6 <SDMMC_GetResponse>
 800e5cc:	4602      	mov	r2, r0
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	2104      	movs	r1, #4
 800e5d8:	4618      	mov	r0, r3
 800e5da:	f004 f9ec 	bl	80129b6 <SDMMC_GetResponse>
 800e5de:	4602      	mov	r2, r0
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	2108      	movs	r1, #8
 800e5ea:	4618      	mov	r0, r3
 800e5ec:	f004 f9e3 	bl	80129b6 <SDMMC_GetResponse>
 800e5f0:	4602      	mov	r2, r0
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	210c      	movs	r1, #12
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	f004 f9da 	bl	80129b6 <SDMMC_GetResponse>
 800e602:	4602      	mov	r2, r0
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	67da      	str	r2, [r3, #124]	; 0x7c
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e60c:	2b03      	cmp	r3, #3
 800e60e:	d00d      	beq.n	800e62c <SD_InitCard+0xac>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	f107 020e 	add.w	r2, r7, #14
 800e618:	4611      	mov	r1, r2
 800e61a:	4618      	mov	r0, r3
 800e61c:	f004 fc19 	bl	8012e52 <SDMMC_CmdSetRelAdd>
 800e620:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e622:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e624:	2b00      	cmp	r3, #0
 800e626:	d001      	beq.n	800e62c <SD_InitCard+0xac>
    {
      return errorstate;
 800e628:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e62a:	e064      	b.n	800e6f6 <SD_InitCard+0x176>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e630:	2b03      	cmp	r3, #3
 800e632:	d036      	beq.n	800e6a2 <SD_InitCard+0x122>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800e634:	89fb      	ldrh	r3, [r7, #14]
 800e636:	461a      	mov	r2, r3
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	649a      	str	r2, [r3, #72]	; 0x48

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681a      	ldr	r2, [r3, #0]
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e644:	041b      	lsls	r3, r3, #16
 800e646:	4619      	mov	r1, r3
 800e648:	4610      	mov	r0, r2
 800e64a:	f004 fbe2 	bl	8012e12 <SDMMC_CmdSendCSD>
 800e64e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e650:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e652:	2b00      	cmp	r3, #0
 800e654:	d001      	beq.n	800e65a <SD_InitCard+0xda>
    {
      return errorstate;
 800e656:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e658:	e04d      	b.n	800e6f6 <SD_InitCard+0x176>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	2100      	movs	r1, #0
 800e660:	4618      	mov	r0, r3
 800e662:	f004 f9a8 	bl	80129b6 <SDMMC_GetResponse>
 800e666:	4602      	mov	r2, r0
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	2104      	movs	r1, #4
 800e672:	4618      	mov	r0, r3
 800e674:	f004 f99f 	bl	80129b6 <SDMMC_GetResponse>
 800e678:	4602      	mov	r2, r0
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	2108      	movs	r1, #8
 800e684:	4618      	mov	r0, r3
 800e686:	f004 f996 	bl	80129b6 <SDMMC_GetResponse>
 800e68a:	4602      	mov	r2, r0
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	210c      	movs	r1, #12
 800e696:	4618      	mov	r0, r3
 800e698:	f004 f98d 	bl	80129b6 <SDMMC_GetResponse>
 800e69c:	4602      	mov	r2, r0
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	66da      	str	r2, [r3, #108]	; 0x6c
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	2104      	movs	r1, #4
 800e6a8:	4618      	mov	r0, r3
 800e6aa:	f004 f984 	bl	80129b6 <SDMMC_GetResponse>
 800e6ae:	4603      	mov	r3, r0
 800e6b0:	0d1a      	lsrs	r2, r3, #20
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800e6b6:	f107 0310 	add.w	r3, r7, #16
 800e6ba:	4619      	mov	r1, r3
 800e6bc:	6878      	ldr	r0, [r7, #4]
 800e6be:	f7ff fba5 	bl	800de0c <HAL_SD_GetCardCSD>
 800e6c2:	4603      	mov	r3, r0
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d002      	beq.n	800e6ce <SD_InitCard+0x14e>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e6c8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e6cc:	e013      	b.n	800e6f6 <SD_InitCard+0x176>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	6819      	ldr	r1, [r3, #0]
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e6d6:	041b      	lsls	r3, r3, #16
 800e6d8:	2200      	movs	r2, #0
 800e6da:	461c      	mov	r4, r3
 800e6dc:	4615      	mov	r5, r2
 800e6de:	4622      	mov	r2, r4
 800e6e0:	462b      	mov	r3, r5
 800e6e2:	4608      	mov	r0, r1
 800e6e4:	f004 fa8c 	bl	8012c00 <SDMMC_CmdSelDesel>
 800e6e8:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800e6ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d001      	beq.n	800e6f4 <SD_InitCard+0x174>
  {
    return errorstate;
 800e6f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6f2:	e000      	b.n	800e6f6 <SD_InitCard+0x176>
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800e6f4:	2300      	movs	r3, #0
}
 800e6f6:	4618      	mov	r0, r3
 800e6f8:	3740      	adds	r7, #64	; 0x40
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800e700 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800e700:	b580      	push	{r7, lr}
 800e702:	b088      	sub	sp, #32
 800e704:	af00      	add	r7, sp, #0
 800e706:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e708:	2300      	movs	r3, #0
 800e70a:	60fb      	str	r3, [r7, #12]
  uint32_t response = 0U, validvoltage = 0U;
 800e70c:	2300      	movs	r3, #0
 800e70e:	61fb      	str	r3, [r7, #28]
 800e710:	2300      	movs	r3, #0
 800e712:	61bb      	str	r3, [r7, #24]
  uint32_t errorstate;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
 800e714:	f7f8 ff32 	bl	800757c <HAL_GetTick>
 800e718:	6178      	str	r0, [r7, #20]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	4618      	mov	r0, r3
 800e720:	f004 fa92 	bl	8012c48 <SDMMC_CmdGoIdleState>
 800e724:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e726:	693b      	ldr	r3, [r7, #16]
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d001      	beq.n	800e730 <SD_PowerON+0x30>
  {
    return errorstate;
 800e72c:	693b      	ldr	r3, [r7, #16]
 800e72e:	e0ed      	b.n	800e90c <SD_PowerON+0x20c>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	4618      	mov	r0, r3
 800e736:	f004 faa5 	bl	8012c84 <SDMMC_CmdOperCond>
 800e73a:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e73c:	693b      	ldr	r3, [r7, #16]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d00d      	beq.n	800e75e <SD_PowerON+0x5e>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	2200      	movs	r2, #0
 800e746:	641a      	str	r2, [r3, #64]	; 0x40
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	4618      	mov	r0, r3
 800e74e:	f004 fa7b 	bl	8012c48 <SDMMC_CmdGoIdleState>
 800e752:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e754:	693b      	ldr	r3, [r7, #16]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d004      	beq.n	800e764 <SD_PowerON+0x64>
    {
      return errorstate;
 800e75a:	693b      	ldr	r3, [r7, #16]
 800e75c:	e0d6      	b.n	800e90c <SD_PowerON+0x20c>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	2201      	movs	r2, #1
 800e762:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e768:	2b01      	cmp	r3, #1
 800e76a:	d137      	bne.n	800e7dc <SD_PowerON+0xdc>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	2100      	movs	r1, #0
 800e772:	4618      	mov	r0, r3
 800e774:	f004 faa6 	bl	8012cc4 <SDMMC_CmdAppCommand>
 800e778:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e77a:	693b      	ldr	r3, [r7, #16]
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d02d      	beq.n	800e7dc <SD_PowerON+0xdc>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e780:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e784:	e0c2      	b.n	800e90c <SD_PowerON+0x20c>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	2100      	movs	r1, #0
 800e78c:	4618      	mov	r0, r3
 800e78e:	f004 fa99 	bl	8012cc4 <SDMMC_CmdAppCommand>
 800e792:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e794:	693b      	ldr	r3, [r7, #16]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d001      	beq.n	800e79e <SD_PowerON+0x9e>
    {
      return errorstate;
 800e79a:	693b      	ldr	r3, [r7, #16]
 800e79c:	e0b6      	b.n	800e90c <SD_PowerON+0x20c>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	495c      	ldr	r1, [pc, #368]	; (800e914 <SD_PowerON+0x214>)
 800e7a4:	4618      	mov	r0, r3
 800e7a6:	f004 fab0 	bl	8012d0a <SDMMC_CmdAppOperCommand>
 800e7aa:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e7ac:	693b      	ldr	r3, [r7, #16]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d002      	beq.n	800e7b8 <SD_PowerON+0xb8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e7b2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e7b6:	e0a9      	b.n	800e90c <SD_PowerON+0x20c>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	2100      	movs	r1, #0
 800e7be:	4618      	mov	r0, r3
 800e7c0:	f004 f8f9 	bl	80129b6 <SDMMC_GetResponse>
 800e7c4:	61f8      	str	r0, [r7, #28]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e7c6:	69fb      	ldr	r3, [r7, #28]
 800e7c8:	0fdb      	lsrs	r3, r3, #31
 800e7ca:	2b01      	cmp	r3, #1
 800e7cc:	d101      	bne.n	800e7d2 <SD_PowerON+0xd2>
 800e7ce:	2301      	movs	r3, #1
 800e7d0:	e000      	b.n	800e7d4 <SD_PowerON+0xd4>
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	61bb      	str	r3, [r7, #24]

    count++;
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	3301      	adds	r3, #1
 800e7da:	60fb      	str	r3, [r7, #12]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e7e2:	4293      	cmp	r3, r2
 800e7e4:	d802      	bhi.n	800e7ec <SD_PowerON+0xec>
 800e7e6:	69bb      	ldr	r3, [r7, #24]
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d0cc      	beq.n	800e786 <SD_PowerON+0x86>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e7f2:	4293      	cmp	r3, r2
 800e7f4:	d902      	bls.n	800e7fc <SD_PowerON+0xfc>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e7f6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800e7fa:	e087      	b.n	800e90c <SD_PowerON+0x20c>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800e7fc:	69fb      	ldr	r3, [r7, #28]
 800e7fe:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e802:	2b00      	cmp	r3, #0
 800e804:	d07e      	beq.n	800e904 <SD_PowerON+0x204>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	2201      	movs	r2, #1
 800e80a:	63da      	str	r2, [r3, #60]	; 0x3c
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	699b      	ldr	r3, [r3, #24]
 800e810:	2b01      	cmp	r3, #1
 800e812:	d17a      	bne.n	800e90a <SD_PowerON+0x20a>
    {
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 800e814:	69fb      	ldr	r3, [r7, #28]
 800e816:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d075      	beq.n	800e90a <SD_PowerON+0x20a>
      {
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e824:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Start switching procedue */
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	681a      	ldr	r2, [r3, #0]
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	f042 0208 	orr.w	r2, r2, #8
 800e834:	601a      	str	r2, [r3, #0]

        /* Send CMD11 to switch 1.8V mode */
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	4618      	mov	r0, r3
 800e83c:	f004 fb70 	bl	8012f20 <SDMMC_CmdVoltageSwitch>
 800e840:	6138      	str	r0, [r7, #16]
        if(errorstate != HAL_SD_ERROR_NONE)
 800e842:	693b      	ldr	r3, [r7, #16]
 800e844:	2b00      	cmp	r3, #0
 800e846:	d00c      	beq.n	800e862 <SD_PowerON+0x162>
        {
          return errorstate;
 800e848:	693b      	ldr	r3, [r7, #16]
 800e84a:	e05f      	b.n	800e90c <SD_PowerON+0x20c>
        }

        /* Check to CKSTOP */
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
        {
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e84c:	f7f8 fe96 	bl	800757c <HAL_GetTick>
 800e850:	4602      	mov	r2, r0
 800e852:	697b      	ldr	r3, [r7, #20]
 800e854:	1ad3      	subs	r3, r2, r3
 800e856:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e85a:	d102      	bne.n	800e862 <SD_PowerON+0x162>
          {
            return HAL_SD_ERROR_TIMEOUT;
 800e85c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e860:	e054      	b.n	800e90c <SD_PowerON+0x20c>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e868:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e86c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800e870:	d1ec      	bne.n	800e84c <SD_PowerON+0x14c>
          }
        }

        /* Clear CKSTOP Flag */
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800e87a:	639a      	str	r2, [r3, #56]	; 0x38

        /* Check to BusyD0 */
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e882:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e886:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e88a:	d002      	beq.n	800e892 <SD_PowerON+0x192>
        {
          /* Error when activate Voltage Switch in SDMMC Peripheral */
          return SDMMC_ERROR_UNSUPPORTED_FEATURE;
 800e88c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e890:	e03c      	b.n	800e90c <SD_PowerON+0x20c>
        {
          /* Enable Transceiver Switch PIN */
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->DriveTransceiver_1_8V_Callback(SET);
#else
          HAL_SDEx_DriveTransceiver_1_8V_Callback(SET);
 800e892:	2001      	movs	r0, #1
 800e894:	f000 fb44 	bl	800ef20 <HAL_SDEx_DriveTransceiver_1_8V_Callback>
#endif

          /* Switch ready */
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	681a      	ldr	r2, [r3, #0]
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	f042 0204 	orr.w	r2, r2, #4
 800e8a6:	601a      	str	r2, [r3, #0]

          /* Check VSWEND Flag */
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800e8a8:	e00a      	b.n	800e8c0 <SD_PowerON+0x1c0>
          {
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e8aa:	f7f8 fe67 	bl	800757c <HAL_GetTick>
 800e8ae:	4602      	mov	r2, r0
 800e8b0:	697b      	ldr	r3, [r7, #20]
 800e8b2:	1ad3      	subs	r3, r2, r3
 800e8b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e8b8:	d102      	bne.n	800e8c0 <SD_PowerON+0x1c0>
            {
              return HAL_SD_ERROR_TIMEOUT;
 800e8ba:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e8be:	e025      	b.n	800e90c <SD_PowerON+0x20c>
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e8ca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e8ce:	d1ec      	bne.n	800e8aa <SD_PowerON+0x1aa>
            }
          }

          /* Clear VSWEND Flag */
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e8d8:	639a      	str	r2, [r3, #56]	; 0x38

          /* Check BusyD0 status */
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e8e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e8e8:	d102      	bne.n	800e8f0 <SD_PowerON+0x1f0>
          {
            /* Error when enabling 1.8V mode */
            return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e8ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800e8ee:	e00d      	b.n	800e90c <SD_PowerON+0x20c>
          }
          /* Switch to 1.8V OK */

          /* Disable VSWITCH FLAG from SDMMC Peripheral */
          hsd->Instance->POWER = 0x13U;
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	2213      	movs	r2, #19
 800e8f6:	601a      	str	r2, [r3, #0]

          /* Clean Status flags */
          hsd->Instance->ICR = 0xFFFFFFFFU;
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e900:	639a      	str	r2, [r3, #56]	; 0x38
 800e902:	e002      	b.n	800e90a <SD_PowerON+0x20a>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	2200      	movs	r2, #0
 800e908:	63da      	str	r2, [r3, #60]	; 0x3c
  }


  return HAL_SD_ERROR_NONE;
 800e90a:	2300      	movs	r3, #0
}
 800e90c:	4618      	mov	r0, r3
 800e90e:	3720      	adds	r7, #32
 800e910:	46bd      	mov	sp, r7
 800e912:	bd80      	pop	{r7, pc}
 800e914:	c1100000 	.word	0xc1100000

0800e918 <SD_SendSDStatus>:
  * @param  pSDstatus Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800e918:	b580      	push	{r7, lr}
 800e91a:	b08c      	sub	sp, #48	; 0x30
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
 800e920:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e922:	f7f8 fe2b 	bl	800757c <HAL_GetTick>
 800e926:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800e928:	683b      	ldr	r3, [r7, #0]
 800e92a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	2100      	movs	r1, #0
 800e932:	4618      	mov	r0, r3
 800e934:	f004 f83f 	bl	80129b6 <SDMMC_GetResponse>
 800e938:	4603      	mov	r3, r0
 800e93a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e93e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e942:	d102      	bne.n	800e94a <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e944:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e948:	e0b0      	b.n	800eaac <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	2140      	movs	r1, #64	; 0x40
 800e950:	4618      	mov	r0, r3
 800e952:	f004 f86f 	bl	8012a34 <SDMMC_CmdBlockLength>
 800e956:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e958:	6a3b      	ldr	r3, [r7, #32]
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d005      	beq.n	800e96a <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800e966:	6a3b      	ldr	r3, [r7, #32]
 800e968:	e0a0      	b.n	800eaac <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	681a      	ldr	r2, [r3, #0]
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e972:	041b      	lsls	r3, r3, #16
 800e974:	4619      	mov	r1, r3
 800e976:	4610      	mov	r0, r2
 800e978:	f004 f9a4 	bl	8012cc4 <SDMMC_CmdAppCommand>
 800e97c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e97e:	6a3b      	ldr	r3, [r7, #32]
 800e980:	2b00      	cmp	r3, #0
 800e982:	d005      	beq.n	800e990 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800e98c:	6a3b      	ldr	r3, [r7, #32]
 800e98e:	e08d      	b.n	800eaac <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e990:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e994:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800e996:	2340      	movs	r3, #64	; 0x40
 800e998:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800e99a:	2360      	movs	r3, #96	; 0x60
 800e99c:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e99e:	2302      	movs	r3, #2
 800e9a0:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e9a2:	2300      	movs	r3, #0
 800e9a4:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e9a6:	2301      	movs	r3, #1
 800e9a8:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	f107 0208 	add.w	r2, r7, #8
 800e9b2:	4611      	mov	r1, r2
 800e9b4:	4618      	mov	r0, r3
 800e9b6:	f004 f811 	bl	80129dc <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	4618      	mov	r0, r3
 800e9c0:	f004 fa8c 	bl	8012edc <SDMMC_CmdStatusRegister>
 800e9c4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e9c6:	6a3b      	ldr	r3, [r7, #32]
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d02b      	beq.n	800ea24 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800e9d4:	6a3b      	ldr	r3, [r7, #32]
 800e9d6:	e069      	b.n	800eaac <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e9de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d013      	beq.n	800ea0e <SD_SendSDStatus+0xf6>
    {
      for(count = 0U; count < 8U; count++)
 800e9e6:	2300      	movs	r3, #0
 800e9e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e9ea:	e00d      	b.n	800ea08 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	f003 ff6b 	bl	80128cc <SDMMC_ReadFIFO>
 800e9f6:	4602      	mov	r2, r0
 800e9f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9fa:	601a      	str	r2, [r3, #0]
        pData++;
 800e9fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9fe:	3304      	adds	r3, #4
 800ea00:	62bb      	str	r3, [r7, #40]	; 0x28
      for(count = 0U; count < 8U; count++)
 800ea02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea04:	3301      	adds	r3, #1
 800ea06:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ea08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea0a:	2b07      	cmp	r3, #7
 800ea0c:	d9ee      	bls.n	800e9ec <SD_SendSDStatus+0xd4>
      }
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800ea0e:	f7f8 fdb5 	bl	800757c <HAL_GetTick>
 800ea12:	4602      	mov	r2, r0
 800ea14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea16:	1ad3      	subs	r3, r2, r3
 800ea18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ea1c:	d102      	bne.n	800ea24 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800ea1e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ea22:	e043      	b.n	800eaac <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea2a:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d0d2      	beq.n	800e9d8 <SD_SendSDStatus+0xc0>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea38:	f003 0308 	and.w	r3, r3, #8
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d001      	beq.n	800ea44 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800ea40:	2308      	movs	r3, #8
 800ea42:	e033      	b.n	800eaac <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea4a:	f003 0302 	and.w	r3, r3, #2
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d001      	beq.n	800ea56 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800ea52:	2302      	movs	r3, #2
 800ea54:	e02a      	b.n	800eaac <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	681b      	ldr	r3, [r3, #0]
 800ea5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea5c:	f003 0320 	and.w	r3, r3, #32
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d017      	beq.n	800ea94 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800ea64:	2320      	movs	r3, #32
 800ea66:	e021      	b.n	800eaac <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
#else
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	f003 ff2d 	bl	80128cc <SDMMC_ReadFIFO>
 800ea72:	4602      	mov	r2, r0
 800ea74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea76:	601a      	str	r2, [r3, #0]
    pData++;
 800ea78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea7a:	3304      	adds	r3, #4
 800ea7c:	62bb      	str	r3, [r7, #40]	; 0x28

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800ea7e:	f7f8 fd7d 	bl	800757c <HAL_GetTick>
 800ea82:	4602      	mov	r2, r0
 800ea84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea86:	1ad3      	subs	r3, r2, r3
 800ea88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ea8c:	d102      	bne.n	800ea94 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800ea8e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ea92:	e00b      	b.n	800eaac <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d1e2      	bne.n	800ea68 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	681b      	ldr	r3, [r3, #0]
 800eaa6:	4a03      	ldr	r2, [pc, #12]	; (800eab4 <SD_SendSDStatus+0x19c>)
 800eaa8:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800eaaa:	2300      	movs	r3, #0
}
 800eaac:	4618      	mov	r0, r3
 800eaae:	3730      	adds	r7, #48	; 0x30
 800eab0:	46bd      	mov	sp, r7
 800eab2:	bd80      	pop	{r7, pc}
 800eab4:	18000f3a 	.word	0x18000f3a

0800eab8 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800eab8:	b580      	push	{r7, lr}
 800eaba:	b084      	sub	sp, #16
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	6078      	str	r0, [r7, #4]
 800eac0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800eac2:	683b      	ldr	r3, [r7, #0]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d102      	bne.n	800eace <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800eac8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800eacc:	e018      	b.n	800eb00 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	681a      	ldr	r2, [r3, #0]
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ead6:	041b      	lsls	r3, r3, #16
 800ead8:	4619      	mov	r1, r3
 800eada:	4610      	mov	r0, r2
 800eadc:	f004 f9db 	bl	8012e96 <SDMMC_CmdSendStatus>
 800eae0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d001      	beq.n	800eaec <SD_SendStatus+0x34>
  {
    return errorstate;
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	e009      	b.n	800eb00 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	2100      	movs	r1, #0
 800eaf2:	4618      	mov	r0, r3
 800eaf4:	f003 ff5f 	bl	80129b6 <SDMMC_GetResponse>
 800eaf8:	4602      	mov	r2, r0
 800eafa:	683b      	ldr	r3, [r7, #0]
 800eafc:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800eafe:	2300      	movs	r3, #0
}
 800eb00:	4618      	mov	r0, r3
 800eb02:	3710      	adds	r7, #16
 800eb04:	46bd      	mov	sp, r7
 800eb06:	bd80      	pop	{r7, pc}

0800eb08 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800eb08:	b580      	push	{r7, lr}
 800eb0a:	b086      	sub	sp, #24
 800eb0c:	af00      	add	r7, sp, #0
 800eb0e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800eb10:	2300      	movs	r3, #0
 800eb12:	60fb      	str	r3, [r7, #12]
 800eb14:	2300      	movs	r3, #0
 800eb16:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	2100      	movs	r1, #0
 800eb1e:	4618      	mov	r0, r3
 800eb20:	f003 ff49 	bl	80129b6 <SDMMC_GetResponse>
 800eb24:	4603      	mov	r3, r0
 800eb26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800eb2a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800eb2e:	d102      	bne.n	800eb36 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800eb30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800eb34:	e02f      	b.n	800eb96 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800eb36:	f107 030c 	add.w	r3, r7, #12
 800eb3a:	4619      	mov	r1, r3
 800eb3c:	6878      	ldr	r0, [r7, #4]
 800eb3e:	f000 f879 	bl	800ec34 <SD_FindSCR>
 800eb42:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d001      	beq.n	800eb4e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800eb4a:	697b      	ldr	r3, [r7, #20]
 800eb4c:	e023      	b.n	800eb96 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800eb4e:	693b      	ldr	r3, [r7, #16]
 800eb50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d01c      	beq.n	800eb92 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	681a      	ldr	r2, [r3, #0]
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800eb60:	041b      	lsls	r3, r3, #16
 800eb62:	4619      	mov	r1, r3
 800eb64:	4610      	mov	r0, r2
 800eb66:	f004 f8ad 	bl	8012cc4 <SDMMC_CmdAppCommand>
 800eb6a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eb6c:	697b      	ldr	r3, [r7, #20]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d001      	beq.n	800eb76 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800eb72:	697b      	ldr	r3, [r7, #20]
 800eb74:	e00f      	b.n	800eb96 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	2102      	movs	r1, #2
 800eb7c:	4618      	mov	r0, r3
 800eb7e:	f004 f8e4 	bl	8012d4a <SDMMC_CmdBusWidth>
 800eb82:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eb84:	697b      	ldr	r3, [r7, #20]
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d001      	beq.n	800eb8e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800eb8a:	697b      	ldr	r3, [r7, #20]
 800eb8c:	e003      	b.n	800eb96 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800eb8e:	2300      	movs	r3, #0
 800eb90:	e001      	b.n	800eb96 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800eb92:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800eb96:	4618      	mov	r0, r3
 800eb98:	3718      	adds	r7, #24
 800eb9a:	46bd      	mov	sp, r7
 800eb9c:	bd80      	pop	{r7, pc}

0800eb9e <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800eb9e:	b580      	push	{r7, lr}
 800eba0:	b086      	sub	sp, #24
 800eba2:	af00      	add	r7, sp, #0
 800eba4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800eba6:	2300      	movs	r3, #0
 800eba8:	60fb      	str	r3, [r7, #12]
 800ebaa:	2300      	movs	r3, #0
 800ebac:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	2100      	movs	r1, #0
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	f003 fefe 	bl	80129b6 <SDMMC_GetResponse>
 800ebba:	4603      	mov	r3, r0
 800ebbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ebc0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ebc4:	d102      	bne.n	800ebcc <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ebc6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ebca:	e02f      	b.n	800ec2c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ebcc:	f107 030c 	add.w	r3, r7, #12
 800ebd0:	4619      	mov	r1, r3
 800ebd2:	6878      	ldr	r0, [r7, #4]
 800ebd4:	f000 f82e 	bl	800ec34 <SD_FindSCR>
 800ebd8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d001      	beq.n	800ebe4 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800ebe0:	697b      	ldr	r3, [r7, #20]
 800ebe2:	e023      	b.n	800ec2c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800ebe4:	693b      	ldr	r3, [r7, #16]
 800ebe6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d01c      	beq.n	800ec28 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	681a      	ldr	r2, [r3, #0]
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ebf6:	041b      	lsls	r3, r3, #16
 800ebf8:	4619      	mov	r1, r3
 800ebfa:	4610      	mov	r0, r2
 800ebfc:	f004 f862 	bl	8012cc4 <SDMMC_CmdAppCommand>
 800ec00:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ec02:	697b      	ldr	r3, [r7, #20]
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	d001      	beq.n	800ec0c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800ec08:	697b      	ldr	r3, [r7, #20]
 800ec0a:	e00f      	b.n	800ec2c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	2100      	movs	r1, #0
 800ec12:	4618      	mov	r0, r3
 800ec14:	f004 f899 	bl	8012d4a <SDMMC_CmdBusWidth>
 800ec18:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ec1a:	697b      	ldr	r3, [r7, #20]
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d001      	beq.n	800ec24 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800ec20:	697b      	ldr	r3, [r7, #20]
 800ec22:	e003      	b.n	800ec2c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800ec24:	2300      	movs	r3, #0
 800ec26:	e001      	b.n	800ec2c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ec28:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	3718      	adds	r7, #24
 800ec30:	46bd      	mov	sp, r7
 800ec32:	bd80      	pop	{r7, pc}

0800ec34 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b08e      	sub	sp, #56	; 0x38
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]
 800ec3c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800ec3e:	f7f8 fc9d 	bl	800757c <HAL_GetTick>
 800ec42:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800ec44:	2300      	movs	r3, #0
 800ec46:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800ec48:	2300      	movs	r3, #0
 800ec4a:	60bb      	str	r3, [r7, #8]
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800ec50:	683b      	ldr	r3, [r7, #0]
 800ec52:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	2108      	movs	r1, #8
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	f003 feea 	bl	8012a34 <SDMMC_CmdBlockLength>
 800ec60:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ec62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d001      	beq.n	800ec6c <SD_FindSCR+0x38>
  {
    return errorstate;
 800ec68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec6a:	e0ad      	b.n	800edc8 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	681a      	ldr	r2, [r3, #0]
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ec74:	041b      	lsls	r3, r3, #16
 800ec76:	4619      	mov	r1, r3
 800ec78:	4610      	mov	r0, r2
 800ec7a:	f004 f823 	bl	8012cc4 <SDMMC_CmdAppCommand>
 800ec7e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ec80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d001      	beq.n	800ec8a <SD_FindSCR+0x56>
  {
    return errorstate;
 800ec86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec88:	e09e      	b.n	800edc8 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ec8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ec8e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800ec90:	2308      	movs	r3, #8
 800ec92:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800ec94:	2330      	movs	r3, #48	; 0x30
 800ec96:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800ec98:	2302      	movs	r3, #2
 800ec9a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800ec9c:	2300      	movs	r3, #0
 800ec9e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800eca0:	2301      	movs	r3, #1
 800eca2:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	f107 0210 	add.w	r2, r7, #16
 800ecac:	4611      	mov	r1, r2
 800ecae:	4618      	mov	r0, r3
 800ecb0:	f003 fe94 	bl	80129dc <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	4618      	mov	r0, r3
 800ecba:	f004 f869 	bl	8012d90 <SDMMC_CmdSendSCR>
 800ecbe:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ecc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d027      	beq.n	800ed16 <SD_FindSCR+0xe2>
  {
    return errorstate;
 800ecc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecc8:	e07e      	b.n	800edc8 <SD_FindSCR+0x194>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ecd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d113      	bne.n	800ed00 <SD_FindSCR+0xcc>
 800ecd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d110      	bne.n	800ed00 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	4618      	mov	r0, r3
 800ece4:	f003 fdf2 	bl	80128cc <SDMMC_ReadFIFO>
 800ece8:	4603      	mov	r3, r0
 800ecea:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	f003 fdeb 	bl	80128cc <SDMMC_ReadFIFO>
 800ecf6:	4603      	mov	r3, r0
 800ecf8:	60fb      	str	r3, [r7, #12]
      index++;
 800ecfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ecfc:	3301      	adds	r3, #1
 800ecfe:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800ed00:	f7f8 fc3c 	bl	800757c <HAL_GetTick>
 800ed04:	4602      	mov	r2, r0
 800ed06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed08:	1ad3      	subs	r3, r2, r3
 800ed0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ed0e:	d102      	bne.n	800ed16 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800ed10:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ed14:	e058      	b.n	800edc8 <SD_FindSCR+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ed1c:	f240 532a 	movw	r3, #1322	; 0x52a
 800ed20:	4013      	ands	r3, r2
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d0d1      	beq.n	800ecca <SD_FindSCR+0x96>
      return HAL_SD_ERROR_TIMEOUT;
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed2c:	f003 0308 	and.w	r3, r3, #8
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d005      	beq.n	800ed40 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	2208      	movs	r2, #8
 800ed3a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800ed3c:	2308      	movs	r3, #8
 800ed3e:	e043      	b.n	800edc8 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed46:	f003 0302 	and.w	r3, r3, #2
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d005      	beq.n	800ed5a <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	2202      	movs	r2, #2
 800ed54:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800ed56:	2302      	movs	r3, #2
 800ed58:	e036      	b.n	800edc8 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed60:	f003 0320 	and.w	r3, r3, #32
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d005      	beq.n	800ed74 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	2220      	movs	r2, #32
 800ed6e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800ed70:	2320      	movs	r3, #32
 800ed72:	e029      	b.n	800edc8 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	4a15      	ldr	r2, [pc, #84]	; (800edd0 <SD_FindSCR+0x19c>)
 800ed7a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	061a      	lsls	r2, r3, #24
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	021b      	lsls	r3, r3, #8
 800ed84:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ed88:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	0a1b      	lsrs	r3, r3, #8
 800ed8e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ed92:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	0e1b      	lsrs	r3, r3, #24
 800ed98:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ed9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed9c:	601a      	str	r2, [r3, #0]
    scr++;
 800ed9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eda0:	3304      	adds	r3, #4
 800eda2:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800eda4:	68bb      	ldr	r3, [r7, #8]
 800eda6:	061a      	lsls	r2, r3, #24
 800eda8:	68bb      	ldr	r3, [r7, #8]
 800edaa:	021b      	lsls	r3, r3, #8
 800edac:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800edb0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800edb2:	68bb      	ldr	r3, [r7, #8]
 800edb4:	0a1b      	lsrs	r3, r3, #8
 800edb6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800edba:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800edbc:	68bb      	ldr	r3, [r7, #8]
 800edbe:	0e1b      	lsrs	r3, r3, #24
 800edc0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800edc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edc4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800edc6:	2300      	movs	r3, #0
}
 800edc8:	4618      	mov	r0, r3
 800edca:	3738      	adds	r7, #56	; 0x38
 800edcc:	46bd      	mov	sp, r7
 800edce:	bd80      	pop	{r7, pc}
 800edd0:	18000f3a 	.word	0x18000f3a

0800edd4 <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800edd4:	b580      	push	{r7, lr}
 800edd6:	b086      	sub	sp, #24
 800edd8:	af00      	add	r7, sp, #0
 800edda:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ede0:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ede6:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800ede8:	693b      	ldr	r3, [r7, #16]
 800edea:	2b00      	cmp	r3, #0
 800edec:	d03f      	beq.n	800ee6e <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800edee:	2300      	movs	r3, #0
 800edf0:	617b      	str	r3, [r7, #20]
 800edf2:	e033      	b.n	800ee5c <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	4618      	mov	r0, r3
 800edfa:	f003 fd67 	bl	80128cc <SDMMC_ReadFIFO>
 800edfe:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800ee00:	68bb      	ldr	r3, [r7, #8]
 800ee02:	b2da      	uxtb	r2, r3
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	3301      	adds	r3, #1
 800ee0c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ee0e:	693b      	ldr	r3, [r7, #16]
 800ee10:	3b01      	subs	r3, #1
 800ee12:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800ee14:	68bb      	ldr	r3, [r7, #8]
 800ee16:	0a1b      	lsrs	r3, r3, #8
 800ee18:	b2da      	uxtb	r2, r3
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	3301      	adds	r3, #1
 800ee22:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ee24:	693b      	ldr	r3, [r7, #16]
 800ee26:	3b01      	subs	r3, #1
 800ee28:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800ee2a:	68bb      	ldr	r3, [r7, #8]
 800ee2c:	0c1b      	lsrs	r3, r3, #16
 800ee2e:	b2da      	uxtb	r2, r3
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	3301      	adds	r3, #1
 800ee38:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ee3a:	693b      	ldr	r3, [r7, #16]
 800ee3c:	3b01      	subs	r3, #1
 800ee3e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800ee40:	68bb      	ldr	r3, [r7, #8]
 800ee42:	0e1b      	lsrs	r3, r3, #24
 800ee44:	b2da      	uxtb	r2, r3
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	3301      	adds	r3, #1
 800ee4e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ee50:	693b      	ldr	r3, [r7, #16]
 800ee52:	3b01      	subs	r3, #1
 800ee54:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800ee56:	697b      	ldr	r3, [r7, #20]
 800ee58:	3301      	adds	r3, #1
 800ee5a:	617b      	str	r3, [r7, #20]
 800ee5c:	697b      	ldr	r3, [r7, #20]
 800ee5e:	2b07      	cmp	r3, #7
 800ee60:	d9c8      	bls.n	800edf4 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	68fa      	ldr	r2, [r7, #12]
 800ee66:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	693a      	ldr	r2, [r7, #16]
 800ee6c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800ee6e:	bf00      	nop
 800ee70:	3718      	adds	r7, #24
 800ee72:	46bd      	mov	sp, r7
 800ee74:	bd80      	pop	{r7, pc}

0800ee76 <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800ee76:	b580      	push	{r7, lr}
 800ee78:	b086      	sub	sp, #24
 800ee7a:	af00      	add	r7, sp, #0
 800ee7c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	6a1b      	ldr	r3, [r3, #32]
 800ee82:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ee88:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800ee8a:	693b      	ldr	r3, [r7, #16]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d043      	beq.n	800ef18 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800ee90:	2300      	movs	r3, #0
 800ee92:	617b      	str	r3, [r7, #20]
 800ee94:	e037      	b.n	800ef06 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	781b      	ldrb	r3, [r3, #0]
 800ee9a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	3301      	adds	r3, #1
 800eea0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800eea2:	693b      	ldr	r3, [r7, #16]
 800eea4:	3b01      	subs	r3, #1
 800eea6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	781b      	ldrb	r3, [r3, #0]
 800eeac:	021a      	lsls	r2, r3, #8
 800eeae:	68bb      	ldr	r3, [r7, #8]
 800eeb0:	4313      	orrs	r3, r2
 800eeb2:	60bb      	str	r3, [r7, #8]
      tmp++;
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	3301      	adds	r3, #1
 800eeb8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800eeba:	693b      	ldr	r3, [r7, #16]
 800eebc:	3b01      	subs	r3, #1
 800eebe:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	781b      	ldrb	r3, [r3, #0]
 800eec4:	041a      	lsls	r2, r3, #16
 800eec6:	68bb      	ldr	r3, [r7, #8]
 800eec8:	4313      	orrs	r3, r2
 800eeca:	60bb      	str	r3, [r7, #8]
      tmp++;
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	3301      	adds	r3, #1
 800eed0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800eed2:	693b      	ldr	r3, [r7, #16]
 800eed4:	3b01      	subs	r3, #1
 800eed6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	781b      	ldrb	r3, [r3, #0]
 800eedc:	061a      	lsls	r2, r3, #24
 800eede:	68bb      	ldr	r3, [r7, #8]
 800eee0:	4313      	orrs	r3, r2
 800eee2:	60bb      	str	r3, [r7, #8]
      tmp++;
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	3301      	adds	r3, #1
 800eee8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800eeea:	693b      	ldr	r3, [r7, #16]
 800eeec:	3b01      	subs	r3, #1
 800eeee:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	f107 0208 	add.w	r2, r7, #8
 800eef8:	4611      	mov	r1, r2
 800eefa:	4618      	mov	r0, r3
 800eefc:	f003 fcf3 	bl	80128e6 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800ef00:	697b      	ldr	r3, [r7, #20]
 800ef02:	3301      	adds	r3, #1
 800ef04:	617b      	str	r3, [r7, #20]
 800ef06:	697b      	ldr	r3, [r7, #20]
 800ef08:	2b07      	cmp	r3, #7
 800ef0a:	d9c4      	bls.n	800ee96 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	68fa      	ldr	r2, [r7, #12]
 800ef10:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	693a      	ldr	r2, [r7, #16]
 800ef16:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800ef18:	bf00      	nop
 800ef1a:	3718      	adds	r7, #24
 800ef1c:	46bd      	mov	sp, r7
 800ef1e:	bd80      	pop	{r7, pc}

0800ef20 <HAL_SDEx_DriveTransceiver_1_8V_Callback>:
  * @brief  Enable/Disable the SD Transceiver 1.8V Mode Callback.
  * @param  status Voltage Switch State
  * @retval None
  */
__weak void HAL_SDEx_DriveTransceiver_1_8V_Callback(FlagStatus status)
{
 800ef20:	b480      	push	{r7}
 800ef22:	b083      	sub	sp, #12
 800ef24:	af00      	add	r7, sp, #0
 800ef26:	4603      	mov	r3, r0
 800ef28:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SD_EnableTransciver could be implemented in the user file
   */
}
 800ef2a:	bf00      	nop
 800ef2c:	370c      	adds	r7, #12
 800ef2e:	46bd      	mov	sp, r7
 800ef30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef34:	4770      	bx	lr

0800ef36 <HAL_SDEx_Read_DMADoubleBuffer0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 800ef36:	b480      	push	{r7}
 800ef38:	b083      	sub	sp, #12
 800ef3a:	af00      	add	r7, sp, #0
 800ef3c:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 800ef3e:	bf00      	nop
 800ef40:	370c      	adds	r7, #12
 800ef42:	46bd      	mov	sp, r7
 800ef44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef48:	4770      	bx	lr

0800ef4a <HAL_SDEx_Read_DMADoubleBuffer1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 800ef4a:	b480      	push	{r7}
 800ef4c:	b083      	sub	sp, #12
 800ef4e:	af00      	add	r7, sp, #0
 800ef50:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuffer1CpltCallback can be implemented in the user file
   */
}
 800ef52:	bf00      	nop
 800ef54:	370c      	adds	r7, #12
 800ef56:	46bd      	mov	sp, r7
 800ef58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef5c:	4770      	bx	lr

0800ef5e <HAL_SDEx_Write_DMADoubleBuffer0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 800ef5e:	b480      	push	{r7}
 800ef60:	b083      	sub	sp, #12
 800ef62:	af00      	add	r7, sp, #0
 800ef64:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 800ef66:	bf00      	nop
 800ef68:	370c      	adds	r7, #12
 800ef6a:	46bd      	mov	sp, r7
 800ef6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef70:	4770      	bx	lr

0800ef72 <HAL_SDEx_Write_DMADoubleBuffer1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 800ef72:	b480      	push	{r7}
 800ef74:	b083      	sub	sp, #12
 800ef76:	af00      	add	r7, sp, #0
 800ef78:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 800ef7a:	bf00      	nop
 800ef7c:	370c      	adds	r7, #12
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef84:	4770      	bx	lr

0800ef86 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ef86:	b580      	push	{r7, lr}
 800ef88:	b084      	sub	sp, #16
 800ef8a:	af00      	add	r7, sp, #0
 800ef8c:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d101      	bne.n	800ef98 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ef94:	2301      	movs	r3, #1
 800ef96:	e095      	b.n	800f0c4 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d108      	bne.n	800efb2 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	685b      	ldr	r3, [r3, #4]
 800efa4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800efa8:	d009      	beq.n	800efbe <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	2200      	movs	r2, #0
 800efae:	61da      	str	r2, [r3, #28]
 800efb0:	e005      	b.n	800efbe <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	2200      	movs	r2, #0
 800efb6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	2200      	movs	r2, #0
 800efbc:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	2200      	movs	r2, #0
 800efc2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800efca:	b2db      	uxtb	r3, r3
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d106      	bne.n	800efde <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	2200      	movs	r2, #0
 800efd4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800efd8:	6878      	ldr	r0, [r7, #4]
 800efda:	f7f6 fb3b 	bl	8005654 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	2202      	movs	r2, #2
 800efe2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	681a      	ldr	r2, [r3, #0]
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800eff4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	68db      	ldr	r3, [r3, #12]
 800effa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800effe:	d902      	bls.n	800f006 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800f000:	2300      	movs	r3, #0
 800f002:	60fb      	str	r3, [r7, #12]
 800f004:	e002      	b.n	800f00c <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800f006:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f00a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	68db      	ldr	r3, [r3, #12]
 800f010:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800f014:	d007      	beq.n	800f026 <HAL_SPI_Init+0xa0>
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	68db      	ldr	r3, [r3, #12]
 800f01a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800f01e:	d002      	beq.n	800f026 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	2200      	movs	r2, #0
 800f024:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	685b      	ldr	r3, [r3, #4]
 800f02a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	689b      	ldr	r3, [r3, #8]
 800f032:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800f036:	431a      	orrs	r2, r3
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	691b      	ldr	r3, [r3, #16]
 800f03c:	f003 0302 	and.w	r3, r3, #2
 800f040:	431a      	orrs	r2, r3
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	695b      	ldr	r3, [r3, #20]
 800f046:	f003 0301 	and.w	r3, r3, #1
 800f04a:	431a      	orrs	r2, r3
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	699b      	ldr	r3, [r3, #24]
 800f050:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f054:	431a      	orrs	r2, r3
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	69db      	ldr	r3, [r3, #28]
 800f05a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800f05e:	431a      	orrs	r2, r3
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	6a1b      	ldr	r3, [r3, #32]
 800f064:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f068:	ea42 0103 	orr.w	r1, r2, r3
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f070:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	430a      	orrs	r2, r1
 800f07a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	699b      	ldr	r3, [r3, #24]
 800f080:	0c1b      	lsrs	r3, r3, #16
 800f082:	f003 0204 	and.w	r2, r3, #4
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f08a:	f003 0310 	and.w	r3, r3, #16
 800f08e:	431a      	orrs	r2, r3
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f094:	f003 0308 	and.w	r3, r3, #8
 800f098:	431a      	orrs	r2, r3
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	68db      	ldr	r3, [r3, #12]
 800f09e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800f0a2:	ea42 0103 	orr.w	r1, r2, r3
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	430a      	orrs	r2, r1
 800f0b2:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	2200      	movs	r2, #0
 800f0b8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	2201      	movs	r2, #1
 800f0be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800f0c2:	2300      	movs	r3, #0
}
 800f0c4:	4618      	mov	r0, r3
 800f0c6:	3710      	adds	r7, #16
 800f0c8:	46bd      	mov	sp, r7
 800f0ca:	bd80      	pop	{r7, pc}

0800f0cc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f0cc:	b580      	push	{r7, lr}
 800f0ce:	b088      	sub	sp, #32
 800f0d0:	af00      	add	r7, sp, #0
 800f0d2:	60f8      	str	r0, [r7, #12]
 800f0d4:	60b9      	str	r1, [r7, #8]
 800f0d6:	603b      	str	r3, [r7, #0]
 800f0d8:	4613      	mov	r3, r2
 800f0da:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800f0dc:	2300      	movs	r3, #0
 800f0de:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800f0e6:	2b01      	cmp	r3, #1
 800f0e8:	d101      	bne.n	800f0ee <HAL_SPI_Transmit+0x22>
 800f0ea:	2302      	movs	r3, #2
 800f0ec:	e15f      	b.n	800f3ae <HAL_SPI_Transmit+0x2e2>
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	2201      	movs	r2, #1
 800f0f2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f0f6:	f7f8 fa41 	bl	800757c <HAL_GetTick>
 800f0fa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800f0fc:	88fb      	ldrh	r3, [r7, #6]
 800f0fe:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800f106:	b2db      	uxtb	r3, r3
 800f108:	2b01      	cmp	r3, #1
 800f10a:	d002      	beq.n	800f112 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800f10c:	2302      	movs	r3, #2
 800f10e:	77fb      	strb	r3, [r7, #31]
    goto error;
 800f110:	e148      	b.n	800f3a4 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800f112:	68bb      	ldr	r3, [r7, #8]
 800f114:	2b00      	cmp	r3, #0
 800f116:	d002      	beq.n	800f11e <HAL_SPI_Transmit+0x52>
 800f118:	88fb      	ldrh	r3, [r7, #6]
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d102      	bne.n	800f124 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800f11e:	2301      	movs	r3, #1
 800f120:	77fb      	strb	r3, [r7, #31]
    goto error;
 800f122:	e13f      	b.n	800f3a4 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	2203      	movs	r2, #3
 800f128:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	2200      	movs	r2, #0
 800f130:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	68ba      	ldr	r2, [r7, #8]
 800f136:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	88fa      	ldrh	r2, [r7, #6]
 800f13c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	88fa      	ldrh	r2, [r7, #6]
 800f142:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	2200      	movs	r2, #0
 800f148:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	2200      	movs	r2, #0
 800f14e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	2200      	movs	r2, #0
 800f156:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	2200      	movs	r2, #0
 800f15e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	2200      	movs	r2, #0
 800f164:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	689b      	ldr	r3, [r3, #8]
 800f16a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f16e:	d10f      	bne.n	800f190 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	681a      	ldr	r2, [r3, #0]
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f17e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	681a      	ldr	r2, [r3, #0]
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f18e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f19a:	2b40      	cmp	r3, #64	; 0x40
 800f19c:	d007      	beq.n	800f1ae <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	681a      	ldr	r2, [r3, #0]
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f1ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	68db      	ldr	r3, [r3, #12]
 800f1b2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800f1b6:	d94f      	bls.n	800f258 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	685b      	ldr	r3, [r3, #4]
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d002      	beq.n	800f1c6 <HAL_SPI_Transmit+0xfa>
 800f1c0:	8afb      	ldrh	r3, [r7, #22]
 800f1c2:	2b01      	cmp	r3, #1
 800f1c4:	d142      	bne.n	800f24c <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1ca:	881a      	ldrh	r2, [r3, #0]
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1d6:	1c9a      	adds	r2, r3, #2
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f1e0:	b29b      	uxth	r3, r3
 800f1e2:	3b01      	subs	r3, #1
 800f1e4:	b29a      	uxth	r2, r3
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800f1ea:	e02f      	b.n	800f24c <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	689b      	ldr	r3, [r3, #8]
 800f1f2:	f003 0302 	and.w	r3, r3, #2
 800f1f6:	2b02      	cmp	r3, #2
 800f1f8:	d112      	bne.n	800f220 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1fe:	881a      	ldrh	r2, [r3, #0]
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f20a:	1c9a      	adds	r2, r3, #2
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f214:	b29b      	uxth	r3, r3
 800f216:	3b01      	subs	r3, #1
 800f218:	b29a      	uxth	r2, r3
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800f21e:	e015      	b.n	800f24c <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f220:	f7f8 f9ac 	bl	800757c <HAL_GetTick>
 800f224:	4602      	mov	r2, r0
 800f226:	69bb      	ldr	r3, [r7, #24]
 800f228:	1ad3      	subs	r3, r2, r3
 800f22a:	683a      	ldr	r2, [r7, #0]
 800f22c:	429a      	cmp	r2, r3
 800f22e:	d803      	bhi.n	800f238 <HAL_SPI_Transmit+0x16c>
 800f230:	683b      	ldr	r3, [r7, #0]
 800f232:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f236:	d102      	bne.n	800f23e <HAL_SPI_Transmit+0x172>
 800f238:	683b      	ldr	r3, [r7, #0]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d106      	bne.n	800f24c <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800f23e:	2303      	movs	r3, #3
 800f240:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	2201      	movs	r2, #1
 800f246:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800f24a:	e0ab      	b.n	800f3a4 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f250:	b29b      	uxth	r3, r3
 800f252:	2b00      	cmp	r3, #0
 800f254:	d1ca      	bne.n	800f1ec <HAL_SPI_Transmit+0x120>
 800f256:	e080      	b.n	800f35a <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	685b      	ldr	r3, [r3, #4]
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d002      	beq.n	800f266 <HAL_SPI_Transmit+0x19a>
 800f260:	8afb      	ldrh	r3, [r7, #22]
 800f262:	2b01      	cmp	r3, #1
 800f264:	d174      	bne.n	800f350 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f26a:	b29b      	uxth	r3, r3
 800f26c:	2b01      	cmp	r3, #1
 800f26e:	d912      	bls.n	800f296 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f274:	881a      	ldrh	r2, [r3, #0]
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f280:	1c9a      	adds	r2, r3, #2
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f28a:	b29b      	uxth	r3, r3
 800f28c:	3b02      	subs	r3, #2
 800f28e:	b29a      	uxth	r2, r3
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	87da      	strh	r2, [r3, #62]	; 0x3e
 800f294:	e05c      	b.n	800f350 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	330c      	adds	r3, #12
 800f2a0:	7812      	ldrb	r2, [r2, #0]
 800f2a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2a8:	1c5a      	adds	r2, r3, #1
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f2b2:	b29b      	uxth	r3, r3
 800f2b4:	3b01      	subs	r3, #1
 800f2b6:	b29a      	uxth	r2, r3
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800f2bc:	e048      	b.n	800f350 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	689b      	ldr	r3, [r3, #8]
 800f2c4:	f003 0302 	and.w	r3, r3, #2
 800f2c8:	2b02      	cmp	r3, #2
 800f2ca:	d12b      	bne.n	800f324 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f2d0:	b29b      	uxth	r3, r3
 800f2d2:	2b01      	cmp	r3, #1
 800f2d4:	d912      	bls.n	800f2fc <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2da:	881a      	ldrh	r2, [r3, #0]
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2e6:	1c9a      	adds	r2, r3, #2
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f2f0:	b29b      	uxth	r3, r3
 800f2f2:	3b02      	subs	r3, #2
 800f2f4:	b29a      	uxth	r2, r3
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 800f2fa:	e029      	b.n	800f350 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	330c      	adds	r3, #12
 800f306:	7812      	ldrb	r2, [r2, #0]
 800f308:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f30e:	1c5a      	adds	r2, r3, #1
 800f310:	68fb      	ldr	r3, [r7, #12]
 800f312:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f318:	b29b      	uxth	r3, r3
 800f31a:	3b01      	subs	r3, #1
 800f31c:	b29a      	uxth	r2, r3
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	87da      	strh	r2, [r3, #62]	; 0x3e
 800f322:	e015      	b.n	800f350 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f324:	f7f8 f92a 	bl	800757c <HAL_GetTick>
 800f328:	4602      	mov	r2, r0
 800f32a:	69bb      	ldr	r3, [r7, #24]
 800f32c:	1ad3      	subs	r3, r2, r3
 800f32e:	683a      	ldr	r2, [r7, #0]
 800f330:	429a      	cmp	r2, r3
 800f332:	d803      	bhi.n	800f33c <HAL_SPI_Transmit+0x270>
 800f334:	683b      	ldr	r3, [r7, #0]
 800f336:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f33a:	d102      	bne.n	800f342 <HAL_SPI_Transmit+0x276>
 800f33c:	683b      	ldr	r3, [r7, #0]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d106      	bne.n	800f350 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800f342:	2303      	movs	r3, #3
 800f344:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	2201      	movs	r2, #1
 800f34a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800f34e:	e029      	b.n	800f3a4 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f354:	b29b      	uxth	r3, r3
 800f356:	2b00      	cmp	r3, #0
 800f358:	d1b1      	bne.n	800f2be <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f35a:	69ba      	ldr	r2, [r7, #24]
 800f35c:	6839      	ldr	r1, [r7, #0]
 800f35e:	68f8      	ldr	r0, [r7, #12]
 800f360:	f000 fe88 	bl	8010074 <SPI_EndRxTxTransaction>
 800f364:	4603      	mov	r3, r0
 800f366:	2b00      	cmp	r3, #0
 800f368:	d002      	beq.n	800f370 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	2220      	movs	r2, #32
 800f36e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	689b      	ldr	r3, [r3, #8]
 800f374:	2b00      	cmp	r3, #0
 800f376:	d10a      	bne.n	800f38e <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f378:	2300      	movs	r3, #0
 800f37a:	613b      	str	r3, [r7, #16]
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	68db      	ldr	r3, [r3, #12]
 800f382:	613b      	str	r3, [r7, #16]
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	689b      	ldr	r3, [r3, #8]
 800f38a:	613b      	str	r3, [r7, #16]
 800f38c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f392:	2b00      	cmp	r3, #0
 800f394:	d002      	beq.n	800f39c <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800f396:	2301      	movs	r3, #1
 800f398:	77fb      	strb	r3, [r7, #31]
 800f39a:	e003      	b.n	800f3a4 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	2201      	movs	r2, #1
 800f3a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	2200      	movs	r2, #0
 800f3a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800f3ac:	7ffb      	ldrb	r3, [r7, #31]
}
 800f3ae:	4618      	mov	r0, r3
 800f3b0:	3720      	adds	r7, #32
 800f3b2:	46bd      	mov	sp, r7
 800f3b4:	bd80      	pop	{r7, pc}

0800f3b6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f3b6:	b580      	push	{r7, lr}
 800f3b8:	b088      	sub	sp, #32
 800f3ba:	af02      	add	r7, sp, #8
 800f3bc:	60f8      	str	r0, [r7, #12]
 800f3be:	60b9      	str	r1, [r7, #8]
 800f3c0:	603b      	str	r3, [r7, #0]
 800f3c2:	4613      	mov	r3, r2
 800f3c4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800f3c6:	2300      	movs	r3, #0
 800f3c8:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800f3d0:	b2db      	uxtb	r3, r3
 800f3d2:	2b01      	cmp	r3, #1
 800f3d4:	d002      	beq.n	800f3dc <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800f3d6:	2302      	movs	r3, #2
 800f3d8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800f3da:	e11a      	b.n	800f612 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	685b      	ldr	r3, [r3, #4]
 800f3e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f3e4:	d112      	bne.n	800f40c <HAL_SPI_Receive+0x56>
 800f3e6:	68fb      	ldr	r3, [r7, #12]
 800f3e8:	689b      	ldr	r3, [r3, #8]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d10e      	bne.n	800f40c <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	2204      	movs	r2, #4
 800f3f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800f3f6:	88fa      	ldrh	r2, [r7, #6]
 800f3f8:	683b      	ldr	r3, [r7, #0]
 800f3fa:	9300      	str	r3, [sp, #0]
 800f3fc:	4613      	mov	r3, r2
 800f3fe:	68ba      	ldr	r2, [r7, #8]
 800f400:	68b9      	ldr	r1, [r7, #8]
 800f402:	68f8      	ldr	r0, [r7, #12]
 800f404:	f000 f90e 	bl	800f624 <HAL_SPI_TransmitReceive>
 800f408:	4603      	mov	r3, r0
 800f40a:	e107      	b.n	800f61c <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800f412:	2b01      	cmp	r3, #1
 800f414:	d101      	bne.n	800f41a <HAL_SPI_Receive+0x64>
 800f416:	2302      	movs	r3, #2
 800f418:	e100      	b.n	800f61c <HAL_SPI_Receive+0x266>
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	2201      	movs	r2, #1
 800f41e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f422:	f7f8 f8ab 	bl	800757c <HAL_GetTick>
 800f426:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800f428:	68bb      	ldr	r3, [r7, #8]
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d002      	beq.n	800f434 <HAL_SPI_Receive+0x7e>
 800f42e:	88fb      	ldrh	r3, [r7, #6]
 800f430:	2b00      	cmp	r3, #0
 800f432:	d102      	bne.n	800f43a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800f434:	2301      	movs	r3, #1
 800f436:	75fb      	strb	r3, [r7, #23]
    goto error;
 800f438:	e0eb      	b.n	800f612 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	2204      	movs	r2, #4
 800f43e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	2200      	movs	r2, #0
 800f446:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	68ba      	ldr	r2, [r7, #8]
 800f44c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	88fa      	ldrh	r2, [r7, #6]
 800f452:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	88fa      	ldrh	r2, [r7, #6]
 800f45a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	2200      	movs	r2, #0
 800f462:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	2200      	movs	r2, #0
 800f468:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	2200      	movs	r2, #0
 800f46e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	2200      	movs	r2, #0
 800f474:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	2200      	movs	r2, #0
 800f47a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f47c:	68fb      	ldr	r3, [r7, #12]
 800f47e:	68db      	ldr	r3, [r3, #12]
 800f480:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800f484:	d908      	bls.n	800f498 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	685a      	ldr	r2, [r3, #4]
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800f494:	605a      	str	r2, [r3, #4]
 800f496:	e007      	b.n	800f4a8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	685a      	ldr	r2, [r3, #4]
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800f4a6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	689b      	ldr	r3, [r3, #8]
 800f4ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f4b0:	d10f      	bne.n	800f4d2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	681a      	ldr	r2, [r3, #0]
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f4c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	681a      	ldr	r2, [r3, #0]
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800f4d0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f4dc:	2b40      	cmp	r3, #64	; 0x40
 800f4de:	d007      	beq.n	800f4f0 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	681a      	ldr	r2, [r3, #0]
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f4ee:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	68db      	ldr	r3, [r3, #12]
 800f4f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800f4f8:	d86f      	bhi.n	800f5da <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800f4fa:	e034      	b.n	800f566 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	689b      	ldr	r3, [r3, #8]
 800f502:	f003 0301 	and.w	r3, r3, #1
 800f506:	2b01      	cmp	r3, #1
 800f508:	d117      	bne.n	800f53a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	f103 020c 	add.w	r2, r3, #12
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f516:	7812      	ldrb	r2, [r2, #0]
 800f518:	b2d2      	uxtb	r2, r2
 800f51a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f520:	1c5a      	adds	r2, r3, #1
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f52c:	b29b      	uxth	r3, r3
 800f52e:	3b01      	subs	r3, #1
 800f530:	b29a      	uxth	r2, r3
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800f538:	e015      	b.n	800f566 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f53a:	f7f8 f81f 	bl	800757c <HAL_GetTick>
 800f53e:	4602      	mov	r2, r0
 800f540:	693b      	ldr	r3, [r7, #16]
 800f542:	1ad3      	subs	r3, r2, r3
 800f544:	683a      	ldr	r2, [r7, #0]
 800f546:	429a      	cmp	r2, r3
 800f548:	d803      	bhi.n	800f552 <HAL_SPI_Receive+0x19c>
 800f54a:	683b      	ldr	r3, [r7, #0]
 800f54c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f550:	d102      	bne.n	800f558 <HAL_SPI_Receive+0x1a2>
 800f552:	683b      	ldr	r3, [r7, #0]
 800f554:	2b00      	cmp	r3, #0
 800f556:	d106      	bne.n	800f566 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 800f558:	2303      	movs	r3, #3
 800f55a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	2201      	movs	r2, #1
 800f560:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800f564:	e055      	b.n	800f612 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f56c:	b29b      	uxth	r3, r3
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d1c4      	bne.n	800f4fc <HAL_SPI_Receive+0x146>
 800f572:	e038      	b.n	800f5e6 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	689b      	ldr	r3, [r3, #8]
 800f57a:	f003 0301 	and.w	r3, r3, #1
 800f57e:	2b01      	cmp	r3, #1
 800f580:	d115      	bne.n	800f5ae <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	68da      	ldr	r2, [r3, #12]
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f58c:	b292      	uxth	r2, r2
 800f58e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f594:	1c9a      	adds	r2, r3, #2
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f5a0:	b29b      	uxth	r3, r3
 800f5a2:	3b01      	subs	r3, #1
 800f5a4:	b29a      	uxth	r2, r3
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800f5ac:	e015      	b.n	800f5da <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f5ae:	f7f7 ffe5 	bl	800757c <HAL_GetTick>
 800f5b2:	4602      	mov	r2, r0
 800f5b4:	693b      	ldr	r3, [r7, #16]
 800f5b6:	1ad3      	subs	r3, r2, r3
 800f5b8:	683a      	ldr	r2, [r7, #0]
 800f5ba:	429a      	cmp	r2, r3
 800f5bc:	d803      	bhi.n	800f5c6 <HAL_SPI_Receive+0x210>
 800f5be:	683b      	ldr	r3, [r7, #0]
 800f5c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f5c4:	d102      	bne.n	800f5cc <HAL_SPI_Receive+0x216>
 800f5c6:	683b      	ldr	r3, [r7, #0]
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d106      	bne.n	800f5da <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 800f5cc:	2303      	movs	r3, #3
 800f5ce:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	2201      	movs	r2, #1
 800f5d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800f5d8:	e01b      	b.n	800f612 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f5e0:	b29b      	uxth	r3, r3
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d1c6      	bne.n	800f574 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f5e6:	693a      	ldr	r2, [r7, #16]
 800f5e8:	6839      	ldr	r1, [r7, #0]
 800f5ea:	68f8      	ldr	r0, [r7, #12]
 800f5ec:	f000 fcea 	bl	800ffc4 <SPI_EndRxTransaction>
 800f5f0:	4603      	mov	r3, r0
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d002      	beq.n	800f5fc <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	2220      	movs	r2, #32
 800f5fa:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f5fc:	68fb      	ldr	r3, [r7, #12]
 800f5fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f600:	2b00      	cmp	r3, #0
 800f602:	d002      	beq.n	800f60a <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800f604:	2301      	movs	r3, #1
 800f606:	75fb      	strb	r3, [r7, #23]
 800f608:	e003      	b.n	800f612 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	2201      	movs	r2, #1
 800f60e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	2200      	movs	r2, #0
 800f616:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800f61a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f61c:	4618      	mov	r0, r3
 800f61e:	3718      	adds	r7, #24
 800f620:	46bd      	mov	sp, r7
 800f622:	bd80      	pop	{r7, pc}

0800f624 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800f624:	b580      	push	{r7, lr}
 800f626:	b08a      	sub	sp, #40	; 0x28
 800f628:	af00      	add	r7, sp, #0
 800f62a:	60f8      	str	r0, [r7, #12]
 800f62c:	60b9      	str	r1, [r7, #8]
 800f62e:	607a      	str	r2, [r7, #4]
 800f630:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800f632:	2301      	movs	r3, #1
 800f634:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800f636:	2300      	movs	r3, #0
 800f638:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800f642:	2b01      	cmp	r3, #1
 800f644:	d101      	bne.n	800f64a <HAL_SPI_TransmitReceive+0x26>
 800f646:	2302      	movs	r3, #2
 800f648:	e20a      	b.n	800fa60 <HAL_SPI_TransmitReceive+0x43c>
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	2201      	movs	r2, #1
 800f64e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f652:	f7f7 ff93 	bl	800757c <HAL_GetTick>
 800f656:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800f65e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	685b      	ldr	r3, [r3, #4]
 800f664:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800f666:	887b      	ldrh	r3, [r7, #2]
 800f668:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800f66a:	887b      	ldrh	r3, [r7, #2]
 800f66c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f66e:	7efb      	ldrb	r3, [r7, #27]
 800f670:	2b01      	cmp	r3, #1
 800f672:	d00e      	beq.n	800f692 <HAL_SPI_TransmitReceive+0x6e>
 800f674:	697b      	ldr	r3, [r7, #20]
 800f676:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f67a:	d106      	bne.n	800f68a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	689b      	ldr	r3, [r3, #8]
 800f680:	2b00      	cmp	r3, #0
 800f682:	d102      	bne.n	800f68a <HAL_SPI_TransmitReceive+0x66>
 800f684:	7efb      	ldrb	r3, [r7, #27]
 800f686:	2b04      	cmp	r3, #4
 800f688:	d003      	beq.n	800f692 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800f68a:	2302      	movs	r3, #2
 800f68c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800f690:	e1e0      	b.n	800fa54 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800f692:	68bb      	ldr	r3, [r7, #8]
 800f694:	2b00      	cmp	r3, #0
 800f696:	d005      	beq.n	800f6a4 <HAL_SPI_TransmitReceive+0x80>
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d002      	beq.n	800f6a4 <HAL_SPI_TransmitReceive+0x80>
 800f69e:	887b      	ldrh	r3, [r7, #2]
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d103      	bne.n	800f6ac <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800f6a4:	2301      	movs	r3, #1
 800f6a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800f6aa:	e1d3      	b.n	800fa54 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800f6b2:	b2db      	uxtb	r3, r3
 800f6b4:	2b04      	cmp	r3, #4
 800f6b6:	d003      	beq.n	800f6c0 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	2205      	movs	r2, #5
 800f6bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	2200      	movs	r2, #0
 800f6c4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	687a      	ldr	r2, [r7, #4]
 800f6ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	887a      	ldrh	r2, [r7, #2]
 800f6d0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800f6d4:	68fb      	ldr	r3, [r7, #12]
 800f6d6:	887a      	ldrh	r2, [r7, #2]
 800f6d8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	68ba      	ldr	r2, [r7, #8]
 800f6e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	887a      	ldrh	r2, [r7, #2]
 800f6e6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800f6e8:	68fb      	ldr	r3, [r7, #12]
 800f6ea:	887a      	ldrh	r2, [r7, #2]
 800f6ec:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	2200      	movs	r2, #0
 800f6f2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	2200      	movs	r2, #0
 800f6f8:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	68db      	ldr	r3, [r3, #12]
 800f6fe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800f702:	d802      	bhi.n	800f70a <HAL_SPI_TransmitReceive+0xe6>
 800f704:	8a3b      	ldrh	r3, [r7, #16]
 800f706:	2b01      	cmp	r3, #1
 800f708:	d908      	bls.n	800f71c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	685a      	ldr	r2, [r3, #4]
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800f718:	605a      	str	r2, [r3, #4]
 800f71a:	e007      	b.n	800f72c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	685a      	ldr	r2, [r3, #4]
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800f72a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	681b      	ldr	r3, [r3, #0]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f736:	2b40      	cmp	r3, #64	; 0x40
 800f738:	d007      	beq.n	800f74a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	681a      	ldr	r2, [r3, #0]
 800f740:	68fb      	ldr	r3, [r7, #12]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f748:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f74a:	68fb      	ldr	r3, [r7, #12]
 800f74c:	68db      	ldr	r3, [r3, #12]
 800f74e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800f752:	f240 8081 	bls.w	800f858 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	685b      	ldr	r3, [r3, #4]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d002      	beq.n	800f764 <HAL_SPI_TransmitReceive+0x140>
 800f75e:	8a7b      	ldrh	r3, [r7, #18]
 800f760:	2b01      	cmp	r3, #1
 800f762:	d16d      	bne.n	800f840 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f768:	881a      	ldrh	r2, [r3, #0]
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f774:	1c9a      	adds	r2, r3, #2
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f77e:	b29b      	uxth	r3, r3
 800f780:	3b01      	subs	r3, #1
 800f782:	b29a      	uxth	r2, r3
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f788:	e05a      	b.n	800f840 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f78a:	68fb      	ldr	r3, [r7, #12]
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	689b      	ldr	r3, [r3, #8]
 800f790:	f003 0302 	and.w	r3, r3, #2
 800f794:	2b02      	cmp	r3, #2
 800f796:	d11b      	bne.n	800f7d0 <HAL_SPI_TransmitReceive+0x1ac>
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f79c:	b29b      	uxth	r3, r3
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d016      	beq.n	800f7d0 <HAL_SPI_TransmitReceive+0x1ac>
 800f7a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7a4:	2b01      	cmp	r3, #1
 800f7a6:	d113      	bne.n	800f7d0 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7ac:	881a      	ldrh	r2, [r3, #0]
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7b8:	1c9a      	adds	r2, r3, #2
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f7c2:	b29b      	uxth	r3, r3
 800f7c4:	3b01      	subs	r3, #1
 800f7c6:	b29a      	uxth	r2, r3
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f7cc:	2300      	movs	r3, #0
 800f7ce:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	689b      	ldr	r3, [r3, #8]
 800f7d6:	f003 0301 	and.w	r3, r3, #1
 800f7da:	2b01      	cmp	r3, #1
 800f7dc:	d11c      	bne.n	800f818 <HAL_SPI_TransmitReceive+0x1f4>
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f7e4:	b29b      	uxth	r3, r3
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d016      	beq.n	800f818 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	68da      	ldr	r2, [r3, #12]
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f7f4:	b292      	uxth	r2, r2
 800f7f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f7fc:	1c9a      	adds	r2, r3, #2
 800f7fe:	68fb      	ldr	r3, [r7, #12]
 800f800:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f808:	b29b      	uxth	r3, r3
 800f80a:	3b01      	subs	r3, #1
 800f80c:	b29a      	uxth	r2, r3
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f814:	2301      	movs	r3, #1
 800f816:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f818:	f7f7 feb0 	bl	800757c <HAL_GetTick>
 800f81c:	4602      	mov	r2, r0
 800f81e:	69fb      	ldr	r3, [r7, #28]
 800f820:	1ad3      	subs	r3, r2, r3
 800f822:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f824:	429a      	cmp	r2, r3
 800f826:	d80b      	bhi.n	800f840 <HAL_SPI_TransmitReceive+0x21c>
 800f828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f82a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f82e:	d007      	beq.n	800f840 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800f830:	2303      	movs	r3, #3
 800f832:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800f836:	68fb      	ldr	r3, [r7, #12]
 800f838:	2201      	movs	r2, #1
 800f83a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 800f83e:	e109      	b.n	800fa54 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f844:	b29b      	uxth	r3, r3
 800f846:	2b00      	cmp	r3, #0
 800f848:	d19f      	bne.n	800f78a <HAL_SPI_TransmitReceive+0x166>
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f850:	b29b      	uxth	r3, r3
 800f852:	2b00      	cmp	r3, #0
 800f854:	d199      	bne.n	800f78a <HAL_SPI_TransmitReceive+0x166>
 800f856:	e0e3      	b.n	800fa20 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	685b      	ldr	r3, [r3, #4]
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d003      	beq.n	800f868 <HAL_SPI_TransmitReceive+0x244>
 800f860:	8a7b      	ldrh	r3, [r7, #18]
 800f862:	2b01      	cmp	r3, #1
 800f864:	f040 80cf 	bne.w	800fa06 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f86c:	b29b      	uxth	r3, r3
 800f86e:	2b01      	cmp	r3, #1
 800f870:	d912      	bls.n	800f898 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f876:	881a      	ldrh	r2, [r3, #0]
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f87e:	68fb      	ldr	r3, [r7, #12]
 800f880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f882:	1c9a      	adds	r2, r3, #2
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f88c:	b29b      	uxth	r3, r3
 800f88e:	3b02      	subs	r3, #2
 800f890:	b29a      	uxth	r2, r3
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	87da      	strh	r2, [r3, #62]	; 0x3e
 800f896:	e0b6      	b.n	800fa06 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	330c      	adds	r3, #12
 800f8a2:	7812      	ldrb	r2, [r2, #0]
 800f8a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800f8a6:	68fb      	ldr	r3, [r7, #12]
 800f8a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f8aa:	1c5a      	adds	r2, r3, #1
 800f8ac:	68fb      	ldr	r3, [r7, #12]
 800f8ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f8b4:	b29b      	uxth	r3, r3
 800f8b6:	3b01      	subs	r3, #1
 800f8b8:	b29a      	uxth	r2, r3
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f8be:	e0a2      	b.n	800fa06 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	681b      	ldr	r3, [r3, #0]
 800f8c4:	689b      	ldr	r3, [r3, #8]
 800f8c6:	f003 0302 	and.w	r3, r3, #2
 800f8ca:	2b02      	cmp	r3, #2
 800f8cc:	d134      	bne.n	800f938 <HAL_SPI_TransmitReceive+0x314>
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f8d2:	b29b      	uxth	r3, r3
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d02f      	beq.n	800f938 <HAL_SPI_TransmitReceive+0x314>
 800f8d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8da:	2b01      	cmp	r3, #1
 800f8dc:	d12c      	bne.n	800f938 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800f8de:	68fb      	ldr	r3, [r7, #12]
 800f8e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f8e2:	b29b      	uxth	r3, r3
 800f8e4:	2b01      	cmp	r3, #1
 800f8e6:	d912      	bls.n	800f90e <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f8ec:	881a      	ldrh	r2, [r3, #0]
 800f8ee:	68fb      	ldr	r3, [r7, #12]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f8f8:	1c9a      	adds	r2, r3, #2
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f902:	b29b      	uxth	r3, r3
 800f904:	3b02      	subs	r3, #2
 800f906:	b29a      	uxth	r2, r3
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800f90c:	e012      	b.n	800f934 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	681b      	ldr	r3, [r3, #0]
 800f916:	330c      	adds	r3, #12
 800f918:	7812      	ldrb	r2, [r2, #0]
 800f91a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f920:	1c5a      	adds	r2, r3, #1
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f92a:	b29b      	uxth	r3, r3
 800f92c:	3b01      	subs	r3, #1
 800f92e:	b29a      	uxth	r2, r3
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f934:	2300      	movs	r3, #0
 800f936:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	689b      	ldr	r3, [r3, #8]
 800f93e:	f003 0301 	and.w	r3, r3, #1
 800f942:	2b01      	cmp	r3, #1
 800f944:	d148      	bne.n	800f9d8 <HAL_SPI_TransmitReceive+0x3b4>
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f94c:	b29b      	uxth	r3, r3
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d042      	beq.n	800f9d8 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f958:	b29b      	uxth	r3, r3
 800f95a:	2b01      	cmp	r3, #1
 800f95c:	d923      	bls.n	800f9a6 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f95e:	68fb      	ldr	r3, [r7, #12]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	68da      	ldr	r2, [r3, #12]
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f968:	b292      	uxth	r2, r2
 800f96a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f970:	1c9a      	adds	r2, r3, #2
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f97c:	b29b      	uxth	r3, r3
 800f97e:	3b02      	subs	r3, #2
 800f980:	b29a      	uxth	r2, r3
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f98e:	b29b      	uxth	r3, r3
 800f990:	2b01      	cmp	r3, #1
 800f992:	d81f      	bhi.n	800f9d4 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	685a      	ldr	r2, [r3, #4]
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800f9a2:	605a      	str	r2, [r3, #4]
 800f9a4:	e016      	b.n	800f9d4 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	f103 020c 	add.w	r2, r3, #12
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9b2:	7812      	ldrb	r2, [r2, #0]
 800f9b4:	b2d2      	uxtb	r2, r2
 800f9b6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9bc:	1c5a      	adds	r2, r3, #1
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f9c8:	b29b      	uxth	r3, r3
 800f9ca:	3b01      	subs	r3, #1
 800f9cc:	b29a      	uxth	r2, r3
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f9d4:	2301      	movs	r3, #1
 800f9d6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f9d8:	f7f7 fdd0 	bl	800757c <HAL_GetTick>
 800f9dc:	4602      	mov	r2, r0
 800f9de:	69fb      	ldr	r3, [r7, #28]
 800f9e0:	1ad3      	subs	r3, r2, r3
 800f9e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f9e4:	429a      	cmp	r2, r3
 800f9e6:	d803      	bhi.n	800f9f0 <HAL_SPI_TransmitReceive+0x3cc>
 800f9e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f9ee:	d102      	bne.n	800f9f6 <HAL_SPI_TransmitReceive+0x3d2>
 800f9f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d107      	bne.n	800fa06 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800f9f6:	2303      	movs	r3, #3
 800f9f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800f9fc:	68fb      	ldr	r3, [r7, #12]
 800f9fe:	2201      	movs	r2, #1
 800fa00:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 800fa04:	e026      	b.n	800fa54 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800fa0a:	b29b      	uxth	r3, r3
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	f47f af57 	bne.w	800f8c0 <HAL_SPI_TransmitReceive+0x29c>
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800fa18:	b29b      	uxth	r3, r3
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	f47f af50 	bne.w	800f8c0 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800fa20:	69fa      	ldr	r2, [r7, #28]
 800fa22:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fa24:	68f8      	ldr	r0, [r7, #12]
 800fa26:	f000 fb25 	bl	8010074 <SPI_EndRxTxTransaction>
 800fa2a:	4603      	mov	r3, r0
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d005      	beq.n	800fa3c <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800fa30:	2301      	movs	r3, #1
 800fa32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	2220      	movs	r2, #32
 800fa3a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d003      	beq.n	800fa4c <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800fa44:	2301      	movs	r3, #1
 800fa46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fa4a:	e003      	b.n	800fa54 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	2201      	movs	r2, #1
 800fa50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	2200      	movs	r2, #0
 800fa58:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800fa5c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800fa60:	4618      	mov	r0, r3
 800fa62:	3728      	adds	r7, #40	; 0x28
 800fa64:	46bd      	mov	sp, r7
 800fa66:	bd80      	pop	{r7, pc}

0800fa68 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800fa68:	b580      	push	{r7, lr}
 800fa6a:	b086      	sub	sp, #24
 800fa6c:	af00      	add	r7, sp, #0
 800fa6e:	60f8      	str	r0, [r7, #12]
 800fa70:	60b9      	str	r1, [r7, #8]
 800fa72:	4613      	mov	r3, r2
 800fa74:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800fa76:	2300      	movs	r3, #0
 800fa78:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800fa80:	2b01      	cmp	r3, #1
 800fa82:	d101      	bne.n	800fa88 <HAL_SPI_Transmit_DMA+0x20>
 800fa84:	2302      	movs	r3, #2
 800fa86:	e0d4      	b.n	800fc32 <HAL_SPI_Transmit_DMA+0x1ca>
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	2201      	movs	r2, #1
 800fa8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800fa96:	b2db      	uxtb	r3, r3
 800fa98:	2b01      	cmp	r3, #1
 800fa9a:	d002      	beq.n	800faa2 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800fa9c:	2302      	movs	r3, #2
 800fa9e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800faa0:	e0c2      	b.n	800fc28 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 800faa2:	68bb      	ldr	r3, [r7, #8]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d002      	beq.n	800faae <HAL_SPI_Transmit_DMA+0x46>
 800faa8:	88fb      	ldrh	r3, [r7, #6]
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d102      	bne.n	800fab4 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800faae:	2301      	movs	r3, #1
 800fab0:	75fb      	strb	r3, [r7, #23]
    goto error;
 800fab2:	e0b9      	b.n	800fc28 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	2203      	movs	r2, #3
 800fab8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	2200      	movs	r2, #0
 800fac0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	68ba      	ldr	r2, [r7, #8]
 800fac6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	88fa      	ldrh	r2, [r7, #6]
 800facc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	88fa      	ldrh	r2, [r7, #6]
 800fad2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	2200      	movs	r2, #0
 800fad8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	2200      	movs	r2, #0
 800fade:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	2200      	movs	r2, #0
 800fae4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	2200      	movs	r2, #0
 800faea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	2200      	movs	r2, #0
 800faf2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	689b      	ldr	r3, [r3, #8]
 800fafa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fafe:	d10f      	bne.n	800fb20 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	681a      	ldr	r2, [r3, #0]
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800fb0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	681a      	ldr	r2, [r3, #0]
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800fb1e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800fb20:	68fb      	ldr	r3, [r7, #12]
 800fb22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb24:	4a45      	ldr	r2, [pc, #276]	; (800fc3c <HAL_SPI_Transmit_DMA+0x1d4>)
 800fb26:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb2c:	4a44      	ldr	r2, [pc, #272]	; (800fc40 <HAL_SPI_Transmit_DMA+0x1d8>)
 800fb2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800fb30:	68fb      	ldr	r3, [r7, #12]
 800fb32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb34:	4a43      	ldr	r2, [pc, #268]	; (800fc44 <HAL_SPI_Transmit_DMA+0x1dc>)
 800fb36:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb3c:	2200      	movs	r2, #0
 800fb3e:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	681b      	ldr	r3, [r3, #0]
 800fb44:	685a      	ldr	r2, [r3, #4]
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	681b      	ldr	r3, [r3, #0]
 800fb4a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800fb4e:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	68db      	ldr	r3, [r3, #12]
 800fb54:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800fb58:	d82d      	bhi.n	800fbb6 <HAL_SPI_Transmit_DMA+0x14e>
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb5e:	699b      	ldr	r3, [r3, #24]
 800fb60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fb64:	d127      	bne.n	800fbb6 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800fb66:	68fb      	ldr	r3, [r7, #12]
 800fb68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800fb6a:	b29b      	uxth	r3, r3
 800fb6c:	f003 0301 	and.w	r3, r3, #1
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d10f      	bne.n	800fb94 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	685a      	ldr	r2, [r3, #4]
 800fb7a:	68fb      	ldr	r3, [r7, #12]
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800fb82:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800fb84:	68fb      	ldr	r3, [r7, #12]
 800fb86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800fb88:	b29b      	uxth	r3, r3
 800fb8a:	085b      	lsrs	r3, r3, #1
 800fb8c:	b29a      	uxth	r2, r3
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	87da      	strh	r2, [r3, #62]	; 0x3e
 800fb92:	e010      	b.n	800fbb6 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	685a      	ldr	r2, [r3, #4]
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800fba2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800fba8:	b29b      	uxth	r3, r3
 800fbaa:	085b      	lsrs	r3, r3, #1
 800fbac:	b29b      	uxth	r3, r3
 800fbae:	3301      	adds	r3, #1
 800fbb0:	b29a      	uxth	r2, r3
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fbbe:	4619      	mov	r1, r3
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	330c      	adds	r3, #12
 800fbc6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800fbcc:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800fbce:	f7f7 febf 	bl	8007950 <HAL_DMA_Start_IT>
 800fbd2:	4603      	mov	r3, r0
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d008      	beq.n	800fbea <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fbdc:	f043 0210 	orr.w	r2, r3, #16
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800fbe4:	2301      	movs	r3, #1
 800fbe6:	75fb      	strb	r3, [r7, #23]

    goto error;
 800fbe8:	e01e      	b.n	800fc28 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fbea:	68fb      	ldr	r3, [r7, #12]
 800fbec:	681b      	ldr	r3, [r3, #0]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fbf4:	2b40      	cmp	r3, #64	; 0x40
 800fbf6:	d007      	beq.n	800fc08 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	681a      	ldr	r2, [r3, #0]
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	681b      	ldr	r3, [r3, #0]
 800fc02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800fc06:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	685a      	ldr	r2, [r3, #4]
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	f042 0220 	orr.w	r2, r2, #32
 800fc16:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	685a      	ldr	r2, [r3, #4]
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	681b      	ldr	r3, [r3, #0]
 800fc22:	f042 0202 	orr.w	r2, r2, #2
 800fc26:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	2200      	movs	r2, #0
 800fc2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800fc30:	7dfb      	ldrb	r3, [r7, #23]
}
 800fc32:	4618      	mov	r0, r3
 800fc34:	3718      	adds	r7, #24
 800fc36:	46bd      	mov	sp, r7
 800fc38:	bd80      	pop	{r7, pc}
 800fc3a:	bf00      	nop
 800fc3c:	0800fd2b 	.word	0x0800fd2b
 800fc40:	0800fc85 	.word	0x0800fc85
 800fc44:	0800fd47 	.word	0x0800fd47

0800fc48 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800fc48:	b480      	push	{r7}
 800fc4a:	b083      	sub	sp, #12
 800fc4c:	af00      	add	r7, sp, #0
 800fc4e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800fc50:	bf00      	nop
 800fc52:	370c      	adds	r7, #12
 800fc54:	46bd      	mov	sp, r7
 800fc56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc5a:	4770      	bx	lr

0800fc5c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800fc5c:	b480      	push	{r7}
 800fc5e:	b083      	sub	sp, #12
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800fc64:	bf00      	nop
 800fc66:	370c      	adds	r7, #12
 800fc68:	46bd      	mov	sp, r7
 800fc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc6e:	4770      	bx	lr

0800fc70 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800fc70:	b480      	push	{r7}
 800fc72:	b083      	sub	sp, #12
 800fc74:	af00      	add	r7, sp, #0
 800fc76:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800fc78:	bf00      	nop
 800fc7a:	370c      	adds	r7, #12
 800fc7c:	46bd      	mov	sp, r7
 800fc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc82:	4770      	bx	lr

0800fc84 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800fc84:	b580      	push	{r7, lr}
 800fc86:	b086      	sub	sp, #24
 800fc88:	af00      	add	r7, sp, #0
 800fc8a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc90:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fc92:	f7f7 fc73 	bl	800757c <HAL_GetTick>
 800fc96:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	f003 0320 	and.w	r3, r3, #32
 800fca2:	2b20      	cmp	r3, #32
 800fca4:	d03b      	beq.n	800fd1e <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800fca6:	697b      	ldr	r3, [r7, #20]
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	685a      	ldr	r2, [r3, #4]
 800fcac:	697b      	ldr	r3, [r7, #20]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	f022 0220 	bic.w	r2, r2, #32
 800fcb4:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800fcb6:	697b      	ldr	r3, [r7, #20]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	685a      	ldr	r2, [r3, #4]
 800fcbc:	697b      	ldr	r3, [r7, #20]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	f022 0202 	bic.w	r2, r2, #2
 800fcc4:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800fcc6:	693a      	ldr	r2, [r7, #16]
 800fcc8:	2164      	movs	r1, #100	; 0x64
 800fcca:	6978      	ldr	r0, [r7, #20]
 800fccc:	f000 f9d2 	bl	8010074 <SPI_EndRxTxTransaction>
 800fcd0:	4603      	mov	r3, r0
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d005      	beq.n	800fce2 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fcd6:	697b      	ldr	r3, [r7, #20]
 800fcd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fcda:	f043 0220 	orr.w	r2, r3, #32
 800fcde:	697b      	ldr	r3, [r7, #20]
 800fce0:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800fce2:	697b      	ldr	r3, [r7, #20]
 800fce4:	689b      	ldr	r3, [r3, #8]
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d10a      	bne.n	800fd00 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fcea:	2300      	movs	r3, #0
 800fcec:	60fb      	str	r3, [r7, #12]
 800fcee:	697b      	ldr	r3, [r7, #20]
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	68db      	ldr	r3, [r3, #12]
 800fcf4:	60fb      	str	r3, [r7, #12]
 800fcf6:	697b      	ldr	r3, [r7, #20]
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	689b      	ldr	r3, [r3, #8]
 800fcfc:	60fb      	str	r3, [r7, #12]
 800fcfe:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800fd00:	697b      	ldr	r3, [r7, #20]
 800fd02:	2200      	movs	r2, #0
 800fd04:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800fd06:	697b      	ldr	r3, [r7, #20]
 800fd08:	2201      	movs	r2, #1
 800fd0a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fd0e:	697b      	ldr	r3, [r7, #20]
 800fd10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d003      	beq.n	800fd1e <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800fd16:	6978      	ldr	r0, [r7, #20]
 800fd18:	f7ff ffaa 	bl	800fc70 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800fd1c:	e002      	b.n	800fd24 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800fd1e:	6978      	ldr	r0, [r7, #20]
 800fd20:	f7ff ff92 	bl	800fc48 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800fd24:	3718      	adds	r7, #24
 800fd26:	46bd      	mov	sp, r7
 800fd28:	bd80      	pop	{r7, pc}

0800fd2a <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800fd2a:	b580      	push	{r7, lr}
 800fd2c:	b084      	sub	sp, #16
 800fd2e:	af00      	add	r7, sp, #0
 800fd30:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fd36:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800fd38:	68f8      	ldr	r0, [r7, #12]
 800fd3a:	f7ff ff8f 	bl	800fc5c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800fd3e:	bf00      	nop
 800fd40:	3710      	adds	r7, #16
 800fd42:	46bd      	mov	sp, r7
 800fd44:	bd80      	pop	{r7, pc}

0800fd46 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800fd46:	b580      	push	{r7, lr}
 800fd48:	b084      	sub	sp, #16
 800fd4a:	af00      	add	r7, sp, #0
 800fd4c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fd52:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800fd54:	68fb      	ldr	r3, [r7, #12]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	685a      	ldr	r2, [r3, #4]
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	f022 0203 	bic.w	r2, r2, #3
 800fd62:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fd68:	f043 0210 	orr.w	r2, r3, #16
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	2201      	movs	r2, #1
 800fd74:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800fd78:	68f8      	ldr	r0, [r7, #12]
 800fd7a:	f7ff ff79 	bl	800fc70 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800fd7e:	bf00      	nop
 800fd80:	3710      	adds	r7, #16
 800fd82:	46bd      	mov	sp, r7
 800fd84:	bd80      	pop	{r7, pc}
	...

0800fd88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b088      	sub	sp, #32
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	60f8      	str	r0, [r7, #12]
 800fd90:	60b9      	str	r1, [r7, #8]
 800fd92:	603b      	str	r3, [r7, #0]
 800fd94:	4613      	mov	r3, r2
 800fd96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800fd98:	f7f7 fbf0 	bl	800757c <HAL_GetTick>
 800fd9c:	4602      	mov	r2, r0
 800fd9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fda0:	1a9b      	subs	r3, r3, r2
 800fda2:	683a      	ldr	r2, [r7, #0]
 800fda4:	4413      	add	r3, r2
 800fda6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800fda8:	f7f7 fbe8 	bl	800757c <HAL_GetTick>
 800fdac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800fdae:	4b39      	ldr	r3, [pc, #228]	; (800fe94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	015b      	lsls	r3, r3, #5
 800fdb4:	0d1b      	lsrs	r3, r3, #20
 800fdb6:	69fa      	ldr	r2, [r7, #28]
 800fdb8:	fb02 f303 	mul.w	r3, r2, r3
 800fdbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800fdbe:	e054      	b.n	800fe6a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800fdc0:	683b      	ldr	r3, [r7, #0]
 800fdc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fdc6:	d050      	beq.n	800fe6a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800fdc8:	f7f7 fbd8 	bl	800757c <HAL_GetTick>
 800fdcc:	4602      	mov	r2, r0
 800fdce:	69bb      	ldr	r3, [r7, #24]
 800fdd0:	1ad3      	subs	r3, r2, r3
 800fdd2:	69fa      	ldr	r2, [r7, #28]
 800fdd4:	429a      	cmp	r2, r3
 800fdd6:	d902      	bls.n	800fdde <SPI_WaitFlagStateUntilTimeout+0x56>
 800fdd8:	69fb      	ldr	r3, [r7, #28]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d13d      	bne.n	800fe5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800fdde:	68fb      	ldr	r3, [r7, #12]
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	685a      	ldr	r2, [r3, #4]
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800fdec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	685b      	ldr	r3, [r3, #4]
 800fdf2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800fdf6:	d111      	bne.n	800fe1c <SPI_WaitFlagStateUntilTimeout+0x94>
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	689b      	ldr	r3, [r3, #8]
 800fdfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fe00:	d004      	beq.n	800fe0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	689b      	ldr	r3, [r3, #8]
 800fe06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fe0a:	d107      	bne.n	800fe1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	681a      	ldr	r2, [r3, #0]
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800fe1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fe20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800fe24:	d10f      	bne.n	800fe46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	681a      	ldr	r2, [r3, #0]
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800fe34:	601a      	str	r2, [r3, #0]
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	681b      	ldr	r3, [r3, #0]
 800fe3a:	681a      	ldr	r2, [r3, #0]
 800fe3c:	68fb      	ldr	r3, [r7, #12]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fe44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800fe46:	68fb      	ldr	r3, [r7, #12]
 800fe48:	2201      	movs	r2, #1
 800fe4a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	2200      	movs	r2, #0
 800fe52:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800fe56:	2303      	movs	r3, #3
 800fe58:	e017      	b.n	800fe8a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800fe5a:	697b      	ldr	r3, [r7, #20]
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d101      	bne.n	800fe64 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800fe60:	2300      	movs	r3, #0
 800fe62:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800fe64:	697b      	ldr	r3, [r7, #20]
 800fe66:	3b01      	subs	r3, #1
 800fe68:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800fe6a:	68fb      	ldr	r3, [r7, #12]
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	689a      	ldr	r2, [r3, #8]
 800fe70:	68bb      	ldr	r3, [r7, #8]
 800fe72:	4013      	ands	r3, r2
 800fe74:	68ba      	ldr	r2, [r7, #8]
 800fe76:	429a      	cmp	r2, r3
 800fe78:	bf0c      	ite	eq
 800fe7a:	2301      	moveq	r3, #1
 800fe7c:	2300      	movne	r3, #0
 800fe7e:	b2db      	uxtb	r3, r3
 800fe80:	461a      	mov	r2, r3
 800fe82:	79fb      	ldrb	r3, [r7, #7]
 800fe84:	429a      	cmp	r2, r3
 800fe86:	d19b      	bne.n	800fdc0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800fe88:	2300      	movs	r3, #0
}
 800fe8a:	4618      	mov	r0, r3
 800fe8c:	3720      	adds	r7, #32
 800fe8e:	46bd      	mov	sp, r7
 800fe90:	bd80      	pop	{r7, pc}
 800fe92:	bf00      	nop
 800fe94:	20000004 	.word	0x20000004

0800fe98 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b08a      	sub	sp, #40	; 0x28
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	60f8      	str	r0, [r7, #12]
 800fea0:	60b9      	str	r1, [r7, #8]
 800fea2:	607a      	str	r2, [r7, #4]
 800fea4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800fea6:	2300      	movs	r3, #0
 800fea8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800feaa:	f7f7 fb67 	bl	800757c <HAL_GetTick>
 800feae:	4602      	mov	r2, r0
 800feb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800feb2:	1a9b      	subs	r3, r3, r2
 800feb4:	683a      	ldr	r2, [r7, #0]
 800feb6:	4413      	add	r3, r2
 800feb8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800feba:	f7f7 fb5f 	bl	800757c <HAL_GetTick>
 800febe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800fec0:	68fb      	ldr	r3, [r7, #12]
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	330c      	adds	r3, #12
 800fec6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800fec8:	4b3d      	ldr	r3, [pc, #244]	; (800ffc0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800feca:	681a      	ldr	r2, [r3, #0]
 800fecc:	4613      	mov	r3, r2
 800fece:	009b      	lsls	r3, r3, #2
 800fed0:	4413      	add	r3, r2
 800fed2:	00da      	lsls	r2, r3, #3
 800fed4:	1ad3      	subs	r3, r2, r3
 800fed6:	0d1b      	lsrs	r3, r3, #20
 800fed8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800feda:	fb02 f303 	mul.w	r3, r2, r3
 800fede:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800fee0:	e060      	b.n	800ffa4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800fee2:	68bb      	ldr	r3, [r7, #8]
 800fee4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800fee8:	d107      	bne.n	800fefa <SPI_WaitFifoStateUntilTimeout+0x62>
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	2b00      	cmp	r3, #0
 800feee:	d104      	bne.n	800fefa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800fef0:	69fb      	ldr	r3, [r7, #28]
 800fef2:	781b      	ldrb	r3, [r3, #0]
 800fef4:	b2db      	uxtb	r3, r3
 800fef6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800fef8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800fefa:	683b      	ldr	r3, [r7, #0]
 800fefc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ff00:	d050      	beq.n	800ffa4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ff02:	f7f7 fb3b 	bl	800757c <HAL_GetTick>
 800ff06:	4602      	mov	r2, r0
 800ff08:	6a3b      	ldr	r3, [r7, #32]
 800ff0a:	1ad3      	subs	r3, r2, r3
 800ff0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ff0e:	429a      	cmp	r2, r3
 800ff10:	d902      	bls.n	800ff18 <SPI_WaitFifoStateUntilTimeout+0x80>
 800ff12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d13d      	bne.n	800ff94 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	685a      	ldr	r2, [r3, #4]
 800ff1e:	68fb      	ldr	r3, [r7, #12]
 800ff20:	681b      	ldr	r3, [r3, #0]
 800ff22:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ff26:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	685b      	ldr	r3, [r3, #4]
 800ff2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ff30:	d111      	bne.n	800ff56 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ff32:	68fb      	ldr	r3, [r7, #12]
 800ff34:	689b      	ldr	r3, [r3, #8]
 800ff36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ff3a:	d004      	beq.n	800ff46 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	689b      	ldr	r3, [r3, #8]
 800ff40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ff44:	d107      	bne.n	800ff56 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	681a      	ldr	r2, [r3, #0]
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ff54:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ff56:	68fb      	ldr	r3, [r7, #12]
 800ff58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ff5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ff5e:	d10f      	bne.n	800ff80 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	681a      	ldr	r2, [r3, #0]
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ff6e:	601a      	str	r2, [r3, #0]
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	681a      	ldr	r2, [r3, #0]
 800ff76:	68fb      	ldr	r3, [r7, #12]
 800ff78:	681b      	ldr	r3, [r3, #0]
 800ff7a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ff7e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ff80:	68fb      	ldr	r3, [r7, #12]
 800ff82:	2201      	movs	r2, #1
 800ff84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	2200      	movs	r2, #0
 800ff8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800ff90:	2303      	movs	r3, #3
 800ff92:	e010      	b.n	800ffb6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ff94:	69bb      	ldr	r3, [r7, #24]
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	d101      	bne.n	800ff9e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800ff9e:	69bb      	ldr	r3, [r7, #24]
 800ffa0:	3b01      	subs	r3, #1
 800ffa2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	689a      	ldr	r2, [r3, #8]
 800ffaa:	68bb      	ldr	r3, [r7, #8]
 800ffac:	4013      	ands	r3, r2
 800ffae:	687a      	ldr	r2, [r7, #4]
 800ffb0:	429a      	cmp	r2, r3
 800ffb2:	d196      	bne.n	800fee2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800ffb4:	2300      	movs	r3, #0
}
 800ffb6:	4618      	mov	r0, r3
 800ffb8:	3728      	adds	r7, #40	; 0x28
 800ffba:	46bd      	mov	sp, r7
 800ffbc:	bd80      	pop	{r7, pc}
 800ffbe:	bf00      	nop
 800ffc0:	20000004 	.word	0x20000004

0800ffc4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ffc4:	b580      	push	{r7, lr}
 800ffc6:	b086      	sub	sp, #24
 800ffc8:	af02      	add	r7, sp, #8
 800ffca:	60f8      	str	r0, [r7, #12]
 800ffcc:	60b9      	str	r1, [r7, #8]
 800ffce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	685b      	ldr	r3, [r3, #4]
 800ffd4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ffd8:	d111      	bne.n	800fffe <SPI_EndRxTransaction+0x3a>
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	689b      	ldr	r3, [r3, #8]
 800ffde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ffe2:	d004      	beq.n	800ffee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	689b      	ldr	r3, [r3, #8]
 800ffe8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ffec:	d107      	bne.n	800fffe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	681a      	ldr	r2, [r3, #0]
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800fffc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	9300      	str	r3, [sp, #0]
 8010002:	68bb      	ldr	r3, [r7, #8]
 8010004:	2200      	movs	r2, #0
 8010006:	2180      	movs	r1, #128	; 0x80
 8010008:	68f8      	ldr	r0, [r7, #12]
 801000a:	f7ff febd 	bl	800fd88 <SPI_WaitFlagStateUntilTimeout>
 801000e:	4603      	mov	r3, r0
 8010010:	2b00      	cmp	r3, #0
 8010012:	d007      	beq.n	8010024 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010018:	f043 0220 	orr.w	r2, r3, #32
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8010020:	2303      	movs	r3, #3
 8010022:	e023      	b.n	801006c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	685b      	ldr	r3, [r3, #4]
 8010028:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801002c:	d11d      	bne.n	801006a <SPI_EndRxTransaction+0xa6>
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	689b      	ldr	r3, [r3, #8]
 8010032:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010036:	d004      	beq.n	8010042 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	689b      	ldr	r3, [r3, #8]
 801003c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010040:	d113      	bne.n	801006a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	9300      	str	r3, [sp, #0]
 8010046:	68bb      	ldr	r3, [r7, #8]
 8010048:	2200      	movs	r2, #0
 801004a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 801004e:	68f8      	ldr	r0, [r7, #12]
 8010050:	f7ff ff22 	bl	800fe98 <SPI_WaitFifoStateUntilTimeout>
 8010054:	4603      	mov	r3, r0
 8010056:	2b00      	cmp	r3, #0
 8010058:	d007      	beq.n	801006a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801005e:	f043 0220 	orr.w	r2, r3, #32
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8010066:	2303      	movs	r3, #3
 8010068:	e000      	b.n	801006c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 801006a:	2300      	movs	r3, #0
}
 801006c:	4618      	mov	r0, r3
 801006e:	3710      	adds	r7, #16
 8010070:	46bd      	mov	sp, r7
 8010072:	bd80      	pop	{r7, pc}

08010074 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8010074:	b580      	push	{r7, lr}
 8010076:	b086      	sub	sp, #24
 8010078:	af02      	add	r7, sp, #8
 801007a:	60f8      	str	r0, [r7, #12]
 801007c:	60b9      	str	r1, [r7, #8]
 801007e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	9300      	str	r3, [sp, #0]
 8010084:	68bb      	ldr	r3, [r7, #8]
 8010086:	2200      	movs	r2, #0
 8010088:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 801008c:	68f8      	ldr	r0, [r7, #12]
 801008e:	f7ff ff03 	bl	800fe98 <SPI_WaitFifoStateUntilTimeout>
 8010092:	4603      	mov	r3, r0
 8010094:	2b00      	cmp	r3, #0
 8010096:	d007      	beq.n	80100a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801009c:	f043 0220 	orr.w	r2, r3, #32
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80100a4:	2303      	movs	r3, #3
 80100a6:	e027      	b.n	80100f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	9300      	str	r3, [sp, #0]
 80100ac:	68bb      	ldr	r3, [r7, #8]
 80100ae:	2200      	movs	r2, #0
 80100b0:	2180      	movs	r1, #128	; 0x80
 80100b2:	68f8      	ldr	r0, [r7, #12]
 80100b4:	f7ff fe68 	bl	800fd88 <SPI_WaitFlagStateUntilTimeout>
 80100b8:	4603      	mov	r3, r0
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d007      	beq.n	80100ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80100c2:	f043 0220 	orr.w	r2, r3, #32
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80100ca:	2303      	movs	r3, #3
 80100cc:	e014      	b.n	80100f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	9300      	str	r3, [sp, #0]
 80100d2:	68bb      	ldr	r3, [r7, #8]
 80100d4:	2200      	movs	r2, #0
 80100d6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80100da:	68f8      	ldr	r0, [r7, #12]
 80100dc:	f7ff fedc 	bl	800fe98 <SPI_WaitFifoStateUntilTimeout>
 80100e0:	4603      	mov	r3, r0
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d007      	beq.n	80100f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80100e6:	68fb      	ldr	r3, [r7, #12]
 80100e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80100ea:	f043 0220 	orr.w	r2, r3, #32
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80100f2:	2303      	movs	r3, #3
 80100f4:	e000      	b.n	80100f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80100f6:	2300      	movs	r3, #0
}
 80100f8:	4618      	mov	r0, r3
 80100fa:	3710      	adds	r7, #16
 80100fc:	46bd      	mov	sp, r7
 80100fe:	bd80      	pop	{r7, pc}

08010100 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8010100:	b580      	push	{r7, lr}
 8010102:	b082      	sub	sp, #8
 8010104:	af00      	add	r7, sp, #0
 8010106:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	2b00      	cmp	r3, #0
 801010c:	d101      	bne.n	8010112 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801010e:	2301      	movs	r3, #1
 8010110:	e049      	b.n	80101a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010118:	b2db      	uxtb	r3, r3
 801011a:	2b00      	cmp	r3, #0
 801011c:	d106      	bne.n	801012c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	2200      	movs	r2, #0
 8010122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8010126:	6878      	ldr	r0, [r7, #4]
 8010128:	f7f5 fad6 	bl	80056d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	2202      	movs	r2, #2
 8010130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	681a      	ldr	r2, [r3, #0]
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	3304      	adds	r3, #4
 801013c:	4619      	mov	r1, r3
 801013e:	4610      	mov	r0, r2
 8010140:	f000 fab6 	bl	80106b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	2201      	movs	r2, #1
 8010148:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	2201      	movs	r2, #1
 8010150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	2201      	movs	r2, #1
 8010158:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	2201      	movs	r2, #1
 8010160:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	2201      	movs	r2, #1
 8010168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	2201      	movs	r2, #1
 8010170:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	2201      	movs	r2, #1
 8010178:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	2201      	movs	r2, #1
 8010180:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	2201      	movs	r2, #1
 8010188:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	2201      	movs	r2, #1
 8010190:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	2201      	movs	r2, #1
 8010198:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	2201      	movs	r2, #1
 80101a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80101a4:	2300      	movs	r3, #0
}
 80101a6:	4618      	mov	r0, r3
 80101a8:	3708      	adds	r7, #8
 80101aa:	46bd      	mov	sp, r7
 80101ac:	bd80      	pop	{r7, pc}
	...

080101b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80101b0:	b480      	push	{r7}
 80101b2:	b085      	sub	sp, #20
 80101b4:	af00      	add	r7, sp, #0
 80101b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80101be:	b2db      	uxtb	r3, r3
 80101c0:	2b01      	cmp	r3, #1
 80101c2:	d001      	beq.n	80101c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80101c4:	2301      	movs	r3, #1
 80101c6:	e04f      	b.n	8010268 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	2202      	movs	r2, #2
 80101cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	68da      	ldr	r2, [r3, #12]
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	f042 0201 	orr.w	r2, r2, #1
 80101de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	4a23      	ldr	r2, [pc, #140]	; (8010274 <HAL_TIM_Base_Start_IT+0xc4>)
 80101e6:	4293      	cmp	r3, r2
 80101e8:	d01d      	beq.n	8010226 <HAL_TIM_Base_Start_IT+0x76>
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	681b      	ldr	r3, [r3, #0]
 80101ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80101f2:	d018      	beq.n	8010226 <HAL_TIM_Base_Start_IT+0x76>
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	4a1f      	ldr	r2, [pc, #124]	; (8010278 <HAL_TIM_Base_Start_IT+0xc8>)
 80101fa:	4293      	cmp	r3, r2
 80101fc:	d013      	beq.n	8010226 <HAL_TIM_Base_Start_IT+0x76>
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	681b      	ldr	r3, [r3, #0]
 8010202:	4a1e      	ldr	r2, [pc, #120]	; (801027c <HAL_TIM_Base_Start_IT+0xcc>)
 8010204:	4293      	cmp	r3, r2
 8010206:	d00e      	beq.n	8010226 <HAL_TIM_Base_Start_IT+0x76>
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	681b      	ldr	r3, [r3, #0]
 801020c:	4a1c      	ldr	r2, [pc, #112]	; (8010280 <HAL_TIM_Base_Start_IT+0xd0>)
 801020e:	4293      	cmp	r3, r2
 8010210:	d009      	beq.n	8010226 <HAL_TIM_Base_Start_IT+0x76>
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	681b      	ldr	r3, [r3, #0]
 8010216:	4a1b      	ldr	r2, [pc, #108]	; (8010284 <HAL_TIM_Base_Start_IT+0xd4>)
 8010218:	4293      	cmp	r3, r2
 801021a:	d004      	beq.n	8010226 <HAL_TIM_Base_Start_IT+0x76>
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	4a19      	ldr	r2, [pc, #100]	; (8010288 <HAL_TIM_Base_Start_IT+0xd8>)
 8010222:	4293      	cmp	r3, r2
 8010224:	d115      	bne.n	8010252 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	689a      	ldr	r2, [r3, #8]
 801022c:	4b17      	ldr	r3, [pc, #92]	; (801028c <HAL_TIM_Base_Start_IT+0xdc>)
 801022e:	4013      	ands	r3, r2
 8010230:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	2b06      	cmp	r3, #6
 8010236:	d015      	beq.n	8010264 <HAL_TIM_Base_Start_IT+0xb4>
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801023e:	d011      	beq.n	8010264 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	681a      	ldr	r2, [r3, #0]
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	f042 0201 	orr.w	r2, r2, #1
 801024e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010250:	e008      	b.n	8010264 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	681a      	ldr	r2, [r3, #0]
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	f042 0201 	orr.w	r2, r2, #1
 8010260:	601a      	str	r2, [r3, #0]
 8010262:	e000      	b.n	8010266 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010264:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8010266:	2300      	movs	r3, #0
}
 8010268:	4618      	mov	r0, r3
 801026a:	3714      	adds	r7, #20
 801026c:	46bd      	mov	sp, r7
 801026e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010272:	4770      	bx	lr
 8010274:	40012c00 	.word	0x40012c00
 8010278:	40000400 	.word	0x40000400
 801027c:	40000800 	.word	0x40000800
 8010280:	40000c00 	.word	0x40000c00
 8010284:	40013400 	.word	0x40013400
 8010288:	40014000 	.word	0x40014000
 801028c:	00010007 	.word	0x00010007

08010290 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8010290:	b580      	push	{r7, lr}
 8010292:	b082      	sub	sp, #8
 8010294:	af00      	add	r7, sp, #0
 8010296:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	2b00      	cmp	r3, #0
 801029c:	d101      	bne.n	80102a2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 801029e:	2301      	movs	r3, #1
 80102a0:	e049      	b.n	8010336 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80102a8:	b2db      	uxtb	r3, r3
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d106      	bne.n	80102bc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	2200      	movs	r2, #0
 80102b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80102b6:	6878      	ldr	r0, [r7, #4]
 80102b8:	f000 f841 	bl	801033e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	2202      	movs	r2, #2
 80102c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	681a      	ldr	r2, [r3, #0]
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	3304      	adds	r3, #4
 80102cc:	4619      	mov	r1, r3
 80102ce:	4610      	mov	r0, r2
 80102d0:	f000 f9ee 	bl	80106b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	2201      	movs	r2, #1
 80102d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	2201      	movs	r2, #1
 80102e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	2201      	movs	r2, #1
 80102e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	2201      	movs	r2, #1
 80102f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	2201      	movs	r2, #1
 80102f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	2201      	movs	r2, #1
 8010300:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	2201      	movs	r2, #1
 8010308:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	2201      	movs	r2, #1
 8010310:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	2201      	movs	r2, #1
 8010318:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	2201      	movs	r2, #1
 8010320:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	2201      	movs	r2, #1
 8010328:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	2201      	movs	r2, #1
 8010330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8010334:	2300      	movs	r3, #0
}
 8010336:	4618      	mov	r0, r3
 8010338:	3708      	adds	r7, #8
 801033a:	46bd      	mov	sp, r7
 801033c:	bd80      	pop	{r7, pc}

0801033e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 801033e:	b480      	push	{r7}
 8010340:	b083      	sub	sp, #12
 8010342:	af00      	add	r7, sp, #0
 8010344:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8010346:	bf00      	nop
 8010348:	370c      	adds	r7, #12
 801034a:	46bd      	mov	sp, r7
 801034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010350:	4770      	bx	lr

08010352 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8010352:	b580      	push	{r7, lr}
 8010354:	b084      	sub	sp, #16
 8010356:	af00      	add	r7, sp, #0
 8010358:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	68db      	ldr	r3, [r3, #12]
 8010360:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	691b      	ldr	r3, [r3, #16]
 8010368:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801036a:	68bb      	ldr	r3, [r7, #8]
 801036c:	f003 0302 	and.w	r3, r3, #2
 8010370:	2b00      	cmp	r3, #0
 8010372:	d020      	beq.n	80103b6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	f003 0302 	and.w	r3, r3, #2
 801037a:	2b00      	cmp	r3, #0
 801037c:	d01b      	beq.n	80103b6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	f06f 0202 	mvn.w	r2, #2
 8010386:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	2201      	movs	r2, #1
 801038c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	699b      	ldr	r3, [r3, #24]
 8010394:	f003 0303 	and.w	r3, r3, #3
 8010398:	2b00      	cmp	r3, #0
 801039a:	d003      	beq.n	80103a4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801039c:	6878      	ldr	r0, [r7, #4]
 801039e:	f000 f969 	bl	8010674 <HAL_TIM_IC_CaptureCallback>
 80103a2:	e005      	b.n	80103b0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80103a4:	6878      	ldr	r0, [r7, #4]
 80103a6:	f000 f95b 	bl	8010660 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80103aa:	6878      	ldr	r0, [r7, #4]
 80103ac:	f000 f96c 	bl	8010688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	2200      	movs	r2, #0
 80103b4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	f003 0304 	and.w	r3, r3, #4
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d020      	beq.n	8010402 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	f003 0304 	and.w	r3, r3, #4
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d01b      	beq.n	8010402 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	f06f 0204 	mvn.w	r2, #4
 80103d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	2202      	movs	r2, #2
 80103d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	681b      	ldr	r3, [r3, #0]
 80103de:	699b      	ldr	r3, [r3, #24]
 80103e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d003      	beq.n	80103f0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80103e8:	6878      	ldr	r0, [r7, #4]
 80103ea:	f000 f943 	bl	8010674 <HAL_TIM_IC_CaptureCallback>
 80103ee:	e005      	b.n	80103fc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80103f0:	6878      	ldr	r0, [r7, #4]
 80103f2:	f000 f935 	bl	8010660 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80103f6:	6878      	ldr	r0, [r7, #4]
 80103f8:	f000 f946 	bl	8010688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	2200      	movs	r2, #0
 8010400:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8010402:	68bb      	ldr	r3, [r7, #8]
 8010404:	f003 0308 	and.w	r3, r3, #8
 8010408:	2b00      	cmp	r3, #0
 801040a:	d020      	beq.n	801044e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801040c:	68fb      	ldr	r3, [r7, #12]
 801040e:	f003 0308 	and.w	r3, r3, #8
 8010412:	2b00      	cmp	r3, #0
 8010414:	d01b      	beq.n	801044e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	f06f 0208 	mvn.w	r2, #8
 801041e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	2204      	movs	r2, #4
 8010424:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	69db      	ldr	r3, [r3, #28]
 801042c:	f003 0303 	and.w	r3, r3, #3
 8010430:	2b00      	cmp	r3, #0
 8010432:	d003      	beq.n	801043c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010434:	6878      	ldr	r0, [r7, #4]
 8010436:	f000 f91d 	bl	8010674 <HAL_TIM_IC_CaptureCallback>
 801043a:	e005      	b.n	8010448 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801043c:	6878      	ldr	r0, [r7, #4]
 801043e:	f000 f90f 	bl	8010660 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010442:	6878      	ldr	r0, [r7, #4]
 8010444:	f000 f920 	bl	8010688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	2200      	movs	r2, #0
 801044c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 801044e:	68bb      	ldr	r3, [r7, #8]
 8010450:	f003 0310 	and.w	r3, r3, #16
 8010454:	2b00      	cmp	r3, #0
 8010456:	d020      	beq.n	801049a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	f003 0310 	and.w	r3, r3, #16
 801045e:	2b00      	cmp	r3, #0
 8010460:	d01b      	beq.n	801049a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	f06f 0210 	mvn.w	r2, #16
 801046a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	2208      	movs	r2, #8
 8010470:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	69db      	ldr	r3, [r3, #28]
 8010478:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801047c:	2b00      	cmp	r3, #0
 801047e:	d003      	beq.n	8010488 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010480:	6878      	ldr	r0, [r7, #4]
 8010482:	f000 f8f7 	bl	8010674 <HAL_TIM_IC_CaptureCallback>
 8010486:	e005      	b.n	8010494 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010488:	6878      	ldr	r0, [r7, #4]
 801048a:	f000 f8e9 	bl	8010660 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801048e:	6878      	ldr	r0, [r7, #4]
 8010490:	f000 f8fa 	bl	8010688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	2200      	movs	r2, #0
 8010498:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801049a:	68bb      	ldr	r3, [r7, #8]
 801049c:	f003 0301 	and.w	r3, r3, #1
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d00c      	beq.n	80104be <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	f003 0301 	and.w	r3, r3, #1
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d007      	beq.n	80104be <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	681b      	ldr	r3, [r3, #0]
 80104b2:	f06f 0201 	mvn.w	r2, #1
 80104b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80104b8:	6878      	ldr	r0, [r7, #4]
 80104ba:	f000 f8c7 	bl	801064c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80104be:	68bb      	ldr	r3, [r7, #8]
 80104c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d00c      	beq.n	80104e2 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80104c8:	68fb      	ldr	r3, [r7, #12]
 80104ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d007      	beq.n	80104e2 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80104da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80104dc:	6878      	ldr	r0, [r7, #4]
 80104de:	f000 fcdf 	bl	8010ea0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80104e2:	68bb      	ldr	r3, [r7, #8]
 80104e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d00c      	beq.n	8010506 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80104ec:	68fb      	ldr	r3, [r7, #12]
 80104ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d007      	beq.n	8010506 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	681b      	ldr	r3, [r3, #0]
 80104fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80104fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010500:	6878      	ldr	r0, [r7, #4]
 8010502:	f000 fcd7 	bl	8010eb4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8010506:	68bb      	ldr	r3, [r7, #8]
 8010508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801050c:	2b00      	cmp	r3, #0
 801050e:	d00c      	beq.n	801052a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8010510:	68fb      	ldr	r3, [r7, #12]
 8010512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010516:	2b00      	cmp	r3, #0
 8010518:	d007      	beq.n	801052a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	681b      	ldr	r3, [r3, #0]
 801051e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8010522:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8010524:	6878      	ldr	r0, [r7, #4]
 8010526:	f000 f8b9 	bl	801069c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801052a:	68bb      	ldr	r3, [r7, #8]
 801052c:	f003 0320 	and.w	r3, r3, #32
 8010530:	2b00      	cmp	r3, #0
 8010532:	d00c      	beq.n	801054e <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	f003 0320 	and.w	r3, r3, #32
 801053a:	2b00      	cmp	r3, #0
 801053c:	d007      	beq.n	801054e <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	f06f 0220 	mvn.w	r2, #32
 8010546:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010548:	6878      	ldr	r0, [r7, #4]
 801054a:	f000 fc9f 	bl	8010e8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801054e:	bf00      	nop
 8010550:	3710      	adds	r7, #16
 8010552:	46bd      	mov	sp, r7
 8010554:	bd80      	pop	{r7, pc}
	...

08010558 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8010558:	b580      	push	{r7, lr}
 801055a:	b086      	sub	sp, #24
 801055c:	af00      	add	r7, sp, #0
 801055e:	60f8      	str	r0, [r7, #12]
 8010560:	60b9      	str	r1, [r7, #8]
 8010562:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010564:	2300      	movs	r3, #0
 8010566:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801056e:	2b01      	cmp	r3, #1
 8010570:	d101      	bne.n	8010576 <HAL_TIM_OC_ConfigChannel+0x1e>
 8010572:	2302      	movs	r3, #2
 8010574:	e066      	b.n	8010644 <HAL_TIM_OC_ConfigChannel+0xec>
 8010576:	68fb      	ldr	r3, [r7, #12]
 8010578:	2201      	movs	r2, #1
 801057a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	2b14      	cmp	r3, #20
 8010582:	d857      	bhi.n	8010634 <HAL_TIM_OC_ConfigChannel+0xdc>
 8010584:	a201      	add	r2, pc, #4	; (adr r2, 801058c <HAL_TIM_OC_ConfigChannel+0x34>)
 8010586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801058a:	bf00      	nop
 801058c:	080105e1 	.word	0x080105e1
 8010590:	08010635 	.word	0x08010635
 8010594:	08010635 	.word	0x08010635
 8010598:	08010635 	.word	0x08010635
 801059c:	080105ef 	.word	0x080105ef
 80105a0:	08010635 	.word	0x08010635
 80105a4:	08010635 	.word	0x08010635
 80105a8:	08010635 	.word	0x08010635
 80105ac:	080105fd 	.word	0x080105fd
 80105b0:	08010635 	.word	0x08010635
 80105b4:	08010635 	.word	0x08010635
 80105b8:	08010635 	.word	0x08010635
 80105bc:	0801060b 	.word	0x0801060b
 80105c0:	08010635 	.word	0x08010635
 80105c4:	08010635 	.word	0x08010635
 80105c8:	08010635 	.word	0x08010635
 80105cc:	08010619 	.word	0x08010619
 80105d0:	08010635 	.word	0x08010635
 80105d4:	08010635 	.word	0x08010635
 80105d8:	08010635 	.word	0x08010635
 80105dc:	08010627 	.word	0x08010627
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80105e0:	68fb      	ldr	r3, [r7, #12]
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	68b9      	ldr	r1, [r7, #8]
 80105e6:	4618      	mov	r0, r3
 80105e8:	f000 f8fc 	bl	80107e4 <TIM_OC1_SetConfig>
      break;
 80105ec:	e025      	b.n	801063a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80105ee:	68fb      	ldr	r3, [r7, #12]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	68b9      	ldr	r1, [r7, #8]
 80105f4:	4618      	mov	r0, r3
 80105f6:	f000 f985 	bl	8010904 <TIM_OC2_SetConfig>
      break;
 80105fa:	e01e      	b.n	801063a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	68b9      	ldr	r1, [r7, #8]
 8010602:	4618      	mov	r0, r3
 8010604:	f000 fa08 	bl	8010a18 <TIM_OC3_SetConfig>
      break;
 8010608:	e017      	b.n	801063a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	68b9      	ldr	r1, [r7, #8]
 8010610:	4618      	mov	r0, r3
 8010612:	f000 fa89 	bl	8010b28 <TIM_OC4_SetConfig>
      break;
 8010616:	e010      	b.n	801063a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	68b9      	ldr	r1, [r7, #8]
 801061e:	4618      	mov	r0, r3
 8010620:	f000 faec 	bl	8010bfc <TIM_OC5_SetConfig>
      break;
 8010624:	e009      	b.n	801063a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	68b9      	ldr	r1, [r7, #8]
 801062c:	4618      	mov	r0, r3
 801062e:	f000 fb49 	bl	8010cc4 <TIM_OC6_SetConfig>
      break;
 8010632:	e002      	b.n	801063a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8010634:	2301      	movs	r3, #1
 8010636:	75fb      	strb	r3, [r7, #23]
      break;
 8010638:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 801063a:	68fb      	ldr	r3, [r7, #12]
 801063c:	2200      	movs	r2, #0
 801063e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8010642:	7dfb      	ldrb	r3, [r7, #23]
}
 8010644:	4618      	mov	r0, r3
 8010646:	3718      	adds	r7, #24
 8010648:	46bd      	mov	sp, r7
 801064a:	bd80      	pop	{r7, pc}

0801064c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 801064c:	b480      	push	{r7}
 801064e:	b083      	sub	sp, #12
 8010650:	af00      	add	r7, sp, #0
 8010652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8010654:	bf00      	nop
 8010656:	370c      	adds	r7, #12
 8010658:	46bd      	mov	sp, r7
 801065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801065e:	4770      	bx	lr

08010660 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010660:	b480      	push	{r7}
 8010662:	b083      	sub	sp, #12
 8010664:	af00      	add	r7, sp, #0
 8010666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010668:	bf00      	nop
 801066a:	370c      	adds	r7, #12
 801066c:	46bd      	mov	sp, r7
 801066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010672:	4770      	bx	lr

08010674 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010674:	b480      	push	{r7}
 8010676:	b083      	sub	sp, #12
 8010678:	af00      	add	r7, sp, #0
 801067a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801067c:	bf00      	nop
 801067e:	370c      	adds	r7, #12
 8010680:	46bd      	mov	sp, r7
 8010682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010686:	4770      	bx	lr

08010688 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010688:	b480      	push	{r7}
 801068a:	b083      	sub	sp, #12
 801068c:	af00      	add	r7, sp, #0
 801068e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010690:	bf00      	nop
 8010692:	370c      	adds	r7, #12
 8010694:	46bd      	mov	sp, r7
 8010696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801069a:	4770      	bx	lr

0801069c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801069c:	b480      	push	{r7}
 801069e:	b083      	sub	sp, #12
 80106a0:	af00      	add	r7, sp, #0
 80106a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80106a4:	bf00      	nop
 80106a6:	370c      	adds	r7, #12
 80106a8:	46bd      	mov	sp, r7
 80106aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ae:	4770      	bx	lr

080106b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80106b0:	b480      	push	{r7}
 80106b2:	b085      	sub	sp, #20
 80106b4:	af00      	add	r7, sp, #0
 80106b6:	6078      	str	r0, [r7, #4]
 80106b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	4a40      	ldr	r2, [pc, #256]	; (80107c4 <TIM_Base_SetConfig+0x114>)
 80106c4:	4293      	cmp	r3, r2
 80106c6:	d013      	beq.n	80106f0 <TIM_Base_SetConfig+0x40>
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80106ce:	d00f      	beq.n	80106f0 <TIM_Base_SetConfig+0x40>
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	4a3d      	ldr	r2, [pc, #244]	; (80107c8 <TIM_Base_SetConfig+0x118>)
 80106d4:	4293      	cmp	r3, r2
 80106d6:	d00b      	beq.n	80106f0 <TIM_Base_SetConfig+0x40>
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	4a3c      	ldr	r2, [pc, #240]	; (80107cc <TIM_Base_SetConfig+0x11c>)
 80106dc:	4293      	cmp	r3, r2
 80106de:	d007      	beq.n	80106f0 <TIM_Base_SetConfig+0x40>
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	4a3b      	ldr	r2, [pc, #236]	; (80107d0 <TIM_Base_SetConfig+0x120>)
 80106e4:	4293      	cmp	r3, r2
 80106e6:	d003      	beq.n	80106f0 <TIM_Base_SetConfig+0x40>
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	4a3a      	ldr	r2, [pc, #232]	; (80107d4 <TIM_Base_SetConfig+0x124>)
 80106ec:	4293      	cmp	r3, r2
 80106ee:	d108      	bne.n	8010702 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80106f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80106f8:	683b      	ldr	r3, [r7, #0]
 80106fa:	685b      	ldr	r3, [r3, #4]
 80106fc:	68fa      	ldr	r2, [r7, #12]
 80106fe:	4313      	orrs	r3, r2
 8010700:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	4a2f      	ldr	r2, [pc, #188]	; (80107c4 <TIM_Base_SetConfig+0x114>)
 8010706:	4293      	cmp	r3, r2
 8010708:	d01f      	beq.n	801074a <TIM_Base_SetConfig+0x9a>
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010710:	d01b      	beq.n	801074a <TIM_Base_SetConfig+0x9a>
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	4a2c      	ldr	r2, [pc, #176]	; (80107c8 <TIM_Base_SetConfig+0x118>)
 8010716:	4293      	cmp	r3, r2
 8010718:	d017      	beq.n	801074a <TIM_Base_SetConfig+0x9a>
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	4a2b      	ldr	r2, [pc, #172]	; (80107cc <TIM_Base_SetConfig+0x11c>)
 801071e:	4293      	cmp	r3, r2
 8010720:	d013      	beq.n	801074a <TIM_Base_SetConfig+0x9a>
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	4a2a      	ldr	r2, [pc, #168]	; (80107d0 <TIM_Base_SetConfig+0x120>)
 8010726:	4293      	cmp	r3, r2
 8010728:	d00f      	beq.n	801074a <TIM_Base_SetConfig+0x9a>
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	4a29      	ldr	r2, [pc, #164]	; (80107d4 <TIM_Base_SetConfig+0x124>)
 801072e:	4293      	cmp	r3, r2
 8010730:	d00b      	beq.n	801074a <TIM_Base_SetConfig+0x9a>
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	4a28      	ldr	r2, [pc, #160]	; (80107d8 <TIM_Base_SetConfig+0x128>)
 8010736:	4293      	cmp	r3, r2
 8010738:	d007      	beq.n	801074a <TIM_Base_SetConfig+0x9a>
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	4a27      	ldr	r2, [pc, #156]	; (80107dc <TIM_Base_SetConfig+0x12c>)
 801073e:	4293      	cmp	r3, r2
 8010740:	d003      	beq.n	801074a <TIM_Base_SetConfig+0x9a>
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	4a26      	ldr	r2, [pc, #152]	; (80107e0 <TIM_Base_SetConfig+0x130>)
 8010746:	4293      	cmp	r3, r2
 8010748:	d108      	bne.n	801075c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801074a:	68fb      	ldr	r3, [r7, #12]
 801074c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010750:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010752:	683b      	ldr	r3, [r7, #0]
 8010754:	68db      	ldr	r3, [r3, #12]
 8010756:	68fa      	ldr	r2, [r7, #12]
 8010758:	4313      	orrs	r3, r2
 801075a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8010762:	683b      	ldr	r3, [r7, #0]
 8010764:	695b      	ldr	r3, [r3, #20]
 8010766:	4313      	orrs	r3, r2
 8010768:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	68fa      	ldr	r2, [r7, #12]
 801076e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010770:	683b      	ldr	r3, [r7, #0]
 8010772:	689a      	ldr	r2, [r3, #8]
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010778:	683b      	ldr	r3, [r7, #0]
 801077a:	681a      	ldr	r2, [r3, #0]
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	4a10      	ldr	r2, [pc, #64]	; (80107c4 <TIM_Base_SetConfig+0x114>)
 8010784:	4293      	cmp	r3, r2
 8010786:	d00f      	beq.n	80107a8 <TIM_Base_SetConfig+0xf8>
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	4a12      	ldr	r2, [pc, #72]	; (80107d4 <TIM_Base_SetConfig+0x124>)
 801078c:	4293      	cmp	r3, r2
 801078e:	d00b      	beq.n	80107a8 <TIM_Base_SetConfig+0xf8>
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	4a11      	ldr	r2, [pc, #68]	; (80107d8 <TIM_Base_SetConfig+0x128>)
 8010794:	4293      	cmp	r3, r2
 8010796:	d007      	beq.n	80107a8 <TIM_Base_SetConfig+0xf8>
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	4a10      	ldr	r2, [pc, #64]	; (80107dc <TIM_Base_SetConfig+0x12c>)
 801079c:	4293      	cmp	r3, r2
 801079e:	d003      	beq.n	80107a8 <TIM_Base_SetConfig+0xf8>
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	4a0f      	ldr	r2, [pc, #60]	; (80107e0 <TIM_Base_SetConfig+0x130>)
 80107a4:	4293      	cmp	r3, r2
 80107a6:	d103      	bne.n	80107b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80107a8:	683b      	ldr	r3, [r7, #0]
 80107aa:	691a      	ldr	r2, [r3, #16]
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	2201      	movs	r2, #1
 80107b4:	615a      	str	r2, [r3, #20]
}
 80107b6:	bf00      	nop
 80107b8:	3714      	adds	r7, #20
 80107ba:	46bd      	mov	sp, r7
 80107bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107c0:	4770      	bx	lr
 80107c2:	bf00      	nop
 80107c4:	40012c00 	.word	0x40012c00
 80107c8:	40000400 	.word	0x40000400
 80107cc:	40000800 	.word	0x40000800
 80107d0:	40000c00 	.word	0x40000c00
 80107d4:	40013400 	.word	0x40013400
 80107d8:	40014000 	.word	0x40014000
 80107dc:	40014400 	.word	0x40014400
 80107e0:	40014800 	.word	0x40014800

080107e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80107e4:	b480      	push	{r7}
 80107e6:	b087      	sub	sp, #28
 80107e8:	af00      	add	r7, sp, #0
 80107ea:	6078      	str	r0, [r7, #4]
 80107ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	6a1b      	ldr	r3, [r3, #32]
 80107f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	6a1b      	ldr	r3, [r3, #32]
 80107f8:	f023 0201 	bic.w	r2, r3, #1
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	685b      	ldr	r3, [r3, #4]
 8010804:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	699b      	ldr	r3, [r3, #24]
 801080a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 801080c:	68fb      	ldr	r3, [r7, #12]
 801080e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010812:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010816:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8010818:	68fb      	ldr	r3, [r7, #12]
 801081a:	f023 0303 	bic.w	r3, r3, #3
 801081e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010820:	683b      	ldr	r3, [r7, #0]
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	68fa      	ldr	r2, [r7, #12]
 8010826:	4313      	orrs	r3, r2
 8010828:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801082a:	697b      	ldr	r3, [r7, #20]
 801082c:	f023 0302 	bic.w	r3, r3, #2
 8010830:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8010832:	683b      	ldr	r3, [r7, #0]
 8010834:	689b      	ldr	r3, [r3, #8]
 8010836:	697a      	ldr	r2, [r7, #20]
 8010838:	4313      	orrs	r3, r2
 801083a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	4a2c      	ldr	r2, [pc, #176]	; (80108f0 <TIM_OC1_SetConfig+0x10c>)
 8010840:	4293      	cmp	r3, r2
 8010842:	d00f      	beq.n	8010864 <TIM_OC1_SetConfig+0x80>
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	4a2b      	ldr	r2, [pc, #172]	; (80108f4 <TIM_OC1_SetConfig+0x110>)
 8010848:	4293      	cmp	r3, r2
 801084a:	d00b      	beq.n	8010864 <TIM_OC1_SetConfig+0x80>
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	4a2a      	ldr	r2, [pc, #168]	; (80108f8 <TIM_OC1_SetConfig+0x114>)
 8010850:	4293      	cmp	r3, r2
 8010852:	d007      	beq.n	8010864 <TIM_OC1_SetConfig+0x80>
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	4a29      	ldr	r2, [pc, #164]	; (80108fc <TIM_OC1_SetConfig+0x118>)
 8010858:	4293      	cmp	r3, r2
 801085a:	d003      	beq.n	8010864 <TIM_OC1_SetConfig+0x80>
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	4a28      	ldr	r2, [pc, #160]	; (8010900 <TIM_OC1_SetConfig+0x11c>)
 8010860:	4293      	cmp	r3, r2
 8010862:	d10c      	bne.n	801087e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8010864:	697b      	ldr	r3, [r7, #20]
 8010866:	f023 0308 	bic.w	r3, r3, #8
 801086a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 801086c:	683b      	ldr	r3, [r7, #0]
 801086e:	68db      	ldr	r3, [r3, #12]
 8010870:	697a      	ldr	r2, [r7, #20]
 8010872:	4313      	orrs	r3, r2
 8010874:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8010876:	697b      	ldr	r3, [r7, #20]
 8010878:	f023 0304 	bic.w	r3, r3, #4
 801087c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	4a1b      	ldr	r2, [pc, #108]	; (80108f0 <TIM_OC1_SetConfig+0x10c>)
 8010882:	4293      	cmp	r3, r2
 8010884:	d00f      	beq.n	80108a6 <TIM_OC1_SetConfig+0xc2>
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	4a1a      	ldr	r2, [pc, #104]	; (80108f4 <TIM_OC1_SetConfig+0x110>)
 801088a:	4293      	cmp	r3, r2
 801088c:	d00b      	beq.n	80108a6 <TIM_OC1_SetConfig+0xc2>
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	4a19      	ldr	r2, [pc, #100]	; (80108f8 <TIM_OC1_SetConfig+0x114>)
 8010892:	4293      	cmp	r3, r2
 8010894:	d007      	beq.n	80108a6 <TIM_OC1_SetConfig+0xc2>
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	4a18      	ldr	r2, [pc, #96]	; (80108fc <TIM_OC1_SetConfig+0x118>)
 801089a:	4293      	cmp	r3, r2
 801089c:	d003      	beq.n	80108a6 <TIM_OC1_SetConfig+0xc2>
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	4a17      	ldr	r2, [pc, #92]	; (8010900 <TIM_OC1_SetConfig+0x11c>)
 80108a2:	4293      	cmp	r3, r2
 80108a4:	d111      	bne.n	80108ca <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80108a6:	693b      	ldr	r3, [r7, #16]
 80108a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80108ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80108ae:	693b      	ldr	r3, [r7, #16]
 80108b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80108b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80108b6:	683b      	ldr	r3, [r7, #0]
 80108b8:	695b      	ldr	r3, [r3, #20]
 80108ba:	693a      	ldr	r2, [r7, #16]
 80108bc:	4313      	orrs	r3, r2
 80108be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80108c0:	683b      	ldr	r3, [r7, #0]
 80108c2:	699b      	ldr	r3, [r3, #24]
 80108c4:	693a      	ldr	r2, [r7, #16]
 80108c6:	4313      	orrs	r3, r2
 80108c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	693a      	ldr	r2, [r7, #16]
 80108ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	68fa      	ldr	r2, [r7, #12]
 80108d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80108d6:	683b      	ldr	r3, [r7, #0]
 80108d8:	685a      	ldr	r2, [r3, #4]
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	697a      	ldr	r2, [r7, #20]
 80108e2:	621a      	str	r2, [r3, #32]
}
 80108e4:	bf00      	nop
 80108e6:	371c      	adds	r7, #28
 80108e8:	46bd      	mov	sp, r7
 80108ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ee:	4770      	bx	lr
 80108f0:	40012c00 	.word	0x40012c00
 80108f4:	40013400 	.word	0x40013400
 80108f8:	40014000 	.word	0x40014000
 80108fc:	40014400 	.word	0x40014400
 8010900:	40014800 	.word	0x40014800

08010904 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010904:	b480      	push	{r7}
 8010906:	b087      	sub	sp, #28
 8010908:	af00      	add	r7, sp, #0
 801090a:	6078      	str	r0, [r7, #4]
 801090c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	6a1b      	ldr	r3, [r3, #32]
 8010912:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	6a1b      	ldr	r3, [r3, #32]
 8010918:	f023 0210 	bic.w	r2, r3, #16
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	685b      	ldr	r3, [r3, #4]
 8010924:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	699b      	ldr	r3, [r3, #24]
 801092a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 801092c:	68fb      	ldr	r3, [r7, #12]
 801092e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010932:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801093e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010940:	683b      	ldr	r3, [r7, #0]
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	021b      	lsls	r3, r3, #8
 8010946:	68fa      	ldr	r2, [r7, #12]
 8010948:	4313      	orrs	r3, r2
 801094a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 801094c:	697b      	ldr	r3, [r7, #20]
 801094e:	f023 0320 	bic.w	r3, r3, #32
 8010952:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010954:	683b      	ldr	r3, [r7, #0]
 8010956:	689b      	ldr	r3, [r3, #8]
 8010958:	011b      	lsls	r3, r3, #4
 801095a:	697a      	ldr	r2, [r7, #20]
 801095c:	4313      	orrs	r3, r2
 801095e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	4a28      	ldr	r2, [pc, #160]	; (8010a04 <TIM_OC2_SetConfig+0x100>)
 8010964:	4293      	cmp	r3, r2
 8010966:	d003      	beq.n	8010970 <TIM_OC2_SetConfig+0x6c>
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	4a27      	ldr	r2, [pc, #156]	; (8010a08 <TIM_OC2_SetConfig+0x104>)
 801096c:	4293      	cmp	r3, r2
 801096e:	d10d      	bne.n	801098c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8010970:	697b      	ldr	r3, [r7, #20]
 8010972:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010976:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010978:	683b      	ldr	r3, [r7, #0]
 801097a:	68db      	ldr	r3, [r3, #12]
 801097c:	011b      	lsls	r3, r3, #4
 801097e:	697a      	ldr	r2, [r7, #20]
 8010980:	4313      	orrs	r3, r2
 8010982:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8010984:	697b      	ldr	r3, [r7, #20]
 8010986:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801098a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	4a1d      	ldr	r2, [pc, #116]	; (8010a04 <TIM_OC2_SetConfig+0x100>)
 8010990:	4293      	cmp	r3, r2
 8010992:	d00f      	beq.n	80109b4 <TIM_OC2_SetConfig+0xb0>
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	4a1c      	ldr	r2, [pc, #112]	; (8010a08 <TIM_OC2_SetConfig+0x104>)
 8010998:	4293      	cmp	r3, r2
 801099a:	d00b      	beq.n	80109b4 <TIM_OC2_SetConfig+0xb0>
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	4a1b      	ldr	r2, [pc, #108]	; (8010a0c <TIM_OC2_SetConfig+0x108>)
 80109a0:	4293      	cmp	r3, r2
 80109a2:	d007      	beq.n	80109b4 <TIM_OC2_SetConfig+0xb0>
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	4a1a      	ldr	r2, [pc, #104]	; (8010a10 <TIM_OC2_SetConfig+0x10c>)
 80109a8:	4293      	cmp	r3, r2
 80109aa:	d003      	beq.n	80109b4 <TIM_OC2_SetConfig+0xb0>
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	4a19      	ldr	r2, [pc, #100]	; (8010a14 <TIM_OC2_SetConfig+0x110>)
 80109b0:	4293      	cmp	r3, r2
 80109b2:	d113      	bne.n	80109dc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80109b4:	693b      	ldr	r3, [r7, #16]
 80109b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80109ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80109bc:	693b      	ldr	r3, [r7, #16]
 80109be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80109c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80109c4:	683b      	ldr	r3, [r7, #0]
 80109c6:	695b      	ldr	r3, [r3, #20]
 80109c8:	009b      	lsls	r3, r3, #2
 80109ca:	693a      	ldr	r2, [r7, #16]
 80109cc:	4313      	orrs	r3, r2
 80109ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80109d0:	683b      	ldr	r3, [r7, #0]
 80109d2:	699b      	ldr	r3, [r3, #24]
 80109d4:	009b      	lsls	r3, r3, #2
 80109d6:	693a      	ldr	r2, [r7, #16]
 80109d8:	4313      	orrs	r3, r2
 80109da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	693a      	ldr	r2, [r7, #16]
 80109e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	68fa      	ldr	r2, [r7, #12]
 80109e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80109e8:	683b      	ldr	r3, [r7, #0]
 80109ea:	685a      	ldr	r2, [r3, #4]
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	697a      	ldr	r2, [r7, #20]
 80109f4:	621a      	str	r2, [r3, #32]
}
 80109f6:	bf00      	nop
 80109f8:	371c      	adds	r7, #28
 80109fa:	46bd      	mov	sp, r7
 80109fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a00:	4770      	bx	lr
 8010a02:	bf00      	nop
 8010a04:	40012c00 	.word	0x40012c00
 8010a08:	40013400 	.word	0x40013400
 8010a0c:	40014000 	.word	0x40014000
 8010a10:	40014400 	.word	0x40014400
 8010a14:	40014800 	.word	0x40014800

08010a18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010a18:	b480      	push	{r7}
 8010a1a:	b087      	sub	sp, #28
 8010a1c:	af00      	add	r7, sp, #0
 8010a1e:	6078      	str	r0, [r7, #4]
 8010a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	6a1b      	ldr	r3, [r3, #32]
 8010a26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	6a1b      	ldr	r3, [r3, #32]
 8010a2c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	685b      	ldr	r3, [r3, #4]
 8010a38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	69db      	ldr	r3, [r3, #28]
 8010a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010a40:	68fb      	ldr	r3, [r7, #12]
 8010a42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010a46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010a4c:	68fb      	ldr	r3, [r7, #12]
 8010a4e:	f023 0303 	bic.w	r3, r3, #3
 8010a52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010a54:	683b      	ldr	r3, [r7, #0]
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	68fa      	ldr	r2, [r7, #12]
 8010a5a:	4313      	orrs	r3, r2
 8010a5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8010a5e:	697b      	ldr	r3, [r7, #20]
 8010a60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010a64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8010a66:	683b      	ldr	r3, [r7, #0]
 8010a68:	689b      	ldr	r3, [r3, #8]
 8010a6a:	021b      	lsls	r3, r3, #8
 8010a6c:	697a      	ldr	r2, [r7, #20]
 8010a6e:	4313      	orrs	r3, r2
 8010a70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	4a27      	ldr	r2, [pc, #156]	; (8010b14 <TIM_OC3_SetConfig+0xfc>)
 8010a76:	4293      	cmp	r3, r2
 8010a78:	d003      	beq.n	8010a82 <TIM_OC3_SetConfig+0x6a>
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	4a26      	ldr	r2, [pc, #152]	; (8010b18 <TIM_OC3_SetConfig+0x100>)
 8010a7e:	4293      	cmp	r3, r2
 8010a80:	d10d      	bne.n	8010a9e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8010a82:	697b      	ldr	r3, [r7, #20]
 8010a84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010a88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8010a8a:	683b      	ldr	r3, [r7, #0]
 8010a8c:	68db      	ldr	r3, [r3, #12]
 8010a8e:	021b      	lsls	r3, r3, #8
 8010a90:	697a      	ldr	r2, [r7, #20]
 8010a92:	4313      	orrs	r3, r2
 8010a94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8010a96:	697b      	ldr	r3, [r7, #20]
 8010a98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010a9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	4a1c      	ldr	r2, [pc, #112]	; (8010b14 <TIM_OC3_SetConfig+0xfc>)
 8010aa2:	4293      	cmp	r3, r2
 8010aa4:	d00f      	beq.n	8010ac6 <TIM_OC3_SetConfig+0xae>
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	4a1b      	ldr	r2, [pc, #108]	; (8010b18 <TIM_OC3_SetConfig+0x100>)
 8010aaa:	4293      	cmp	r3, r2
 8010aac:	d00b      	beq.n	8010ac6 <TIM_OC3_SetConfig+0xae>
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	4a1a      	ldr	r2, [pc, #104]	; (8010b1c <TIM_OC3_SetConfig+0x104>)
 8010ab2:	4293      	cmp	r3, r2
 8010ab4:	d007      	beq.n	8010ac6 <TIM_OC3_SetConfig+0xae>
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	4a19      	ldr	r2, [pc, #100]	; (8010b20 <TIM_OC3_SetConfig+0x108>)
 8010aba:	4293      	cmp	r3, r2
 8010abc:	d003      	beq.n	8010ac6 <TIM_OC3_SetConfig+0xae>
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	4a18      	ldr	r2, [pc, #96]	; (8010b24 <TIM_OC3_SetConfig+0x10c>)
 8010ac2:	4293      	cmp	r3, r2
 8010ac4:	d113      	bne.n	8010aee <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8010ac6:	693b      	ldr	r3, [r7, #16]
 8010ac8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010acc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8010ace:	693b      	ldr	r3, [r7, #16]
 8010ad0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010ad4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8010ad6:	683b      	ldr	r3, [r7, #0]
 8010ad8:	695b      	ldr	r3, [r3, #20]
 8010ada:	011b      	lsls	r3, r3, #4
 8010adc:	693a      	ldr	r2, [r7, #16]
 8010ade:	4313      	orrs	r3, r2
 8010ae0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8010ae2:	683b      	ldr	r3, [r7, #0]
 8010ae4:	699b      	ldr	r3, [r3, #24]
 8010ae6:	011b      	lsls	r3, r3, #4
 8010ae8:	693a      	ldr	r2, [r7, #16]
 8010aea:	4313      	orrs	r3, r2
 8010aec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	693a      	ldr	r2, [r7, #16]
 8010af2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	68fa      	ldr	r2, [r7, #12]
 8010af8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8010afa:	683b      	ldr	r3, [r7, #0]
 8010afc:	685a      	ldr	r2, [r3, #4]
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	697a      	ldr	r2, [r7, #20]
 8010b06:	621a      	str	r2, [r3, #32]
}
 8010b08:	bf00      	nop
 8010b0a:	371c      	adds	r7, #28
 8010b0c:	46bd      	mov	sp, r7
 8010b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b12:	4770      	bx	lr
 8010b14:	40012c00 	.word	0x40012c00
 8010b18:	40013400 	.word	0x40013400
 8010b1c:	40014000 	.word	0x40014000
 8010b20:	40014400 	.word	0x40014400
 8010b24:	40014800 	.word	0x40014800

08010b28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010b28:	b480      	push	{r7}
 8010b2a:	b087      	sub	sp, #28
 8010b2c:	af00      	add	r7, sp, #0
 8010b2e:	6078      	str	r0, [r7, #4]
 8010b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	6a1b      	ldr	r3, [r3, #32]
 8010b36:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	6a1b      	ldr	r3, [r3, #32]
 8010b3c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	685b      	ldr	r3, [r3, #4]
 8010b48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	69db      	ldr	r3, [r3, #28]
 8010b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010b56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010b5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010b62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010b64:	683b      	ldr	r3, [r7, #0]
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	021b      	lsls	r3, r3, #8
 8010b6a:	68fa      	ldr	r2, [r7, #12]
 8010b6c:	4313      	orrs	r3, r2
 8010b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010b70:	693b      	ldr	r3, [r7, #16]
 8010b72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010b76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010b78:	683b      	ldr	r3, [r7, #0]
 8010b7a:	689b      	ldr	r3, [r3, #8]
 8010b7c:	031b      	lsls	r3, r3, #12
 8010b7e:	693a      	ldr	r2, [r7, #16]
 8010b80:	4313      	orrs	r3, r2
 8010b82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	4a18      	ldr	r2, [pc, #96]	; (8010be8 <TIM_OC4_SetConfig+0xc0>)
 8010b88:	4293      	cmp	r3, r2
 8010b8a:	d00f      	beq.n	8010bac <TIM_OC4_SetConfig+0x84>
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	4a17      	ldr	r2, [pc, #92]	; (8010bec <TIM_OC4_SetConfig+0xc4>)
 8010b90:	4293      	cmp	r3, r2
 8010b92:	d00b      	beq.n	8010bac <TIM_OC4_SetConfig+0x84>
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	4a16      	ldr	r2, [pc, #88]	; (8010bf0 <TIM_OC4_SetConfig+0xc8>)
 8010b98:	4293      	cmp	r3, r2
 8010b9a:	d007      	beq.n	8010bac <TIM_OC4_SetConfig+0x84>
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	4a15      	ldr	r2, [pc, #84]	; (8010bf4 <TIM_OC4_SetConfig+0xcc>)
 8010ba0:	4293      	cmp	r3, r2
 8010ba2:	d003      	beq.n	8010bac <TIM_OC4_SetConfig+0x84>
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	4a14      	ldr	r2, [pc, #80]	; (8010bf8 <TIM_OC4_SetConfig+0xd0>)
 8010ba8:	4293      	cmp	r3, r2
 8010baa:	d109      	bne.n	8010bc0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010bac:	697b      	ldr	r3, [r7, #20]
 8010bae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010bb2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010bb4:	683b      	ldr	r3, [r7, #0]
 8010bb6:	695b      	ldr	r3, [r3, #20]
 8010bb8:	019b      	lsls	r3, r3, #6
 8010bba:	697a      	ldr	r2, [r7, #20]
 8010bbc:	4313      	orrs	r3, r2
 8010bbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	697a      	ldr	r2, [r7, #20]
 8010bc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	68fa      	ldr	r2, [r7, #12]
 8010bca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010bcc:	683b      	ldr	r3, [r7, #0]
 8010bce:	685a      	ldr	r2, [r3, #4]
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	693a      	ldr	r2, [r7, #16]
 8010bd8:	621a      	str	r2, [r3, #32]
}
 8010bda:	bf00      	nop
 8010bdc:	371c      	adds	r7, #28
 8010bde:	46bd      	mov	sp, r7
 8010be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010be4:	4770      	bx	lr
 8010be6:	bf00      	nop
 8010be8:	40012c00 	.word	0x40012c00
 8010bec:	40013400 	.word	0x40013400
 8010bf0:	40014000 	.word	0x40014000
 8010bf4:	40014400 	.word	0x40014400
 8010bf8:	40014800 	.word	0x40014800

08010bfc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8010bfc:	b480      	push	{r7}
 8010bfe:	b087      	sub	sp, #28
 8010c00:	af00      	add	r7, sp, #0
 8010c02:	6078      	str	r0, [r7, #4]
 8010c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	6a1b      	ldr	r3, [r3, #32]
 8010c0a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	6a1b      	ldr	r3, [r3, #32]
 8010c10:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	685b      	ldr	r3, [r3, #4]
 8010c1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010c2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010c2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010c30:	683b      	ldr	r3, [r7, #0]
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	68fa      	ldr	r2, [r7, #12]
 8010c36:	4313      	orrs	r3, r2
 8010c38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8010c3a:	693b      	ldr	r3, [r7, #16]
 8010c3c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8010c40:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8010c42:	683b      	ldr	r3, [r7, #0]
 8010c44:	689b      	ldr	r3, [r3, #8]
 8010c46:	041b      	lsls	r3, r3, #16
 8010c48:	693a      	ldr	r2, [r7, #16]
 8010c4a:	4313      	orrs	r3, r2
 8010c4c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	4a17      	ldr	r2, [pc, #92]	; (8010cb0 <TIM_OC5_SetConfig+0xb4>)
 8010c52:	4293      	cmp	r3, r2
 8010c54:	d00f      	beq.n	8010c76 <TIM_OC5_SetConfig+0x7a>
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	4a16      	ldr	r2, [pc, #88]	; (8010cb4 <TIM_OC5_SetConfig+0xb8>)
 8010c5a:	4293      	cmp	r3, r2
 8010c5c:	d00b      	beq.n	8010c76 <TIM_OC5_SetConfig+0x7a>
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	4a15      	ldr	r2, [pc, #84]	; (8010cb8 <TIM_OC5_SetConfig+0xbc>)
 8010c62:	4293      	cmp	r3, r2
 8010c64:	d007      	beq.n	8010c76 <TIM_OC5_SetConfig+0x7a>
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	4a14      	ldr	r2, [pc, #80]	; (8010cbc <TIM_OC5_SetConfig+0xc0>)
 8010c6a:	4293      	cmp	r3, r2
 8010c6c:	d003      	beq.n	8010c76 <TIM_OC5_SetConfig+0x7a>
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	4a13      	ldr	r2, [pc, #76]	; (8010cc0 <TIM_OC5_SetConfig+0xc4>)
 8010c72:	4293      	cmp	r3, r2
 8010c74:	d109      	bne.n	8010c8a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8010c76:	697b      	ldr	r3, [r7, #20]
 8010c78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010c7c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8010c7e:	683b      	ldr	r3, [r7, #0]
 8010c80:	695b      	ldr	r3, [r3, #20]
 8010c82:	021b      	lsls	r3, r3, #8
 8010c84:	697a      	ldr	r2, [r7, #20]
 8010c86:	4313      	orrs	r3, r2
 8010c88:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	697a      	ldr	r2, [r7, #20]
 8010c8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	68fa      	ldr	r2, [r7, #12]
 8010c94:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8010c96:	683b      	ldr	r3, [r7, #0]
 8010c98:	685a      	ldr	r2, [r3, #4]
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	693a      	ldr	r2, [r7, #16]
 8010ca2:	621a      	str	r2, [r3, #32]
}
 8010ca4:	bf00      	nop
 8010ca6:	371c      	adds	r7, #28
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cae:	4770      	bx	lr
 8010cb0:	40012c00 	.word	0x40012c00
 8010cb4:	40013400 	.word	0x40013400
 8010cb8:	40014000 	.word	0x40014000
 8010cbc:	40014400 	.word	0x40014400
 8010cc0:	40014800 	.word	0x40014800

08010cc4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8010cc4:	b480      	push	{r7}
 8010cc6:	b087      	sub	sp, #28
 8010cc8:	af00      	add	r7, sp, #0
 8010cca:	6078      	str	r0, [r7, #4]
 8010ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	6a1b      	ldr	r3, [r3, #32]
 8010cd2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	6a1b      	ldr	r3, [r3, #32]
 8010cd8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	685b      	ldr	r3, [r3, #4]
 8010ce4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8010cec:	68fb      	ldr	r3, [r7, #12]
 8010cee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010cf2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010cf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010cf8:	683b      	ldr	r3, [r7, #0]
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	021b      	lsls	r3, r3, #8
 8010cfe:	68fa      	ldr	r2, [r7, #12]
 8010d00:	4313      	orrs	r3, r2
 8010d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8010d04:	693b      	ldr	r3, [r7, #16]
 8010d06:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010d0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8010d0c:	683b      	ldr	r3, [r7, #0]
 8010d0e:	689b      	ldr	r3, [r3, #8]
 8010d10:	051b      	lsls	r3, r3, #20
 8010d12:	693a      	ldr	r2, [r7, #16]
 8010d14:	4313      	orrs	r3, r2
 8010d16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	4a18      	ldr	r2, [pc, #96]	; (8010d7c <TIM_OC6_SetConfig+0xb8>)
 8010d1c:	4293      	cmp	r3, r2
 8010d1e:	d00f      	beq.n	8010d40 <TIM_OC6_SetConfig+0x7c>
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	4a17      	ldr	r2, [pc, #92]	; (8010d80 <TIM_OC6_SetConfig+0xbc>)
 8010d24:	4293      	cmp	r3, r2
 8010d26:	d00b      	beq.n	8010d40 <TIM_OC6_SetConfig+0x7c>
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	4a16      	ldr	r2, [pc, #88]	; (8010d84 <TIM_OC6_SetConfig+0xc0>)
 8010d2c:	4293      	cmp	r3, r2
 8010d2e:	d007      	beq.n	8010d40 <TIM_OC6_SetConfig+0x7c>
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	4a15      	ldr	r2, [pc, #84]	; (8010d88 <TIM_OC6_SetConfig+0xc4>)
 8010d34:	4293      	cmp	r3, r2
 8010d36:	d003      	beq.n	8010d40 <TIM_OC6_SetConfig+0x7c>
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	4a14      	ldr	r2, [pc, #80]	; (8010d8c <TIM_OC6_SetConfig+0xc8>)
 8010d3c:	4293      	cmp	r3, r2
 8010d3e:	d109      	bne.n	8010d54 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010d40:	697b      	ldr	r3, [r7, #20]
 8010d42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010d46:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8010d48:	683b      	ldr	r3, [r7, #0]
 8010d4a:	695b      	ldr	r3, [r3, #20]
 8010d4c:	029b      	lsls	r3, r3, #10
 8010d4e:	697a      	ldr	r2, [r7, #20]
 8010d50:	4313      	orrs	r3, r2
 8010d52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	697a      	ldr	r2, [r7, #20]
 8010d58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	68fa      	ldr	r2, [r7, #12]
 8010d5e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010d60:	683b      	ldr	r3, [r7, #0]
 8010d62:	685a      	ldr	r2, [r3, #4]
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	693a      	ldr	r2, [r7, #16]
 8010d6c:	621a      	str	r2, [r3, #32]
}
 8010d6e:	bf00      	nop
 8010d70:	371c      	adds	r7, #28
 8010d72:	46bd      	mov	sp, r7
 8010d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d78:	4770      	bx	lr
 8010d7a:	bf00      	nop
 8010d7c:	40012c00 	.word	0x40012c00
 8010d80:	40013400 	.word	0x40013400
 8010d84:	40014000 	.word	0x40014000
 8010d88:	40014400 	.word	0x40014400
 8010d8c:	40014800 	.word	0x40014800

08010d90 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8010d90:	b480      	push	{r7}
 8010d92:	b085      	sub	sp, #20
 8010d94:	af00      	add	r7, sp, #0
 8010d96:	6078      	str	r0, [r7, #4]
 8010d98:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010da4:	2b01      	cmp	r3, #1
 8010da6:	d101      	bne.n	8010dac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8010da8:	2302      	movs	r3, #2
 8010daa:	e065      	b.n	8010e78 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	2201      	movs	r2, #1
 8010db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8010dba:	683b      	ldr	r3, [r7, #0]
 8010dbc:	68db      	ldr	r3, [r3, #12]
 8010dbe:	4313      	orrs	r3, r2
 8010dc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8010dc8:	683b      	ldr	r3, [r7, #0]
 8010dca:	689b      	ldr	r3, [r3, #8]
 8010dcc:	4313      	orrs	r3, r2
 8010dce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8010dd0:	68fb      	ldr	r3, [r7, #12]
 8010dd2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8010dd6:	683b      	ldr	r3, [r7, #0]
 8010dd8:	685b      	ldr	r3, [r3, #4]
 8010dda:	4313      	orrs	r3, r2
 8010ddc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010dde:	68fb      	ldr	r3, [r7, #12]
 8010de0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8010de4:	683b      	ldr	r3, [r7, #0]
 8010de6:	681b      	ldr	r3, [r3, #0]
 8010de8:	4313      	orrs	r3, r2
 8010dea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010dec:	68fb      	ldr	r3, [r7, #12]
 8010dee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010df2:	683b      	ldr	r3, [r7, #0]
 8010df4:	691b      	ldr	r3, [r3, #16]
 8010df6:	4313      	orrs	r3, r2
 8010df8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8010e00:	683b      	ldr	r3, [r7, #0]
 8010e02:	695b      	ldr	r3, [r3, #20]
 8010e04:	4313      	orrs	r3, r2
 8010e06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8010e0e:	683b      	ldr	r3, [r7, #0]
 8010e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e12:	4313      	orrs	r3, r2
 8010e14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8010e16:	68fb      	ldr	r3, [r7, #12]
 8010e18:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8010e1c:	683b      	ldr	r3, [r7, #0]
 8010e1e:	699b      	ldr	r3, [r3, #24]
 8010e20:	041b      	lsls	r3, r3, #16
 8010e22:	4313      	orrs	r3, r2
 8010e24:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	4a16      	ldr	r2, [pc, #88]	; (8010e84 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8010e2c:	4293      	cmp	r3, r2
 8010e2e:	d004      	beq.n	8010e3a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	681b      	ldr	r3, [r3, #0]
 8010e34:	4a14      	ldr	r2, [pc, #80]	; (8010e88 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8010e36:	4293      	cmp	r3, r2
 8010e38:	d115      	bne.n	8010e66 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8010e3a:	68fb      	ldr	r3, [r7, #12]
 8010e3c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8010e40:	683b      	ldr	r3, [r7, #0]
 8010e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e44:	051b      	lsls	r3, r3, #20
 8010e46:	4313      	orrs	r3, r2
 8010e48:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8010e4a:	68fb      	ldr	r3, [r7, #12]
 8010e4c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8010e50:	683b      	ldr	r3, [r7, #0]
 8010e52:	69db      	ldr	r3, [r3, #28]
 8010e54:	4313      	orrs	r3, r2
 8010e56:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8010e58:	68fb      	ldr	r3, [r7, #12]
 8010e5a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8010e5e:	683b      	ldr	r3, [r7, #0]
 8010e60:	6a1b      	ldr	r3, [r3, #32]
 8010e62:	4313      	orrs	r3, r2
 8010e64:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	681b      	ldr	r3, [r3, #0]
 8010e6a:	68fa      	ldr	r2, [r7, #12]
 8010e6c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	2200      	movs	r2, #0
 8010e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010e76:	2300      	movs	r3, #0
}
 8010e78:	4618      	mov	r0, r3
 8010e7a:	3714      	adds	r7, #20
 8010e7c:	46bd      	mov	sp, r7
 8010e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e82:	4770      	bx	lr
 8010e84:	40012c00 	.word	0x40012c00
 8010e88:	40013400 	.word	0x40013400

08010e8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010e8c:	b480      	push	{r7}
 8010e8e:	b083      	sub	sp, #12
 8010e90:	af00      	add	r7, sp, #0
 8010e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010e94:	bf00      	nop
 8010e96:	370c      	adds	r7, #12
 8010e98:	46bd      	mov	sp, r7
 8010e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e9e:	4770      	bx	lr

08010ea0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010ea0:	b480      	push	{r7}
 8010ea2:	b083      	sub	sp, #12
 8010ea4:	af00      	add	r7, sp, #0
 8010ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010ea8:	bf00      	nop
 8010eaa:	370c      	adds	r7, #12
 8010eac:	46bd      	mov	sp, r7
 8010eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eb2:	4770      	bx	lr

08010eb4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010eb4:	b480      	push	{r7}
 8010eb6:	b083      	sub	sp, #12
 8010eb8:	af00      	add	r7, sp, #0
 8010eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010ebc:	bf00      	nop
 8010ebe:	370c      	adds	r7, #12
 8010ec0:	46bd      	mov	sp, r7
 8010ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ec6:	4770      	bx	lr

08010ec8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010ec8:	b580      	push	{r7, lr}
 8010eca:	b082      	sub	sp, #8
 8010ecc:	af00      	add	r7, sp, #0
 8010ece:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	d101      	bne.n	8010eda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010ed6:	2301      	movs	r3, #1
 8010ed8:	e042      	b.n	8010f60 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	d106      	bne.n	8010ef2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	2200      	movs	r2, #0
 8010ee8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010eec:	6878      	ldr	r0, [r7, #4]
 8010eee:	f7f4 fc13 	bl	8005718 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	2224      	movs	r2, #36	; 0x24
 8010ef6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	681a      	ldr	r2, [r3, #0]
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	f022 0201 	bic.w	r2, r2, #1
 8010f08:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f0e:	2b00      	cmp	r3, #0
 8010f10:	d002      	beq.n	8010f18 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8010f12:	6878      	ldr	r0, [r7, #4]
 8010f14:	f000 ff58 	bl	8011dc8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010f18:	6878      	ldr	r0, [r7, #4]
 8010f1a:	f000 fc59 	bl	80117d0 <UART_SetConfig>
 8010f1e:	4603      	mov	r3, r0
 8010f20:	2b01      	cmp	r3, #1
 8010f22:	d101      	bne.n	8010f28 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8010f24:	2301      	movs	r3, #1
 8010f26:	e01b      	b.n	8010f60 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	685a      	ldr	r2, [r3, #4]
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	681b      	ldr	r3, [r3, #0]
 8010f32:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010f36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	689a      	ldr	r2, [r3, #8]
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010f46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	681a      	ldr	r2, [r3, #0]
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	f042 0201 	orr.w	r2, r2, #1
 8010f56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010f58:	6878      	ldr	r0, [r7, #4]
 8010f5a:	f000 ffd7 	bl	8011f0c <UART_CheckIdleState>
 8010f5e:	4603      	mov	r3, r0
}
 8010f60:	4618      	mov	r0, r3
 8010f62:	3708      	adds	r7, #8
 8010f64:	46bd      	mov	sp, r7
 8010f66:	bd80      	pop	{r7, pc}

08010f68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010f68:	b580      	push	{r7, lr}
 8010f6a:	b08a      	sub	sp, #40	; 0x28
 8010f6c:	af02      	add	r7, sp, #8
 8010f6e:	60f8      	str	r0, [r7, #12]
 8010f70:	60b9      	str	r1, [r7, #8]
 8010f72:	603b      	str	r3, [r7, #0]
 8010f74:	4613      	mov	r3, r2
 8010f76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010f78:	68fb      	ldr	r3, [r7, #12]
 8010f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010f7e:	2b20      	cmp	r3, #32
 8010f80:	d17c      	bne.n	801107c <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 8010f82:	68bb      	ldr	r3, [r7, #8]
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d002      	beq.n	8010f8e <HAL_UART_Transmit+0x26>
 8010f88:	88fb      	ldrh	r3, [r7, #6]
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d101      	bne.n	8010f92 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8010f8e:	2301      	movs	r3, #1
 8010f90:	e075      	b.n	801107e <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	2200      	movs	r2, #0
 8010f96:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	2221      	movs	r2, #33	; 0x21
 8010f9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010fa2:	f7f6 faeb 	bl	800757c <HAL_GetTick>
 8010fa6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8010fa8:	68fb      	ldr	r3, [r7, #12]
 8010faa:	88fa      	ldrh	r2, [r7, #6]
 8010fac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	88fa      	ldrh	r2, [r7, #6]
 8010fb4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	689b      	ldr	r3, [r3, #8]
 8010fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010fc0:	d108      	bne.n	8010fd4 <HAL_UART_Transmit+0x6c>
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	691b      	ldr	r3, [r3, #16]
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d104      	bne.n	8010fd4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8010fca:	2300      	movs	r3, #0
 8010fcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8010fce:	68bb      	ldr	r3, [r7, #8]
 8010fd0:	61bb      	str	r3, [r7, #24]
 8010fd2:	e003      	b.n	8010fdc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8010fd4:	68bb      	ldr	r3, [r7, #8]
 8010fd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010fd8:	2300      	movs	r3, #0
 8010fda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8010fdc:	e031      	b.n	8011042 <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010fde:	683b      	ldr	r3, [r7, #0]
 8010fe0:	9300      	str	r3, [sp, #0]
 8010fe2:	697b      	ldr	r3, [r7, #20]
 8010fe4:	2200      	movs	r2, #0
 8010fe6:	2180      	movs	r1, #128	; 0x80
 8010fe8:	68f8      	ldr	r0, [r7, #12]
 8010fea:	f001 f839 	bl	8012060 <UART_WaitOnFlagUntilTimeout>
 8010fee:	4603      	mov	r3, r0
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d005      	beq.n	8011000 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	2220      	movs	r2, #32
 8010ff8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8010ffc:	2303      	movs	r3, #3
 8010ffe:	e03e      	b.n	801107e <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 8011000:	69fb      	ldr	r3, [r7, #28]
 8011002:	2b00      	cmp	r3, #0
 8011004:	d10b      	bne.n	801101e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8011006:	69bb      	ldr	r3, [r7, #24]
 8011008:	881a      	ldrh	r2, [r3, #0]
 801100a:	68fb      	ldr	r3, [r7, #12]
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8011012:	b292      	uxth	r2, r2
 8011014:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8011016:	69bb      	ldr	r3, [r7, #24]
 8011018:	3302      	adds	r3, #2
 801101a:	61bb      	str	r3, [r7, #24]
 801101c:	e008      	b.n	8011030 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 801101e:	69fb      	ldr	r3, [r7, #28]
 8011020:	781a      	ldrb	r2, [r3, #0]
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	b292      	uxth	r2, r2
 8011028:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 801102a:	69fb      	ldr	r3, [r7, #28]
 801102c:	3301      	adds	r3, #1
 801102e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8011036:	b29b      	uxth	r3, r3
 8011038:	3b01      	subs	r3, #1
 801103a:	b29a      	uxth	r2, r3
 801103c:	68fb      	ldr	r3, [r7, #12]
 801103e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8011048:	b29b      	uxth	r3, r3
 801104a:	2b00      	cmp	r3, #0
 801104c:	d1c7      	bne.n	8010fde <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801104e:	683b      	ldr	r3, [r7, #0]
 8011050:	9300      	str	r3, [sp, #0]
 8011052:	697b      	ldr	r3, [r7, #20]
 8011054:	2200      	movs	r2, #0
 8011056:	2140      	movs	r1, #64	; 0x40
 8011058:	68f8      	ldr	r0, [r7, #12]
 801105a:	f001 f801 	bl	8012060 <UART_WaitOnFlagUntilTimeout>
 801105e:	4603      	mov	r3, r0
 8011060:	2b00      	cmp	r3, #0
 8011062:	d005      	beq.n	8011070 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	2220      	movs	r2, #32
 8011068:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 801106c:	2303      	movs	r3, #3
 801106e:	e006      	b.n	801107e <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8011070:	68fb      	ldr	r3, [r7, #12]
 8011072:	2220      	movs	r2, #32
 8011074:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8011078:	2300      	movs	r3, #0
 801107a:	e000      	b.n	801107e <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 801107c:	2302      	movs	r3, #2
  }
}
 801107e:	4618      	mov	r0, r3
 8011080:	3720      	adds	r7, #32
 8011082:	46bd      	mov	sp, r7
 8011084:	bd80      	pop	{r7, pc}
	...

08011088 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011088:	b580      	push	{r7, lr}
 801108a:	b08a      	sub	sp, #40	; 0x28
 801108c:	af00      	add	r7, sp, #0
 801108e:	60f8      	str	r0, [r7, #12]
 8011090:	60b9      	str	r1, [r7, #8]
 8011092:	4613      	mov	r3, r2
 8011094:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8011096:	68fb      	ldr	r3, [r7, #12]
 8011098:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801109c:	2b20      	cmp	r3, #32
 801109e:	d137      	bne.n	8011110 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80110a0:	68bb      	ldr	r3, [r7, #8]
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d002      	beq.n	80110ac <HAL_UART_Receive_DMA+0x24>
 80110a6:	88fb      	ldrh	r3, [r7, #6]
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d101      	bne.n	80110b0 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80110ac:	2301      	movs	r3, #1
 80110ae:	e030      	b.n	8011112 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80110b0:	68fb      	ldr	r3, [r7, #12]
 80110b2:	2200      	movs	r2, #0
 80110b4:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	4a18      	ldr	r2, [pc, #96]	; (801111c <HAL_UART_Receive_DMA+0x94>)
 80110bc:	4293      	cmp	r3, r2
 80110be:	d01f      	beq.n	8011100 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	685b      	ldr	r3, [r3, #4]
 80110c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d018      	beq.n	8011100 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110d4:	697b      	ldr	r3, [r7, #20]
 80110d6:	e853 3f00 	ldrex	r3, [r3]
 80110da:	613b      	str	r3, [r7, #16]
   return(result);
 80110dc:	693b      	ldr	r3, [r7, #16]
 80110de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80110e2:	627b      	str	r3, [r7, #36]	; 0x24
 80110e4:	68fb      	ldr	r3, [r7, #12]
 80110e6:	681b      	ldr	r3, [r3, #0]
 80110e8:	461a      	mov	r2, r3
 80110ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110ec:	623b      	str	r3, [r7, #32]
 80110ee:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110f0:	69f9      	ldr	r1, [r7, #28]
 80110f2:	6a3a      	ldr	r2, [r7, #32]
 80110f4:	e841 2300 	strex	r3, r2, [r1]
 80110f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80110fa:	69bb      	ldr	r3, [r7, #24]
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d1e6      	bne.n	80110ce <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8011100:	88fb      	ldrh	r3, [r7, #6]
 8011102:	461a      	mov	r2, r3
 8011104:	68b9      	ldr	r1, [r7, #8]
 8011106:	68f8      	ldr	r0, [r7, #12]
 8011108:	f001 f812 	bl	8012130 <UART_Start_Receive_DMA>
 801110c:	4603      	mov	r3, r0
 801110e:	e000      	b.n	8011112 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8011110:	2302      	movs	r3, #2
  }
}
 8011112:	4618      	mov	r0, r3
 8011114:	3728      	adds	r7, #40	; 0x28
 8011116:	46bd      	mov	sp, r7
 8011118:	bd80      	pop	{r7, pc}
 801111a:	bf00      	nop
 801111c:	40008000 	.word	0x40008000

08011120 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8011120:	b580      	push	{r7, lr}
 8011122:	b0ba      	sub	sp, #232	; 0xe8
 8011124:	af00      	add	r7, sp, #0
 8011126:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	69db      	ldr	r3, [r3, #28]
 801112e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	681b      	ldr	r3, [r3, #0]
 8011136:	681b      	ldr	r3, [r3, #0]
 8011138:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	689b      	ldr	r3, [r3, #8]
 8011142:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8011146:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 801114a:	f640 030f 	movw	r3, #2063	; 0x80f
 801114e:	4013      	ands	r3, r2
 8011150:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8011154:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8011158:	2b00      	cmp	r3, #0
 801115a:	d11b      	bne.n	8011194 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801115c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011160:	f003 0320 	and.w	r3, r3, #32
 8011164:	2b00      	cmp	r3, #0
 8011166:	d015      	beq.n	8011194 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8011168:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801116c:	f003 0320 	and.w	r3, r3, #32
 8011170:	2b00      	cmp	r3, #0
 8011172:	d105      	bne.n	8011180 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8011174:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8011178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801117c:	2b00      	cmp	r3, #0
 801117e:	d009      	beq.n	8011194 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011184:	2b00      	cmp	r3, #0
 8011186:	f000 82e3 	beq.w	8011750 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801118e:	6878      	ldr	r0, [r7, #4]
 8011190:	4798      	blx	r3
      }
      return;
 8011192:	e2dd      	b.n	8011750 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8011194:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8011198:	2b00      	cmp	r3, #0
 801119a:	f000 8123 	beq.w	80113e4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801119e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80111a2:	4b8d      	ldr	r3, [pc, #564]	; (80113d8 <HAL_UART_IRQHandler+0x2b8>)
 80111a4:	4013      	ands	r3, r2
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d106      	bne.n	80111b8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80111aa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80111ae:	4b8b      	ldr	r3, [pc, #556]	; (80113dc <HAL_UART_IRQHandler+0x2bc>)
 80111b0:	4013      	ands	r3, r2
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	f000 8116 	beq.w	80113e4 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80111b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80111bc:	f003 0301 	and.w	r3, r3, #1
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d011      	beq.n	80111e8 <HAL_UART_IRQHandler+0xc8>
 80111c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80111c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d00b      	beq.n	80111e8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	2201      	movs	r2, #1
 80111d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80111de:	f043 0201 	orr.w	r2, r3, #1
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80111e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80111ec:	f003 0302 	and.w	r3, r3, #2
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d011      	beq.n	8011218 <HAL_UART_IRQHandler+0xf8>
 80111f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80111f8:	f003 0301 	and.w	r3, r3, #1
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d00b      	beq.n	8011218 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	2202      	movs	r2, #2
 8011206:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801120e:	f043 0204 	orr.w	r2, r3, #4
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801121c:	f003 0304 	and.w	r3, r3, #4
 8011220:	2b00      	cmp	r3, #0
 8011222:	d011      	beq.n	8011248 <HAL_UART_IRQHandler+0x128>
 8011224:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8011228:	f003 0301 	and.w	r3, r3, #1
 801122c:	2b00      	cmp	r3, #0
 801122e:	d00b      	beq.n	8011248 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	2204      	movs	r2, #4
 8011236:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801123e:	f043 0202 	orr.w	r2, r3, #2
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8011248:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801124c:	f003 0308 	and.w	r3, r3, #8
 8011250:	2b00      	cmp	r3, #0
 8011252:	d017      	beq.n	8011284 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011254:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011258:	f003 0320 	and.w	r3, r3, #32
 801125c:	2b00      	cmp	r3, #0
 801125e:	d105      	bne.n	801126c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8011260:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8011264:	4b5c      	ldr	r3, [pc, #368]	; (80113d8 <HAL_UART_IRQHandler+0x2b8>)
 8011266:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011268:	2b00      	cmp	r3, #0
 801126a:	d00b      	beq.n	8011284 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	2208      	movs	r2, #8
 8011272:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801127a:	f043 0208 	orr.w	r2, r3, #8
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8011284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011288:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801128c:	2b00      	cmp	r3, #0
 801128e:	d012      	beq.n	80112b6 <HAL_UART_IRQHandler+0x196>
 8011290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011294:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8011298:	2b00      	cmp	r3, #0
 801129a:	d00c      	beq.n	80112b6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80112a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80112ac:	f043 0220 	orr.w	r2, r3, #32
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80112bc:	2b00      	cmp	r3, #0
 80112be:	f000 8249 	beq.w	8011754 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80112c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80112c6:	f003 0320 	and.w	r3, r3, #32
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	d013      	beq.n	80112f6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80112ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80112d2:	f003 0320 	and.w	r3, r3, #32
 80112d6:	2b00      	cmp	r3, #0
 80112d8:	d105      	bne.n	80112e6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80112da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80112de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d007      	beq.n	80112f6 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d003      	beq.n	80112f6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80112f2:	6878      	ldr	r0, [r7, #4]
 80112f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80112fc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	681b      	ldr	r3, [r3, #0]
 8011304:	689b      	ldr	r3, [r3, #8]
 8011306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801130a:	2b40      	cmp	r3, #64	; 0x40
 801130c:	d005      	beq.n	801131a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801130e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8011312:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011316:	2b00      	cmp	r3, #0
 8011318:	d054      	beq.n	80113c4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801131a:	6878      	ldr	r0, [r7, #4]
 801131c:	f000 ffef 	bl	80122fe <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	689b      	ldr	r3, [r3, #8]
 8011326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801132a:	2b40      	cmp	r3, #64	; 0x40
 801132c:	d146      	bne.n	80113bc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	3308      	adds	r3, #8
 8011334:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011338:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801133c:	e853 3f00 	ldrex	r3, [r3]
 8011340:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8011344:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011348:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801134c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	3308      	adds	r3, #8
 8011356:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 801135a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 801135e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011362:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8011366:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 801136a:	e841 2300 	strex	r3, r2, [r1]
 801136e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8011372:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8011376:	2b00      	cmp	r3, #0
 8011378:	d1d9      	bne.n	801132e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011380:	2b00      	cmp	r3, #0
 8011382:	d017      	beq.n	80113b4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801138a:	4a15      	ldr	r2, [pc, #84]	; (80113e0 <HAL_UART_IRQHandler+0x2c0>)
 801138c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011394:	4618      	mov	r0, r3
 8011396:	f7f6 fbb2 	bl	8007afe <HAL_DMA_Abort_IT>
 801139a:	4603      	mov	r3, r0
 801139c:	2b00      	cmp	r3, #0
 801139e:	d019      	beq.n	80113d4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80113a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80113a8:	687a      	ldr	r2, [r7, #4]
 80113aa:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80113ae:	4610      	mov	r0, r2
 80113b0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80113b2:	e00f      	b.n	80113d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80113b4:	6878      	ldr	r0, [r7, #4]
 80113b6:	f000 f9f5 	bl	80117a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80113ba:	e00b      	b.n	80113d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80113bc:	6878      	ldr	r0, [r7, #4]
 80113be:	f000 f9f1 	bl	80117a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80113c2:	e007      	b.n	80113d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80113c4:	6878      	ldr	r0, [r7, #4]
 80113c6:	f000 f9ed 	bl	80117a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	2200      	movs	r2, #0
 80113ce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 80113d2:	e1bf      	b.n	8011754 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80113d4:	bf00      	nop
    return;
 80113d6:	e1bd      	b.n	8011754 <HAL_UART_IRQHandler+0x634>
 80113d8:	10000001 	.word	0x10000001
 80113dc:	04000120 	.word	0x04000120
 80113e0:	080125b5 	.word	0x080125b5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80113e8:	2b01      	cmp	r3, #1
 80113ea:	f040 8153 	bne.w	8011694 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80113ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80113f2:	f003 0310 	and.w	r3, r3, #16
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	f000 814c 	beq.w	8011694 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80113fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011400:	f003 0310 	and.w	r3, r3, #16
 8011404:	2b00      	cmp	r3, #0
 8011406:	f000 8145 	beq.w	8011694 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	681b      	ldr	r3, [r3, #0]
 801140e:	2210      	movs	r2, #16
 8011410:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	689b      	ldr	r3, [r3, #8]
 8011418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801141c:	2b40      	cmp	r3, #64	; 0x40
 801141e:	f040 80bb 	bne.w	8011598 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	685b      	ldr	r3, [r3, #4]
 801142c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8011430:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8011434:	2b00      	cmp	r3, #0
 8011436:	f000 818f 	beq.w	8011758 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011440:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8011444:	429a      	cmp	r2, r3
 8011446:	f080 8187 	bcs.w	8011758 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8011450:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	681b      	ldr	r3, [r3, #0]
 801145e:	f003 0320 	and.w	r3, r3, #32
 8011462:	2b00      	cmp	r3, #0
 8011464:	f040 8087 	bne.w	8011576 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011470:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011474:	e853 3f00 	ldrex	r3, [r3]
 8011478:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 801147c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8011480:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011484:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	461a      	mov	r2, r3
 801148e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8011492:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8011496:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801149a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 801149e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80114a2:	e841 2300 	strex	r3, r2, [r1]
 80114a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80114aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d1da      	bne.n	8011468 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	3308      	adds	r3, #8
 80114b8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80114bc:	e853 3f00 	ldrex	r3, [r3]
 80114c0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80114c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80114c4:	f023 0301 	bic.w	r3, r3, #1
 80114c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	3308      	adds	r3, #8
 80114d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80114d6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80114da:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114dc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80114de:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80114e2:	e841 2300 	strex	r3, r2, [r1]
 80114e6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80114e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d1e1      	bne.n	80114b2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	681b      	ldr	r3, [r3, #0]
 80114f2:	3308      	adds	r3, #8
 80114f4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80114f8:	e853 3f00 	ldrex	r3, [r3]
 80114fc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80114fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011500:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011504:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	681b      	ldr	r3, [r3, #0]
 801150c:	3308      	adds	r3, #8
 801150e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8011512:	66fa      	str	r2, [r7, #108]	; 0x6c
 8011514:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011516:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8011518:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 801151a:	e841 2300 	strex	r3, r2, [r1]
 801151e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8011520:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011522:	2b00      	cmp	r3, #0
 8011524:	d1e3      	bne.n	80114ee <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	2220      	movs	r2, #32
 801152a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	2200      	movs	r2, #0
 8011532:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	681b      	ldr	r3, [r3, #0]
 8011538:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801153a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801153c:	e853 3f00 	ldrex	r3, [r3]
 8011540:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8011542:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011544:	f023 0310 	bic.w	r3, r3, #16
 8011548:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	681b      	ldr	r3, [r3, #0]
 8011550:	461a      	mov	r2, r3
 8011552:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8011556:	65bb      	str	r3, [r7, #88]	; 0x58
 8011558:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801155a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801155c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801155e:	e841 2300 	strex	r3, r2, [r1]
 8011562:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8011564:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011566:	2b00      	cmp	r3, #0
 8011568:	d1e4      	bne.n	8011534 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011570:	4618      	mov	r0, r3
 8011572:	f7f6 fa68 	bl	8007a46 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011576:	687b      	ldr	r3, [r7, #4]
 8011578:	2202      	movs	r2, #2
 801157a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011588:	b29b      	uxth	r3, r3
 801158a:	1ad3      	subs	r3, r2, r3
 801158c:	b29b      	uxth	r3, r3
 801158e:	4619      	mov	r1, r3
 8011590:	6878      	ldr	r0, [r7, #4]
 8011592:	f000 f911 	bl	80117b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8011596:	e0df      	b.n	8011758 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80115a4:	b29b      	uxth	r3, r3
 80115a6:	1ad3      	subs	r3, r2, r3
 80115a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80115b2:	b29b      	uxth	r3, r3
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	f000 80d1 	beq.w	801175c <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 80115ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80115be:	2b00      	cmp	r3, #0
 80115c0:	f000 80cc 	beq.w	801175c <HAL_UART_IRQHandler+0x63c>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115cc:	e853 3f00 	ldrex	r3, [r3]
 80115d0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80115d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80115d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80115d8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	681b      	ldr	r3, [r3, #0]
 80115e0:	461a      	mov	r2, r3
 80115e2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80115e6:	647b      	str	r3, [r7, #68]	; 0x44
 80115e8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115ea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80115ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80115ee:	e841 2300 	strex	r3, r2, [r1]
 80115f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80115f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d1e4      	bne.n	80115c4 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	3308      	adds	r3, #8
 8011600:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011604:	e853 3f00 	ldrex	r3, [r3]
 8011608:	623b      	str	r3, [r7, #32]
   return(result);
 801160a:	6a3b      	ldr	r3, [r7, #32]
 801160c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011610:	f023 0301 	bic.w	r3, r3, #1
 8011614:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	3308      	adds	r3, #8
 801161e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8011622:	633a      	str	r2, [r7, #48]	; 0x30
 8011624:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011626:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011628:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801162a:	e841 2300 	strex	r3, r2, [r1]
 801162e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011632:	2b00      	cmp	r3, #0
 8011634:	d1e1      	bne.n	80115fa <HAL_UART_IRQHandler+0x4da>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	2220      	movs	r2, #32
 801163a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	2200      	movs	r2, #0
 8011642:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	2200      	movs	r2, #0
 8011648:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011650:	693b      	ldr	r3, [r7, #16]
 8011652:	e853 3f00 	ldrex	r3, [r3]
 8011656:	60fb      	str	r3, [r7, #12]
   return(result);
 8011658:	68fb      	ldr	r3, [r7, #12]
 801165a:	f023 0310 	bic.w	r3, r3, #16
 801165e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	461a      	mov	r2, r3
 8011668:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 801166c:	61fb      	str	r3, [r7, #28]
 801166e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011670:	69b9      	ldr	r1, [r7, #24]
 8011672:	69fa      	ldr	r2, [r7, #28]
 8011674:	e841 2300 	strex	r3, r2, [r1]
 8011678:	617b      	str	r3, [r7, #20]
   return(result);
 801167a:	697b      	ldr	r3, [r7, #20]
 801167c:	2b00      	cmp	r3, #0
 801167e:	d1e4      	bne.n	801164a <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	2202      	movs	r2, #2
 8011684:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8011686:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 801168a:	4619      	mov	r1, r3
 801168c:	6878      	ldr	r0, [r7, #4]
 801168e:	f000 f893 	bl	80117b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8011692:	e063      	b.n	801175c <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8011694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011698:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801169c:	2b00      	cmp	r3, #0
 801169e:	d00e      	beq.n	80116be <HAL_UART_IRQHandler+0x59e>
 80116a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80116a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80116a8:	2b00      	cmp	r3, #0
 80116aa:	d008      	beq.n	80116be <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	681b      	ldr	r3, [r3, #0]
 80116b0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80116b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80116b6:	6878      	ldr	r0, [r7, #4]
 80116b8:	f000 ffbd 	bl	8012636 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80116bc:	e051      	b.n	8011762 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80116be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80116c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d014      	beq.n	80116f4 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80116ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80116ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d105      	bne.n	80116e2 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80116d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80116da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d008      	beq.n	80116f4 <HAL_UART_IRQHandler+0x5d4>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d03a      	beq.n	8011760 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80116ee:	6878      	ldr	r0, [r7, #4]
 80116f0:	4798      	blx	r3
    }
    return;
 80116f2:	e035      	b.n	8011760 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80116f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80116f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	d009      	beq.n	8011714 <HAL_UART_IRQHandler+0x5f4>
 8011700:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011708:	2b00      	cmp	r3, #0
 801170a:	d003      	beq.n	8011714 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 801170c:	6878      	ldr	r0, [r7, #4]
 801170e:	f000 ff67 	bl	80125e0 <UART_EndTransmit_IT>
    return;
 8011712:	e026      	b.n	8011762 <HAL_UART_IRQHandler+0x642>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8011714:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011718:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801171c:	2b00      	cmp	r3, #0
 801171e:	d009      	beq.n	8011734 <HAL_UART_IRQHandler+0x614>
 8011720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011724:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8011728:	2b00      	cmp	r3, #0
 801172a:	d003      	beq.n	8011734 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 801172c:	6878      	ldr	r0, [r7, #4]
 801172e:	f000 ff96 	bl	801265e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011732:	e016      	b.n	8011762 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8011734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011738:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801173c:	2b00      	cmp	r3, #0
 801173e:	d010      	beq.n	8011762 <HAL_UART_IRQHandler+0x642>
 8011740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011744:	2b00      	cmp	r3, #0
 8011746:	da0c      	bge.n	8011762 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8011748:	6878      	ldr	r0, [r7, #4]
 801174a:	f000 ff7e 	bl	801264a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801174e:	e008      	b.n	8011762 <HAL_UART_IRQHandler+0x642>
      return;
 8011750:	bf00      	nop
 8011752:	e006      	b.n	8011762 <HAL_UART_IRQHandler+0x642>
    return;
 8011754:	bf00      	nop
 8011756:	e004      	b.n	8011762 <HAL_UART_IRQHandler+0x642>
      return;
 8011758:	bf00      	nop
 801175a:	e002      	b.n	8011762 <HAL_UART_IRQHandler+0x642>
      return;
 801175c:	bf00      	nop
 801175e:	e000      	b.n	8011762 <HAL_UART_IRQHandler+0x642>
    return;
 8011760:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8011762:	37e8      	adds	r7, #232	; 0xe8
 8011764:	46bd      	mov	sp, r7
 8011766:	bd80      	pop	{r7, pc}

08011768 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8011768:	b480      	push	{r7}
 801176a:	b083      	sub	sp, #12
 801176c:	af00      	add	r7, sp, #0
 801176e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8011770:	bf00      	nop
 8011772:	370c      	adds	r7, #12
 8011774:	46bd      	mov	sp, r7
 8011776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801177a:	4770      	bx	lr

0801177c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801177c:	b480      	push	{r7}
 801177e:	b083      	sub	sp, #12
 8011780:	af00      	add	r7, sp, #0
 8011782:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8011784:	bf00      	nop
 8011786:	370c      	adds	r7, #12
 8011788:	46bd      	mov	sp, r7
 801178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801178e:	4770      	bx	lr

08011790 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8011790:	b480      	push	{r7}
 8011792:	b083      	sub	sp, #12
 8011794:	af00      	add	r7, sp, #0
 8011796:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8011798:	bf00      	nop
 801179a:	370c      	adds	r7, #12
 801179c:	46bd      	mov	sp, r7
 801179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117a2:	4770      	bx	lr

080117a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80117a4:	b480      	push	{r7}
 80117a6:	b083      	sub	sp, #12
 80117a8:	af00      	add	r7, sp, #0
 80117aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80117ac:	bf00      	nop
 80117ae:	370c      	adds	r7, #12
 80117b0:	46bd      	mov	sp, r7
 80117b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117b6:	4770      	bx	lr

080117b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80117b8:	b480      	push	{r7}
 80117ba:	b083      	sub	sp, #12
 80117bc:	af00      	add	r7, sp, #0
 80117be:	6078      	str	r0, [r7, #4]
 80117c0:	460b      	mov	r3, r1
 80117c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80117c4:	bf00      	nop
 80117c6:	370c      	adds	r7, #12
 80117c8:	46bd      	mov	sp, r7
 80117ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ce:	4770      	bx	lr

080117d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80117d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80117d4:	b08c      	sub	sp, #48	; 0x30
 80117d6:	af00      	add	r7, sp, #0
 80117d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80117da:	2300      	movs	r3, #0
 80117dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80117e0:	697b      	ldr	r3, [r7, #20]
 80117e2:	689a      	ldr	r2, [r3, #8]
 80117e4:	697b      	ldr	r3, [r7, #20]
 80117e6:	691b      	ldr	r3, [r3, #16]
 80117e8:	431a      	orrs	r2, r3
 80117ea:	697b      	ldr	r3, [r7, #20]
 80117ec:	695b      	ldr	r3, [r3, #20]
 80117ee:	431a      	orrs	r2, r3
 80117f0:	697b      	ldr	r3, [r7, #20]
 80117f2:	69db      	ldr	r3, [r3, #28]
 80117f4:	4313      	orrs	r3, r2
 80117f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80117f8:	697b      	ldr	r3, [r7, #20]
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	681a      	ldr	r2, [r3, #0]
 80117fe:	4baa      	ldr	r3, [pc, #680]	; (8011aa8 <UART_SetConfig+0x2d8>)
 8011800:	4013      	ands	r3, r2
 8011802:	697a      	ldr	r2, [r7, #20]
 8011804:	6812      	ldr	r2, [r2, #0]
 8011806:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011808:	430b      	orrs	r3, r1
 801180a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801180c:	697b      	ldr	r3, [r7, #20]
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	685b      	ldr	r3, [r3, #4]
 8011812:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8011816:	697b      	ldr	r3, [r7, #20]
 8011818:	68da      	ldr	r2, [r3, #12]
 801181a:	697b      	ldr	r3, [r7, #20]
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	430a      	orrs	r2, r1
 8011820:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011822:	697b      	ldr	r3, [r7, #20]
 8011824:	699b      	ldr	r3, [r3, #24]
 8011826:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011828:	697b      	ldr	r3, [r7, #20]
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	4a9f      	ldr	r2, [pc, #636]	; (8011aac <UART_SetConfig+0x2dc>)
 801182e:	4293      	cmp	r3, r2
 8011830:	d004      	beq.n	801183c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8011832:	697b      	ldr	r3, [r7, #20]
 8011834:	6a1b      	ldr	r3, [r3, #32]
 8011836:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011838:	4313      	orrs	r3, r2
 801183a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801183c:	697b      	ldr	r3, [r7, #20]
 801183e:	681b      	ldr	r3, [r3, #0]
 8011840:	689b      	ldr	r3, [r3, #8]
 8011842:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8011846:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 801184a:	697a      	ldr	r2, [r7, #20]
 801184c:	6812      	ldr	r2, [r2, #0]
 801184e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011850:	430b      	orrs	r3, r1
 8011852:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011854:	697b      	ldr	r3, [r7, #20]
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801185a:	f023 010f 	bic.w	r1, r3, #15
 801185e:	697b      	ldr	r3, [r7, #20]
 8011860:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011862:	697b      	ldr	r3, [r7, #20]
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	430a      	orrs	r2, r1
 8011868:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801186a:	697b      	ldr	r3, [r7, #20]
 801186c:	681b      	ldr	r3, [r3, #0]
 801186e:	4a90      	ldr	r2, [pc, #576]	; (8011ab0 <UART_SetConfig+0x2e0>)
 8011870:	4293      	cmp	r3, r2
 8011872:	d125      	bne.n	80118c0 <UART_SetConfig+0xf0>
 8011874:	4b8f      	ldr	r3, [pc, #572]	; (8011ab4 <UART_SetConfig+0x2e4>)
 8011876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801187a:	f003 0303 	and.w	r3, r3, #3
 801187e:	2b03      	cmp	r3, #3
 8011880:	d81a      	bhi.n	80118b8 <UART_SetConfig+0xe8>
 8011882:	a201      	add	r2, pc, #4	; (adr r2, 8011888 <UART_SetConfig+0xb8>)
 8011884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011888:	08011899 	.word	0x08011899
 801188c:	080118a9 	.word	0x080118a9
 8011890:	080118a1 	.word	0x080118a1
 8011894:	080118b1 	.word	0x080118b1
 8011898:	2301      	movs	r3, #1
 801189a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801189e:	e116      	b.n	8011ace <UART_SetConfig+0x2fe>
 80118a0:	2302      	movs	r3, #2
 80118a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80118a6:	e112      	b.n	8011ace <UART_SetConfig+0x2fe>
 80118a8:	2304      	movs	r3, #4
 80118aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80118ae:	e10e      	b.n	8011ace <UART_SetConfig+0x2fe>
 80118b0:	2308      	movs	r3, #8
 80118b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80118b6:	e10a      	b.n	8011ace <UART_SetConfig+0x2fe>
 80118b8:	2310      	movs	r3, #16
 80118ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80118be:	e106      	b.n	8011ace <UART_SetConfig+0x2fe>
 80118c0:	697b      	ldr	r3, [r7, #20]
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	4a7c      	ldr	r2, [pc, #496]	; (8011ab8 <UART_SetConfig+0x2e8>)
 80118c6:	4293      	cmp	r3, r2
 80118c8:	d138      	bne.n	801193c <UART_SetConfig+0x16c>
 80118ca:	4b7a      	ldr	r3, [pc, #488]	; (8011ab4 <UART_SetConfig+0x2e4>)
 80118cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80118d0:	f003 030c 	and.w	r3, r3, #12
 80118d4:	2b0c      	cmp	r3, #12
 80118d6:	d82d      	bhi.n	8011934 <UART_SetConfig+0x164>
 80118d8:	a201      	add	r2, pc, #4	; (adr r2, 80118e0 <UART_SetConfig+0x110>)
 80118da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80118de:	bf00      	nop
 80118e0:	08011915 	.word	0x08011915
 80118e4:	08011935 	.word	0x08011935
 80118e8:	08011935 	.word	0x08011935
 80118ec:	08011935 	.word	0x08011935
 80118f0:	08011925 	.word	0x08011925
 80118f4:	08011935 	.word	0x08011935
 80118f8:	08011935 	.word	0x08011935
 80118fc:	08011935 	.word	0x08011935
 8011900:	0801191d 	.word	0x0801191d
 8011904:	08011935 	.word	0x08011935
 8011908:	08011935 	.word	0x08011935
 801190c:	08011935 	.word	0x08011935
 8011910:	0801192d 	.word	0x0801192d
 8011914:	2300      	movs	r3, #0
 8011916:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801191a:	e0d8      	b.n	8011ace <UART_SetConfig+0x2fe>
 801191c:	2302      	movs	r3, #2
 801191e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011922:	e0d4      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011924:	2304      	movs	r3, #4
 8011926:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801192a:	e0d0      	b.n	8011ace <UART_SetConfig+0x2fe>
 801192c:	2308      	movs	r3, #8
 801192e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011932:	e0cc      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011934:	2310      	movs	r3, #16
 8011936:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801193a:	e0c8      	b.n	8011ace <UART_SetConfig+0x2fe>
 801193c:	697b      	ldr	r3, [r7, #20]
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	4a5e      	ldr	r2, [pc, #376]	; (8011abc <UART_SetConfig+0x2ec>)
 8011942:	4293      	cmp	r3, r2
 8011944:	d125      	bne.n	8011992 <UART_SetConfig+0x1c2>
 8011946:	4b5b      	ldr	r3, [pc, #364]	; (8011ab4 <UART_SetConfig+0x2e4>)
 8011948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801194c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8011950:	2b30      	cmp	r3, #48	; 0x30
 8011952:	d016      	beq.n	8011982 <UART_SetConfig+0x1b2>
 8011954:	2b30      	cmp	r3, #48	; 0x30
 8011956:	d818      	bhi.n	801198a <UART_SetConfig+0x1ba>
 8011958:	2b20      	cmp	r3, #32
 801195a:	d00a      	beq.n	8011972 <UART_SetConfig+0x1a2>
 801195c:	2b20      	cmp	r3, #32
 801195e:	d814      	bhi.n	801198a <UART_SetConfig+0x1ba>
 8011960:	2b00      	cmp	r3, #0
 8011962:	d002      	beq.n	801196a <UART_SetConfig+0x19a>
 8011964:	2b10      	cmp	r3, #16
 8011966:	d008      	beq.n	801197a <UART_SetConfig+0x1aa>
 8011968:	e00f      	b.n	801198a <UART_SetConfig+0x1ba>
 801196a:	2300      	movs	r3, #0
 801196c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011970:	e0ad      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011972:	2302      	movs	r3, #2
 8011974:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011978:	e0a9      	b.n	8011ace <UART_SetConfig+0x2fe>
 801197a:	2304      	movs	r3, #4
 801197c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011980:	e0a5      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011982:	2308      	movs	r3, #8
 8011984:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011988:	e0a1      	b.n	8011ace <UART_SetConfig+0x2fe>
 801198a:	2310      	movs	r3, #16
 801198c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011990:	e09d      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011992:	697b      	ldr	r3, [r7, #20]
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	4a4a      	ldr	r2, [pc, #296]	; (8011ac0 <UART_SetConfig+0x2f0>)
 8011998:	4293      	cmp	r3, r2
 801199a:	d125      	bne.n	80119e8 <UART_SetConfig+0x218>
 801199c:	4b45      	ldr	r3, [pc, #276]	; (8011ab4 <UART_SetConfig+0x2e4>)
 801199e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80119a2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80119a6:	2bc0      	cmp	r3, #192	; 0xc0
 80119a8:	d016      	beq.n	80119d8 <UART_SetConfig+0x208>
 80119aa:	2bc0      	cmp	r3, #192	; 0xc0
 80119ac:	d818      	bhi.n	80119e0 <UART_SetConfig+0x210>
 80119ae:	2b80      	cmp	r3, #128	; 0x80
 80119b0:	d00a      	beq.n	80119c8 <UART_SetConfig+0x1f8>
 80119b2:	2b80      	cmp	r3, #128	; 0x80
 80119b4:	d814      	bhi.n	80119e0 <UART_SetConfig+0x210>
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d002      	beq.n	80119c0 <UART_SetConfig+0x1f0>
 80119ba:	2b40      	cmp	r3, #64	; 0x40
 80119bc:	d008      	beq.n	80119d0 <UART_SetConfig+0x200>
 80119be:	e00f      	b.n	80119e0 <UART_SetConfig+0x210>
 80119c0:	2300      	movs	r3, #0
 80119c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80119c6:	e082      	b.n	8011ace <UART_SetConfig+0x2fe>
 80119c8:	2302      	movs	r3, #2
 80119ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80119ce:	e07e      	b.n	8011ace <UART_SetConfig+0x2fe>
 80119d0:	2304      	movs	r3, #4
 80119d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80119d6:	e07a      	b.n	8011ace <UART_SetConfig+0x2fe>
 80119d8:	2308      	movs	r3, #8
 80119da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80119de:	e076      	b.n	8011ace <UART_SetConfig+0x2fe>
 80119e0:	2310      	movs	r3, #16
 80119e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80119e6:	e072      	b.n	8011ace <UART_SetConfig+0x2fe>
 80119e8:	697b      	ldr	r3, [r7, #20]
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	4a35      	ldr	r2, [pc, #212]	; (8011ac4 <UART_SetConfig+0x2f4>)
 80119ee:	4293      	cmp	r3, r2
 80119f0:	d12a      	bne.n	8011a48 <UART_SetConfig+0x278>
 80119f2:	4b30      	ldr	r3, [pc, #192]	; (8011ab4 <UART_SetConfig+0x2e4>)
 80119f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80119f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80119fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8011a00:	d01a      	beq.n	8011a38 <UART_SetConfig+0x268>
 8011a02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8011a06:	d81b      	bhi.n	8011a40 <UART_SetConfig+0x270>
 8011a08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011a0c:	d00c      	beq.n	8011a28 <UART_SetConfig+0x258>
 8011a0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011a12:	d815      	bhi.n	8011a40 <UART_SetConfig+0x270>
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	d003      	beq.n	8011a20 <UART_SetConfig+0x250>
 8011a18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011a1c:	d008      	beq.n	8011a30 <UART_SetConfig+0x260>
 8011a1e:	e00f      	b.n	8011a40 <UART_SetConfig+0x270>
 8011a20:	2300      	movs	r3, #0
 8011a22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011a26:	e052      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011a28:	2302      	movs	r3, #2
 8011a2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011a2e:	e04e      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011a30:	2304      	movs	r3, #4
 8011a32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011a36:	e04a      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011a38:	2308      	movs	r3, #8
 8011a3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011a3e:	e046      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011a40:	2310      	movs	r3, #16
 8011a42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011a46:	e042      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011a48:	697b      	ldr	r3, [r7, #20]
 8011a4a:	681b      	ldr	r3, [r3, #0]
 8011a4c:	4a17      	ldr	r2, [pc, #92]	; (8011aac <UART_SetConfig+0x2dc>)
 8011a4e:	4293      	cmp	r3, r2
 8011a50:	d13a      	bne.n	8011ac8 <UART_SetConfig+0x2f8>
 8011a52:	4b18      	ldr	r3, [pc, #96]	; (8011ab4 <UART_SetConfig+0x2e4>)
 8011a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011a58:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8011a5c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8011a60:	d01a      	beq.n	8011a98 <UART_SetConfig+0x2c8>
 8011a62:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8011a66:	d81b      	bhi.n	8011aa0 <UART_SetConfig+0x2d0>
 8011a68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011a6c:	d00c      	beq.n	8011a88 <UART_SetConfig+0x2b8>
 8011a6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011a72:	d815      	bhi.n	8011aa0 <UART_SetConfig+0x2d0>
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d003      	beq.n	8011a80 <UART_SetConfig+0x2b0>
 8011a78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011a7c:	d008      	beq.n	8011a90 <UART_SetConfig+0x2c0>
 8011a7e:	e00f      	b.n	8011aa0 <UART_SetConfig+0x2d0>
 8011a80:	2300      	movs	r3, #0
 8011a82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011a86:	e022      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011a88:	2302      	movs	r3, #2
 8011a8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011a8e:	e01e      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011a90:	2304      	movs	r3, #4
 8011a92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011a96:	e01a      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011a98:	2308      	movs	r3, #8
 8011a9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011a9e:	e016      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011aa0:	2310      	movs	r3, #16
 8011aa2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011aa6:	e012      	b.n	8011ace <UART_SetConfig+0x2fe>
 8011aa8:	cfff69f3 	.word	0xcfff69f3
 8011aac:	40008000 	.word	0x40008000
 8011ab0:	40013800 	.word	0x40013800
 8011ab4:	40021000 	.word	0x40021000
 8011ab8:	40004400 	.word	0x40004400
 8011abc:	40004800 	.word	0x40004800
 8011ac0:	40004c00 	.word	0x40004c00
 8011ac4:	40005000 	.word	0x40005000
 8011ac8:	2310      	movs	r3, #16
 8011aca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8011ace:	697b      	ldr	r3, [r7, #20]
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	4aae      	ldr	r2, [pc, #696]	; (8011d8c <UART_SetConfig+0x5bc>)
 8011ad4:	4293      	cmp	r3, r2
 8011ad6:	f040 8097 	bne.w	8011c08 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8011ada:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011ade:	2b08      	cmp	r3, #8
 8011ae0:	d823      	bhi.n	8011b2a <UART_SetConfig+0x35a>
 8011ae2:	a201      	add	r2, pc, #4	; (adr r2, 8011ae8 <UART_SetConfig+0x318>)
 8011ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ae8:	08011b0d 	.word	0x08011b0d
 8011aec:	08011b2b 	.word	0x08011b2b
 8011af0:	08011b15 	.word	0x08011b15
 8011af4:	08011b2b 	.word	0x08011b2b
 8011af8:	08011b1b 	.word	0x08011b1b
 8011afc:	08011b2b 	.word	0x08011b2b
 8011b00:	08011b2b 	.word	0x08011b2b
 8011b04:	08011b2b 	.word	0x08011b2b
 8011b08:	08011b23 	.word	0x08011b23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011b0c:	f7f9 fee2 	bl	800b8d4 <HAL_RCC_GetPCLK1Freq>
 8011b10:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8011b12:	e010      	b.n	8011b36 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011b14:	4b9e      	ldr	r3, [pc, #632]	; (8011d90 <UART_SetConfig+0x5c0>)
 8011b16:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8011b18:	e00d      	b.n	8011b36 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8011b1a:	f7f9 fe43 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 8011b1e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8011b20:	e009      	b.n	8011b36 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011b22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011b26:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8011b28:	e005      	b.n	8011b36 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8011b2a:	2300      	movs	r3, #0
 8011b2c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8011b2e:	2301      	movs	r3, #1
 8011b30:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8011b34:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8011b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	f000 8130 	beq.w	8011d9e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8011b3e:	697b      	ldr	r3, [r7, #20]
 8011b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b42:	4a94      	ldr	r2, [pc, #592]	; (8011d94 <UART_SetConfig+0x5c4>)
 8011b44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011b48:	461a      	mov	r2, r3
 8011b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8011b50:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011b52:	697b      	ldr	r3, [r7, #20]
 8011b54:	685a      	ldr	r2, [r3, #4]
 8011b56:	4613      	mov	r3, r2
 8011b58:	005b      	lsls	r3, r3, #1
 8011b5a:	4413      	add	r3, r2
 8011b5c:	69ba      	ldr	r2, [r7, #24]
 8011b5e:	429a      	cmp	r2, r3
 8011b60:	d305      	bcc.n	8011b6e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011b62:	697b      	ldr	r3, [r7, #20]
 8011b64:	685b      	ldr	r3, [r3, #4]
 8011b66:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011b68:	69ba      	ldr	r2, [r7, #24]
 8011b6a:	429a      	cmp	r2, r3
 8011b6c:	d903      	bls.n	8011b76 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8011b6e:	2301      	movs	r3, #1
 8011b70:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8011b74:	e113      	b.n	8011d9e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b78:	2200      	movs	r2, #0
 8011b7a:	60bb      	str	r3, [r7, #8]
 8011b7c:	60fa      	str	r2, [r7, #12]
 8011b7e:	697b      	ldr	r3, [r7, #20]
 8011b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b82:	4a84      	ldr	r2, [pc, #528]	; (8011d94 <UART_SetConfig+0x5c4>)
 8011b84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011b88:	b29b      	uxth	r3, r3
 8011b8a:	2200      	movs	r2, #0
 8011b8c:	603b      	str	r3, [r7, #0]
 8011b8e:	607a      	str	r2, [r7, #4]
 8011b90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011b94:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8011b98:	f7ef f86e 	bl	8000c78 <__aeabi_uldivmod>
 8011b9c:	4602      	mov	r2, r0
 8011b9e:	460b      	mov	r3, r1
 8011ba0:	4610      	mov	r0, r2
 8011ba2:	4619      	mov	r1, r3
 8011ba4:	f04f 0200 	mov.w	r2, #0
 8011ba8:	f04f 0300 	mov.w	r3, #0
 8011bac:	020b      	lsls	r3, r1, #8
 8011bae:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8011bb2:	0202      	lsls	r2, r0, #8
 8011bb4:	6979      	ldr	r1, [r7, #20]
 8011bb6:	6849      	ldr	r1, [r1, #4]
 8011bb8:	0849      	lsrs	r1, r1, #1
 8011bba:	2000      	movs	r0, #0
 8011bbc:	460c      	mov	r4, r1
 8011bbe:	4605      	mov	r5, r0
 8011bc0:	eb12 0804 	adds.w	r8, r2, r4
 8011bc4:	eb43 0905 	adc.w	r9, r3, r5
 8011bc8:	697b      	ldr	r3, [r7, #20]
 8011bca:	685b      	ldr	r3, [r3, #4]
 8011bcc:	2200      	movs	r2, #0
 8011bce:	469a      	mov	sl, r3
 8011bd0:	4693      	mov	fp, r2
 8011bd2:	4652      	mov	r2, sl
 8011bd4:	465b      	mov	r3, fp
 8011bd6:	4640      	mov	r0, r8
 8011bd8:	4649      	mov	r1, r9
 8011bda:	f7ef f84d 	bl	8000c78 <__aeabi_uldivmod>
 8011bde:	4602      	mov	r2, r0
 8011be0:	460b      	mov	r3, r1
 8011be2:	4613      	mov	r3, r2
 8011be4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8011be6:	6a3b      	ldr	r3, [r7, #32]
 8011be8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8011bec:	d308      	bcc.n	8011c00 <UART_SetConfig+0x430>
 8011bee:	6a3b      	ldr	r3, [r7, #32]
 8011bf0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011bf4:	d204      	bcs.n	8011c00 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8011bf6:	697b      	ldr	r3, [r7, #20]
 8011bf8:	681b      	ldr	r3, [r3, #0]
 8011bfa:	6a3a      	ldr	r2, [r7, #32]
 8011bfc:	60da      	str	r2, [r3, #12]
 8011bfe:	e0ce      	b.n	8011d9e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8011c00:	2301      	movs	r3, #1
 8011c02:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8011c06:	e0ca      	b.n	8011d9e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011c08:	697b      	ldr	r3, [r7, #20]
 8011c0a:	69db      	ldr	r3, [r3, #28]
 8011c0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011c10:	d166      	bne.n	8011ce0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8011c12:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011c16:	2b08      	cmp	r3, #8
 8011c18:	d827      	bhi.n	8011c6a <UART_SetConfig+0x49a>
 8011c1a:	a201      	add	r2, pc, #4	; (adr r2, 8011c20 <UART_SetConfig+0x450>)
 8011c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c20:	08011c45 	.word	0x08011c45
 8011c24:	08011c4d 	.word	0x08011c4d
 8011c28:	08011c55 	.word	0x08011c55
 8011c2c:	08011c6b 	.word	0x08011c6b
 8011c30:	08011c5b 	.word	0x08011c5b
 8011c34:	08011c6b 	.word	0x08011c6b
 8011c38:	08011c6b 	.word	0x08011c6b
 8011c3c:	08011c6b 	.word	0x08011c6b
 8011c40:	08011c63 	.word	0x08011c63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011c44:	f7f9 fe46 	bl	800b8d4 <HAL_RCC_GetPCLK1Freq>
 8011c48:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8011c4a:	e014      	b.n	8011c76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011c4c:	f7f9 fe58 	bl	800b900 <HAL_RCC_GetPCLK2Freq>
 8011c50:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8011c52:	e010      	b.n	8011c76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011c54:	4b4e      	ldr	r3, [pc, #312]	; (8011d90 <UART_SetConfig+0x5c0>)
 8011c56:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8011c58:	e00d      	b.n	8011c76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8011c5a:	f7f9 fda3 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 8011c5e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8011c60:	e009      	b.n	8011c76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011c62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011c66:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8011c68:	e005      	b.n	8011c76 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8011c6a:	2300      	movs	r3, #0
 8011c6c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8011c6e:	2301      	movs	r3, #1
 8011c70:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8011c74:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	f000 8090 	beq.w	8011d9e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011c7e:	697b      	ldr	r3, [r7, #20]
 8011c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011c82:	4a44      	ldr	r2, [pc, #272]	; (8011d94 <UART_SetConfig+0x5c4>)
 8011c84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011c88:	461a      	mov	r2, r3
 8011c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8011c90:	005a      	lsls	r2, r3, #1
 8011c92:	697b      	ldr	r3, [r7, #20]
 8011c94:	685b      	ldr	r3, [r3, #4]
 8011c96:	085b      	lsrs	r3, r3, #1
 8011c98:	441a      	add	r2, r3
 8011c9a:	697b      	ldr	r3, [r7, #20]
 8011c9c:	685b      	ldr	r3, [r3, #4]
 8011c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011ca2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011ca4:	6a3b      	ldr	r3, [r7, #32]
 8011ca6:	2b0f      	cmp	r3, #15
 8011ca8:	d916      	bls.n	8011cd8 <UART_SetConfig+0x508>
 8011caa:	6a3b      	ldr	r3, [r7, #32]
 8011cac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011cb0:	d212      	bcs.n	8011cd8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011cb2:	6a3b      	ldr	r3, [r7, #32]
 8011cb4:	b29b      	uxth	r3, r3
 8011cb6:	f023 030f 	bic.w	r3, r3, #15
 8011cba:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011cbc:	6a3b      	ldr	r3, [r7, #32]
 8011cbe:	085b      	lsrs	r3, r3, #1
 8011cc0:	b29b      	uxth	r3, r3
 8011cc2:	f003 0307 	and.w	r3, r3, #7
 8011cc6:	b29a      	uxth	r2, r3
 8011cc8:	8bfb      	ldrh	r3, [r7, #30]
 8011cca:	4313      	orrs	r3, r2
 8011ccc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8011cce:	697b      	ldr	r3, [r7, #20]
 8011cd0:	681b      	ldr	r3, [r3, #0]
 8011cd2:	8bfa      	ldrh	r2, [r7, #30]
 8011cd4:	60da      	str	r2, [r3, #12]
 8011cd6:	e062      	b.n	8011d9e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8011cd8:	2301      	movs	r3, #1
 8011cda:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8011cde:	e05e      	b.n	8011d9e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8011ce0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011ce4:	2b08      	cmp	r3, #8
 8011ce6:	d828      	bhi.n	8011d3a <UART_SetConfig+0x56a>
 8011ce8:	a201      	add	r2, pc, #4	; (adr r2, 8011cf0 <UART_SetConfig+0x520>)
 8011cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011cee:	bf00      	nop
 8011cf0:	08011d15 	.word	0x08011d15
 8011cf4:	08011d1d 	.word	0x08011d1d
 8011cf8:	08011d25 	.word	0x08011d25
 8011cfc:	08011d3b 	.word	0x08011d3b
 8011d00:	08011d2b 	.word	0x08011d2b
 8011d04:	08011d3b 	.word	0x08011d3b
 8011d08:	08011d3b 	.word	0x08011d3b
 8011d0c:	08011d3b 	.word	0x08011d3b
 8011d10:	08011d33 	.word	0x08011d33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011d14:	f7f9 fdde 	bl	800b8d4 <HAL_RCC_GetPCLK1Freq>
 8011d18:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8011d1a:	e014      	b.n	8011d46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011d1c:	f7f9 fdf0 	bl	800b900 <HAL_RCC_GetPCLK2Freq>
 8011d20:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8011d22:	e010      	b.n	8011d46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011d24:	4b1a      	ldr	r3, [pc, #104]	; (8011d90 <UART_SetConfig+0x5c0>)
 8011d26:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8011d28:	e00d      	b.n	8011d46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8011d2a:	f7f9 fd3b 	bl	800b7a4 <HAL_RCC_GetSysClockFreq>
 8011d2e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8011d30:	e009      	b.n	8011d46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011d32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011d36:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8011d38:	e005      	b.n	8011d46 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8011d3a:	2300      	movs	r3, #0
 8011d3c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8011d3e:	2301      	movs	r3, #1
 8011d40:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8011d44:	bf00      	nop
    }

    if (pclk != 0U)
 8011d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d028      	beq.n	8011d9e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011d4c:	697b      	ldr	r3, [r7, #20]
 8011d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011d50:	4a10      	ldr	r2, [pc, #64]	; (8011d94 <UART_SetConfig+0x5c4>)
 8011d52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011d56:	461a      	mov	r2, r3
 8011d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d5a:	fbb3 f2f2 	udiv	r2, r3, r2
 8011d5e:	697b      	ldr	r3, [r7, #20]
 8011d60:	685b      	ldr	r3, [r3, #4]
 8011d62:	085b      	lsrs	r3, r3, #1
 8011d64:	441a      	add	r2, r3
 8011d66:	697b      	ldr	r3, [r7, #20]
 8011d68:	685b      	ldr	r3, [r3, #4]
 8011d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8011d6e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011d70:	6a3b      	ldr	r3, [r7, #32]
 8011d72:	2b0f      	cmp	r3, #15
 8011d74:	d910      	bls.n	8011d98 <UART_SetConfig+0x5c8>
 8011d76:	6a3b      	ldr	r3, [r7, #32]
 8011d78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011d7c:	d20c      	bcs.n	8011d98 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011d7e:	6a3b      	ldr	r3, [r7, #32]
 8011d80:	b29a      	uxth	r2, r3
 8011d82:	697b      	ldr	r3, [r7, #20]
 8011d84:	681b      	ldr	r3, [r3, #0]
 8011d86:	60da      	str	r2, [r3, #12]
 8011d88:	e009      	b.n	8011d9e <UART_SetConfig+0x5ce>
 8011d8a:	bf00      	nop
 8011d8c:	40008000 	.word	0x40008000
 8011d90:	00f42400 	.word	0x00f42400
 8011d94:	0801d1d0 	.word	0x0801d1d0
      }
      else
      {
        ret = HAL_ERROR;
 8011d98:	2301      	movs	r3, #1
 8011d9a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8011d9e:	697b      	ldr	r3, [r7, #20]
 8011da0:	2201      	movs	r2, #1
 8011da2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8011da6:	697b      	ldr	r3, [r7, #20]
 8011da8:	2201      	movs	r2, #1
 8011daa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011dae:	697b      	ldr	r3, [r7, #20]
 8011db0:	2200      	movs	r2, #0
 8011db2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8011db4:	697b      	ldr	r3, [r7, #20]
 8011db6:	2200      	movs	r2, #0
 8011db8:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8011dba:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8011dbe:	4618      	mov	r0, r3
 8011dc0:	3730      	adds	r7, #48	; 0x30
 8011dc2:	46bd      	mov	sp, r7
 8011dc4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08011dc8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011dc8:	b480      	push	{r7}
 8011dca:	b083      	sub	sp, #12
 8011dcc:	af00      	add	r7, sp, #0
 8011dce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011dd4:	f003 0308 	and.w	r3, r3, #8
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d00a      	beq.n	8011df2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	685b      	ldr	r3, [r3, #4]
 8011de2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	681b      	ldr	r3, [r3, #0]
 8011dee:	430a      	orrs	r2, r1
 8011df0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011df6:	f003 0301 	and.w	r3, r3, #1
 8011dfa:	2b00      	cmp	r3, #0
 8011dfc:	d00a      	beq.n	8011e14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	681b      	ldr	r3, [r3, #0]
 8011e02:	685b      	ldr	r3, [r3, #4]
 8011e04:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	430a      	orrs	r2, r1
 8011e12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011e18:	f003 0302 	and.w	r3, r3, #2
 8011e1c:	2b00      	cmp	r3, #0
 8011e1e:	d00a      	beq.n	8011e36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	681b      	ldr	r3, [r3, #0]
 8011e24:	685b      	ldr	r3, [r3, #4]
 8011e26:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	681b      	ldr	r3, [r3, #0]
 8011e32:	430a      	orrs	r2, r1
 8011e34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011e3a:	f003 0304 	and.w	r3, r3, #4
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d00a      	beq.n	8011e58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	685b      	ldr	r3, [r3, #4]
 8011e48:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	430a      	orrs	r2, r1
 8011e56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011e5c:	f003 0310 	and.w	r3, r3, #16
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	d00a      	beq.n	8011e7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	681b      	ldr	r3, [r3, #0]
 8011e68:	689b      	ldr	r3, [r3, #8]
 8011e6a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	430a      	orrs	r2, r1
 8011e78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011e7e:	f003 0320 	and.w	r3, r3, #32
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d00a      	beq.n	8011e9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	681b      	ldr	r3, [r3, #0]
 8011e8a:	689b      	ldr	r3, [r3, #8]
 8011e8c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	430a      	orrs	r2, r1
 8011e9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d01a      	beq.n	8011ede <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	681b      	ldr	r3, [r3, #0]
 8011eac:	685b      	ldr	r3, [r3, #4]
 8011eae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	681b      	ldr	r3, [r3, #0]
 8011eba:	430a      	orrs	r2, r1
 8011ebc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011ec2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011ec6:	d10a      	bne.n	8011ede <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	681b      	ldr	r3, [r3, #0]
 8011ecc:	685b      	ldr	r3, [r3, #4]
 8011ece:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	430a      	orrs	r2, r1
 8011edc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011ee2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	d00a      	beq.n	8011f00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	681b      	ldr	r3, [r3, #0]
 8011eee:	685b      	ldr	r3, [r3, #4]
 8011ef0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	681b      	ldr	r3, [r3, #0]
 8011efc:	430a      	orrs	r2, r1
 8011efe:	605a      	str	r2, [r3, #4]
  }
}
 8011f00:	bf00      	nop
 8011f02:	370c      	adds	r7, #12
 8011f04:	46bd      	mov	sp, r7
 8011f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f0a:	4770      	bx	lr

08011f0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011f0c:	b580      	push	{r7, lr}
 8011f0e:	b098      	sub	sp, #96	; 0x60
 8011f10:	af02      	add	r7, sp, #8
 8011f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	2200      	movs	r2, #0
 8011f18:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011f1c:	f7f5 fb2e 	bl	800757c <HAL_GetTick>
 8011f20:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	681b      	ldr	r3, [r3, #0]
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	f003 0308 	and.w	r3, r3, #8
 8011f2c:	2b08      	cmp	r3, #8
 8011f2e:	d12f      	bne.n	8011f90 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011f30:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011f34:	9300      	str	r3, [sp, #0]
 8011f36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011f38:	2200      	movs	r2, #0
 8011f3a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8011f3e:	6878      	ldr	r0, [r7, #4]
 8011f40:	f000 f88e 	bl	8012060 <UART_WaitOnFlagUntilTimeout>
 8011f44:	4603      	mov	r3, r0
 8011f46:	2b00      	cmp	r3, #0
 8011f48:	d022      	beq.n	8011f90 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f52:	e853 3f00 	ldrex	r3, [r3]
 8011f56:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8011f58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011f5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011f5e:	653b      	str	r3, [r7, #80]	; 0x50
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	461a      	mov	r2, r3
 8011f66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011f68:	647b      	str	r3, [r7, #68]	; 0x44
 8011f6a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011f6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011f70:	e841 2300 	strex	r3, r2, [r1]
 8011f74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8011f76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d1e6      	bne.n	8011f4a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	2220      	movs	r2, #32
 8011f80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	2200      	movs	r2, #0
 8011f88:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011f8c:	2303      	movs	r3, #3
 8011f8e:	e063      	b.n	8012058 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	681b      	ldr	r3, [r3, #0]
 8011f94:	681b      	ldr	r3, [r3, #0]
 8011f96:	f003 0304 	and.w	r3, r3, #4
 8011f9a:	2b04      	cmp	r3, #4
 8011f9c:	d149      	bne.n	8012032 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011f9e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011fa2:	9300      	str	r3, [sp, #0]
 8011fa4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011fa6:	2200      	movs	r2, #0
 8011fa8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8011fac:	6878      	ldr	r0, [r7, #4]
 8011fae:	f000 f857 	bl	8012060 <UART_WaitOnFlagUntilTimeout>
 8011fb2:	4603      	mov	r3, r0
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d03c      	beq.n	8012032 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	681b      	ldr	r3, [r3, #0]
 8011fbc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fc0:	e853 3f00 	ldrex	r3, [r3]
 8011fc4:	623b      	str	r3, [r7, #32]
   return(result);
 8011fc6:	6a3b      	ldr	r3, [r7, #32]
 8011fc8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011fcc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	681b      	ldr	r3, [r3, #0]
 8011fd2:	461a      	mov	r2, r3
 8011fd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011fd6:	633b      	str	r3, [r7, #48]	; 0x30
 8011fd8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011fda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011fdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011fde:	e841 2300 	strex	r3, r2, [r1]
 8011fe2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d1e6      	bne.n	8011fb8 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	3308      	adds	r3, #8
 8011ff0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ff2:	693b      	ldr	r3, [r7, #16]
 8011ff4:	e853 3f00 	ldrex	r3, [r3]
 8011ff8:	60fb      	str	r3, [r7, #12]
   return(result);
 8011ffa:	68fb      	ldr	r3, [r7, #12]
 8011ffc:	f023 0301 	bic.w	r3, r3, #1
 8012000:	64bb      	str	r3, [r7, #72]	; 0x48
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	681b      	ldr	r3, [r3, #0]
 8012006:	3308      	adds	r3, #8
 8012008:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801200a:	61fa      	str	r2, [r7, #28]
 801200c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801200e:	69b9      	ldr	r1, [r7, #24]
 8012010:	69fa      	ldr	r2, [r7, #28]
 8012012:	e841 2300 	strex	r3, r2, [r1]
 8012016:	617b      	str	r3, [r7, #20]
   return(result);
 8012018:	697b      	ldr	r3, [r7, #20]
 801201a:	2b00      	cmp	r3, #0
 801201c:	d1e5      	bne.n	8011fea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	2220      	movs	r2, #32
 8012022:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	2200      	movs	r2, #0
 801202a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801202e:	2303      	movs	r3, #3
 8012030:	e012      	b.n	8012058 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	2220      	movs	r2, #32
 8012036:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	2220      	movs	r2, #32
 801203e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	2200      	movs	r2, #0
 8012046:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	2200      	movs	r2, #0
 801204c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	2200      	movs	r2, #0
 8012052:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012056:	2300      	movs	r3, #0
}
 8012058:	4618      	mov	r0, r3
 801205a:	3758      	adds	r7, #88	; 0x58
 801205c:	46bd      	mov	sp, r7
 801205e:	bd80      	pop	{r7, pc}

08012060 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8012060:	b580      	push	{r7, lr}
 8012062:	b084      	sub	sp, #16
 8012064:	af00      	add	r7, sp, #0
 8012066:	60f8      	str	r0, [r7, #12]
 8012068:	60b9      	str	r1, [r7, #8]
 801206a:	603b      	str	r3, [r7, #0]
 801206c:	4613      	mov	r3, r2
 801206e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012070:	e049      	b.n	8012106 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012072:	69bb      	ldr	r3, [r7, #24]
 8012074:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012078:	d045      	beq.n	8012106 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801207a:	f7f5 fa7f 	bl	800757c <HAL_GetTick>
 801207e:	4602      	mov	r2, r0
 8012080:	683b      	ldr	r3, [r7, #0]
 8012082:	1ad3      	subs	r3, r2, r3
 8012084:	69ba      	ldr	r2, [r7, #24]
 8012086:	429a      	cmp	r2, r3
 8012088:	d302      	bcc.n	8012090 <UART_WaitOnFlagUntilTimeout+0x30>
 801208a:	69bb      	ldr	r3, [r7, #24]
 801208c:	2b00      	cmp	r3, #0
 801208e:	d101      	bne.n	8012094 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012090:	2303      	movs	r3, #3
 8012092:	e048      	b.n	8012126 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8012094:	68fb      	ldr	r3, [r7, #12]
 8012096:	681b      	ldr	r3, [r3, #0]
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	f003 0304 	and.w	r3, r3, #4
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d031      	beq.n	8012106 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80120a2:	68fb      	ldr	r3, [r7, #12]
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	69db      	ldr	r3, [r3, #28]
 80120a8:	f003 0308 	and.w	r3, r3, #8
 80120ac:	2b08      	cmp	r3, #8
 80120ae:	d110      	bne.n	80120d2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80120b0:	68fb      	ldr	r3, [r7, #12]
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	2208      	movs	r2, #8
 80120b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80120b8:	68f8      	ldr	r0, [r7, #12]
 80120ba:	f000 f920 	bl	80122fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80120be:	68fb      	ldr	r3, [r7, #12]
 80120c0:	2208      	movs	r2, #8
 80120c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	2200      	movs	r2, #0
 80120ca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 80120ce:	2301      	movs	r3, #1
 80120d0:	e029      	b.n	8012126 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80120d2:	68fb      	ldr	r3, [r7, #12]
 80120d4:	681b      	ldr	r3, [r3, #0]
 80120d6:	69db      	ldr	r3, [r3, #28]
 80120d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80120dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80120e0:	d111      	bne.n	8012106 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80120ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80120ec:	68f8      	ldr	r0, [r7, #12]
 80120ee:	f000 f906 	bl	80122fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80120f2:	68fb      	ldr	r3, [r7, #12]
 80120f4:	2220      	movs	r2, #32
 80120f6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80120fa:	68fb      	ldr	r3, [r7, #12]
 80120fc:	2200      	movs	r2, #0
 80120fe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8012102:	2303      	movs	r3, #3
 8012104:	e00f      	b.n	8012126 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012106:	68fb      	ldr	r3, [r7, #12]
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	69da      	ldr	r2, [r3, #28]
 801210c:	68bb      	ldr	r3, [r7, #8]
 801210e:	4013      	ands	r3, r2
 8012110:	68ba      	ldr	r2, [r7, #8]
 8012112:	429a      	cmp	r2, r3
 8012114:	bf0c      	ite	eq
 8012116:	2301      	moveq	r3, #1
 8012118:	2300      	movne	r3, #0
 801211a:	b2db      	uxtb	r3, r3
 801211c:	461a      	mov	r2, r3
 801211e:	79fb      	ldrb	r3, [r7, #7]
 8012120:	429a      	cmp	r2, r3
 8012122:	d0a6      	beq.n	8012072 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012124:	2300      	movs	r3, #0
}
 8012126:	4618      	mov	r0, r3
 8012128:	3710      	adds	r7, #16
 801212a:	46bd      	mov	sp, r7
 801212c:	bd80      	pop	{r7, pc}
	...

08012130 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8012130:	b580      	push	{r7, lr}
 8012132:	b096      	sub	sp, #88	; 0x58
 8012134:	af00      	add	r7, sp, #0
 8012136:	60f8      	str	r0, [r7, #12]
 8012138:	60b9      	str	r1, [r7, #8]
 801213a:	4613      	mov	r3, r2
 801213c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801213e:	68fb      	ldr	r3, [r7, #12]
 8012140:	68ba      	ldr	r2, [r7, #8]
 8012142:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8012144:	68fb      	ldr	r3, [r7, #12]
 8012146:	88fa      	ldrh	r2, [r7, #6]
 8012148:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801214c:	68fb      	ldr	r3, [r7, #12]
 801214e:	2200      	movs	r2, #0
 8012150:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8012154:	68fb      	ldr	r3, [r7, #12]
 8012156:	2222      	movs	r2, #34	; 0x22
 8012158:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  if (huart->hdmarx != NULL)
 801215c:	68fb      	ldr	r3, [r7, #12]
 801215e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012162:	2b00      	cmp	r3, #0
 8012164:	d02d      	beq.n	80121c2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801216c:	4a40      	ldr	r2, [pc, #256]	; (8012270 <UART_Start_Receive_DMA+0x140>)
 801216e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8012170:	68fb      	ldr	r3, [r7, #12]
 8012172:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012176:	4a3f      	ldr	r2, [pc, #252]	; (8012274 <UART_Start_Receive_DMA+0x144>)
 8012178:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012180:	4a3d      	ldr	r2, [pc, #244]	; (8012278 <UART_Start_Receive_DMA+0x148>)
 8012182:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8012184:	68fb      	ldr	r3, [r7, #12]
 8012186:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801218a:	2200      	movs	r2, #0
 801218c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801218e:	68fb      	ldr	r3, [r7, #12]
 8012190:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8012194:	68fb      	ldr	r3, [r7, #12]
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	3324      	adds	r3, #36	; 0x24
 801219a:	4619      	mov	r1, r3
 801219c:	68fb      	ldr	r3, [r7, #12]
 801219e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80121a0:	461a      	mov	r2, r3
 80121a2:	88fb      	ldrh	r3, [r7, #6]
 80121a4:	f7f5 fbd4 	bl	8007950 <HAL_DMA_Start_IT>
 80121a8:	4603      	mov	r3, r0
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d009      	beq.n	80121c2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	2210      	movs	r2, #16
 80121b2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80121b6:	68fb      	ldr	r3, [r7, #12]
 80121b8:	2220      	movs	r2, #32
 80121ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      return HAL_ERROR;
 80121be:	2301      	movs	r3, #1
 80121c0:	e051      	b.n	8012266 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	691b      	ldr	r3, [r3, #16]
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d018      	beq.n	80121fc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80121ca:	68fb      	ldr	r3, [r7, #12]
 80121cc:	681b      	ldr	r3, [r3, #0]
 80121ce:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80121d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80121d2:	e853 3f00 	ldrex	r3, [r3]
 80121d6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80121d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80121de:	657b      	str	r3, [r7, #84]	; 0x54
 80121e0:	68fb      	ldr	r3, [r7, #12]
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	461a      	mov	r2, r3
 80121e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80121e8:	64bb      	str	r3, [r7, #72]	; 0x48
 80121ea:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80121ec:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80121ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80121f0:	e841 2300 	strex	r3, r2, [r1]
 80121f4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80121f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	d1e6      	bne.n	80121ca <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80121fc:	68fb      	ldr	r3, [r7, #12]
 80121fe:	681b      	ldr	r3, [r3, #0]
 8012200:	3308      	adds	r3, #8
 8012202:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012206:	e853 3f00 	ldrex	r3, [r3]
 801220a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801220c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801220e:	f043 0301 	orr.w	r3, r3, #1
 8012212:	653b      	str	r3, [r7, #80]	; 0x50
 8012214:	68fb      	ldr	r3, [r7, #12]
 8012216:	681b      	ldr	r3, [r3, #0]
 8012218:	3308      	adds	r3, #8
 801221a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801221c:	637a      	str	r2, [r7, #52]	; 0x34
 801221e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012220:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012222:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012224:	e841 2300 	strex	r3, r2, [r1]
 8012228:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 801222a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801222c:	2b00      	cmp	r3, #0
 801222e:	d1e5      	bne.n	80121fc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012230:	68fb      	ldr	r3, [r7, #12]
 8012232:	681b      	ldr	r3, [r3, #0]
 8012234:	3308      	adds	r3, #8
 8012236:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012238:	697b      	ldr	r3, [r7, #20]
 801223a:	e853 3f00 	ldrex	r3, [r3]
 801223e:	613b      	str	r3, [r7, #16]
   return(result);
 8012240:	693b      	ldr	r3, [r7, #16]
 8012242:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012246:	64fb      	str	r3, [r7, #76]	; 0x4c
 8012248:	68fb      	ldr	r3, [r7, #12]
 801224a:	681b      	ldr	r3, [r3, #0]
 801224c:	3308      	adds	r3, #8
 801224e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8012250:	623a      	str	r2, [r7, #32]
 8012252:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012254:	69f9      	ldr	r1, [r7, #28]
 8012256:	6a3a      	ldr	r2, [r7, #32]
 8012258:	e841 2300 	strex	r3, r2, [r1]
 801225c:	61bb      	str	r3, [r7, #24]
   return(result);
 801225e:	69bb      	ldr	r3, [r7, #24]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d1e5      	bne.n	8012230 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8012264:	2300      	movs	r3, #0
}
 8012266:	4618      	mov	r0, r3
 8012268:	3758      	adds	r7, #88	; 0x58
 801226a:	46bd      	mov	sp, r7
 801226c:	bd80      	pop	{r7, pc}
 801226e:	bf00      	nop
 8012270:	080123cb 	.word	0x080123cb
 8012274:	080124f7 	.word	0x080124f7
 8012278:	08012535 	.word	0x08012535

0801227c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 801227c:	b480      	push	{r7}
 801227e:	b08f      	sub	sp, #60	; 0x3c
 8012280:	af00      	add	r7, sp, #0
 8012282:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801228a:	6a3b      	ldr	r3, [r7, #32]
 801228c:	e853 3f00 	ldrex	r3, [r3]
 8012290:	61fb      	str	r3, [r7, #28]
   return(result);
 8012292:	69fb      	ldr	r3, [r7, #28]
 8012294:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8012298:	637b      	str	r3, [r7, #52]	; 0x34
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	681b      	ldr	r3, [r3, #0]
 801229e:	461a      	mov	r2, r3
 80122a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80122a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80122a4:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80122a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80122a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80122aa:	e841 2300 	strex	r3, r2, [r1]
 80122ae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80122b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	d1e6      	bne.n	8012284 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	681b      	ldr	r3, [r3, #0]
 80122ba:	3308      	adds	r3, #8
 80122bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80122be:	68fb      	ldr	r3, [r7, #12]
 80122c0:	e853 3f00 	ldrex	r3, [r3]
 80122c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80122c6:	68bb      	ldr	r3, [r7, #8]
 80122c8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80122cc:	633b      	str	r3, [r7, #48]	; 0x30
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	681b      	ldr	r3, [r3, #0]
 80122d2:	3308      	adds	r3, #8
 80122d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80122d6:	61ba      	str	r2, [r7, #24]
 80122d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80122da:	6979      	ldr	r1, [r7, #20]
 80122dc:	69ba      	ldr	r2, [r7, #24]
 80122de:	e841 2300 	strex	r3, r2, [r1]
 80122e2:	613b      	str	r3, [r7, #16]
   return(result);
 80122e4:	693b      	ldr	r3, [r7, #16]
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d1e5      	bne.n	80122b6 <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	2220      	movs	r2, #32
 80122ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 80122f2:	bf00      	nop
 80122f4:	373c      	adds	r7, #60	; 0x3c
 80122f6:	46bd      	mov	sp, r7
 80122f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122fc:	4770      	bx	lr

080122fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80122fe:	b480      	push	{r7}
 8012300:	b095      	sub	sp, #84	; 0x54
 8012302:	af00      	add	r7, sp, #0
 8012304:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	681b      	ldr	r3, [r3, #0]
 801230a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801230c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801230e:	e853 3f00 	ldrex	r3, [r3]
 8012312:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8012314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012316:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801231a:	64fb      	str	r3, [r7, #76]	; 0x4c
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	681b      	ldr	r3, [r3, #0]
 8012320:	461a      	mov	r2, r3
 8012322:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012324:	643b      	str	r3, [r7, #64]	; 0x40
 8012326:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012328:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801232a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801232c:	e841 2300 	strex	r3, r2, [r1]
 8012330:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8012332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012334:	2b00      	cmp	r3, #0
 8012336:	d1e6      	bne.n	8012306 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	3308      	adds	r3, #8
 801233e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012340:	6a3b      	ldr	r3, [r7, #32]
 8012342:	e853 3f00 	ldrex	r3, [r3]
 8012346:	61fb      	str	r3, [r7, #28]
   return(result);
 8012348:	69fb      	ldr	r3, [r7, #28]
 801234a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801234e:	f023 0301 	bic.w	r3, r3, #1
 8012352:	64bb      	str	r3, [r7, #72]	; 0x48
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	3308      	adds	r3, #8
 801235a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801235c:	62fa      	str	r2, [r7, #44]	; 0x2c
 801235e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012360:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012362:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012364:	e841 2300 	strex	r3, r2, [r1]
 8012368:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801236a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801236c:	2b00      	cmp	r3, #0
 801236e:	d1e3      	bne.n	8012338 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012374:	2b01      	cmp	r3, #1
 8012376:	d118      	bne.n	80123aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	681b      	ldr	r3, [r3, #0]
 801237c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	e853 3f00 	ldrex	r3, [r3]
 8012384:	60bb      	str	r3, [r7, #8]
   return(result);
 8012386:	68bb      	ldr	r3, [r7, #8]
 8012388:	f023 0310 	bic.w	r3, r3, #16
 801238c:	647b      	str	r3, [r7, #68]	; 0x44
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	681b      	ldr	r3, [r3, #0]
 8012392:	461a      	mov	r2, r3
 8012394:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012396:	61bb      	str	r3, [r7, #24]
 8012398:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801239a:	6979      	ldr	r1, [r7, #20]
 801239c:	69ba      	ldr	r2, [r7, #24]
 801239e:	e841 2300 	strex	r3, r2, [r1]
 80123a2:	613b      	str	r3, [r7, #16]
   return(result);
 80123a4:	693b      	ldr	r3, [r7, #16]
 80123a6:	2b00      	cmp	r3, #0
 80123a8:	d1e6      	bne.n	8012378 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	2220      	movs	r2, #32
 80123ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	2200      	movs	r2, #0
 80123b6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	2200      	movs	r2, #0
 80123bc:	675a      	str	r2, [r3, #116]	; 0x74
}
 80123be:	bf00      	nop
 80123c0:	3754      	adds	r7, #84	; 0x54
 80123c2:	46bd      	mov	sp, r7
 80123c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123c8:	4770      	bx	lr

080123ca <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80123ca:	b580      	push	{r7, lr}
 80123cc:	b09c      	sub	sp, #112	; 0x70
 80123ce:	af00      	add	r7, sp, #0
 80123d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80123d6:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	681b      	ldr	r3, [r3, #0]
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	f003 0320 	and.w	r3, r3, #32
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	d171      	bne.n	80124ca <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80123e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80123e8:	2200      	movs	r2, #0
 80123ea:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80123ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80123f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80123f6:	e853 3f00 	ldrex	r3, [r3]
 80123fa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80123fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80123fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012402:	66bb      	str	r3, [r7, #104]	; 0x68
 8012404:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	461a      	mov	r2, r3
 801240a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801240c:	65bb      	str	r3, [r7, #88]	; 0x58
 801240e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012410:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8012412:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8012414:	e841 2300 	strex	r3, r2, [r1]
 8012418:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 801241a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801241c:	2b00      	cmp	r3, #0
 801241e:	d1e6      	bne.n	80123ee <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012420:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012422:	681b      	ldr	r3, [r3, #0]
 8012424:	3308      	adds	r3, #8
 8012426:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801242a:	e853 3f00 	ldrex	r3, [r3]
 801242e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8012430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012432:	f023 0301 	bic.w	r3, r3, #1
 8012436:	667b      	str	r3, [r7, #100]	; 0x64
 8012438:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	3308      	adds	r3, #8
 801243e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8012440:	647a      	str	r2, [r7, #68]	; 0x44
 8012442:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012444:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8012446:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8012448:	e841 2300 	strex	r3, r2, [r1]
 801244c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 801244e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012450:	2b00      	cmp	r3, #0
 8012452:	d1e5      	bne.n	8012420 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012454:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012456:	681b      	ldr	r3, [r3, #0]
 8012458:	3308      	adds	r3, #8
 801245a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801245c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801245e:	e853 3f00 	ldrex	r3, [r3]
 8012462:	623b      	str	r3, [r7, #32]
   return(result);
 8012464:	6a3b      	ldr	r3, [r7, #32]
 8012466:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801246a:	663b      	str	r3, [r7, #96]	; 0x60
 801246c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	3308      	adds	r3, #8
 8012472:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8012474:	633a      	str	r2, [r7, #48]	; 0x30
 8012476:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012478:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801247a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801247c:	e841 2300 	strex	r3, r2, [r1]
 8012480:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8012482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012484:	2b00      	cmp	r3, #0
 8012486:	d1e5      	bne.n	8012454 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8012488:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801248a:	2220      	movs	r2, #32
 801248c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012490:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012492:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012494:	2b01      	cmp	r3, #1
 8012496:	d118      	bne.n	80124ca <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012498:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801249a:	681b      	ldr	r3, [r3, #0]
 801249c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801249e:	693b      	ldr	r3, [r7, #16]
 80124a0:	e853 3f00 	ldrex	r3, [r3]
 80124a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80124a6:	68fb      	ldr	r3, [r7, #12]
 80124a8:	f023 0310 	bic.w	r3, r3, #16
 80124ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80124ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80124b0:	681b      	ldr	r3, [r3, #0]
 80124b2:	461a      	mov	r2, r3
 80124b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80124b6:	61fb      	str	r3, [r7, #28]
 80124b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80124ba:	69b9      	ldr	r1, [r7, #24]
 80124bc:	69fa      	ldr	r2, [r7, #28]
 80124be:	e841 2300 	strex	r3, r2, [r1]
 80124c2:	617b      	str	r3, [r7, #20]
   return(result);
 80124c4:	697b      	ldr	r3, [r7, #20]
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d1e6      	bne.n	8012498 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80124ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80124cc:	2200      	movs	r2, #0
 80124ce:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80124d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80124d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80124d4:	2b01      	cmp	r3, #1
 80124d6:	d107      	bne.n	80124e8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80124d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80124da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80124de:	4619      	mov	r1, r3
 80124e0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80124e2:	f7ff f969 	bl	80117b8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80124e6:	e002      	b.n	80124ee <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80124e8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80124ea:	f7ff f947 	bl	801177c <HAL_UART_RxCpltCallback>
}
 80124ee:	bf00      	nop
 80124f0:	3770      	adds	r7, #112	; 0x70
 80124f2:	46bd      	mov	sp, r7
 80124f4:	bd80      	pop	{r7, pc}

080124f6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80124f6:	b580      	push	{r7, lr}
 80124f8:	b084      	sub	sp, #16
 80124fa:	af00      	add	r7, sp, #0
 80124fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012502:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8012504:	68fb      	ldr	r3, [r7, #12]
 8012506:	2201      	movs	r2, #1
 8012508:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801250a:	68fb      	ldr	r3, [r7, #12]
 801250c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801250e:	2b01      	cmp	r3, #1
 8012510:	d109      	bne.n	8012526 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8012518:	085b      	lsrs	r3, r3, #1
 801251a:	b29b      	uxth	r3, r3
 801251c:	4619      	mov	r1, r3
 801251e:	68f8      	ldr	r0, [r7, #12]
 8012520:	f7ff f94a 	bl	80117b8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8012524:	e002      	b.n	801252c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8012526:	68f8      	ldr	r0, [r7, #12]
 8012528:	f7ff f932 	bl	8011790 <HAL_UART_RxHalfCpltCallback>
}
 801252c:	bf00      	nop
 801252e:	3710      	adds	r7, #16
 8012530:	46bd      	mov	sp, r7
 8012532:	bd80      	pop	{r7, pc}

08012534 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8012534:	b580      	push	{r7, lr}
 8012536:	b086      	sub	sp, #24
 8012538:	af00      	add	r7, sp, #0
 801253a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012540:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8012542:	697b      	ldr	r3, [r7, #20]
 8012544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012548:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801254a:	697b      	ldr	r3, [r7, #20]
 801254c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012550:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8012552:	697b      	ldr	r3, [r7, #20]
 8012554:	681b      	ldr	r3, [r3, #0]
 8012556:	689b      	ldr	r3, [r3, #8]
 8012558:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801255c:	2b80      	cmp	r3, #128	; 0x80
 801255e:	d109      	bne.n	8012574 <UART_DMAError+0x40>
 8012560:	693b      	ldr	r3, [r7, #16]
 8012562:	2b21      	cmp	r3, #33	; 0x21
 8012564:	d106      	bne.n	8012574 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8012566:	697b      	ldr	r3, [r7, #20]
 8012568:	2200      	movs	r2, #0
 801256a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 801256e:	6978      	ldr	r0, [r7, #20]
 8012570:	f7ff fe84 	bl	801227c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8012574:	697b      	ldr	r3, [r7, #20]
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	689b      	ldr	r3, [r3, #8]
 801257a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801257e:	2b40      	cmp	r3, #64	; 0x40
 8012580:	d109      	bne.n	8012596 <UART_DMAError+0x62>
 8012582:	68fb      	ldr	r3, [r7, #12]
 8012584:	2b22      	cmp	r3, #34	; 0x22
 8012586:	d106      	bne.n	8012596 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8012588:	697b      	ldr	r3, [r7, #20]
 801258a:	2200      	movs	r2, #0
 801258c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8012590:	6978      	ldr	r0, [r7, #20]
 8012592:	f7ff feb4 	bl	80122fe <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8012596:	697b      	ldr	r3, [r7, #20]
 8012598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801259c:	f043 0210 	orr.w	r2, r3, #16
 80125a0:	697b      	ldr	r3, [r7, #20]
 80125a2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80125a6:	6978      	ldr	r0, [r7, #20]
 80125a8:	f7ff f8fc 	bl	80117a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80125ac:	bf00      	nop
 80125ae:	3718      	adds	r7, #24
 80125b0:	46bd      	mov	sp, r7
 80125b2:	bd80      	pop	{r7, pc}

080125b4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80125b4:	b580      	push	{r7, lr}
 80125b6:	b084      	sub	sp, #16
 80125b8:	af00      	add	r7, sp, #0
 80125ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80125c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80125c2:	68fb      	ldr	r3, [r7, #12]
 80125c4:	2200      	movs	r2, #0
 80125c6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	2200      	movs	r2, #0
 80125ce:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80125d2:	68f8      	ldr	r0, [r7, #12]
 80125d4:	f7ff f8e6 	bl	80117a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80125d8:	bf00      	nop
 80125da:	3710      	adds	r7, #16
 80125dc:	46bd      	mov	sp, r7
 80125de:	bd80      	pop	{r7, pc}

080125e0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80125e0:	b580      	push	{r7, lr}
 80125e2:	b088      	sub	sp, #32
 80125e4:	af00      	add	r7, sp, #0
 80125e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	681b      	ldr	r3, [r3, #0]
 80125ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	e853 3f00 	ldrex	r3, [r3]
 80125f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80125f6:	68bb      	ldr	r3, [r7, #8]
 80125f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80125fc:	61fb      	str	r3, [r7, #28]
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	681b      	ldr	r3, [r3, #0]
 8012602:	461a      	mov	r2, r3
 8012604:	69fb      	ldr	r3, [r7, #28]
 8012606:	61bb      	str	r3, [r7, #24]
 8012608:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801260a:	6979      	ldr	r1, [r7, #20]
 801260c:	69ba      	ldr	r2, [r7, #24]
 801260e:	e841 2300 	strex	r3, r2, [r1]
 8012612:	613b      	str	r3, [r7, #16]
   return(result);
 8012614:	693b      	ldr	r3, [r7, #16]
 8012616:	2b00      	cmp	r3, #0
 8012618:	d1e6      	bne.n	80125e8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	2220      	movs	r2, #32
 801261e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	2200      	movs	r2, #0
 8012626:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8012628:	6878      	ldr	r0, [r7, #4]
 801262a:	f7ff f89d 	bl	8011768 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801262e:	bf00      	nop
 8012630:	3720      	adds	r7, #32
 8012632:	46bd      	mov	sp, r7
 8012634:	bd80      	pop	{r7, pc}

08012636 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8012636:	b480      	push	{r7}
 8012638:	b083      	sub	sp, #12
 801263a:	af00      	add	r7, sp, #0
 801263c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801263e:	bf00      	nop
 8012640:	370c      	adds	r7, #12
 8012642:	46bd      	mov	sp, r7
 8012644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012648:	4770      	bx	lr

0801264a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801264a:	b480      	push	{r7}
 801264c:	b083      	sub	sp, #12
 801264e:	af00      	add	r7, sp, #0
 8012650:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8012652:	bf00      	nop
 8012654:	370c      	adds	r7, #12
 8012656:	46bd      	mov	sp, r7
 8012658:	f85d 7b04 	ldr.w	r7, [sp], #4
 801265c:	4770      	bx	lr

0801265e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801265e:	b480      	push	{r7}
 8012660:	b083      	sub	sp, #12
 8012662:	af00      	add	r7, sp, #0
 8012664:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8012666:	bf00      	nop
 8012668:	370c      	adds	r7, #12
 801266a:	46bd      	mov	sp, r7
 801266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012670:	4770      	bx	lr

08012672 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012672:	b480      	push	{r7}
 8012674:	b085      	sub	sp, #20
 8012676:	af00      	add	r7, sp, #0
 8012678:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012680:	2b01      	cmp	r3, #1
 8012682:	d101      	bne.n	8012688 <HAL_UARTEx_DisableFifoMode+0x16>
 8012684:	2302      	movs	r3, #2
 8012686:	e027      	b.n	80126d8 <HAL_UARTEx_DisableFifoMode+0x66>
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	2201      	movs	r2, #1
 801268c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	2224      	movs	r2, #36	; 0x24
 8012694:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	681b      	ldr	r3, [r3, #0]
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	681a      	ldr	r2, [r3, #0]
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	681b      	ldr	r3, [r3, #0]
 80126aa:	f022 0201 	bic.w	r2, r2, #1
 80126ae:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80126b0:	68fb      	ldr	r3, [r7, #12]
 80126b2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80126b6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	2200      	movs	r2, #0
 80126bc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	68fa      	ldr	r2, [r7, #12]
 80126c4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	2220      	movs	r2, #32
 80126ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	2200      	movs	r2, #0
 80126d2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80126d6:	2300      	movs	r3, #0
}
 80126d8:	4618      	mov	r0, r3
 80126da:	3714      	adds	r7, #20
 80126dc:	46bd      	mov	sp, r7
 80126de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126e2:	4770      	bx	lr

080126e4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80126e4:	b580      	push	{r7, lr}
 80126e6:	b084      	sub	sp, #16
 80126e8:	af00      	add	r7, sp, #0
 80126ea:	6078      	str	r0, [r7, #4]
 80126ec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80126f4:	2b01      	cmp	r3, #1
 80126f6:	d101      	bne.n	80126fc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80126f8:	2302      	movs	r3, #2
 80126fa:	e02d      	b.n	8012758 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	2201      	movs	r2, #1
 8012700:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	2224      	movs	r2, #36	; 0x24
 8012708:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	681b      	ldr	r3, [r3, #0]
 8012710:	681b      	ldr	r3, [r3, #0]
 8012712:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	681a      	ldr	r2, [r3, #0]
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	681b      	ldr	r3, [r3, #0]
 801271e:	f022 0201 	bic.w	r2, r2, #1
 8012722:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	689b      	ldr	r3, [r3, #8]
 801272a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	681b      	ldr	r3, [r3, #0]
 8012732:	683a      	ldr	r2, [r7, #0]
 8012734:	430a      	orrs	r2, r1
 8012736:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012738:	6878      	ldr	r0, [r7, #4]
 801273a:	f000 f84f 	bl	80127dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	681b      	ldr	r3, [r3, #0]
 8012742:	68fa      	ldr	r2, [r7, #12]
 8012744:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	2220      	movs	r2, #32
 801274a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801274e:	687b      	ldr	r3, [r7, #4]
 8012750:	2200      	movs	r2, #0
 8012752:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012756:	2300      	movs	r3, #0
}
 8012758:	4618      	mov	r0, r3
 801275a:	3710      	adds	r7, #16
 801275c:	46bd      	mov	sp, r7
 801275e:	bd80      	pop	{r7, pc}

08012760 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012760:	b580      	push	{r7, lr}
 8012762:	b084      	sub	sp, #16
 8012764:	af00      	add	r7, sp, #0
 8012766:	6078      	str	r0, [r7, #4]
 8012768:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012770:	2b01      	cmp	r3, #1
 8012772:	d101      	bne.n	8012778 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012774:	2302      	movs	r3, #2
 8012776:	e02d      	b.n	80127d4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	2201      	movs	r2, #1
 801277c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	2224      	movs	r2, #36	; 0x24
 8012784:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	681b      	ldr	r3, [r3, #0]
 801278e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	681b      	ldr	r3, [r3, #0]
 8012794:	681a      	ldr	r2, [r3, #0]
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	681b      	ldr	r3, [r3, #0]
 801279a:	f022 0201 	bic.w	r2, r2, #1
 801279e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	681b      	ldr	r3, [r3, #0]
 80127a4:	689b      	ldr	r3, [r3, #8]
 80127a6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	683a      	ldr	r2, [r7, #0]
 80127b0:	430a      	orrs	r2, r1
 80127b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80127b4:	6878      	ldr	r0, [r7, #4]
 80127b6:	f000 f811 	bl	80127dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	68fa      	ldr	r2, [r7, #12]
 80127c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	2220      	movs	r2, #32
 80127c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	2200      	movs	r2, #0
 80127ce:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80127d2:	2300      	movs	r3, #0
}
 80127d4:	4618      	mov	r0, r3
 80127d6:	3710      	adds	r7, #16
 80127d8:	46bd      	mov	sp, r7
 80127da:	bd80      	pop	{r7, pc}

080127dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80127dc:	b480      	push	{r7}
 80127de:	b085      	sub	sp, #20
 80127e0:	af00      	add	r7, sp, #0
 80127e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80127e8:	2b00      	cmp	r3, #0
 80127ea:	d108      	bne.n	80127fe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	2201      	movs	r2, #1
 80127f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	2201      	movs	r2, #1
 80127f8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80127fc:	e031      	b.n	8012862 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80127fe:	2308      	movs	r3, #8
 8012800:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012802:	2308      	movs	r3, #8
 8012804:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	681b      	ldr	r3, [r3, #0]
 801280a:	689b      	ldr	r3, [r3, #8]
 801280c:	0e5b      	lsrs	r3, r3, #25
 801280e:	b2db      	uxtb	r3, r3
 8012810:	f003 0307 	and.w	r3, r3, #7
 8012814:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	689b      	ldr	r3, [r3, #8]
 801281c:	0f5b      	lsrs	r3, r3, #29
 801281e:	b2db      	uxtb	r3, r3
 8012820:	f003 0307 	and.w	r3, r3, #7
 8012824:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012826:	7bbb      	ldrb	r3, [r7, #14]
 8012828:	7b3a      	ldrb	r2, [r7, #12]
 801282a:	4911      	ldr	r1, [pc, #68]	; (8012870 <UARTEx_SetNbDataToProcess+0x94>)
 801282c:	5c8a      	ldrb	r2, [r1, r2]
 801282e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012832:	7b3a      	ldrb	r2, [r7, #12]
 8012834:	490f      	ldr	r1, [pc, #60]	; (8012874 <UARTEx_SetNbDataToProcess+0x98>)
 8012836:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012838:	fb93 f3f2 	sdiv	r3, r3, r2
 801283c:	b29a      	uxth	r2, r3
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012844:	7bfb      	ldrb	r3, [r7, #15]
 8012846:	7b7a      	ldrb	r2, [r7, #13]
 8012848:	4909      	ldr	r1, [pc, #36]	; (8012870 <UARTEx_SetNbDataToProcess+0x94>)
 801284a:	5c8a      	ldrb	r2, [r1, r2]
 801284c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012850:	7b7a      	ldrb	r2, [r7, #13]
 8012852:	4908      	ldr	r1, [pc, #32]	; (8012874 <UARTEx_SetNbDataToProcess+0x98>)
 8012854:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012856:	fb93 f3f2 	sdiv	r3, r3, r2
 801285a:	b29a      	uxth	r2, r3
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8012862:	bf00      	nop
 8012864:	3714      	adds	r7, #20
 8012866:	46bd      	mov	sp, r7
 8012868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801286c:	4770      	bx	lr
 801286e:	bf00      	nop
 8012870:	0801d1e8 	.word	0x0801d1e8
 8012874:	0801d1f0 	.word	0x0801d1f0

08012878 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8012878:	b084      	sub	sp, #16
 801287a:	b480      	push	{r7}
 801287c:	b085      	sub	sp, #20
 801287e:	af00      	add	r7, sp, #0
 8012880:	6078      	str	r0, [r7, #4]
 8012882:	f107 001c 	add.w	r0, r7, #28
 8012886:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 801288a:	2300      	movs	r3, #0
 801288c:	60fb      	str	r3, [r7, #12]

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
#endif
  tmpreg |= (Init.ClockEdge           |\
 801288e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 8012890:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8012892:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8012894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      |\
 8012896:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8012898:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             |\
 801289a:	431a      	orrs	r2, r3
             Init.ClockDiv
 801289c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl |\
 801289e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80128a0:	68fa      	ldr	r2, [r7, #12]
 80128a2:	4313      	orrs	r3, r2
 80128a4:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	685a      	ldr	r2, [r3, #4]
 80128aa:	4b07      	ldr	r3, [pc, #28]	; (80128c8 <SDMMC_Init+0x50>)
 80128ac:	4013      	ands	r3, r2
 80128ae:	68fa      	ldr	r2, [r7, #12]
 80128b0:	431a      	orrs	r2, r3
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80128b6:	2300      	movs	r3, #0
}
 80128b8:	4618      	mov	r0, r3
 80128ba:	3714      	adds	r7, #20
 80128bc:	46bd      	mov	sp, r7
 80128be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128c2:	b004      	add	sp, #16
 80128c4:	4770      	bx	lr
 80128c6:	bf00      	nop
 80128c8:	ffc02c00 	.word	0xffc02c00

080128cc <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80128cc:	b480      	push	{r7}
 80128ce:	b083      	sub	sp, #12
 80128d0:	af00      	add	r7, sp, #0
 80128d2:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80128da:	4618      	mov	r0, r3
 80128dc:	370c      	adds	r7, #12
 80128de:	46bd      	mov	sp, r7
 80128e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128e4:	4770      	bx	lr

080128e6 <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 80128e6:	b480      	push	{r7}
 80128e8:	b083      	sub	sp, #12
 80128ea:	af00      	add	r7, sp, #0
 80128ec:	6078      	str	r0, [r7, #4]
 80128ee:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 80128f0:	683b      	ldr	r3, [r7, #0]
 80128f2:	681a      	ldr	r2, [r3, #0]
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80128fa:	2300      	movs	r3, #0
}
 80128fc:	4618      	mov	r0, r3
 80128fe:	370c      	adds	r7, #12
 8012900:	46bd      	mov	sp, r7
 8012902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012906:	4770      	bx	lr

08012908 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8012908:	b580      	push	{r7, lr}
 801290a:	b082      	sub	sp, #8
 801290c:	af00      	add	r7, sp, #0
 801290e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	f043 0203 	orr.w	r2, r3, #3
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	601a      	str	r2, [r3, #0]
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 801291c:	2002      	movs	r0, #2
 801291e:	f7f4 fe39 	bl	8007594 <HAL_Delay>

  return HAL_OK;
 8012922:	2300      	movs	r3, #0
}
 8012924:	4618      	mov	r0, r3
 8012926:	3708      	adds	r7, #8
 8012928:	46bd      	mov	sp, r7
 801292a:	bd80      	pop	{r7, pc}

0801292c <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 801292c:	b480      	push	{r7}
 801292e:	b083      	sub	sp, #12
 8012930:	af00      	add	r7, sp, #0
 8012932:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	681b      	ldr	r3, [r3, #0]
 8012938:	f003 0303 	and.w	r3, r3, #3
}
 801293c:	4618      	mov	r0, r3
 801293e:	370c      	adds	r7, #12
 8012940:	46bd      	mov	sp, r7
 8012942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012946:	4770      	bx	lr

08012948 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8012948:	b480      	push	{r7}
 801294a:	b085      	sub	sp, #20
 801294c:	af00      	add	r7, sp, #0
 801294e:	6078      	str	r0, [r7, #4]
 8012950:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012952:	2300      	movs	r3, #0
 8012954:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8012956:	683b      	ldr	r3, [r7, #0]
 8012958:	681a      	ldr	r2, [r3, #0]
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801295e:	683b      	ldr	r3, [r7, #0]
 8012960:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8012962:	683b      	ldr	r3, [r7, #0]
 8012964:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8012966:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8012968:	683b      	ldr	r3, [r7, #0]
 801296a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 801296c:	431a      	orrs	r2, r3
                       Command->CPSM);
 801296e:	683b      	ldr	r3, [r7, #0]
 8012970:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8012972:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8012974:	68fa      	ldr	r2, [r7, #12]
 8012976:	4313      	orrs	r3, r2
 8012978:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	68da      	ldr	r2, [r3, #12]
 801297e:	4b06      	ldr	r3, [pc, #24]	; (8012998 <SDMMC_SendCommand+0x50>)
 8012980:	4013      	ands	r3, r2
 8012982:	68fa      	ldr	r2, [r7, #12]
 8012984:	431a      	orrs	r2, r3
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801298a:	2300      	movs	r3, #0
}
 801298c:	4618      	mov	r0, r3
 801298e:	3714      	adds	r7, #20
 8012990:	46bd      	mov	sp, r7
 8012992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012996:	4770      	bx	lr
 8012998:	fffee0c0 	.word	0xfffee0c0

0801299c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 801299c:	b480      	push	{r7}
 801299e:	b083      	sub	sp, #12
 80129a0:	af00      	add	r7, sp, #0
 80129a2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	691b      	ldr	r3, [r3, #16]
 80129a8:	b2db      	uxtb	r3, r3
}
 80129aa:	4618      	mov	r0, r3
 80129ac:	370c      	adds	r7, #12
 80129ae:	46bd      	mov	sp, r7
 80129b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129b4:	4770      	bx	lr

080129b6 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 80129b6:	b480      	push	{r7}
 80129b8:	b085      	sub	sp, #20
 80129ba:	af00      	add	r7, sp, #0
 80129bc:	6078      	str	r0, [r7, #4]
 80129be:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	3314      	adds	r3, #20
 80129c4:	461a      	mov	r2, r3
 80129c6:	683b      	ldr	r3, [r7, #0]
 80129c8:	4413      	add	r3, r2
 80129ca:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 80129cc:	68fb      	ldr	r3, [r7, #12]
 80129ce:	681b      	ldr	r3, [r3, #0]
}
 80129d0:	4618      	mov	r0, r3
 80129d2:	3714      	adds	r7, #20
 80129d4:	46bd      	mov	sp, r7
 80129d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129da:	4770      	bx	lr

080129dc <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 80129dc:	b480      	push	{r7}
 80129de:	b085      	sub	sp, #20
 80129e0:	af00      	add	r7, sp, #0
 80129e2:	6078      	str	r0, [r7, #4]
 80129e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80129e6:	2300      	movs	r3, #0
 80129e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80129ea:	683b      	ldr	r3, [r7, #0]
 80129ec:	681a      	ldr	r2, [r3, #0]
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 80129f2:	683b      	ldr	r3, [r7, #0]
 80129f4:	685a      	ldr	r2, [r3, #4]
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80129fa:	683b      	ldr	r3, [r7, #0]
 80129fc:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80129fe:	683b      	ldr	r3, [r7, #0]
 8012a00:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8012a02:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8012a04:	683b      	ldr	r3, [r7, #0]
 8012a06:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8012a08:	431a      	orrs	r2, r3
                       Data->DPSM);
 8012a0a:	683b      	ldr	r3, [r7, #0]
 8012a0c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8012a0e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8012a10:	68fa      	ldr	r2, [r7, #12]
 8012a12:	4313      	orrs	r3, r2
 8012a14:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012a1a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8012a1e:	68fb      	ldr	r3, [r7, #12]
 8012a20:	431a      	orrs	r2, r3
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8012a26:	2300      	movs	r3, #0

}
 8012a28:	4618      	mov	r0, r3
 8012a2a:	3714      	adds	r7, #20
 8012a2c:	46bd      	mov	sp, r7
 8012a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a32:	4770      	bx	lr

08012a34 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8012a34:	b580      	push	{r7, lr}
 8012a36:	b088      	sub	sp, #32
 8012a38:	af00      	add	r7, sp, #0
 8012a3a:	6078      	str	r0, [r7, #4]
 8012a3c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8012a3e:	683b      	ldr	r3, [r7, #0]
 8012a40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8012a42:	2310      	movs	r3, #16
 8012a44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012a46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012a4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012a4c:	2300      	movs	r3, #0
 8012a4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012a50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012a54:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012a56:	f107 0308 	add.w	r3, r7, #8
 8012a5a:	4619      	mov	r1, r3
 8012a5c:	6878      	ldr	r0, [r7, #4]
 8012a5e:	f7ff ff73 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8012a62:	f241 3288 	movw	r2, #5000	; 0x1388
 8012a66:	2110      	movs	r1, #16
 8012a68:	6878      	ldr	r0, [r7, #4]
 8012a6a:	f000 fa7b 	bl	8012f64 <SDMMC_GetCmdResp1>
 8012a6e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012a70:	69fb      	ldr	r3, [r7, #28]
}
 8012a72:	4618      	mov	r0, r3
 8012a74:	3720      	adds	r7, #32
 8012a76:	46bd      	mov	sp, r7
 8012a78:	bd80      	pop	{r7, pc}

08012a7a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8012a7a:	b580      	push	{r7, lr}
 8012a7c:	b088      	sub	sp, #32
 8012a7e:	af00      	add	r7, sp, #0
 8012a80:	6078      	str	r0, [r7, #4]
 8012a82:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8012a84:	683b      	ldr	r3, [r7, #0]
 8012a86:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8012a88:	2311      	movs	r3, #17
 8012a8a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012a8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012a90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012a92:	2300      	movs	r3, #0
 8012a94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012a96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012a9a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012a9c:	f107 0308 	add.w	r3, r7, #8
 8012aa0:	4619      	mov	r1, r3
 8012aa2:	6878      	ldr	r0, [r7, #4]
 8012aa4:	f7ff ff50 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8012aa8:	f241 3288 	movw	r2, #5000	; 0x1388
 8012aac:	2111      	movs	r1, #17
 8012aae:	6878      	ldr	r0, [r7, #4]
 8012ab0:	f000 fa58 	bl	8012f64 <SDMMC_GetCmdResp1>
 8012ab4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012ab6:	69fb      	ldr	r3, [r7, #28]
}
 8012ab8:	4618      	mov	r0, r3
 8012aba:	3720      	adds	r7, #32
 8012abc:	46bd      	mov	sp, r7
 8012abe:	bd80      	pop	{r7, pc}

08012ac0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8012ac0:	b580      	push	{r7, lr}
 8012ac2:	b088      	sub	sp, #32
 8012ac4:	af00      	add	r7, sp, #0
 8012ac6:	6078      	str	r0, [r7, #4]
 8012ac8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8012aca:	683b      	ldr	r3, [r7, #0]
 8012acc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8012ace:	2312      	movs	r3, #18
 8012ad0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012ad2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012ad6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012ad8:	2300      	movs	r3, #0
 8012ada:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012adc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012ae0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012ae2:	f107 0308 	add.w	r3, r7, #8
 8012ae6:	4619      	mov	r1, r3
 8012ae8:	6878      	ldr	r0, [r7, #4]
 8012aea:	f7ff ff2d 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8012aee:	f241 3288 	movw	r2, #5000	; 0x1388
 8012af2:	2112      	movs	r1, #18
 8012af4:	6878      	ldr	r0, [r7, #4]
 8012af6:	f000 fa35 	bl	8012f64 <SDMMC_GetCmdResp1>
 8012afa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012afc:	69fb      	ldr	r3, [r7, #28]
}
 8012afe:	4618      	mov	r0, r3
 8012b00:	3720      	adds	r7, #32
 8012b02:	46bd      	mov	sp, r7
 8012b04:	bd80      	pop	{r7, pc}

08012b06 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8012b06:	b580      	push	{r7, lr}
 8012b08:	b088      	sub	sp, #32
 8012b0a:	af00      	add	r7, sp, #0
 8012b0c:	6078      	str	r0, [r7, #4]
 8012b0e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8012b10:	683b      	ldr	r3, [r7, #0]
 8012b12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8012b14:	2318      	movs	r3, #24
 8012b16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012b18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012b1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012b1e:	2300      	movs	r3, #0
 8012b20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012b22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012b26:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012b28:	f107 0308 	add.w	r3, r7, #8
 8012b2c:	4619      	mov	r1, r3
 8012b2e:	6878      	ldr	r0, [r7, #4]
 8012b30:	f7ff ff0a 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8012b34:	f241 3288 	movw	r2, #5000	; 0x1388
 8012b38:	2118      	movs	r1, #24
 8012b3a:	6878      	ldr	r0, [r7, #4]
 8012b3c:	f000 fa12 	bl	8012f64 <SDMMC_GetCmdResp1>
 8012b40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012b42:	69fb      	ldr	r3, [r7, #28]
}
 8012b44:	4618      	mov	r0, r3
 8012b46:	3720      	adds	r7, #32
 8012b48:	46bd      	mov	sp, r7
 8012b4a:	bd80      	pop	{r7, pc}

08012b4c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8012b4c:	b580      	push	{r7, lr}
 8012b4e:	b088      	sub	sp, #32
 8012b50:	af00      	add	r7, sp, #0
 8012b52:	6078      	str	r0, [r7, #4]
 8012b54:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8012b56:	683b      	ldr	r3, [r7, #0]
 8012b58:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8012b5a:	2319      	movs	r3, #25
 8012b5c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012b5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012b62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012b64:	2300      	movs	r3, #0
 8012b66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012b68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012b6c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012b6e:	f107 0308 	add.w	r3, r7, #8
 8012b72:	4619      	mov	r1, r3
 8012b74:	6878      	ldr	r0, [r7, #4]
 8012b76:	f7ff fee7 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8012b7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8012b7e:	2119      	movs	r1, #25
 8012b80:	6878      	ldr	r0, [r7, #4]
 8012b82:	f000 f9ef 	bl	8012f64 <SDMMC_GetCmdResp1>
 8012b86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012b88:	69fb      	ldr	r3, [r7, #28]
}
 8012b8a:	4618      	mov	r0, r3
 8012b8c:	3720      	adds	r7, #32
 8012b8e:	46bd      	mov	sp, r7
 8012b90:	bd80      	pop	{r7, pc}
	...

08012b94 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8012b94:	b580      	push	{r7, lr}
 8012b96:	b088      	sub	sp, #32
 8012b98:	af00      	add	r7, sp, #0
 8012b9a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8012b9c:	2300      	movs	r3, #0
 8012b9e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8012ba0:	230c      	movs	r3, #12
 8012ba2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012ba4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012ba8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012baa:	2300      	movs	r3, #0
 8012bac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012bae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012bb2:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	68db      	ldr	r3, [r3, #12]
 8012bb8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	68db      	ldr	r3, [r3, #12]
 8012bc4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012bcc:	f107 0308 	add.w	r3, r7, #8
 8012bd0:	4619      	mov	r1, r3
 8012bd2:	6878      	ldr	r0, [r7, #4]
 8012bd4:	f7ff feb8 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8012bd8:	4a08      	ldr	r2, [pc, #32]	; (8012bfc <SDMMC_CmdStopTransfer+0x68>)
 8012bda:	210c      	movs	r1, #12
 8012bdc:	6878      	ldr	r0, [r7, #4]
 8012bde:	f000 f9c1 	bl	8012f64 <SDMMC_GetCmdResp1>
 8012be2:	61f8      	str	r0, [r7, #28]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	68db      	ldr	r3, [r3, #12]
 8012be8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return errorstate;
 8012bf0:	69fb      	ldr	r3, [r7, #28]
}
 8012bf2:	4618      	mov	r0, r3
 8012bf4:	3720      	adds	r7, #32
 8012bf6:	46bd      	mov	sp, r7
 8012bf8:	bd80      	pop	{r7, pc}
 8012bfa:	bf00      	nop
 8012bfc:	05f5e100 	.word	0x05f5e100

08012c00 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8012c00:	b580      	push	{r7, lr}
 8012c02:	b08a      	sub	sp, #40	; 0x28
 8012c04:	af00      	add	r7, sp, #0
 8012c06:	60f8      	str	r0, [r7, #12]
 8012c08:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8012c0c:	683b      	ldr	r3, [r7, #0]
 8012c0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8012c10:	2307      	movs	r3, #7
 8012c12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012c14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012c18:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012c1a:	2300      	movs	r3, #0
 8012c1c:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012c1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012c22:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012c24:	f107 0310 	add.w	r3, r7, #16
 8012c28:	4619      	mov	r1, r3
 8012c2a:	68f8      	ldr	r0, [r7, #12]
 8012c2c:	f7ff fe8c 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8012c30:	f241 3288 	movw	r2, #5000	; 0x1388
 8012c34:	2107      	movs	r1, #7
 8012c36:	68f8      	ldr	r0, [r7, #12]
 8012c38:	f000 f994 	bl	8012f64 <SDMMC_GetCmdResp1>
 8012c3c:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8012c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012c40:	4618      	mov	r0, r3
 8012c42:	3728      	adds	r7, #40	; 0x28
 8012c44:	46bd      	mov	sp, r7
 8012c46:	bd80      	pop	{r7, pc}

08012c48 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8012c48:	b580      	push	{r7, lr}
 8012c4a:	b088      	sub	sp, #32
 8012c4c:	af00      	add	r7, sp, #0
 8012c4e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8012c50:	2300      	movs	r3, #0
 8012c52:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8012c54:	2300      	movs	r3, #0
 8012c56:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8012c58:	2300      	movs	r3, #0
 8012c5a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012c5c:	2300      	movs	r3, #0
 8012c5e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012c60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012c64:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012c66:	f107 0308 	add.w	r3, r7, #8
 8012c6a:	4619      	mov	r1, r3
 8012c6c:	6878      	ldr	r0, [r7, #4]
 8012c6e:	f7ff fe6b 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8012c72:	6878      	ldr	r0, [r7, #4]
 8012c74:	f000 fbb8 	bl	80133e8 <SDMMC_GetCmdError>
 8012c78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012c7a:	69fb      	ldr	r3, [r7, #28]
}
 8012c7c:	4618      	mov	r0, r3
 8012c7e:	3720      	adds	r7, #32
 8012c80:	46bd      	mov	sp, r7
 8012c82:	bd80      	pop	{r7, pc}

08012c84 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8012c84:	b580      	push	{r7, lr}
 8012c86:	b088      	sub	sp, #32
 8012c88:	af00      	add	r7, sp, #0
 8012c8a:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8012c8c:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8012c90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8012c92:	2308      	movs	r3, #8
 8012c94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012c96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012c9a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012c9c:	2300      	movs	r3, #0
 8012c9e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012ca0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012ca4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012ca6:	f107 0308 	add.w	r3, r7, #8
 8012caa:	4619      	mov	r1, r3
 8012cac:	6878      	ldr	r0, [r7, #4]
 8012cae:	f7ff fe4b 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8012cb2:	6878      	ldr	r0, [r7, #4]
 8012cb4:	f000 fb4a 	bl	801334c <SDMMC_GetCmdResp7>
 8012cb8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012cba:	69fb      	ldr	r3, [r7, #28]
}
 8012cbc:	4618      	mov	r0, r3
 8012cbe:	3720      	adds	r7, #32
 8012cc0:	46bd      	mov	sp, r7
 8012cc2:	bd80      	pop	{r7, pc}

08012cc4 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8012cc4:	b580      	push	{r7, lr}
 8012cc6:	b088      	sub	sp, #32
 8012cc8:	af00      	add	r7, sp, #0
 8012cca:	6078      	str	r0, [r7, #4]
 8012ccc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8012cce:	683b      	ldr	r3, [r7, #0]
 8012cd0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8012cd2:	2337      	movs	r3, #55	; 0x37
 8012cd4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012cd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012cda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012cdc:	2300      	movs	r3, #0
 8012cde:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012ce0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012ce4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012ce6:	f107 0308 	add.w	r3, r7, #8
 8012cea:	4619      	mov	r1, r3
 8012cec:	6878      	ldr	r0, [r7, #4]
 8012cee:	f7ff fe2b 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8012cf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8012cf6:	2137      	movs	r1, #55	; 0x37
 8012cf8:	6878      	ldr	r0, [r7, #4]
 8012cfa:	f000 f933 	bl	8012f64 <SDMMC_GetCmdResp1>
 8012cfe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012d00:	69fb      	ldr	r3, [r7, #28]
}
 8012d02:	4618      	mov	r0, r3
 8012d04:	3720      	adds	r7, #32
 8012d06:	46bd      	mov	sp, r7
 8012d08:	bd80      	pop	{r7, pc}

08012d0a <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8012d0a:	b580      	push	{r7, lr}
 8012d0c:	b088      	sub	sp, #32
 8012d0e:	af00      	add	r7, sp, #0
 8012d10:	6078      	str	r0, [r7, #4]
 8012d12:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
 8012d14:	683b      	ldr	r3, [r7, #0]
 8012d16:	60bb      	str	r3, [r7, #8]
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8012d18:	2329      	movs	r3, #41	; 0x29
 8012d1a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012d1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012d20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012d22:	2300      	movs	r3, #0
 8012d24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012d26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012d2a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012d2c:	f107 0308 	add.w	r3, r7, #8
 8012d30:	4619      	mov	r1, r3
 8012d32:	6878      	ldr	r0, [r7, #4]
 8012d34:	f7ff fe08 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8012d38:	6878      	ldr	r0, [r7, #4]
 8012d3a:	f000 fa4f 	bl	80131dc <SDMMC_GetCmdResp3>
 8012d3e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012d40:	69fb      	ldr	r3, [r7, #28]
}
 8012d42:	4618      	mov	r0, r3
 8012d44:	3720      	adds	r7, #32
 8012d46:	46bd      	mov	sp, r7
 8012d48:	bd80      	pop	{r7, pc}

08012d4a <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8012d4a:	b580      	push	{r7, lr}
 8012d4c:	b088      	sub	sp, #32
 8012d4e:	af00      	add	r7, sp, #0
 8012d50:	6078      	str	r0, [r7, #4]
 8012d52:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8012d54:	683b      	ldr	r3, [r7, #0]
 8012d56:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8012d58:	2306      	movs	r3, #6
 8012d5a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012d5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012d60:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012d62:	2300      	movs	r3, #0
 8012d64:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012d66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012d6a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012d6c:	f107 0308 	add.w	r3, r7, #8
 8012d70:	4619      	mov	r1, r3
 8012d72:	6878      	ldr	r0, [r7, #4]
 8012d74:	f7ff fde8 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8012d78:	f241 3288 	movw	r2, #5000	; 0x1388
 8012d7c:	2106      	movs	r1, #6
 8012d7e:	6878      	ldr	r0, [r7, #4]
 8012d80:	f000 f8f0 	bl	8012f64 <SDMMC_GetCmdResp1>
 8012d84:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012d86:	69fb      	ldr	r3, [r7, #28]
}
 8012d88:	4618      	mov	r0, r3
 8012d8a:	3720      	adds	r7, #32
 8012d8c:	46bd      	mov	sp, r7
 8012d8e:	bd80      	pop	{r7, pc}

08012d90 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8012d90:	b580      	push	{r7, lr}
 8012d92:	b088      	sub	sp, #32
 8012d94:	af00      	add	r7, sp, #0
 8012d96:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8012d98:	2300      	movs	r3, #0
 8012d9a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8012d9c:	2333      	movs	r3, #51	; 0x33
 8012d9e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012da0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012da4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012da6:	2300      	movs	r3, #0
 8012da8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012daa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012dae:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012db0:	f107 0308 	add.w	r3, r7, #8
 8012db4:	4619      	mov	r1, r3
 8012db6:	6878      	ldr	r0, [r7, #4]
 8012db8:	f7ff fdc6 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8012dbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8012dc0:	2133      	movs	r1, #51	; 0x33
 8012dc2:	6878      	ldr	r0, [r7, #4]
 8012dc4:	f000 f8ce 	bl	8012f64 <SDMMC_GetCmdResp1>
 8012dc8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012dca:	69fb      	ldr	r3, [r7, #28]
}
 8012dcc:	4618      	mov	r0, r3
 8012dce:	3720      	adds	r7, #32
 8012dd0:	46bd      	mov	sp, r7
 8012dd2:	bd80      	pop	{r7, pc}

08012dd4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8012dd4:	b580      	push	{r7, lr}
 8012dd6:	b088      	sub	sp, #32
 8012dd8:	af00      	add	r7, sp, #0
 8012dda:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8012ddc:	2300      	movs	r3, #0
 8012dde:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8012de0:	2302      	movs	r3, #2
 8012de2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8012de4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8012de8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012dea:	2300      	movs	r3, #0
 8012dec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012dee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012df2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012df4:	f107 0308 	add.w	r3, r7, #8
 8012df8:	4619      	mov	r1, r3
 8012dfa:	6878      	ldr	r0, [r7, #4]
 8012dfc:	f7ff fda4 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8012e00:	6878      	ldr	r0, [r7, #4]
 8012e02:	f000 f9a1 	bl	8013148 <SDMMC_GetCmdResp2>
 8012e06:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012e08:	69fb      	ldr	r3, [r7, #28]
}
 8012e0a:	4618      	mov	r0, r3
 8012e0c:	3720      	adds	r7, #32
 8012e0e:	46bd      	mov	sp, r7
 8012e10:	bd80      	pop	{r7, pc}

08012e12 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8012e12:	b580      	push	{r7, lr}
 8012e14:	b088      	sub	sp, #32
 8012e16:	af00      	add	r7, sp, #0
 8012e18:	6078      	str	r0, [r7, #4]
 8012e1a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8012e1c:	683b      	ldr	r3, [r7, #0]
 8012e1e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8012e20:	2309      	movs	r3, #9
 8012e22:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8012e24:	f44f 7340 	mov.w	r3, #768	; 0x300
 8012e28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012e2a:	2300      	movs	r3, #0
 8012e2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012e2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012e32:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012e34:	f107 0308 	add.w	r3, r7, #8
 8012e38:	4619      	mov	r1, r3
 8012e3a:	6878      	ldr	r0, [r7, #4]
 8012e3c:	f7ff fd84 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8012e40:	6878      	ldr	r0, [r7, #4]
 8012e42:	f000 f981 	bl	8013148 <SDMMC_GetCmdResp2>
 8012e46:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012e48:	69fb      	ldr	r3, [r7, #28]
}
 8012e4a:	4618      	mov	r0, r3
 8012e4c:	3720      	adds	r7, #32
 8012e4e:	46bd      	mov	sp, r7
 8012e50:	bd80      	pop	{r7, pc}

08012e52 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8012e52:	b580      	push	{r7, lr}
 8012e54:	b088      	sub	sp, #32
 8012e56:	af00      	add	r7, sp, #0
 8012e58:	6078      	str	r0, [r7, #4]
 8012e5a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8012e5c:	2300      	movs	r3, #0
 8012e5e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8012e60:	2303      	movs	r3, #3
 8012e62:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012e64:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012e68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012e6a:	2300      	movs	r3, #0
 8012e6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012e6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012e72:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012e74:	f107 0308 	add.w	r3, r7, #8
 8012e78:	4619      	mov	r1, r3
 8012e7a:	6878      	ldr	r0, [r7, #4]
 8012e7c:	f7ff fd64 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8012e80:	683a      	ldr	r2, [r7, #0]
 8012e82:	2103      	movs	r1, #3
 8012e84:	6878      	ldr	r0, [r7, #4]
 8012e86:	f000 f9e9 	bl	801325c <SDMMC_GetCmdResp6>
 8012e8a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012e8c:	69fb      	ldr	r3, [r7, #28]
}
 8012e8e:	4618      	mov	r0, r3
 8012e90:	3720      	adds	r7, #32
 8012e92:	46bd      	mov	sp, r7
 8012e94:	bd80      	pop	{r7, pc}

08012e96 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8012e96:	b580      	push	{r7, lr}
 8012e98:	b088      	sub	sp, #32
 8012e9a:	af00      	add	r7, sp, #0
 8012e9c:	6078      	str	r0, [r7, #4]
 8012e9e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8012ea0:	683b      	ldr	r3, [r7, #0]
 8012ea2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8012ea4:	230d      	movs	r3, #13
 8012ea6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012ea8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012eac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012eae:	2300      	movs	r3, #0
 8012eb0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012eb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012eb6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012eb8:	f107 0308 	add.w	r3, r7, #8
 8012ebc:	4619      	mov	r1, r3
 8012ebe:	6878      	ldr	r0, [r7, #4]
 8012ec0:	f7ff fd42 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8012ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8012ec8:	210d      	movs	r1, #13
 8012eca:	6878      	ldr	r0, [r7, #4]
 8012ecc:	f000 f84a 	bl	8012f64 <SDMMC_GetCmdResp1>
 8012ed0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012ed2:	69fb      	ldr	r3, [r7, #28]
}
 8012ed4:	4618      	mov	r0, r3
 8012ed6:	3720      	adds	r7, #32
 8012ed8:	46bd      	mov	sp, r7
 8012eda:	bd80      	pop	{r7, pc}

08012edc <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8012edc:	b580      	push	{r7, lr}
 8012ede:	b088      	sub	sp, #32
 8012ee0:	af00      	add	r7, sp, #0
 8012ee2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8012ee4:	2300      	movs	r3, #0
 8012ee6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8012ee8:	230d      	movs	r3, #13
 8012eea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012eec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012ef0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012ef2:	2300      	movs	r3, #0
 8012ef4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012ef6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012efa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012efc:	f107 0308 	add.w	r3, r7, #8
 8012f00:	4619      	mov	r1, r3
 8012f02:	6878      	ldr	r0, [r7, #4]
 8012f04:	f7ff fd20 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8012f08:	f241 3288 	movw	r2, #5000	; 0x1388
 8012f0c:	210d      	movs	r1, #13
 8012f0e:	6878      	ldr	r0, [r7, #4]
 8012f10:	f000 f828 	bl	8012f64 <SDMMC_GetCmdResp1>
 8012f14:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012f16:	69fb      	ldr	r3, [r7, #28]
}
 8012f18:	4618      	mov	r0, r3
 8012f1a:	3720      	adds	r7, #32
 8012f1c:	46bd      	mov	sp, r7
 8012f1e:	bd80      	pop	{r7, pc}

08012f20 <SDMMC_CmdVoltageSwitch>:
  *         condition register (OCR)
  * @param  None
  * @retval HAL status
  */
uint32_t SDMMC_CmdVoltageSwitch(SDMMC_TypeDef *SDMMCx)
{
 8012f20:	b580      	push	{r7, lr}
 8012f22:	b088      	sub	sp, #32
 8012f24:	af00      	add	r7, sp, #0
 8012f26:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0x00000000;
 8012f28:	2300      	movs	r3, #0
 8012f2a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 8012f2c:	230b      	movs	r3, #11
 8012f2e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012f30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012f34:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012f36:	2300      	movs	r3, #0
 8012f38:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012f3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012f3e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012f40:	f107 0308 	add.w	r3, r7, #8
 8012f44:	4619      	mov	r1, r3
 8012f46:	6878      	ldr	r0, [r7, #4]
 8012f48:	f7ff fcfe 	bl	8012948 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 8012f4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8012f50:	210b      	movs	r1, #11
 8012f52:	6878      	ldr	r0, [r7, #4]
 8012f54:	f000 f806 	bl	8012f64 <SDMMC_GetCmdResp1>
 8012f58:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012f5a:	69fb      	ldr	r3, [r7, #28]
}
 8012f5c:	4618      	mov	r0, r3
 8012f5e:	3720      	adds	r7, #32
 8012f60:	46bd      	mov	sp, r7
 8012f62:	bd80      	pop	{r7, pc}

08012f64 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8012f64:	b580      	push	{r7, lr}
 8012f66:	b088      	sub	sp, #32
 8012f68:	af00      	add	r7, sp, #0
 8012f6a:	60f8      	str	r0, [r7, #12]
 8012f6c:	460b      	mov	r3, r1
 8012f6e:	607a      	str	r2, [r7, #4]
 8012f70:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8012f72:	4b70      	ldr	r3, [pc, #448]	; (8013134 <SDMMC_GetCmdResp1+0x1d0>)
 8012f74:	681b      	ldr	r3, [r3, #0]
 8012f76:	4a70      	ldr	r2, [pc, #448]	; (8013138 <SDMMC_GetCmdResp1+0x1d4>)
 8012f78:	fba2 2303 	umull	r2, r3, r2, r3
 8012f7c:	0a5a      	lsrs	r2, r3, #9
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	fb02 f303 	mul.w	r3, r2, r3
 8012f84:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8012f86:	69fb      	ldr	r3, [r7, #28]
 8012f88:	1e5a      	subs	r2, r3, #1
 8012f8a:	61fa      	str	r2, [r7, #28]
 8012f8c:	2b00      	cmp	r3, #0
 8012f8e:	d102      	bne.n	8012f96 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012f90:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012f94:	e0c9      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8012f96:	68fb      	ldr	r3, [r7, #12]
 8012f98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012f9a:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8012f9c:	69ba      	ldr	r2, [r7, #24]
 8012f9e:	4b67      	ldr	r3, [pc, #412]	; (801313c <SDMMC_GetCmdResp1+0x1d8>)
 8012fa0:	4013      	ands	r3, r2
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8012fa2:	2b00      	cmp	r3, #0
 8012fa4:	d0ef      	beq.n	8012f86 <SDMMC_GetCmdResp1+0x22>
 8012fa6:	69bb      	ldr	r3, [r7, #24]
 8012fa8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	d1ea      	bne.n	8012f86 <SDMMC_GetCmdResp1+0x22>
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8012fb0:	68fb      	ldr	r3, [r7, #12]
 8012fb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012fb4:	f003 0304 	and.w	r3, r3, #4
 8012fb8:	2b00      	cmp	r3, #0
 8012fba:	d004      	beq.n	8012fc6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8012fbc:	68fb      	ldr	r3, [r7, #12]
 8012fbe:	2204      	movs	r2, #4
 8012fc0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8012fc2:	2304      	movs	r3, #4
 8012fc4:	e0b1      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8012fc6:	68fb      	ldr	r3, [r7, #12]
 8012fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012fca:	f003 0301 	and.w	r3, r3, #1
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d004      	beq.n	8012fdc <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8012fd2:	68fb      	ldr	r3, [r7, #12]
 8012fd4:	2201      	movs	r2, #1
 8012fd6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012fd8:	2301      	movs	r3, #1
 8012fda:	e0a6      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012fdc:	68fb      	ldr	r3, [r7, #12]
 8012fde:	4a58      	ldr	r2, [pc, #352]	; (8013140 <SDMMC_GetCmdResp1+0x1dc>)
 8012fe0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8012fe2:	68f8      	ldr	r0, [r7, #12]
 8012fe4:	f7ff fcda 	bl	801299c <SDMMC_GetCommandResponse>
 8012fe8:	4603      	mov	r3, r0
 8012fea:	461a      	mov	r2, r3
 8012fec:	7afb      	ldrb	r3, [r7, #11]
 8012fee:	4293      	cmp	r3, r2
 8012ff0:	d001      	beq.n	8012ff6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012ff2:	2301      	movs	r3, #1
 8012ff4:	e099      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8012ff6:	2100      	movs	r1, #0
 8012ff8:	68f8      	ldr	r0, [r7, #12]
 8012ffa:	f7ff fcdc 	bl	80129b6 <SDMMC_GetResponse>
 8012ffe:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8013000:	697a      	ldr	r2, [r7, #20]
 8013002:	4b50      	ldr	r3, [pc, #320]	; (8013144 <SDMMC_GetCmdResp1+0x1e0>)
 8013004:	4013      	ands	r3, r2
 8013006:	2b00      	cmp	r3, #0
 8013008:	d101      	bne.n	801300e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 801300a:	2300      	movs	r3, #0
 801300c:	e08d      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 801300e:	697b      	ldr	r3, [r7, #20]
 8013010:	2b00      	cmp	r3, #0
 8013012:	da02      	bge.n	801301a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8013014:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8013018:	e087      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 801301a:	697b      	ldr	r3, [r7, #20]
 801301c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8013020:	2b00      	cmp	r3, #0
 8013022:	d001      	beq.n	8013028 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8013024:	2340      	movs	r3, #64	; 0x40
 8013026:	e080      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8013028:	697b      	ldr	r3, [r7, #20]
 801302a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801302e:	2b00      	cmp	r3, #0
 8013030:	d001      	beq.n	8013036 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8013032:	2380      	movs	r3, #128	; 0x80
 8013034:	e079      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8013036:	697b      	ldr	r3, [r7, #20]
 8013038:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801303c:	2b00      	cmp	r3, #0
 801303e:	d002      	beq.n	8013046 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8013040:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013044:	e071      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8013046:	697b      	ldr	r3, [r7, #20]
 8013048:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801304c:	2b00      	cmp	r3, #0
 801304e:	d002      	beq.n	8013056 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8013050:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013054:	e069      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8013056:	697b      	ldr	r3, [r7, #20]
 8013058:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801305c:	2b00      	cmp	r3, #0
 801305e:	d002      	beq.n	8013066 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8013060:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013064:	e061      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8013066:	697b      	ldr	r3, [r7, #20]
 8013068:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801306c:	2b00      	cmp	r3, #0
 801306e:	d002      	beq.n	8013076 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8013070:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013074:	e059      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8013076:	697b      	ldr	r3, [r7, #20]
 8013078:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801307c:	2b00      	cmp	r3, #0
 801307e:	d002      	beq.n	8013086 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8013080:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013084:	e051      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8013086:	697b      	ldr	r3, [r7, #20]
 8013088:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801308c:	2b00      	cmp	r3, #0
 801308e:	d002      	beq.n	8013096 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8013090:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8013094:	e049      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8013096:	697b      	ldr	r3, [r7, #20]
 8013098:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801309c:	2b00      	cmp	r3, #0
 801309e:	d002      	beq.n	80130a6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80130a0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80130a4:	e041      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80130a6:	697b      	ldr	r3, [r7, #20]
 80130a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	d002      	beq.n	80130b6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80130b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80130b4:	e039      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80130b6:	697b      	ldr	r3, [r7, #20]
 80130b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80130bc:	2b00      	cmp	r3, #0
 80130be:	d002      	beq.n	80130c6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80130c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80130c4:	e031      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80130c6:	697b      	ldr	r3, [r7, #20]
 80130c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80130cc:	2b00      	cmp	r3, #0
 80130ce:	d002      	beq.n	80130d6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80130d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80130d4:	e029      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80130d6:	697b      	ldr	r3, [r7, #20]
 80130d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d002      	beq.n	80130e6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80130e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80130e4:	e021      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80130e6:	697b      	ldr	r3, [r7, #20]
 80130e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80130ec:	2b00      	cmp	r3, #0
 80130ee:	d002      	beq.n	80130f6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80130f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80130f4:	e019      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80130f6:	697b      	ldr	r3, [r7, #20]
 80130f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	d002      	beq.n	8013106 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8013100:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8013104:	e011      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8013106:	697b      	ldr	r3, [r7, #20]
 8013108:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801310c:	2b00      	cmp	r3, #0
 801310e:	d002      	beq.n	8013116 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8013110:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8013114:	e009      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8013116:	697b      	ldr	r3, [r7, #20]
 8013118:	f003 0308 	and.w	r3, r3, #8
 801311c:	2b00      	cmp	r3, #0
 801311e:	d002      	beq.n	8013126 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8013120:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8013124:	e001      	b.n	801312a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8013126:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 801312a:	4618      	mov	r0, r3
 801312c:	3720      	adds	r7, #32
 801312e:	46bd      	mov	sp, r7
 8013130:	bd80      	pop	{r7, pc}
 8013132:	bf00      	nop
 8013134:	20000004 	.word	0x20000004
 8013138:	10624dd3 	.word	0x10624dd3
 801313c:	00200045 	.word	0x00200045
 8013140:	002000c5 	.word	0x002000c5
 8013144:	fdffe008 	.word	0xfdffe008

08013148 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8013148:	b480      	push	{r7}
 801314a:	b085      	sub	sp, #20
 801314c:	af00      	add	r7, sp, #0
 801314e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8013150:	4b1f      	ldr	r3, [pc, #124]	; (80131d0 <SDMMC_GetCmdResp2+0x88>)
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	4a1f      	ldr	r2, [pc, #124]	; (80131d4 <SDMMC_GetCmdResp2+0x8c>)
 8013156:	fba2 2303 	umull	r2, r3, r2, r3
 801315a:	0a5b      	lsrs	r3, r3, #9
 801315c:	f241 3288 	movw	r2, #5000	; 0x1388
 8013160:	fb02 f303 	mul.w	r3, r2, r3
 8013164:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013166:	68fb      	ldr	r3, [r7, #12]
 8013168:	1e5a      	subs	r2, r3, #1
 801316a:	60fa      	str	r2, [r7, #12]
 801316c:	2b00      	cmp	r3, #0
 801316e:	d102      	bne.n	8013176 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013170:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013174:	e026      	b.n	80131c4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8013176:	687b      	ldr	r3, [r7, #4]
 8013178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801317a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801317c:	68bb      	ldr	r3, [r7, #8]
 801317e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8013182:	2b00      	cmp	r3, #0
 8013184:	d0ef      	beq.n	8013166 <SDMMC_GetCmdResp2+0x1e>
 8013186:	68bb      	ldr	r3, [r7, #8]
 8013188:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801318c:	2b00      	cmp	r3, #0
 801318e:	d1ea      	bne.n	8013166 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013194:	f003 0304 	and.w	r3, r3, #4
 8013198:	2b00      	cmp	r3, #0
 801319a:	d004      	beq.n	80131a6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	2204      	movs	r2, #4
 80131a0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80131a2:	2304      	movs	r3, #4
 80131a4:	e00e      	b.n	80131c4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80131aa:	f003 0301 	and.w	r3, r3, #1
 80131ae:	2b00      	cmp	r3, #0
 80131b0:	d004      	beq.n	80131bc <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80131b2:	687b      	ldr	r3, [r7, #4]
 80131b4:	2201      	movs	r2, #1
 80131b6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80131b8:	2301      	movs	r3, #1
 80131ba:	e003      	b.n	80131c4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	4a06      	ldr	r2, [pc, #24]	; (80131d8 <SDMMC_GetCmdResp2+0x90>)
 80131c0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80131c2:	2300      	movs	r3, #0
}
 80131c4:	4618      	mov	r0, r3
 80131c6:	3714      	adds	r7, #20
 80131c8:	46bd      	mov	sp, r7
 80131ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ce:	4770      	bx	lr
 80131d0:	20000004 	.word	0x20000004
 80131d4:	10624dd3 	.word	0x10624dd3
 80131d8:	002000c5 	.word	0x002000c5

080131dc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80131dc:	b480      	push	{r7}
 80131de:	b085      	sub	sp, #20
 80131e0:	af00      	add	r7, sp, #0
 80131e2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80131e4:	4b1a      	ldr	r3, [pc, #104]	; (8013250 <SDMMC_GetCmdResp3+0x74>)
 80131e6:	681b      	ldr	r3, [r3, #0]
 80131e8:	4a1a      	ldr	r2, [pc, #104]	; (8013254 <SDMMC_GetCmdResp3+0x78>)
 80131ea:	fba2 2303 	umull	r2, r3, r2, r3
 80131ee:	0a5b      	lsrs	r3, r3, #9
 80131f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80131f4:	fb02 f303 	mul.w	r3, r2, r3
 80131f8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80131fa:	68fb      	ldr	r3, [r7, #12]
 80131fc:	1e5a      	subs	r2, r3, #1
 80131fe:	60fa      	str	r2, [r7, #12]
 8013200:	2b00      	cmp	r3, #0
 8013202:	d102      	bne.n	801320a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013204:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013208:	e01b      	b.n	8013242 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 801320a:	687b      	ldr	r3, [r7, #4]
 801320c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801320e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013210:	68bb      	ldr	r3, [r7, #8]
 8013212:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8013216:	2b00      	cmp	r3, #0
 8013218:	d0ef      	beq.n	80131fa <SDMMC_GetCmdResp3+0x1e>
 801321a:	68bb      	ldr	r3, [r7, #8]
 801321c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013220:	2b00      	cmp	r3, #0
 8013222:	d1ea      	bne.n	80131fa <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013228:	f003 0304 	and.w	r3, r3, #4
 801322c:	2b00      	cmp	r3, #0
 801322e:	d004      	beq.n	801323a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	2204      	movs	r2, #4
 8013234:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013236:	2304      	movs	r3, #4
 8013238:	e003      	b.n	8013242 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	4a06      	ldr	r2, [pc, #24]	; (8013258 <SDMMC_GetCmdResp3+0x7c>)
 801323e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8013240:	2300      	movs	r3, #0
}
 8013242:	4618      	mov	r0, r3
 8013244:	3714      	adds	r7, #20
 8013246:	46bd      	mov	sp, r7
 8013248:	f85d 7b04 	ldr.w	r7, [sp], #4
 801324c:	4770      	bx	lr
 801324e:	bf00      	nop
 8013250:	20000004 	.word	0x20000004
 8013254:	10624dd3 	.word	0x10624dd3
 8013258:	002000c5 	.word	0x002000c5

0801325c <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 801325c:	b580      	push	{r7, lr}
 801325e:	b088      	sub	sp, #32
 8013260:	af00      	add	r7, sp, #0
 8013262:	60f8      	str	r0, [r7, #12]
 8013264:	460b      	mov	r3, r1
 8013266:	607a      	str	r2, [r7, #4]
 8013268:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801326a:	4b35      	ldr	r3, [pc, #212]	; (8013340 <SDMMC_GetCmdResp6+0xe4>)
 801326c:	681b      	ldr	r3, [r3, #0]
 801326e:	4a35      	ldr	r2, [pc, #212]	; (8013344 <SDMMC_GetCmdResp6+0xe8>)
 8013270:	fba2 2303 	umull	r2, r3, r2, r3
 8013274:	0a5b      	lsrs	r3, r3, #9
 8013276:	f241 3288 	movw	r2, #5000	; 0x1388
 801327a:	fb02 f303 	mul.w	r3, r2, r3
 801327e:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8013280:	69fb      	ldr	r3, [r7, #28]
 8013282:	1e5a      	subs	r2, r3, #1
 8013284:	61fa      	str	r2, [r7, #28]
 8013286:	2b00      	cmp	r3, #0
 8013288:	d102      	bne.n	8013290 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 801328a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801328e:	e052      	b.n	8013336 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8013290:	68fb      	ldr	r3, [r7, #12]
 8013292:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013294:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013296:	69bb      	ldr	r3, [r7, #24]
 8013298:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801329c:	2b00      	cmp	r3, #0
 801329e:	d0ef      	beq.n	8013280 <SDMMC_GetCmdResp6+0x24>
 80132a0:	69bb      	ldr	r3, [r7, #24]
 80132a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d1ea      	bne.n	8013280 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80132aa:	68fb      	ldr	r3, [r7, #12]
 80132ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80132ae:	f003 0304 	and.w	r3, r3, #4
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	d004      	beq.n	80132c0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	2204      	movs	r2, #4
 80132ba:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80132bc:	2304      	movs	r3, #4
 80132be:	e03a      	b.n	8013336 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80132c0:	68fb      	ldr	r3, [r7, #12]
 80132c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80132c4:	f003 0301 	and.w	r3, r3, #1
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d004      	beq.n	80132d6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80132cc:	68fb      	ldr	r3, [r7, #12]
 80132ce:	2201      	movs	r2, #1
 80132d0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80132d2:	2301      	movs	r3, #1
 80132d4:	e02f      	b.n	8013336 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80132d6:	68f8      	ldr	r0, [r7, #12]
 80132d8:	f7ff fb60 	bl	801299c <SDMMC_GetCommandResponse>
 80132dc:	4603      	mov	r3, r0
 80132de:	461a      	mov	r2, r3
 80132e0:	7afb      	ldrb	r3, [r7, #11]
 80132e2:	4293      	cmp	r3, r2
 80132e4:	d001      	beq.n	80132ea <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80132e6:	2301      	movs	r3, #1
 80132e8:	e025      	b.n	8013336 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80132ea:	68fb      	ldr	r3, [r7, #12]
 80132ec:	4a16      	ldr	r2, [pc, #88]	; (8013348 <SDMMC_GetCmdResp6+0xec>)
 80132ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80132f0:	2100      	movs	r1, #0
 80132f2:	68f8      	ldr	r0, [r7, #12]
 80132f4:	f7ff fb5f 	bl	80129b6 <SDMMC_GetResponse>
 80132f8:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80132fa:	697b      	ldr	r3, [r7, #20]
 80132fc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8013300:	2b00      	cmp	r3, #0
 8013302:	d106      	bne.n	8013312 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8013304:	697b      	ldr	r3, [r7, #20]
 8013306:	0c1b      	lsrs	r3, r3, #16
 8013308:	b29a      	uxth	r2, r3
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 801330e:	2300      	movs	r3, #0
 8013310:	e011      	b.n	8013336 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8013312:	697b      	ldr	r3, [r7, #20]
 8013314:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8013318:	2b00      	cmp	r3, #0
 801331a:	d002      	beq.n	8013322 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 801331c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8013320:	e009      	b.n	8013336 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8013322:	697b      	ldr	r3, [r7, #20]
 8013324:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8013328:	2b00      	cmp	r3, #0
 801332a:	d002      	beq.n	8013332 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 801332c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013330:	e001      	b.n	8013336 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8013332:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8013336:	4618      	mov	r0, r3
 8013338:	3720      	adds	r7, #32
 801333a:	46bd      	mov	sp, r7
 801333c:	bd80      	pop	{r7, pc}
 801333e:	bf00      	nop
 8013340:	20000004 	.word	0x20000004
 8013344:	10624dd3 	.word	0x10624dd3
 8013348:	002000c5 	.word	0x002000c5

0801334c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 801334c:	b480      	push	{r7}
 801334e:	b085      	sub	sp, #20
 8013350:	af00      	add	r7, sp, #0
 8013352:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8013354:	4b22      	ldr	r3, [pc, #136]	; (80133e0 <SDMMC_GetCmdResp7+0x94>)
 8013356:	681b      	ldr	r3, [r3, #0]
 8013358:	4a22      	ldr	r2, [pc, #136]	; (80133e4 <SDMMC_GetCmdResp7+0x98>)
 801335a:	fba2 2303 	umull	r2, r3, r2, r3
 801335e:	0a5b      	lsrs	r3, r3, #9
 8013360:	f241 3288 	movw	r2, #5000	; 0x1388
 8013364:	fb02 f303 	mul.w	r3, r2, r3
 8013368:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801336a:	68fb      	ldr	r3, [r7, #12]
 801336c:	1e5a      	subs	r2, r3, #1
 801336e:	60fa      	str	r2, [r7, #12]
 8013370:	2b00      	cmp	r3, #0
 8013372:	d102      	bne.n	801337a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013374:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013378:	e02c      	b.n	80133d4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801337e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013380:	68bb      	ldr	r3, [r7, #8]
 8013382:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8013386:	2b00      	cmp	r3, #0
 8013388:	d0ef      	beq.n	801336a <SDMMC_GetCmdResp7+0x1e>
 801338a:	68bb      	ldr	r3, [r7, #8]
 801338c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013390:	2b00      	cmp	r3, #0
 8013392:	d1ea      	bne.n	801336a <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013398:	f003 0304 	and.w	r3, r3, #4
 801339c:	2b00      	cmp	r3, #0
 801339e:	d004      	beq.n	80133aa <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	2204      	movs	r2, #4
 80133a4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80133a6:	2304      	movs	r3, #4
 80133a8:	e014      	b.n	80133d4 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80133ae:	f003 0301 	and.w	r3, r3, #1
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d004      	beq.n	80133c0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	2201      	movs	r2, #1
 80133ba:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80133bc:	2301      	movs	r3, #1
 80133be:	e009      	b.n	80133d4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80133c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	d002      	beq.n	80133d2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	2240      	movs	r2, #64	; 0x40
 80133d0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80133d2:	2300      	movs	r3, #0

}
 80133d4:	4618      	mov	r0, r3
 80133d6:	3714      	adds	r7, #20
 80133d8:	46bd      	mov	sp, r7
 80133da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133de:	4770      	bx	lr
 80133e0:	20000004 	.word	0x20000004
 80133e4:	10624dd3 	.word	0x10624dd3

080133e8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80133e8:	b480      	push	{r7}
 80133ea:	b085      	sub	sp, #20
 80133ec:	af00      	add	r7, sp, #0
 80133ee:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80133f0:	4b11      	ldr	r3, [pc, #68]	; (8013438 <SDMMC_GetCmdError+0x50>)
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	4a11      	ldr	r2, [pc, #68]	; (801343c <SDMMC_GetCmdError+0x54>)
 80133f6:	fba2 2303 	umull	r2, r3, r2, r3
 80133fa:	0a5b      	lsrs	r3, r3, #9
 80133fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8013400:	fb02 f303 	mul.w	r3, r2, r3
 8013404:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013406:	68fb      	ldr	r3, [r7, #12]
 8013408:	1e5a      	subs	r2, r3, #1
 801340a:	60fa      	str	r2, [r7, #12]
 801340c:	2b00      	cmp	r3, #0
 801340e:	d102      	bne.n	8013416 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013410:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013414:	e009      	b.n	801342a <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801341a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801341e:	2b00      	cmp	r3, #0
 8013420:	d0f1      	beq.n	8013406 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	4a06      	ldr	r2, [pc, #24]	; (8013440 <SDMMC_GetCmdError+0x58>)
 8013426:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 8013428:	2300      	movs	r3, #0
}
 801342a:	4618      	mov	r0, r3
 801342c:	3714      	adds	r7, #20
 801342e:	46bd      	mov	sp, r7
 8013430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013434:	4770      	bx	lr
 8013436:	bf00      	nop
 8013438:	20000004 	.word	0x20000004
 801343c:	10624dd3 	.word	0x10624dd3
 8013440:	002000c5 	.word	0x002000c5

08013444 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013444:	b084      	sub	sp, #16
 8013446:	b580      	push	{r7, lr}
 8013448:	b084      	sub	sp, #16
 801344a:	af00      	add	r7, sp, #0
 801344c:	6078      	str	r0, [r7, #4]
 801344e:	f107 001c 	add.w	r0, r7, #28
 8013452:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	68db      	ldr	r3, [r3, #12]
 801345a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8013462:	6878      	ldr	r0, [r7, #4]
 8013464:	f001 fa1c 	bl	80148a0 <USB_CoreReset>
 8013468:	4603      	mov	r3, r0
 801346a:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 801346c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801346e:	2b00      	cmp	r3, #0
 8013470:	d106      	bne.n	8013480 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013476:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	639a      	str	r2, [r3, #56]	; 0x38
 801347e:	e005      	b.n	801348c <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013484:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 801348c:	7bfb      	ldrb	r3, [r7, #15]
}
 801348e:	4618      	mov	r0, r3
 8013490:	3710      	adds	r7, #16
 8013492:	46bd      	mov	sp, r7
 8013494:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013498:	b004      	add	sp, #16
 801349a:	4770      	bx	lr

0801349c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 801349c:	b480      	push	{r7}
 801349e:	b087      	sub	sp, #28
 80134a0:	af00      	add	r7, sp, #0
 80134a2:	60f8      	str	r0, [r7, #12]
 80134a4:	60b9      	str	r1, [r7, #8]
 80134a6:	4613      	mov	r3, r2
 80134a8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80134aa:	79fb      	ldrb	r3, [r7, #7]
 80134ac:	2b02      	cmp	r3, #2
 80134ae:	d165      	bne.n	801357c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80134b0:	68bb      	ldr	r3, [r7, #8]
 80134b2:	4a3e      	ldr	r2, [pc, #248]	; (80135ac <USB_SetTurnaroundTime+0x110>)
 80134b4:	4293      	cmp	r3, r2
 80134b6:	d906      	bls.n	80134c6 <USB_SetTurnaroundTime+0x2a>
 80134b8:	68bb      	ldr	r3, [r7, #8]
 80134ba:	4a3d      	ldr	r2, [pc, #244]	; (80135b0 <USB_SetTurnaroundTime+0x114>)
 80134bc:	4293      	cmp	r3, r2
 80134be:	d202      	bcs.n	80134c6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80134c0:	230f      	movs	r3, #15
 80134c2:	617b      	str	r3, [r7, #20]
 80134c4:	e05c      	b.n	8013580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80134c6:	68bb      	ldr	r3, [r7, #8]
 80134c8:	4a39      	ldr	r2, [pc, #228]	; (80135b0 <USB_SetTurnaroundTime+0x114>)
 80134ca:	4293      	cmp	r3, r2
 80134cc:	d306      	bcc.n	80134dc <USB_SetTurnaroundTime+0x40>
 80134ce:	68bb      	ldr	r3, [r7, #8]
 80134d0:	4a38      	ldr	r2, [pc, #224]	; (80135b4 <USB_SetTurnaroundTime+0x118>)
 80134d2:	4293      	cmp	r3, r2
 80134d4:	d202      	bcs.n	80134dc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80134d6:	230e      	movs	r3, #14
 80134d8:	617b      	str	r3, [r7, #20]
 80134da:	e051      	b.n	8013580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80134dc:	68bb      	ldr	r3, [r7, #8]
 80134de:	4a35      	ldr	r2, [pc, #212]	; (80135b4 <USB_SetTurnaroundTime+0x118>)
 80134e0:	4293      	cmp	r3, r2
 80134e2:	d306      	bcc.n	80134f2 <USB_SetTurnaroundTime+0x56>
 80134e4:	68bb      	ldr	r3, [r7, #8]
 80134e6:	4a34      	ldr	r2, [pc, #208]	; (80135b8 <USB_SetTurnaroundTime+0x11c>)
 80134e8:	4293      	cmp	r3, r2
 80134ea:	d202      	bcs.n	80134f2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80134ec:	230d      	movs	r3, #13
 80134ee:	617b      	str	r3, [r7, #20]
 80134f0:	e046      	b.n	8013580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80134f2:	68bb      	ldr	r3, [r7, #8]
 80134f4:	4a30      	ldr	r2, [pc, #192]	; (80135b8 <USB_SetTurnaroundTime+0x11c>)
 80134f6:	4293      	cmp	r3, r2
 80134f8:	d306      	bcc.n	8013508 <USB_SetTurnaroundTime+0x6c>
 80134fa:	68bb      	ldr	r3, [r7, #8]
 80134fc:	4a2f      	ldr	r2, [pc, #188]	; (80135bc <USB_SetTurnaroundTime+0x120>)
 80134fe:	4293      	cmp	r3, r2
 8013500:	d802      	bhi.n	8013508 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8013502:	230c      	movs	r3, #12
 8013504:	617b      	str	r3, [r7, #20]
 8013506:	e03b      	b.n	8013580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8013508:	68bb      	ldr	r3, [r7, #8]
 801350a:	4a2c      	ldr	r2, [pc, #176]	; (80135bc <USB_SetTurnaroundTime+0x120>)
 801350c:	4293      	cmp	r3, r2
 801350e:	d906      	bls.n	801351e <USB_SetTurnaroundTime+0x82>
 8013510:	68bb      	ldr	r3, [r7, #8]
 8013512:	4a2b      	ldr	r2, [pc, #172]	; (80135c0 <USB_SetTurnaroundTime+0x124>)
 8013514:	4293      	cmp	r3, r2
 8013516:	d802      	bhi.n	801351e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8013518:	230b      	movs	r3, #11
 801351a:	617b      	str	r3, [r7, #20]
 801351c:	e030      	b.n	8013580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 801351e:	68bb      	ldr	r3, [r7, #8]
 8013520:	4a27      	ldr	r2, [pc, #156]	; (80135c0 <USB_SetTurnaroundTime+0x124>)
 8013522:	4293      	cmp	r3, r2
 8013524:	d906      	bls.n	8013534 <USB_SetTurnaroundTime+0x98>
 8013526:	68bb      	ldr	r3, [r7, #8]
 8013528:	4a26      	ldr	r2, [pc, #152]	; (80135c4 <USB_SetTurnaroundTime+0x128>)
 801352a:	4293      	cmp	r3, r2
 801352c:	d802      	bhi.n	8013534 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 801352e:	230a      	movs	r3, #10
 8013530:	617b      	str	r3, [r7, #20]
 8013532:	e025      	b.n	8013580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8013534:	68bb      	ldr	r3, [r7, #8]
 8013536:	4a23      	ldr	r2, [pc, #140]	; (80135c4 <USB_SetTurnaroundTime+0x128>)
 8013538:	4293      	cmp	r3, r2
 801353a:	d906      	bls.n	801354a <USB_SetTurnaroundTime+0xae>
 801353c:	68bb      	ldr	r3, [r7, #8]
 801353e:	4a22      	ldr	r2, [pc, #136]	; (80135c8 <USB_SetTurnaroundTime+0x12c>)
 8013540:	4293      	cmp	r3, r2
 8013542:	d202      	bcs.n	801354a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8013544:	2309      	movs	r3, #9
 8013546:	617b      	str	r3, [r7, #20]
 8013548:	e01a      	b.n	8013580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 801354a:	68bb      	ldr	r3, [r7, #8]
 801354c:	4a1e      	ldr	r2, [pc, #120]	; (80135c8 <USB_SetTurnaroundTime+0x12c>)
 801354e:	4293      	cmp	r3, r2
 8013550:	d306      	bcc.n	8013560 <USB_SetTurnaroundTime+0xc4>
 8013552:	68bb      	ldr	r3, [r7, #8]
 8013554:	4a1d      	ldr	r2, [pc, #116]	; (80135cc <USB_SetTurnaroundTime+0x130>)
 8013556:	4293      	cmp	r3, r2
 8013558:	d802      	bhi.n	8013560 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 801355a:	2308      	movs	r3, #8
 801355c:	617b      	str	r3, [r7, #20]
 801355e:	e00f      	b.n	8013580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8013560:	68bb      	ldr	r3, [r7, #8]
 8013562:	4a1a      	ldr	r2, [pc, #104]	; (80135cc <USB_SetTurnaroundTime+0x130>)
 8013564:	4293      	cmp	r3, r2
 8013566:	d906      	bls.n	8013576 <USB_SetTurnaroundTime+0xda>
 8013568:	68bb      	ldr	r3, [r7, #8]
 801356a:	4a19      	ldr	r2, [pc, #100]	; (80135d0 <USB_SetTurnaroundTime+0x134>)
 801356c:	4293      	cmp	r3, r2
 801356e:	d202      	bcs.n	8013576 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8013570:	2307      	movs	r3, #7
 8013572:	617b      	str	r3, [r7, #20]
 8013574:	e004      	b.n	8013580 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8013576:	2306      	movs	r3, #6
 8013578:	617b      	str	r3, [r7, #20]
 801357a:	e001      	b.n	8013580 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 801357c:	2309      	movs	r3, #9
 801357e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8013580:	68fb      	ldr	r3, [r7, #12]
 8013582:	68db      	ldr	r3, [r3, #12]
 8013584:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8013588:	68fb      	ldr	r3, [r7, #12]
 801358a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	68da      	ldr	r2, [r3, #12]
 8013590:	697b      	ldr	r3, [r7, #20]
 8013592:	029b      	lsls	r3, r3, #10
 8013594:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8013598:	431a      	orrs	r2, r3
 801359a:	68fb      	ldr	r3, [r7, #12]
 801359c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801359e:	2300      	movs	r3, #0
}
 80135a0:	4618      	mov	r0, r3
 80135a2:	371c      	adds	r7, #28
 80135a4:	46bd      	mov	sp, r7
 80135a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135aa:	4770      	bx	lr
 80135ac:	00d8acbf 	.word	0x00d8acbf
 80135b0:	00e4e1c0 	.word	0x00e4e1c0
 80135b4:	00f42400 	.word	0x00f42400
 80135b8:	01067380 	.word	0x01067380
 80135bc:	011a499f 	.word	0x011a499f
 80135c0:	01312cff 	.word	0x01312cff
 80135c4:	014ca43f 	.word	0x014ca43f
 80135c8:	016e3600 	.word	0x016e3600
 80135cc:	01a6ab1f 	.word	0x01a6ab1f
 80135d0:	01e84800 	.word	0x01e84800

080135d4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80135d4:	b480      	push	{r7}
 80135d6:	b083      	sub	sp, #12
 80135d8:	af00      	add	r7, sp, #0
 80135da:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	689b      	ldr	r3, [r3, #8]
 80135e0:	f043 0201 	orr.w	r2, r3, #1
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80135e8:	2300      	movs	r3, #0
}
 80135ea:	4618      	mov	r0, r3
 80135ec:	370c      	adds	r7, #12
 80135ee:	46bd      	mov	sp, r7
 80135f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135f4:	4770      	bx	lr

080135f6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80135f6:	b480      	push	{r7}
 80135f8:	b083      	sub	sp, #12
 80135fa:	af00      	add	r7, sp, #0
 80135fc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	689b      	ldr	r3, [r3, #8]
 8013602:	f023 0201 	bic.w	r2, r3, #1
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801360a:	2300      	movs	r3, #0
}
 801360c:	4618      	mov	r0, r3
 801360e:	370c      	adds	r7, #12
 8013610:	46bd      	mov	sp, r7
 8013612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013616:	4770      	bx	lr

08013618 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8013618:	b580      	push	{r7, lr}
 801361a:	b084      	sub	sp, #16
 801361c:	af00      	add	r7, sp, #0
 801361e:	6078      	str	r0, [r7, #4]
 8013620:	460b      	mov	r3, r1
 8013622:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8013624:	2300      	movs	r3, #0
 8013626:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	68db      	ldr	r3, [r3, #12]
 801362c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8013630:	687b      	ldr	r3, [r7, #4]
 8013632:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8013634:	78fb      	ldrb	r3, [r7, #3]
 8013636:	2b01      	cmp	r3, #1
 8013638:	d115      	bne.n	8013666 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	68db      	ldr	r3, [r3, #12]
 801363e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8013646:	2001      	movs	r0, #1
 8013648:	f7f3 ffa4 	bl	8007594 <HAL_Delay>
      ms++;
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	3301      	adds	r3, #1
 8013650:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8013652:	6878      	ldr	r0, [r7, #4]
 8013654:	f001 f8ab 	bl	80147ae <USB_GetMode>
 8013658:	4603      	mov	r3, r0
 801365a:	2b01      	cmp	r3, #1
 801365c:	d01e      	beq.n	801369c <USB_SetCurrentMode+0x84>
 801365e:	68fb      	ldr	r3, [r7, #12]
 8013660:	2b31      	cmp	r3, #49	; 0x31
 8013662:	d9f0      	bls.n	8013646 <USB_SetCurrentMode+0x2e>
 8013664:	e01a      	b.n	801369c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8013666:	78fb      	ldrb	r3, [r7, #3]
 8013668:	2b00      	cmp	r3, #0
 801366a:	d115      	bne.n	8013698 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 801366c:	687b      	ldr	r3, [r7, #4]
 801366e:	68db      	ldr	r3, [r3, #12]
 8013670:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8013678:	2001      	movs	r0, #1
 801367a:	f7f3 ff8b 	bl	8007594 <HAL_Delay>
      ms++;
 801367e:	68fb      	ldr	r3, [r7, #12]
 8013680:	3301      	adds	r3, #1
 8013682:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8013684:	6878      	ldr	r0, [r7, #4]
 8013686:	f001 f892 	bl	80147ae <USB_GetMode>
 801368a:	4603      	mov	r3, r0
 801368c:	2b00      	cmp	r3, #0
 801368e:	d005      	beq.n	801369c <USB_SetCurrentMode+0x84>
 8013690:	68fb      	ldr	r3, [r7, #12]
 8013692:	2b31      	cmp	r3, #49	; 0x31
 8013694:	d9f0      	bls.n	8013678 <USB_SetCurrentMode+0x60>
 8013696:	e001      	b.n	801369c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8013698:	2301      	movs	r3, #1
 801369a:	e005      	b.n	80136a8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 801369c:	68fb      	ldr	r3, [r7, #12]
 801369e:	2b32      	cmp	r3, #50	; 0x32
 80136a0:	d101      	bne.n	80136a6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80136a2:	2301      	movs	r3, #1
 80136a4:	e000      	b.n	80136a8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80136a6:	2300      	movs	r3, #0
}
 80136a8:	4618      	mov	r0, r3
 80136aa:	3710      	adds	r7, #16
 80136ac:	46bd      	mov	sp, r7
 80136ae:	bd80      	pop	{r7, pc}

080136b0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80136b0:	b084      	sub	sp, #16
 80136b2:	b580      	push	{r7, lr}
 80136b4:	b086      	sub	sp, #24
 80136b6:	af00      	add	r7, sp, #0
 80136b8:	6078      	str	r0, [r7, #4]
 80136ba:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80136be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80136c2:	2300      	movs	r3, #0
 80136c4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80136ca:	2300      	movs	r3, #0
 80136cc:	613b      	str	r3, [r7, #16]
 80136ce:	e009      	b.n	80136e4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80136d0:	687a      	ldr	r2, [r7, #4]
 80136d2:	693b      	ldr	r3, [r7, #16]
 80136d4:	3340      	adds	r3, #64	; 0x40
 80136d6:	009b      	lsls	r3, r3, #2
 80136d8:	4413      	add	r3, r2
 80136da:	2200      	movs	r2, #0
 80136dc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80136de:	693b      	ldr	r3, [r7, #16]
 80136e0:	3301      	adds	r3, #1
 80136e2:	613b      	str	r3, [r7, #16]
 80136e4:	693b      	ldr	r3, [r7, #16]
 80136e6:	2b0e      	cmp	r3, #14
 80136e8:	d9f2      	bls.n	80136d0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80136ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d11c      	bne.n	801372a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80136f0:	68fb      	ldr	r3, [r7, #12]
 80136f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80136f6:	685b      	ldr	r3, [r3, #4]
 80136f8:	68fa      	ldr	r2, [r7, #12]
 80136fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80136fe:	f043 0302 	orr.w	r3, r3, #2
 8013702:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013708:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	681b      	ldr	r3, [r3, #0]
 8013714:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8013718:	687b      	ldr	r3, [r7, #4]
 801371a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	681b      	ldr	r3, [r3, #0]
 8013720:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	601a      	str	r2, [r3, #0]
 8013728:	e005      	b.n	8013736 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801372e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8013736:	68fb      	ldr	r3, [r7, #12]
 8013738:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801373c:	461a      	mov	r2, r3
 801373e:	2300      	movs	r3, #0
 8013740:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8013742:	2103      	movs	r1, #3
 8013744:	6878      	ldr	r0, [r7, #4]
 8013746:	f000 f959 	bl	80139fc <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801374a:	2110      	movs	r1, #16
 801374c:	6878      	ldr	r0, [r7, #4]
 801374e:	f000 f8f1 	bl	8013934 <USB_FlushTxFifo>
 8013752:	4603      	mov	r3, r0
 8013754:	2b00      	cmp	r3, #0
 8013756:	d001      	beq.n	801375c <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8013758:	2301      	movs	r3, #1
 801375a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 801375c:	6878      	ldr	r0, [r7, #4]
 801375e:	f000 f91d 	bl	801399c <USB_FlushRxFifo>
 8013762:	4603      	mov	r3, r0
 8013764:	2b00      	cmp	r3, #0
 8013766:	d001      	beq.n	801376c <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8013768:	2301      	movs	r3, #1
 801376a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013772:	461a      	mov	r2, r3
 8013774:	2300      	movs	r3, #0
 8013776:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8013778:	68fb      	ldr	r3, [r7, #12]
 801377a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801377e:	461a      	mov	r2, r3
 8013780:	2300      	movs	r3, #0
 8013782:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8013784:	68fb      	ldr	r3, [r7, #12]
 8013786:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801378a:	461a      	mov	r2, r3
 801378c:	2300      	movs	r3, #0
 801378e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013790:	2300      	movs	r3, #0
 8013792:	613b      	str	r3, [r7, #16]
 8013794:	e043      	b.n	801381e <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013796:	693b      	ldr	r3, [r7, #16]
 8013798:	015a      	lsls	r2, r3, #5
 801379a:	68fb      	ldr	r3, [r7, #12]
 801379c:	4413      	add	r3, r2
 801379e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80137a2:	681b      	ldr	r3, [r3, #0]
 80137a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80137a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80137ac:	d118      	bne.n	80137e0 <USB_DevInit+0x130>
    {
      if (i == 0U)
 80137ae:	693b      	ldr	r3, [r7, #16]
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d10a      	bne.n	80137ca <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80137b4:	693b      	ldr	r3, [r7, #16]
 80137b6:	015a      	lsls	r2, r3, #5
 80137b8:	68fb      	ldr	r3, [r7, #12]
 80137ba:	4413      	add	r3, r2
 80137bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80137c0:	461a      	mov	r2, r3
 80137c2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80137c6:	6013      	str	r3, [r2, #0]
 80137c8:	e013      	b.n	80137f2 <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80137ca:	693b      	ldr	r3, [r7, #16]
 80137cc:	015a      	lsls	r2, r3, #5
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	4413      	add	r3, r2
 80137d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80137d6:	461a      	mov	r2, r3
 80137d8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80137dc:	6013      	str	r3, [r2, #0]
 80137de:	e008      	b.n	80137f2 <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80137e0:	693b      	ldr	r3, [r7, #16]
 80137e2:	015a      	lsls	r2, r3, #5
 80137e4:	68fb      	ldr	r3, [r7, #12]
 80137e6:	4413      	add	r3, r2
 80137e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80137ec:	461a      	mov	r2, r3
 80137ee:	2300      	movs	r3, #0
 80137f0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80137f2:	693b      	ldr	r3, [r7, #16]
 80137f4:	015a      	lsls	r2, r3, #5
 80137f6:	68fb      	ldr	r3, [r7, #12]
 80137f8:	4413      	add	r3, r2
 80137fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80137fe:	461a      	mov	r2, r3
 8013800:	2300      	movs	r3, #0
 8013802:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8013804:	693b      	ldr	r3, [r7, #16]
 8013806:	015a      	lsls	r2, r3, #5
 8013808:	68fb      	ldr	r3, [r7, #12]
 801380a:	4413      	add	r3, r2
 801380c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013810:	461a      	mov	r2, r3
 8013812:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8013816:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013818:	693b      	ldr	r3, [r7, #16]
 801381a:	3301      	adds	r3, #1
 801381c:	613b      	str	r3, [r7, #16]
 801381e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013820:	693a      	ldr	r2, [r7, #16]
 8013822:	429a      	cmp	r2, r3
 8013824:	d3b7      	bcc.n	8013796 <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013826:	2300      	movs	r3, #0
 8013828:	613b      	str	r3, [r7, #16]
 801382a:	e043      	b.n	80138b4 <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801382c:	693b      	ldr	r3, [r7, #16]
 801382e:	015a      	lsls	r2, r3, #5
 8013830:	68fb      	ldr	r3, [r7, #12]
 8013832:	4413      	add	r3, r2
 8013834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013838:	681b      	ldr	r3, [r3, #0]
 801383a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801383e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013842:	d118      	bne.n	8013876 <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8013844:	693b      	ldr	r3, [r7, #16]
 8013846:	2b00      	cmp	r3, #0
 8013848:	d10a      	bne.n	8013860 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 801384a:	693b      	ldr	r3, [r7, #16]
 801384c:	015a      	lsls	r2, r3, #5
 801384e:	68fb      	ldr	r3, [r7, #12]
 8013850:	4413      	add	r3, r2
 8013852:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013856:	461a      	mov	r2, r3
 8013858:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801385c:	6013      	str	r3, [r2, #0]
 801385e:	e013      	b.n	8013888 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8013860:	693b      	ldr	r3, [r7, #16]
 8013862:	015a      	lsls	r2, r3, #5
 8013864:	68fb      	ldr	r3, [r7, #12]
 8013866:	4413      	add	r3, r2
 8013868:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801386c:	461a      	mov	r2, r3
 801386e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8013872:	6013      	str	r3, [r2, #0]
 8013874:	e008      	b.n	8013888 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8013876:	693b      	ldr	r3, [r7, #16]
 8013878:	015a      	lsls	r2, r3, #5
 801387a:	68fb      	ldr	r3, [r7, #12]
 801387c:	4413      	add	r3, r2
 801387e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013882:	461a      	mov	r2, r3
 8013884:	2300      	movs	r3, #0
 8013886:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8013888:	693b      	ldr	r3, [r7, #16]
 801388a:	015a      	lsls	r2, r3, #5
 801388c:	68fb      	ldr	r3, [r7, #12]
 801388e:	4413      	add	r3, r2
 8013890:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013894:	461a      	mov	r2, r3
 8013896:	2300      	movs	r3, #0
 8013898:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 801389a:	693b      	ldr	r3, [r7, #16]
 801389c:	015a      	lsls	r2, r3, #5
 801389e:	68fb      	ldr	r3, [r7, #12]
 80138a0:	4413      	add	r3, r2
 80138a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80138a6:	461a      	mov	r2, r3
 80138a8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80138ac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80138ae:	693b      	ldr	r3, [r7, #16]
 80138b0:	3301      	adds	r3, #1
 80138b2:	613b      	str	r3, [r7, #16]
 80138b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138b6:	693a      	ldr	r2, [r7, #16]
 80138b8:	429a      	cmp	r2, r3
 80138ba:	d3b7      	bcc.n	801382c <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80138bc:	68fb      	ldr	r3, [r7, #12]
 80138be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80138c2:	691b      	ldr	r3, [r3, #16]
 80138c4:	68fa      	ldr	r2, [r7, #12]
 80138c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80138ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80138ce:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	2200      	movs	r2, #0
 80138d4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80138dc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	699b      	ldr	r3, [r3, #24]
 80138e2:	f043 0210 	orr.w	r2, r3, #16
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80138ea:	687b      	ldr	r3, [r7, #4]
 80138ec:	699a      	ldr	r2, [r3, #24]
 80138ee:	4b10      	ldr	r3, [pc, #64]	; (8013930 <USB_DevInit+0x280>)
 80138f0:	4313      	orrs	r3, r2
 80138f2:	687a      	ldr	r2, [r7, #4]
 80138f4:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80138f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d005      	beq.n	8013908 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	699b      	ldr	r3, [r3, #24]
 8013900:	f043 0208 	orr.w	r2, r3, #8
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8013908:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801390a:	2b01      	cmp	r3, #1
 801390c:	d107      	bne.n	801391e <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	699b      	ldr	r3, [r3, #24]
 8013912:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013916:	f043 0304 	orr.w	r3, r3, #4
 801391a:	687a      	ldr	r2, [r7, #4]
 801391c:	6193      	str	r3, [r2, #24]
  }

  return ret;
 801391e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013920:	4618      	mov	r0, r3
 8013922:	3718      	adds	r7, #24
 8013924:	46bd      	mov	sp, r7
 8013926:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801392a:	b004      	add	sp, #16
 801392c:	4770      	bx	lr
 801392e:	bf00      	nop
 8013930:	803c3800 	.word	0x803c3800

08013934 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8013934:	b480      	push	{r7}
 8013936:	b085      	sub	sp, #20
 8013938:	af00      	add	r7, sp, #0
 801393a:	6078      	str	r0, [r7, #4]
 801393c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801393e:	2300      	movs	r3, #0
 8013940:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013942:	68fb      	ldr	r3, [r7, #12]
 8013944:	3301      	adds	r3, #1
 8013946:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013948:	68fb      	ldr	r3, [r7, #12]
 801394a:	4a13      	ldr	r2, [pc, #76]	; (8013998 <USB_FlushTxFifo+0x64>)
 801394c:	4293      	cmp	r3, r2
 801394e:	d901      	bls.n	8013954 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8013950:	2303      	movs	r3, #3
 8013952:	e01b      	b.n	801398c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	691b      	ldr	r3, [r3, #16]
 8013958:	2b00      	cmp	r3, #0
 801395a:	daf2      	bge.n	8013942 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 801395c:	2300      	movs	r3, #0
 801395e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8013960:	683b      	ldr	r3, [r7, #0]
 8013962:	019b      	lsls	r3, r3, #6
 8013964:	f043 0220 	orr.w	r2, r3, #32
 8013968:	687b      	ldr	r3, [r7, #4]
 801396a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801396c:	68fb      	ldr	r3, [r7, #12]
 801396e:	3301      	adds	r3, #1
 8013970:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013972:	68fb      	ldr	r3, [r7, #12]
 8013974:	4a08      	ldr	r2, [pc, #32]	; (8013998 <USB_FlushTxFifo+0x64>)
 8013976:	4293      	cmp	r3, r2
 8013978:	d901      	bls.n	801397e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801397a:	2303      	movs	r3, #3
 801397c:	e006      	b.n	801398c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	691b      	ldr	r3, [r3, #16]
 8013982:	f003 0320 	and.w	r3, r3, #32
 8013986:	2b20      	cmp	r3, #32
 8013988:	d0f0      	beq.n	801396c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801398a:	2300      	movs	r3, #0
}
 801398c:	4618      	mov	r0, r3
 801398e:	3714      	adds	r7, #20
 8013990:	46bd      	mov	sp, r7
 8013992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013996:	4770      	bx	lr
 8013998:	00030d40 	.word	0x00030d40

0801399c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801399c:	b480      	push	{r7}
 801399e:	b085      	sub	sp, #20
 80139a0:	af00      	add	r7, sp, #0
 80139a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80139a4:	2300      	movs	r3, #0
 80139a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80139a8:	68fb      	ldr	r3, [r7, #12]
 80139aa:	3301      	adds	r3, #1
 80139ac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80139ae:	68fb      	ldr	r3, [r7, #12]
 80139b0:	4a11      	ldr	r2, [pc, #68]	; (80139f8 <USB_FlushRxFifo+0x5c>)
 80139b2:	4293      	cmp	r3, r2
 80139b4:	d901      	bls.n	80139ba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80139b6:	2303      	movs	r3, #3
 80139b8:	e018      	b.n	80139ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	691b      	ldr	r3, [r3, #16]
 80139be:	2b00      	cmp	r3, #0
 80139c0:	daf2      	bge.n	80139a8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80139c2:	2300      	movs	r3, #0
 80139c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80139c6:	687b      	ldr	r3, [r7, #4]
 80139c8:	2210      	movs	r2, #16
 80139ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80139cc:	68fb      	ldr	r3, [r7, #12]
 80139ce:	3301      	adds	r3, #1
 80139d0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80139d2:	68fb      	ldr	r3, [r7, #12]
 80139d4:	4a08      	ldr	r2, [pc, #32]	; (80139f8 <USB_FlushRxFifo+0x5c>)
 80139d6:	4293      	cmp	r3, r2
 80139d8:	d901      	bls.n	80139de <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80139da:	2303      	movs	r3, #3
 80139dc:	e006      	b.n	80139ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80139de:	687b      	ldr	r3, [r7, #4]
 80139e0:	691b      	ldr	r3, [r3, #16]
 80139e2:	f003 0310 	and.w	r3, r3, #16
 80139e6:	2b10      	cmp	r3, #16
 80139e8:	d0f0      	beq.n	80139cc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80139ea:	2300      	movs	r3, #0
}
 80139ec:	4618      	mov	r0, r3
 80139ee:	3714      	adds	r7, #20
 80139f0:	46bd      	mov	sp, r7
 80139f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139f6:	4770      	bx	lr
 80139f8:	00030d40 	.word	0x00030d40

080139fc <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80139fc:	b480      	push	{r7}
 80139fe:	b085      	sub	sp, #20
 8013a00:	af00      	add	r7, sp, #0
 8013a02:	6078      	str	r0, [r7, #4]
 8013a04:	460b      	mov	r3, r1
 8013a06:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013a08:	687b      	ldr	r3, [r7, #4]
 8013a0a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8013a0c:	68fb      	ldr	r3, [r7, #12]
 8013a0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013a12:	681a      	ldr	r2, [r3, #0]
 8013a14:	78fb      	ldrb	r3, [r7, #3]
 8013a16:	68f9      	ldr	r1, [r7, #12]
 8013a18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013a1c:	4313      	orrs	r3, r2
 8013a1e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8013a20:	2300      	movs	r3, #0
}
 8013a22:	4618      	mov	r0, r3
 8013a24:	3714      	adds	r7, #20
 8013a26:	46bd      	mov	sp, r7
 8013a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a2c:	4770      	bx	lr

08013a2e <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8013a2e:	b480      	push	{r7}
 8013a30:	b087      	sub	sp, #28
 8013a32:	af00      	add	r7, sp, #0
 8013a34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8013a3a:	693b      	ldr	r3, [r7, #16]
 8013a3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013a40:	689b      	ldr	r3, [r3, #8]
 8013a42:	f003 0306 	and.w	r3, r3, #6
 8013a46:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8013a48:	68fb      	ldr	r3, [r7, #12]
 8013a4a:	2b02      	cmp	r3, #2
 8013a4c:	d002      	beq.n	8013a54 <USB_GetDevSpeed+0x26>
 8013a4e:	68fb      	ldr	r3, [r7, #12]
 8013a50:	2b06      	cmp	r3, #6
 8013a52:	d102      	bne.n	8013a5a <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8013a54:	2302      	movs	r3, #2
 8013a56:	75fb      	strb	r3, [r7, #23]
 8013a58:	e001      	b.n	8013a5e <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8013a5a:	230f      	movs	r3, #15
 8013a5c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8013a5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013a60:	4618      	mov	r0, r3
 8013a62:	371c      	adds	r7, #28
 8013a64:	46bd      	mov	sp, r7
 8013a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a6a:	4770      	bx	lr

08013a6c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013a6c:	b480      	push	{r7}
 8013a6e:	b085      	sub	sp, #20
 8013a70:	af00      	add	r7, sp, #0
 8013a72:	6078      	str	r0, [r7, #4]
 8013a74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013a76:	687b      	ldr	r3, [r7, #4]
 8013a78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8013a7a:	683b      	ldr	r3, [r7, #0]
 8013a7c:	781b      	ldrb	r3, [r3, #0]
 8013a7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8013a80:	683b      	ldr	r3, [r7, #0]
 8013a82:	785b      	ldrb	r3, [r3, #1]
 8013a84:	2b01      	cmp	r3, #1
 8013a86:	d13a      	bne.n	8013afe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8013a88:	68fb      	ldr	r3, [r7, #12]
 8013a8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013a8e:	69da      	ldr	r2, [r3, #28]
 8013a90:	683b      	ldr	r3, [r7, #0]
 8013a92:	781b      	ldrb	r3, [r3, #0]
 8013a94:	f003 030f 	and.w	r3, r3, #15
 8013a98:	2101      	movs	r1, #1
 8013a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8013a9e:	b29b      	uxth	r3, r3
 8013aa0:	68f9      	ldr	r1, [r7, #12]
 8013aa2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013aa6:	4313      	orrs	r3, r2
 8013aa8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8013aaa:	68bb      	ldr	r3, [r7, #8]
 8013aac:	015a      	lsls	r2, r3, #5
 8013aae:	68fb      	ldr	r3, [r7, #12]
 8013ab0:	4413      	add	r3, r2
 8013ab2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013ab6:	681b      	ldr	r3, [r3, #0]
 8013ab8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8013abc:	2b00      	cmp	r3, #0
 8013abe:	d155      	bne.n	8013b6c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8013ac0:	68bb      	ldr	r3, [r7, #8]
 8013ac2:	015a      	lsls	r2, r3, #5
 8013ac4:	68fb      	ldr	r3, [r7, #12]
 8013ac6:	4413      	add	r3, r2
 8013ac8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013acc:	681a      	ldr	r2, [r3, #0]
 8013ace:	683b      	ldr	r3, [r7, #0]
 8013ad0:	689b      	ldr	r3, [r3, #8]
 8013ad2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8013ad6:	683b      	ldr	r3, [r7, #0]
 8013ad8:	791b      	ldrb	r3, [r3, #4]
 8013ada:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8013adc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8013ade:	68bb      	ldr	r3, [r7, #8]
 8013ae0:	059b      	lsls	r3, r3, #22
 8013ae2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8013ae4:	4313      	orrs	r3, r2
 8013ae6:	68ba      	ldr	r2, [r7, #8]
 8013ae8:	0151      	lsls	r1, r2, #5
 8013aea:	68fa      	ldr	r2, [r7, #12]
 8013aec:	440a      	add	r2, r1
 8013aee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013af2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013af6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8013afa:	6013      	str	r3, [r2, #0]
 8013afc:	e036      	b.n	8013b6c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8013afe:	68fb      	ldr	r3, [r7, #12]
 8013b00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013b04:	69da      	ldr	r2, [r3, #28]
 8013b06:	683b      	ldr	r3, [r7, #0]
 8013b08:	781b      	ldrb	r3, [r3, #0]
 8013b0a:	f003 030f 	and.w	r3, r3, #15
 8013b0e:	2101      	movs	r1, #1
 8013b10:	fa01 f303 	lsl.w	r3, r1, r3
 8013b14:	041b      	lsls	r3, r3, #16
 8013b16:	68f9      	ldr	r1, [r7, #12]
 8013b18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013b1c:	4313      	orrs	r3, r2
 8013b1e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8013b20:	68bb      	ldr	r3, [r7, #8]
 8013b22:	015a      	lsls	r2, r3, #5
 8013b24:	68fb      	ldr	r3, [r7, #12]
 8013b26:	4413      	add	r3, r2
 8013b28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013b2c:	681b      	ldr	r3, [r3, #0]
 8013b2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d11a      	bne.n	8013b6c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8013b36:	68bb      	ldr	r3, [r7, #8]
 8013b38:	015a      	lsls	r2, r3, #5
 8013b3a:	68fb      	ldr	r3, [r7, #12]
 8013b3c:	4413      	add	r3, r2
 8013b3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013b42:	681a      	ldr	r2, [r3, #0]
 8013b44:	683b      	ldr	r3, [r7, #0]
 8013b46:	689b      	ldr	r3, [r3, #8]
 8013b48:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8013b4c:	683b      	ldr	r3, [r7, #0]
 8013b4e:	791b      	ldrb	r3, [r3, #4]
 8013b50:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8013b52:	430b      	orrs	r3, r1
 8013b54:	4313      	orrs	r3, r2
 8013b56:	68ba      	ldr	r2, [r7, #8]
 8013b58:	0151      	lsls	r1, r2, #5
 8013b5a:	68fa      	ldr	r2, [r7, #12]
 8013b5c:	440a      	add	r2, r1
 8013b5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013b62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013b66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8013b6a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8013b6c:	2300      	movs	r3, #0
}
 8013b6e:	4618      	mov	r0, r3
 8013b70:	3714      	adds	r7, #20
 8013b72:	46bd      	mov	sp, r7
 8013b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b78:	4770      	bx	lr
	...

08013b7c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013b7c:	b480      	push	{r7}
 8013b7e:	b085      	sub	sp, #20
 8013b80:	af00      	add	r7, sp, #0
 8013b82:	6078      	str	r0, [r7, #4]
 8013b84:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8013b8a:	683b      	ldr	r3, [r7, #0]
 8013b8c:	781b      	ldrb	r3, [r3, #0]
 8013b8e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8013b90:	683b      	ldr	r3, [r7, #0]
 8013b92:	785b      	ldrb	r3, [r3, #1]
 8013b94:	2b01      	cmp	r3, #1
 8013b96:	d161      	bne.n	8013c5c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013b98:	68bb      	ldr	r3, [r7, #8]
 8013b9a:	015a      	lsls	r2, r3, #5
 8013b9c:	68fb      	ldr	r3, [r7, #12]
 8013b9e:	4413      	add	r3, r2
 8013ba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013ba4:	681b      	ldr	r3, [r3, #0]
 8013ba6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013baa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013bae:	d11f      	bne.n	8013bf0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8013bb0:	68bb      	ldr	r3, [r7, #8]
 8013bb2:	015a      	lsls	r2, r3, #5
 8013bb4:	68fb      	ldr	r3, [r7, #12]
 8013bb6:	4413      	add	r3, r2
 8013bb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013bbc:	681b      	ldr	r3, [r3, #0]
 8013bbe:	68ba      	ldr	r2, [r7, #8]
 8013bc0:	0151      	lsls	r1, r2, #5
 8013bc2:	68fa      	ldr	r2, [r7, #12]
 8013bc4:	440a      	add	r2, r1
 8013bc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013bca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8013bce:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8013bd0:	68bb      	ldr	r3, [r7, #8]
 8013bd2:	015a      	lsls	r2, r3, #5
 8013bd4:	68fb      	ldr	r3, [r7, #12]
 8013bd6:	4413      	add	r3, r2
 8013bd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013bdc:	681b      	ldr	r3, [r3, #0]
 8013bde:	68ba      	ldr	r2, [r7, #8]
 8013be0:	0151      	lsls	r1, r2, #5
 8013be2:	68fa      	ldr	r2, [r7, #12]
 8013be4:	440a      	add	r2, r1
 8013be6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013bea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013bee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8013bf0:	68fb      	ldr	r3, [r7, #12]
 8013bf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013bf6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8013bf8:	683b      	ldr	r3, [r7, #0]
 8013bfa:	781b      	ldrb	r3, [r3, #0]
 8013bfc:	f003 030f 	and.w	r3, r3, #15
 8013c00:	2101      	movs	r1, #1
 8013c02:	fa01 f303 	lsl.w	r3, r1, r3
 8013c06:	b29b      	uxth	r3, r3
 8013c08:	43db      	mvns	r3, r3
 8013c0a:	68f9      	ldr	r1, [r7, #12]
 8013c0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013c10:	4013      	ands	r3, r2
 8013c12:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8013c14:	68fb      	ldr	r3, [r7, #12]
 8013c16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013c1a:	69da      	ldr	r2, [r3, #28]
 8013c1c:	683b      	ldr	r3, [r7, #0]
 8013c1e:	781b      	ldrb	r3, [r3, #0]
 8013c20:	f003 030f 	and.w	r3, r3, #15
 8013c24:	2101      	movs	r1, #1
 8013c26:	fa01 f303 	lsl.w	r3, r1, r3
 8013c2a:	b29b      	uxth	r3, r3
 8013c2c:	43db      	mvns	r3, r3
 8013c2e:	68f9      	ldr	r1, [r7, #12]
 8013c30:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013c34:	4013      	ands	r3, r2
 8013c36:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8013c38:	68bb      	ldr	r3, [r7, #8]
 8013c3a:	015a      	lsls	r2, r3, #5
 8013c3c:	68fb      	ldr	r3, [r7, #12]
 8013c3e:	4413      	add	r3, r2
 8013c40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013c44:	681a      	ldr	r2, [r3, #0]
 8013c46:	68bb      	ldr	r3, [r7, #8]
 8013c48:	0159      	lsls	r1, r3, #5
 8013c4a:	68fb      	ldr	r3, [r7, #12]
 8013c4c:	440b      	add	r3, r1
 8013c4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013c52:	4619      	mov	r1, r3
 8013c54:	4b35      	ldr	r3, [pc, #212]	; (8013d2c <USB_DeactivateEndpoint+0x1b0>)
 8013c56:	4013      	ands	r3, r2
 8013c58:	600b      	str	r3, [r1, #0]
 8013c5a:	e060      	b.n	8013d1e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013c5c:	68bb      	ldr	r3, [r7, #8]
 8013c5e:	015a      	lsls	r2, r3, #5
 8013c60:	68fb      	ldr	r3, [r7, #12]
 8013c62:	4413      	add	r3, r2
 8013c64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013c68:	681b      	ldr	r3, [r3, #0]
 8013c6a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013c6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013c72:	d11f      	bne.n	8013cb4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8013c74:	68bb      	ldr	r3, [r7, #8]
 8013c76:	015a      	lsls	r2, r3, #5
 8013c78:	68fb      	ldr	r3, [r7, #12]
 8013c7a:	4413      	add	r3, r2
 8013c7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013c80:	681b      	ldr	r3, [r3, #0]
 8013c82:	68ba      	ldr	r2, [r7, #8]
 8013c84:	0151      	lsls	r1, r2, #5
 8013c86:	68fa      	ldr	r2, [r7, #12]
 8013c88:	440a      	add	r2, r1
 8013c8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013c8e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8013c92:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8013c94:	68bb      	ldr	r3, [r7, #8]
 8013c96:	015a      	lsls	r2, r3, #5
 8013c98:	68fb      	ldr	r3, [r7, #12]
 8013c9a:	4413      	add	r3, r2
 8013c9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013ca0:	681b      	ldr	r3, [r3, #0]
 8013ca2:	68ba      	ldr	r2, [r7, #8]
 8013ca4:	0151      	lsls	r1, r2, #5
 8013ca6:	68fa      	ldr	r2, [r7, #12]
 8013ca8:	440a      	add	r2, r1
 8013caa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013cae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013cb2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8013cb4:	68fb      	ldr	r3, [r7, #12]
 8013cb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013cba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8013cbc:	683b      	ldr	r3, [r7, #0]
 8013cbe:	781b      	ldrb	r3, [r3, #0]
 8013cc0:	f003 030f 	and.w	r3, r3, #15
 8013cc4:	2101      	movs	r1, #1
 8013cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8013cca:	041b      	lsls	r3, r3, #16
 8013ccc:	43db      	mvns	r3, r3
 8013cce:	68f9      	ldr	r1, [r7, #12]
 8013cd0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013cd4:	4013      	ands	r3, r2
 8013cd6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8013cd8:	68fb      	ldr	r3, [r7, #12]
 8013cda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013cde:	69da      	ldr	r2, [r3, #28]
 8013ce0:	683b      	ldr	r3, [r7, #0]
 8013ce2:	781b      	ldrb	r3, [r3, #0]
 8013ce4:	f003 030f 	and.w	r3, r3, #15
 8013ce8:	2101      	movs	r1, #1
 8013cea:	fa01 f303 	lsl.w	r3, r1, r3
 8013cee:	041b      	lsls	r3, r3, #16
 8013cf0:	43db      	mvns	r3, r3
 8013cf2:	68f9      	ldr	r1, [r7, #12]
 8013cf4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013cf8:	4013      	ands	r3, r2
 8013cfa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8013cfc:	68bb      	ldr	r3, [r7, #8]
 8013cfe:	015a      	lsls	r2, r3, #5
 8013d00:	68fb      	ldr	r3, [r7, #12]
 8013d02:	4413      	add	r3, r2
 8013d04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013d08:	681a      	ldr	r2, [r3, #0]
 8013d0a:	68bb      	ldr	r3, [r7, #8]
 8013d0c:	0159      	lsls	r1, r3, #5
 8013d0e:	68fb      	ldr	r3, [r7, #12]
 8013d10:	440b      	add	r3, r1
 8013d12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013d16:	4619      	mov	r1, r3
 8013d18:	4b05      	ldr	r3, [pc, #20]	; (8013d30 <USB_DeactivateEndpoint+0x1b4>)
 8013d1a:	4013      	ands	r3, r2
 8013d1c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8013d1e:	2300      	movs	r3, #0
}
 8013d20:	4618      	mov	r0, r3
 8013d22:	3714      	adds	r7, #20
 8013d24:	46bd      	mov	sp, r7
 8013d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d2a:	4770      	bx	lr
 8013d2c:	ec337800 	.word	0xec337800
 8013d30:	eff37800 	.word	0xeff37800

08013d34 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013d34:	b580      	push	{r7, lr}
 8013d36:	b086      	sub	sp, #24
 8013d38:	af00      	add	r7, sp, #0
 8013d3a:	6078      	str	r0, [r7, #4]
 8013d3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8013d42:	683b      	ldr	r3, [r7, #0]
 8013d44:	781b      	ldrb	r3, [r3, #0]
 8013d46:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8013d48:	683b      	ldr	r3, [r7, #0]
 8013d4a:	785b      	ldrb	r3, [r3, #1]
 8013d4c:	2b01      	cmp	r3, #1
 8013d4e:	f040 8128 	bne.w	8013fa2 <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8013d52:	683b      	ldr	r3, [r7, #0]
 8013d54:	691b      	ldr	r3, [r3, #16]
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d132      	bne.n	8013dc0 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013d5a:	693b      	ldr	r3, [r7, #16]
 8013d5c:	015a      	lsls	r2, r3, #5
 8013d5e:	697b      	ldr	r3, [r7, #20]
 8013d60:	4413      	add	r3, r2
 8013d62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013d66:	691b      	ldr	r3, [r3, #16]
 8013d68:	693a      	ldr	r2, [r7, #16]
 8013d6a:	0151      	lsls	r1, r2, #5
 8013d6c:	697a      	ldr	r2, [r7, #20]
 8013d6e:	440a      	add	r2, r1
 8013d70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013d74:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8013d78:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8013d7c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8013d7e:	693b      	ldr	r3, [r7, #16]
 8013d80:	015a      	lsls	r2, r3, #5
 8013d82:	697b      	ldr	r3, [r7, #20]
 8013d84:	4413      	add	r3, r2
 8013d86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013d8a:	691b      	ldr	r3, [r3, #16]
 8013d8c:	693a      	ldr	r2, [r7, #16]
 8013d8e:	0151      	lsls	r1, r2, #5
 8013d90:	697a      	ldr	r2, [r7, #20]
 8013d92:	440a      	add	r2, r1
 8013d94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013d98:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8013d9c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013d9e:	693b      	ldr	r3, [r7, #16]
 8013da0:	015a      	lsls	r2, r3, #5
 8013da2:	697b      	ldr	r3, [r7, #20]
 8013da4:	4413      	add	r3, r2
 8013da6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013daa:	691b      	ldr	r3, [r3, #16]
 8013dac:	693a      	ldr	r2, [r7, #16]
 8013dae:	0151      	lsls	r1, r2, #5
 8013db0:	697a      	ldr	r2, [r7, #20]
 8013db2:	440a      	add	r2, r1
 8013db4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013db8:	0cdb      	lsrs	r3, r3, #19
 8013dba:	04db      	lsls	r3, r3, #19
 8013dbc:	6113      	str	r3, [r2, #16]
 8013dbe:	e092      	b.n	8013ee6 <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013dc0:	693b      	ldr	r3, [r7, #16]
 8013dc2:	015a      	lsls	r2, r3, #5
 8013dc4:	697b      	ldr	r3, [r7, #20]
 8013dc6:	4413      	add	r3, r2
 8013dc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013dcc:	691b      	ldr	r3, [r3, #16]
 8013dce:	693a      	ldr	r2, [r7, #16]
 8013dd0:	0151      	lsls	r1, r2, #5
 8013dd2:	697a      	ldr	r2, [r7, #20]
 8013dd4:	440a      	add	r2, r1
 8013dd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013dda:	0cdb      	lsrs	r3, r3, #19
 8013ddc:	04db      	lsls	r3, r3, #19
 8013dde:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013de0:	693b      	ldr	r3, [r7, #16]
 8013de2:	015a      	lsls	r2, r3, #5
 8013de4:	697b      	ldr	r3, [r7, #20]
 8013de6:	4413      	add	r3, r2
 8013de8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013dec:	691b      	ldr	r3, [r3, #16]
 8013dee:	693a      	ldr	r2, [r7, #16]
 8013df0:	0151      	lsls	r1, r2, #5
 8013df2:	697a      	ldr	r2, [r7, #20]
 8013df4:	440a      	add	r2, r1
 8013df6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013dfa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8013dfe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8013e02:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8013e04:	693b      	ldr	r3, [r7, #16]
 8013e06:	2b00      	cmp	r3, #0
 8013e08:	d11a      	bne.n	8013e40 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 8013e0a:	683b      	ldr	r3, [r7, #0]
 8013e0c:	691a      	ldr	r2, [r3, #16]
 8013e0e:	683b      	ldr	r3, [r7, #0]
 8013e10:	689b      	ldr	r3, [r3, #8]
 8013e12:	429a      	cmp	r2, r3
 8013e14:	d903      	bls.n	8013e1e <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8013e16:	683b      	ldr	r3, [r7, #0]
 8013e18:	689a      	ldr	r2, [r3, #8]
 8013e1a:	683b      	ldr	r3, [r7, #0]
 8013e1c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8013e1e:	693b      	ldr	r3, [r7, #16]
 8013e20:	015a      	lsls	r2, r3, #5
 8013e22:	697b      	ldr	r3, [r7, #20]
 8013e24:	4413      	add	r3, r2
 8013e26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013e2a:	691b      	ldr	r3, [r3, #16]
 8013e2c:	693a      	ldr	r2, [r7, #16]
 8013e2e:	0151      	lsls	r1, r2, #5
 8013e30:	697a      	ldr	r2, [r7, #20]
 8013e32:	440a      	add	r2, r1
 8013e34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013e38:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8013e3c:	6113      	str	r3, [r2, #16]
 8013e3e:	e01b      	b.n	8013e78 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8013e40:	693b      	ldr	r3, [r7, #16]
 8013e42:	015a      	lsls	r2, r3, #5
 8013e44:	697b      	ldr	r3, [r7, #20]
 8013e46:	4413      	add	r3, r2
 8013e48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013e4c:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8013e4e:	683b      	ldr	r3, [r7, #0]
 8013e50:	6919      	ldr	r1, [r3, #16]
 8013e52:	683b      	ldr	r3, [r7, #0]
 8013e54:	689b      	ldr	r3, [r3, #8]
 8013e56:	440b      	add	r3, r1
 8013e58:	1e59      	subs	r1, r3, #1
 8013e5a:	683b      	ldr	r3, [r7, #0]
 8013e5c:	689b      	ldr	r3, [r3, #8]
 8013e5e:	fbb1 f3f3 	udiv	r3, r1, r3
 8013e62:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8013e64:	4b8d      	ldr	r3, [pc, #564]	; (801409c <USB_EPStartXfer+0x368>)
 8013e66:	400b      	ands	r3, r1
 8013e68:	6939      	ldr	r1, [r7, #16]
 8013e6a:	0148      	lsls	r0, r1, #5
 8013e6c:	6979      	ldr	r1, [r7, #20]
 8013e6e:	4401      	add	r1, r0
 8013e70:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8013e74:	4313      	orrs	r3, r2
 8013e76:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8013e78:	693b      	ldr	r3, [r7, #16]
 8013e7a:	015a      	lsls	r2, r3, #5
 8013e7c:	697b      	ldr	r3, [r7, #20]
 8013e7e:	4413      	add	r3, r2
 8013e80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013e84:	691a      	ldr	r2, [r3, #16]
 8013e86:	683b      	ldr	r3, [r7, #0]
 8013e88:	691b      	ldr	r3, [r3, #16]
 8013e8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013e8e:	6939      	ldr	r1, [r7, #16]
 8013e90:	0148      	lsls	r0, r1, #5
 8013e92:	6979      	ldr	r1, [r7, #20]
 8013e94:	4401      	add	r1, r0
 8013e96:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8013e9a:	4313      	orrs	r3, r2
 8013e9c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8013e9e:	683b      	ldr	r3, [r7, #0]
 8013ea0:	791b      	ldrb	r3, [r3, #4]
 8013ea2:	2b01      	cmp	r3, #1
 8013ea4:	d11f      	bne.n	8013ee6 <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8013ea6:	693b      	ldr	r3, [r7, #16]
 8013ea8:	015a      	lsls	r2, r3, #5
 8013eaa:	697b      	ldr	r3, [r7, #20]
 8013eac:	4413      	add	r3, r2
 8013eae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013eb2:	691b      	ldr	r3, [r3, #16]
 8013eb4:	693a      	ldr	r2, [r7, #16]
 8013eb6:	0151      	lsls	r1, r2, #5
 8013eb8:	697a      	ldr	r2, [r7, #20]
 8013eba:	440a      	add	r2, r1
 8013ebc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013ec0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8013ec4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8013ec6:	693b      	ldr	r3, [r7, #16]
 8013ec8:	015a      	lsls	r2, r3, #5
 8013eca:	697b      	ldr	r3, [r7, #20]
 8013ecc:	4413      	add	r3, r2
 8013ece:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013ed2:	691b      	ldr	r3, [r3, #16]
 8013ed4:	693a      	ldr	r2, [r7, #16]
 8013ed6:	0151      	lsls	r1, r2, #5
 8013ed8:	697a      	ldr	r2, [r7, #20]
 8013eda:	440a      	add	r2, r1
 8013edc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013ee0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8013ee4:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013ee6:	693b      	ldr	r3, [r7, #16]
 8013ee8:	015a      	lsls	r2, r3, #5
 8013eea:	697b      	ldr	r3, [r7, #20]
 8013eec:	4413      	add	r3, r2
 8013eee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013ef2:	681b      	ldr	r3, [r3, #0]
 8013ef4:	693a      	ldr	r2, [r7, #16]
 8013ef6:	0151      	lsls	r1, r2, #5
 8013ef8:	697a      	ldr	r2, [r7, #20]
 8013efa:	440a      	add	r2, r1
 8013efc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013f00:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8013f04:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8013f06:	683b      	ldr	r3, [r7, #0]
 8013f08:	791b      	ldrb	r3, [r3, #4]
 8013f0a:	2b01      	cmp	r3, #1
 8013f0c:	d015      	beq.n	8013f3a <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8013f0e:	683b      	ldr	r3, [r7, #0]
 8013f10:	691b      	ldr	r3, [r3, #16]
 8013f12:	2b00      	cmp	r3, #0
 8013f14:	f000 8139 	beq.w	801418a <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8013f18:	697b      	ldr	r3, [r7, #20]
 8013f1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013f20:	683b      	ldr	r3, [r7, #0]
 8013f22:	781b      	ldrb	r3, [r3, #0]
 8013f24:	f003 030f 	and.w	r3, r3, #15
 8013f28:	2101      	movs	r1, #1
 8013f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8013f2e:	6979      	ldr	r1, [r7, #20]
 8013f30:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013f34:	4313      	orrs	r3, r2
 8013f36:	634b      	str	r3, [r1, #52]	; 0x34
 8013f38:	e127      	b.n	801418a <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8013f3a:	697b      	ldr	r3, [r7, #20]
 8013f3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f40:	689b      	ldr	r3, [r3, #8]
 8013f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013f46:	2b00      	cmp	r3, #0
 8013f48:	d110      	bne.n	8013f6c <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8013f4a:	693b      	ldr	r3, [r7, #16]
 8013f4c:	015a      	lsls	r2, r3, #5
 8013f4e:	697b      	ldr	r3, [r7, #20]
 8013f50:	4413      	add	r3, r2
 8013f52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013f56:	681b      	ldr	r3, [r3, #0]
 8013f58:	693a      	ldr	r2, [r7, #16]
 8013f5a:	0151      	lsls	r1, r2, #5
 8013f5c:	697a      	ldr	r2, [r7, #20]
 8013f5e:	440a      	add	r2, r1
 8013f60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013f64:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8013f68:	6013      	str	r3, [r2, #0]
 8013f6a:	e00f      	b.n	8013f8c <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8013f6c:	693b      	ldr	r3, [r7, #16]
 8013f6e:	015a      	lsls	r2, r3, #5
 8013f70:	697b      	ldr	r3, [r7, #20]
 8013f72:	4413      	add	r3, r2
 8013f74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013f78:	681b      	ldr	r3, [r3, #0]
 8013f7a:	693a      	ldr	r2, [r7, #16]
 8013f7c:	0151      	lsls	r1, r2, #5
 8013f7e:	697a      	ldr	r2, [r7, #20]
 8013f80:	440a      	add	r2, r1
 8013f82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013f86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013f8a:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8013f8c:	683b      	ldr	r3, [r7, #0]
 8013f8e:	68d9      	ldr	r1, [r3, #12]
 8013f90:	683b      	ldr	r3, [r7, #0]
 8013f92:	781a      	ldrb	r2, [r3, #0]
 8013f94:	683b      	ldr	r3, [r7, #0]
 8013f96:	691b      	ldr	r3, [r3, #16]
 8013f98:	b29b      	uxth	r3, r3
 8013f9a:	6878      	ldr	r0, [r7, #4]
 8013f9c:	f000 f9a6 	bl	80142ec <USB_WritePacket>
 8013fa0:	e0f3      	b.n	801418a <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8013fa2:	693b      	ldr	r3, [r7, #16]
 8013fa4:	015a      	lsls	r2, r3, #5
 8013fa6:	697b      	ldr	r3, [r7, #20]
 8013fa8:	4413      	add	r3, r2
 8013faa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013fae:	691b      	ldr	r3, [r3, #16]
 8013fb0:	693a      	ldr	r2, [r7, #16]
 8013fb2:	0151      	lsls	r1, r2, #5
 8013fb4:	697a      	ldr	r2, [r7, #20]
 8013fb6:	440a      	add	r2, r1
 8013fb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013fbc:	0cdb      	lsrs	r3, r3, #19
 8013fbe:	04db      	lsls	r3, r3, #19
 8013fc0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8013fc2:	693b      	ldr	r3, [r7, #16]
 8013fc4:	015a      	lsls	r2, r3, #5
 8013fc6:	697b      	ldr	r3, [r7, #20]
 8013fc8:	4413      	add	r3, r2
 8013fca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013fce:	691b      	ldr	r3, [r3, #16]
 8013fd0:	693a      	ldr	r2, [r7, #16]
 8013fd2:	0151      	lsls	r1, r2, #5
 8013fd4:	697a      	ldr	r2, [r7, #20]
 8013fd6:	440a      	add	r2, r1
 8013fd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013fdc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8013fe0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8013fe4:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8013fe6:	693b      	ldr	r3, [r7, #16]
 8013fe8:	2b00      	cmp	r3, #0
 8013fea:	d12f      	bne.n	801404c <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 8013fec:	683b      	ldr	r3, [r7, #0]
 8013fee:	691b      	ldr	r3, [r3, #16]
 8013ff0:	2b00      	cmp	r3, #0
 8013ff2:	d003      	beq.n	8013ffc <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 8013ff4:	683b      	ldr	r3, [r7, #0]
 8013ff6:	689a      	ldr	r2, [r3, #8]
 8013ff8:	683b      	ldr	r3, [r7, #0]
 8013ffa:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8013ffc:	683b      	ldr	r3, [r7, #0]
 8013ffe:	689a      	ldr	r2, [r3, #8]
 8014000:	683b      	ldr	r3, [r7, #0]
 8014002:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8014004:	693b      	ldr	r3, [r7, #16]
 8014006:	015a      	lsls	r2, r3, #5
 8014008:	697b      	ldr	r3, [r7, #20]
 801400a:	4413      	add	r3, r2
 801400c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014010:	691a      	ldr	r2, [r3, #16]
 8014012:	683b      	ldr	r3, [r7, #0]
 8014014:	6a1b      	ldr	r3, [r3, #32]
 8014016:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801401a:	6939      	ldr	r1, [r7, #16]
 801401c:	0148      	lsls	r0, r1, #5
 801401e:	6979      	ldr	r1, [r7, #20]
 8014020:	4401      	add	r1, r0
 8014022:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8014026:	4313      	orrs	r3, r2
 8014028:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801402a:	693b      	ldr	r3, [r7, #16]
 801402c:	015a      	lsls	r2, r3, #5
 801402e:	697b      	ldr	r3, [r7, #20]
 8014030:	4413      	add	r3, r2
 8014032:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014036:	691b      	ldr	r3, [r3, #16]
 8014038:	693a      	ldr	r2, [r7, #16]
 801403a:	0151      	lsls	r1, r2, #5
 801403c:	697a      	ldr	r2, [r7, #20]
 801403e:	440a      	add	r2, r1
 8014040:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014044:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8014048:	6113      	str	r3, [r2, #16]
 801404a:	e061      	b.n	8014110 <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 801404c:	683b      	ldr	r3, [r7, #0]
 801404e:	691b      	ldr	r3, [r3, #16]
 8014050:	2b00      	cmp	r3, #0
 8014052:	d125      	bne.n	80140a0 <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8014054:	693b      	ldr	r3, [r7, #16]
 8014056:	015a      	lsls	r2, r3, #5
 8014058:	697b      	ldr	r3, [r7, #20]
 801405a:	4413      	add	r3, r2
 801405c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014060:	691a      	ldr	r2, [r3, #16]
 8014062:	683b      	ldr	r3, [r7, #0]
 8014064:	689b      	ldr	r3, [r3, #8]
 8014066:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801406a:	6939      	ldr	r1, [r7, #16]
 801406c:	0148      	lsls	r0, r1, #5
 801406e:	6979      	ldr	r1, [r7, #20]
 8014070:	4401      	add	r1, r0
 8014072:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8014076:	4313      	orrs	r3, r2
 8014078:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801407a:	693b      	ldr	r3, [r7, #16]
 801407c:	015a      	lsls	r2, r3, #5
 801407e:	697b      	ldr	r3, [r7, #20]
 8014080:	4413      	add	r3, r2
 8014082:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014086:	691b      	ldr	r3, [r3, #16]
 8014088:	693a      	ldr	r2, [r7, #16]
 801408a:	0151      	lsls	r1, r2, #5
 801408c:	697a      	ldr	r2, [r7, #20]
 801408e:	440a      	add	r2, r1
 8014090:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014094:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8014098:	6113      	str	r3, [r2, #16]
 801409a:	e039      	b.n	8014110 <USB_EPStartXfer+0x3dc>
 801409c:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80140a0:	683b      	ldr	r3, [r7, #0]
 80140a2:	691a      	ldr	r2, [r3, #16]
 80140a4:	683b      	ldr	r3, [r7, #0]
 80140a6:	689b      	ldr	r3, [r3, #8]
 80140a8:	4413      	add	r3, r2
 80140aa:	1e5a      	subs	r2, r3, #1
 80140ac:	683b      	ldr	r3, [r7, #0]
 80140ae:	689b      	ldr	r3, [r3, #8]
 80140b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80140b4:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80140b6:	683b      	ldr	r3, [r7, #0]
 80140b8:	689b      	ldr	r3, [r3, #8]
 80140ba:	89fa      	ldrh	r2, [r7, #14]
 80140bc:	fb03 f202 	mul.w	r2, r3, r2
 80140c0:	683b      	ldr	r3, [r7, #0]
 80140c2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80140c4:	693b      	ldr	r3, [r7, #16]
 80140c6:	015a      	lsls	r2, r3, #5
 80140c8:	697b      	ldr	r3, [r7, #20]
 80140ca:	4413      	add	r3, r2
 80140cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80140d0:	691a      	ldr	r2, [r3, #16]
 80140d2:	89fb      	ldrh	r3, [r7, #14]
 80140d4:	04d9      	lsls	r1, r3, #19
 80140d6:	4b2f      	ldr	r3, [pc, #188]	; (8014194 <USB_EPStartXfer+0x460>)
 80140d8:	400b      	ands	r3, r1
 80140da:	6939      	ldr	r1, [r7, #16]
 80140dc:	0148      	lsls	r0, r1, #5
 80140de:	6979      	ldr	r1, [r7, #20]
 80140e0:	4401      	add	r1, r0
 80140e2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80140e6:	4313      	orrs	r3, r2
 80140e8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80140ea:	693b      	ldr	r3, [r7, #16]
 80140ec:	015a      	lsls	r2, r3, #5
 80140ee:	697b      	ldr	r3, [r7, #20]
 80140f0:	4413      	add	r3, r2
 80140f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80140f6:	691a      	ldr	r2, [r3, #16]
 80140f8:	683b      	ldr	r3, [r7, #0]
 80140fa:	6a1b      	ldr	r3, [r3, #32]
 80140fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014100:	6939      	ldr	r1, [r7, #16]
 8014102:	0148      	lsls	r0, r1, #5
 8014104:	6979      	ldr	r1, [r7, #20]
 8014106:	4401      	add	r1, r0
 8014108:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801410c:	4313      	orrs	r3, r2
 801410e:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8014110:	683b      	ldr	r3, [r7, #0]
 8014112:	791b      	ldrb	r3, [r3, #4]
 8014114:	2b01      	cmp	r3, #1
 8014116:	d128      	bne.n	801416a <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014118:	697b      	ldr	r3, [r7, #20]
 801411a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801411e:	689b      	ldr	r3, [r3, #8]
 8014120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014124:	2b00      	cmp	r3, #0
 8014126:	d110      	bne.n	801414a <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8014128:	693b      	ldr	r3, [r7, #16]
 801412a:	015a      	lsls	r2, r3, #5
 801412c:	697b      	ldr	r3, [r7, #20]
 801412e:	4413      	add	r3, r2
 8014130:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014134:	681b      	ldr	r3, [r3, #0]
 8014136:	693a      	ldr	r2, [r7, #16]
 8014138:	0151      	lsls	r1, r2, #5
 801413a:	697a      	ldr	r2, [r7, #20]
 801413c:	440a      	add	r2, r1
 801413e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014142:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8014146:	6013      	str	r3, [r2, #0]
 8014148:	e00f      	b.n	801416a <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801414a:	693b      	ldr	r3, [r7, #16]
 801414c:	015a      	lsls	r2, r3, #5
 801414e:	697b      	ldr	r3, [r7, #20]
 8014150:	4413      	add	r3, r2
 8014152:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014156:	681b      	ldr	r3, [r3, #0]
 8014158:	693a      	ldr	r2, [r7, #16]
 801415a:	0151      	lsls	r1, r2, #5
 801415c:	697a      	ldr	r2, [r7, #20]
 801415e:	440a      	add	r2, r1
 8014160:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014168:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801416a:	693b      	ldr	r3, [r7, #16]
 801416c:	015a      	lsls	r2, r3, #5
 801416e:	697b      	ldr	r3, [r7, #20]
 8014170:	4413      	add	r3, r2
 8014172:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014176:	681b      	ldr	r3, [r3, #0]
 8014178:	693a      	ldr	r2, [r7, #16]
 801417a:	0151      	lsls	r1, r2, #5
 801417c:	697a      	ldr	r2, [r7, #20]
 801417e:	440a      	add	r2, r1
 8014180:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014184:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8014188:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801418a:	2300      	movs	r3, #0
}
 801418c:	4618      	mov	r0, r3
 801418e:	3718      	adds	r7, #24
 8014190:	46bd      	mov	sp, r7
 8014192:	bd80      	pop	{r7, pc}
 8014194:	1ff80000 	.word	0x1ff80000

08014198 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014198:	b480      	push	{r7}
 801419a:	b087      	sub	sp, #28
 801419c:	af00      	add	r7, sp, #0
 801419e:	6078      	str	r0, [r7, #4]
 80141a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80141a2:	2300      	movs	r3, #0
 80141a4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80141a6:	2300      	movs	r3, #0
 80141a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80141ae:	683b      	ldr	r3, [r7, #0]
 80141b0:	785b      	ldrb	r3, [r3, #1]
 80141b2:	2b01      	cmp	r3, #1
 80141b4:	d14a      	bne.n	801424c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80141b6:	683b      	ldr	r3, [r7, #0]
 80141b8:	781b      	ldrb	r3, [r3, #0]
 80141ba:	015a      	lsls	r2, r3, #5
 80141bc:	693b      	ldr	r3, [r7, #16]
 80141be:	4413      	add	r3, r2
 80141c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80141c4:	681b      	ldr	r3, [r3, #0]
 80141c6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80141ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80141ce:	f040 8086 	bne.w	80142de <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80141d2:	683b      	ldr	r3, [r7, #0]
 80141d4:	781b      	ldrb	r3, [r3, #0]
 80141d6:	015a      	lsls	r2, r3, #5
 80141d8:	693b      	ldr	r3, [r7, #16]
 80141da:	4413      	add	r3, r2
 80141dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80141e0:	681b      	ldr	r3, [r3, #0]
 80141e2:	683a      	ldr	r2, [r7, #0]
 80141e4:	7812      	ldrb	r2, [r2, #0]
 80141e6:	0151      	lsls	r1, r2, #5
 80141e8:	693a      	ldr	r2, [r7, #16]
 80141ea:	440a      	add	r2, r1
 80141ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80141f0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80141f4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80141f6:	683b      	ldr	r3, [r7, #0]
 80141f8:	781b      	ldrb	r3, [r3, #0]
 80141fa:	015a      	lsls	r2, r3, #5
 80141fc:	693b      	ldr	r3, [r7, #16]
 80141fe:	4413      	add	r3, r2
 8014200:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014204:	681b      	ldr	r3, [r3, #0]
 8014206:	683a      	ldr	r2, [r7, #0]
 8014208:	7812      	ldrb	r2, [r2, #0]
 801420a:	0151      	lsls	r1, r2, #5
 801420c:	693a      	ldr	r2, [r7, #16]
 801420e:	440a      	add	r2, r1
 8014210:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014214:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014218:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801421a:	68fb      	ldr	r3, [r7, #12]
 801421c:	3301      	adds	r3, #1
 801421e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014220:	68fb      	ldr	r3, [r7, #12]
 8014222:	f242 7210 	movw	r2, #10000	; 0x2710
 8014226:	4293      	cmp	r3, r2
 8014228:	d902      	bls.n	8014230 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801422a:	2301      	movs	r3, #1
 801422c:	75fb      	strb	r3, [r7, #23]
          break;
 801422e:	e056      	b.n	80142de <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8014230:	683b      	ldr	r3, [r7, #0]
 8014232:	781b      	ldrb	r3, [r3, #0]
 8014234:	015a      	lsls	r2, r3, #5
 8014236:	693b      	ldr	r3, [r7, #16]
 8014238:	4413      	add	r3, r2
 801423a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801423e:	681b      	ldr	r3, [r3, #0]
 8014240:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014244:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014248:	d0e7      	beq.n	801421a <USB_EPStopXfer+0x82>
 801424a:	e048      	b.n	80142de <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801424c:	683b      	ldr	r3, [r7, #0]
 801424e:	781b      	ldrb	r3, [r3, #0]
 8014250:	015a      	lsls	r2, r3, #5
 8014252:	693b      	ldr	r3, [r7, #16]
 8014254:	4413      	add	r3, r2
 8014256:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801425a:	681b      	ldr	r3, [r3, #0]
 801425c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014260:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014264:	d13b      	bne.n	80142de <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8014266:	683b      	ldr	r3, [r7, #0]
 8014268:	781b      	ldrb	r3, [r3, #0]
 801426a:	015a      	lsls	r2, r3, #5
 801426c:	693b      	ldr	r3, [r7, #16]
 801426e:	4413      	add	r3, r2
 8014270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014274:	681b      	ldr	r3, [r3, #0]
 8014276:	683a      	ldr	r2, [r7, #0]
 8014278:	7812      	ldrb	r2, [r2, #0]
 801427a:	0151      	lsls	r1, r2, #5
 801427c:	693a      	ldr	r2, [r7, #16]
 801427e:	440a      	add	r2, r1
 8014280:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014284:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014288:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 801428a:	683b      	ldr	r3, [r7, #0]
 801428c:	781b      	ldrb	r3, [r3, #0]
 801428e:	015a      	lsls	r2, r3, #5
 8014290:	693b      	ldr	r3, [r7, #16]
 8014292:	4413      	add	r3, r2
 8014294:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014298:	681b      	ldr	r3, [r3, #0]
 801429a:	683a      	ldr	r2, [r7, #0]
 801429c:	7812      	ldrb	r2, [r2, #0]
 801429e:	0151      	lsls	r1, r2, #5
 80142a0:	693a      	ldr	r2, [r7, #16]
 80142a2:	440a      	add	r2, r1
 80142a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80142a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80142ac:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80142ae:	68fb      	ldr	r3, [r7, #12]
 80142b0:	3301      	adds	r3, #1
 80142b2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80142b4:	68fb      	ldr	r3, [r7, #12]
 80142b6:	f242 7210 	movw	r2, #10000	; 0x2710
 80142ba:	4293      	cmp	r3, r2
 80142bc:	d902      	bls.n	80142c4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80142be:	2301      	movs	r3, #1
 80142c0:	75fb      	strb	r3, [r7, #23]
          break;
 80142c2:	e00c      	b.n	80142de <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80142c4:	683b      	ldr	r3, [r7, #0]
 80142c6:	781b      	ldrb	r3, [r3, #0]
 80142c8:	015a      	lsls	r2, r3, #5
 80142ca:	693b      	ldr	r3, [r7, #16]
 80142cc:	4413      	add	r3, r2
 80142ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80142d2:	681b      	ldr	r3, [r3, #0]
 80142d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80142d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80142dc:	d0e7      	beq.n	80142ae <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80142de:	7dfb      	ldrb	r3, [r7, #23]
}
 80142e0:	4618      	mov	r0, r3
 80142e2:	371c      	adds	r7, #28
 80142e4:	46bd      	mov	sp, r7
 80142e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ea:	4770      	bx	lr

080142ec <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 80142ec:	b480      	push	{r7}
 80142ee:	b089      	sub	sp, #36	; 0x24
 80142f0:	af00      	add	r7, sp, #0
 80142f2:	60f8      	str	r0, [r7, #12]
 80142f4:	60b9      	str	r1, [r7, #8]
 80142f6:	4611      	mov	r1, r2
 80142f8:	461a      	mov	r2, r3
 80142fa:	460b      	mov	r3, r1
 80142fc:	71fb      	strb	r3, [r7, #7]
 80142fe:	4613      	mov	r3, r2
 8014300:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014302:	68fb      	ldr	r3, [r7, #12]
 8014304:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8014306:	68bb      	ldr	r3, [r7, #8]
 8014308:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 801430a:	88bb      	ldrh	r3, [r7, #4]
 801430c:	3303      	adds	r3, #3
 801430e:	089b      	lsrs	r3, r3, #2
 8014310:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8014312:	2300      	movs	r3, #0
 8014314:	61bb      	str	r3, [r7, #24]
 8014316:	e018      	b.n	801434a <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8014318:	79fb      	ldrb	r3, [r7, #7]
 801431a:	031a      	lsls	r2, r3, #12
 801431c:	697b      	ldr	r3, [r7, #20]
 801431e:	4413      	add	r3, r2
 8014320:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8014324:	461a      	mov	r2, r3
 8014326:	69fb      	ldr	r3, [r7, #28]
 8014328:	681b      	ldr	r3, [r3, #0]
 801432a:	6013      	str	r3, [r2, #0]
    pSrc++;
 801432c:	69fb      	ldr	r3, [r7, #28]
 801432e:	3301      	adds	r3, #1
 8014330:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8014332:	69fb      	ldr	r3, [r7, #28]
 8014334:	3301      	adds	r3, #1
 8014336:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8014338:	69fb      	ldr	r3, [r7, #28]
 801433a:	3301      	adds	r3, #1
 801433c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 801433e:	69fb      	ldr	r3, [r7, #28]
 8014340:	3301      	adds	r3, #1
 8014342:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8014344:	69bb      	ldr	r3, [r7, #24]
 8014346:	3301      	adds	r3, #1
 8014348:	61bb      	str	r3, [r7, #24]
 801434a:	69ba      	ldr	r2, [r7, #24]
 801434c:	693b      	ldr	r3, [r7, #16]
 801434e:	429a      	cmp	r2, r3
 8014350:	d3e2      	bcc.n	8014318 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8014352:	2300      	movs	r3, #0
}
 8014354:	4618      	mov	r0, r3
 8014356:	3724      	adds	r7, #36	; 0x24
 8014358:	46bd      	mov	sp, r7
 801435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801435e:	4770      	bx	lr

08014360 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8014360:	b480      	push	{r7}
 8014362:	b08b      	sub	sp, #44	; 0x2c
 8014364:	af00      	add	r7, sp, #0
 8014366:	60f8      	str	r0, [r7, #12]
 8014368:	60b9      	str	r1, [r7, #8]
 801436a:	4613      	mov	r3, r2
 801436c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801436e:	68fb      	ldr	r3, [r7, #12]
 8014370:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8014372:	68bb      	ldr	r3, [r7, #8]
 8014374:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8014376:	88fb      	ldrh	r3, [r7, #6]
 8014378:	089b      	lsrs	r3, r3, #2
 801437a:	b29b      	uxth	r3, r3
 801437c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801437e:	88fb      	ldrh	r3, [r7, #6]
 8014380:	f003 0303 	and.w	r3, r3, #3
 8014384:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8014386:	2300      	movs	r3, #0
 8014388:	623b      	str	r3, [r7, #32]
 801438a:	e014      	b.n	80143b6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 801438c:	69bb      	ldr	r3, [r7, #24]
 801438e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8014392:	681a      	ldr	r2, [r3, #0]
 8014394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014396:	601a      	str	r2, [r3, #0]
    pDest++;
 8014398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801439a:	3301      	adds	r3, #1
 801439c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 801439e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143a0:	3301      	adds	r3, #1
 80143a2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80143a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143a6:	3301      	adds	r3, #1
 80143a8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80143aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143ac:	3301      	adds	r3, #1
 80143ae:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80143b0:	6a3b      	ldr	r3, [r7, #32]
 80143b2:	3301      	adds	r3, #1
 80143b4:	623b      	str	r3, [r7, #32]
 80143b6:	6a3a      	ldr	r2, [r7, #32]
 80143b8:	697b      	ldr	r3, [r7, #20]
 80143ba:	429a      	cmp	r2, r3
 80143bc:	d3e6      	bcc.n	801438c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80143be:	8bfb      	ldrh	r3, [r7, #30]
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d01e      	beq.n	8014402 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80143c4:	2300      	movs	r3, #0
 80143c6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80143c8:	69bb      	ldr	r3, [r7, #24]
 80143ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80143ce:	461a      	mov	r2, r3
 80143d0:	f107 0310 	add.w	r3, r7, #16
 80143d4:	6812      	ldr	r2, [r2, #0]
 80143d6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80143d8:	693a      	ldr	r2, [r7, #16]
 80143da:	6a3b      	ldr	r3, [r7, #32]
 80143dc:	b2db      	uxtb	r3, r3
 80143de:	00db      	lsls	r3, r3, #3
 80143e0:	fa22 f303 	lsr.w	r3, r2, r3
 80143e4:	b2da      	uxtb	r2, r3
 80143e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143e8:	701a      	strb	r2, [r3, #0]
      i++;
 80143ea:	6a3b      	ldr	r3, [r7, #32]
 80143ec:	3301      	adds	r3, #1
 80143ee:	623b      	str	r3, [r7, #32]
      pDest++;
 80143f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143f2:	3301      	adds	r3, #1
 80143f4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80143f6:	8bfb      	ldrh	r3, [r7, #30]
 80143f8:	3b01      	subs	r3, #1
 80143fa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80143fc:	8bfb      	ldrh	r3, [r7, #30]
 80143fe:	2b00      	cmp	r3, #0
 8014400:	d1ea      	bne.n	80143d8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8014402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8014404:	4618      	mov	r0, r3
 8014406:	372c      	adds	r7, #44	; 0x2c
 8014408:	46bd      	mov	sp, r7
 801440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801440e:	4770      	bx	lr

08014410 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014410:	b480      	push	{r7}
 8014412:	b085      	sub	sp, #20
 8014414:	af00      	add	r7, sp, #0
 8014416:	6078      	str	r0, [r7, #4]
 8014418:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801441a:	687b      	ldr	r3, [r7, #4]
 801441c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801441e:	683b      	ldr	r3, [r7, #0]
 8014420:	781b      	ldrb	r3, [r3, #0]
 8014422:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014424:	683b      	ldr	r3, [r7, #0]
 8014426:	785b      	ldrb	r3, [r3, #1]
 8014428:	2b01      	cmp	r3, #1
 801442a:	d12c      	bne.n	8014486 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 801442c:	68bb      	ldr	r3, [r7, #8]
 801442e:	015a      	lsls	r2, r3, #5
 8014430:	68fb      	ldr	r3, [r7, #12]
 8014432:	4413      	add	r3, r2
 8014434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014438:	681b      	ldr	r3, [r3, #0]
 801443a:	2b00      	cmp	r3, #0
 801443c:	db12      	blt.n	8014464 <USB_EPSetStall+0x54>
 801443e:	68bb      	ldr	r3, [r7, #8]
 8014440:	2b00      	cmp	r3, #0
 8014442:	d00f      	beq.n	8014464 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8014444:	68bb      	ldr	r3, [r7, #8]
 8014446:	015a      	lsls	r2, r3, #5
 8014448:	68fb      	ldr	r3, [r7, #12]
 801444a:	4413      	add	r3, r2
 801444c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014450:	681b      	ldr	r3, [r3, #0]
 8014452:	68ba      	ldr	r2, [r7, #8]
 8014454:	0151      	lsls	r1, r2, #5
 8014456:	68fa      	ldr	r2, [r7, #12]
 8014458:	440a      	add	r2, r1
 801445a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801445e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8014462:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8014464:	68bb      	ldr	r3, [r7, #8]
 8014466:	015a      	lsls	r2, r3, #5
 8014468:	68fb      	ldr	r3, [r7, #12]
 801446a:	4413      	add	r3, r2
 801446c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014470:	681b      	ldr	r3, [r3, #0]
 8014472:	68ba      	ldr	r2, [r7, #8]
 8014474:	0151      	lsls	r1, r2, #5
 8014476:	68fa      	ldr	r2, [r7, #12]
 8014478:	440a      	add	r2, r1
 801447a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801447e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8014482:	6013      	str	r3, [r2, #0]
 8014484:	e02b      	b.n	80144de <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014486:	68bb      	ldr	r3, [r7, #8]
 8014488:	015a      	lsls	r2, r3, #5
 801448a:	68fb      	ldr	r3, [r7, #12]
 801448c:	4413      	add	r3, r2
 801448e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014492:	681b      	ldr	r3, [r3, #0]
 8014494:	2b00      	cmp	r3, #0
 8014496:	db12      	blt.n	80144be <USB_EPSetStall+0xae>
 8014498:	68bb      	ldr	r3, [r7, #8]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d00f      	beq.n	80144be <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 801449e:	68bb      	ldr	r3, [r7, #8]
 80144a0:	015a      	lsls	r2, r3, #5
 80144a2:	68fb      	ldr	r3, [r7, #12]
 80144a4:	4413      	add	r3, r2
 80144a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80144aa:	681b      	ldr	r3, [r3, #0]
 80144ac:	68ba      	ldr	r2, [r7, #8]
 80144ae:	0151      	lsls	r1, r2, #5
 80144b0:	68fa      	ldr	r2, [r7, #12]
 80144b2:	440a      	add	r2, r1
 80144b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80144b8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80144bc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80144be:	68bb      	ldr	r3, [r7, #8]
 80144c0:	015a      	lsls	r2, r3, #5
 80144c2:	68fb      	ldr	r3, [r7, #12]
 80144c4:	4413      	add	r3, r2
 80144c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80144ca:	681b      	ldr	r3, [r3, #0]
 80144cc:	68ba      	ldr	r2, [r7, #8]
 80144ce:	0151      	lsls	r1, r2, #5
 80144d0:	68fa      	ldr	r2, [r7, #12]
 80144d2:	440a      	add	r2, r1
 80144d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80144d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80144dc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80144de:	2300      	movs	r3, #0
}
 80144e0:	4618      	mov	r0, r3
 80144e2:	3714      	adds	r7, #20
 80144e4:	46bd      	mov	sp, r7
 80144e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144ea:	4770      	bx	lr

080144ec <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80144ec:	b480      	push	{r7}
 80144ee:	b085      	sub	sp, #20
 80144f0:	af00      	add	r7, sp, #0
 80144f2:	6078      	str	r0, [r7, #4]
 80144f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80144fa:	683b      	ldr	r3, [r7, #0]
 80144fc:	781b      	ldrb	r3, [r3, #0]
 80144fe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014500:	683b      	ldr	r3, [r7, #0]
 8014502:	785b      	ldrb	r3, [r3, #1]
 8014504:	2b01      	cmp	r3, #1
 8014506:	d128      	bne.n	801455a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8014508:	68bb      	ldr	r3, [r7, #8]
 801450a:	015a      	lsls	r2, r3, #5
 801450c:	68fb      	ldr	r3, [r7, #12]
 801450e:	4413      	add	r3, r2
 8014510:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014514:	681b      	ldr	r3, [r3, #0]
 8014516:	68ba      	ldr	r2, [r7, #8]
 8014518:	0151      	lsls	r1, r2, #5
 801451a:	68fa      	ldr	r2, [r7, #12]
 801451c:	440a      	add	r2, r1
 801451e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014522:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8014526:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014528:	683b      	ldr	r3, [r7, #0]
 801452a:	791b      	ldrb	r3, [r3, #4]
 801452c:	2b03      	cmp	r3, #3
 801452e:	d003      	beq.n	8014538 <USB_EPClearStall+0x4c>
 8014530:	683b      	ldr	r3, [r7, #0]
 8014532:	791b      	ldrb	r3, [r3, #4]
 8014534:	2b02      	cmp	r3, #2
 8014536:	d138      	bne.n	80145aa <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014538:	68bb      	ldr	r3, [r7, #8]
 801453a:	015a      	lsls	r2, r3, #5
 801453c:	68fb      	ldr	r3, [r7, #12]
 801453e:	4413      	add	r3, r2
 8014540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014544:	681b      	ldr	r3, [r3, #0]
 8014546:	68ba      	ldr	r2, [r7, #8]
 8014548:	0151      	lsls	r1, r2, #5
 801454a:	68fa      	ldr	r2, [r7, #12]
 801454c:	440a      	add	r2, r1
 801454e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014556:	6013      	str	r3, [r2, #0]
 8014558:	e027      	b.n	80145aa <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801455a:	68bb      	ldr	r3, [r7, #8]
 801455c:	015a      	lsls	r2, r3, #5
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	4413      	add	r3, r2
 8014562:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014566:	681b      	ldr	r3, [r3, #0]
 8014568:	68ba      	ldr	r2, [r7, #8]
 801456a:	0151      	lsls	r1, r2, #5
 801456c:	68fa      	ldr	r2, [r7, #12]
 801456e:	440a      	add	r2, r1
 8014570:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014574:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8014578:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801457a:	683b      	ldr	r3, [r7, #0]
 801457c:	791b      	ldrb	r3, [r3, #4]
 801457e:	2b03      	cmp	r3, #3
 8014580:	d003      	beq.n	801458a <USB_EPClearStall+0x9e>
 8014582:	683b      	ldr	r3, [r7, #0]
 8014584:	791b      	ldrb	r3, [r3, #4]
 8014586:	2b02      	cmp	r3, #2
 8014588:	d10f      	bne.n	80145aa <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801458a:	68bb      	ldr	r3, [r7, #8]
 801458c:	015a      	lsls	r2, r3, #5
 801458e:	68fb      	ldr	r3, [r7, #12]
 8014590:	4413      	add	r3, r2
 8014592:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014596:	681b      	ldr	r3, [r3, #0]
 8014598:	68ba      	ldr	r2, [r7, #8]
 801459a:	0151      	lsls	r1, r2, #5
 801459c:	68fa      	ldr	r2, [r7, #12]
 801459e:	440a      	add	r2, r1
 80145a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80145a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80145a8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80145aa:	2300      	movs	r3, #0
}
 80145ac:	4618      	mov	r0, r3
 80145ae:	3714      	adds	r7, #20
 80145b0:	46bd      	mov	sp, r7
 80145b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145b6:	4770      	bx	lr

080145b8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80145b8:	b480      	push	{r7}
 80145ba:	b085      	sub	sp, #20
 80145bc:	af00      	add	r7, sp, #0
 80145be:	6078      	str	r0, [r7, #4]
 80145c0:	460b      	mov	r3, r1
 80145c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80145c8:	68fb      	ldr	r3, [r7, #12]
 80145ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80145ce:	681b      	ldr	r3, [r3, #0]
 80145d0:	68fa      	ldr	r2, [r7, #12]
 80145d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80145d6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80145da:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80145dc:	68fb      	ldr	r3, [r7, #12]
 80145de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80145e2:	681a      	ldr	r2, [r3, #0]
 80145e4:	78fb      	ldrb	r3, [r7, #3]
 80145e6:	011b      	lsls	r3, r3, #4
 80145e8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80145ec:	68f9      	ldr	r1, [r7, #12]
 80145ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80145f2:	4313      	orrs	r3, r2
 80145f4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80145f6:	2300      	movs	r3, #0
}
 80145f8:	4618      	mov	r0, r3
 80145fa:	3714      	adds	r7, #20
 80145fc:	46bd      	mov	sp, r7
 80145fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014602:	4770      	bx	lr

08014604 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8014604:	b480      	push	{r7}
 8014606:	b085      	sub	sp, #20
 8014608:	af00      	add	r7, sp, #0
 801460a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8014616:	681b      	ldr	r3, [r3, #0]
 8014618:	68fa      	ldr	r2, [r7, #12]
 801461a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801461e:	f023 0303 	bic.w	r3, r3, #3
 8014622:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8014624:	68fb      	ldr	r3, [r7, #12]
 8014626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801462a:	685b      	ldr	r3, [r3, #4]
 801462c:	68fa      	ldr	r2, [r7, #12]
 801462e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014632:	f023 0302 	bic.w	r3, r3, #2
 8014636:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014638:	2300      	movs	r3, #0
}
 801463a:	4618      	mov	r0, r3
 801463c:	3714      	adds	r7, #20
 801463e:	46bd      	mov	sp, r7
 8014640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014644:	4770      	bx	lr

08014646 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8014646:	b480      	push	{r7}
 8014648:	b085      	sub	sp, #20
 801464a:	af00      	add	r7, sp, #0
 801464c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014652:	68fb      	ldr	r3, [r7, #12]
 8014654:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8014658:	681b      	ldr	r3, [r3, #0]
 801465a:	68fa      	ldr	r2, [r7, #12]
 801465c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8014660:	f023 0303 	bic.w	r3, r3, #3
 8014664:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014666:	68fb      	ldr	r3, [r7, #12]
 8014668:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801466c:	685b      	ldr	r3, [r3, #4]
 801466e:	68fa      	ldr	r2, [r7, #12]
 8014670:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014674:	f043 0302 	orr.w	r3, r3, #2
 8014678:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801467a:	2300      	movs	r3, #0
}
 801467c:	4618      	mov	r0, r3
 801467e:	3714      	adds	r7, #20
 8014680:	46bd      	mov	sp, r7
 8014682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014686:	4770      	bx	lr

08014688 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8014688:	b480      	push	{r7}
 801468a:	b085      	sub	sp, #20
 801468c:	af00      	add	r7, sp, #0
 801468e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8014690:	687b      	ldr	r3, [r7, #4]
 8014692:	695b      	ldr	r3, [r3, #20]
 8014694:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8014696:	687b      	ldr	r3, [r7, #4]
 8014698:	699b      	ldr	r3, [r3, #24]
 801469a:	68fa      	ldr	r2, [r7, #12]
 801469c:	4013      	ands	r3, r2
 801469e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80146a0:	68fb      	ldr	r3, [r7, #12]
}
 80146a2:	4618      	mov	r0, r3
 80146a4:	3714      	adds	r7, #20
 80146a6:	46bd      	mov	sp, r7
 80146a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146ac:	4770      	bx	lr

080146ae <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80146ae:	b480      	push	{r7}
 80146b0:	b085      	sub	sp, #20
 80146b2:	af00      	add	r7, sp, #0
 80146b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80146b6:	687b      	ldr	r3, [r7, #4]
 80146b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80146ba:	68fb      	ldr	r3, [r7, #12]
 80146bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80146c0:	699b      	ldr	r3, [r3, #24]
 80146c2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80146c4:	68fb      	ldr	r3, [r7, #12]
 80146c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80146ca:	69db      	ldr	r3, [r3, #28]
 80146cc:	68ba      	ldr	r2, [r7, #8]
 80146ce:	4013      	ands	r3, r2
 80146d0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80146d2:	68bb      	ldr	r3, [r7, #8]
 80146d4:	0c1b      	lsrs	r3, r3, #16
}
 80146d6:	4618      	mov	r0, r3
 80146d8:	3714      	adds	r7, #20
 80146da:	46bd      	mov	sp, r7
 80146dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146e0:	4770      	bx	lr

080146e2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80146e2:	b480      	push	{r7}
 80146e4:	b085      	sub	sp, #20
 80146e6:	af00      	add	r7, sp, #0
 80146e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80146ea:	687b      	ldr	r3, [r7, #4]
 80146ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80146ee:	68fb      	ldr	r3, [r7, #12]
 80146f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80146f4:	699b      	ldr	r3, [r3, #24]
 80146f6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80146f8:	68fb      	ldr	r3, [r7, #12]
 80146fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80146fe:	69db      	ldr	r3, [r3, #28]
 8014700:	68ba      	ldr	r2, [r7, #8]
 8014702:	4013      	ands	r3, r2
 8014704:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8014706:	68bb      	ldr	r3, [r7, #8]
 8014708:	b29b      	uxth	r3, r3
}
 801470a:	4618      	mov	r0, r3
 801470c:	3714      	adds	r7, #20
 801470e:	46bd      	mov	sp, r7
 8014710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014714:	4770      	bx	lr

08014716 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8014716:	b480      	push	{r7}
 8014718:	b085      	sub	sp, #20
 801471a:	af00      	add	r7, sp, #0
 801471c:	6078      	str	r0, [r7, #4]
 801471e:	460b      	mov	r3, r1
 8014720:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014722:	687b      	ldr	r3, [r7, #4]
 8014724:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8014726:	78fb      	ldrb	r3, [r7, #3]
 8014728:	015a      	lsls	r2, r3, #5
 801472a:	68fb      	ldr	r3, [r7, #12]
 801472c:	4413      	add	r3, r2
 801472e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014732:	689b      	ldr	r3, [r3, #8]
 8014734:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8014736:	68fb      	ldr	r3, [r7, #12]
 8014738:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801473c:	695b      	ldr	r3, [r3, #20]
 801473e:	68ba      	ldr	r2, [r7, #8]
 8014740:	4013      	ands	r3, r2
 8014742:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014744:	68bb      	ldr	r3, [r7, #8]
}
 8014746:	4618      	mov	r0, r3
 8014748:	3714      	adds	r7, #20
 801474a:	46bd      	mov	sp, r7
 801474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014750:	4770      	bx	lr

08014752 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8014752:	b480      	push	{r7}
 8014754:	b087      	sub	sp, #28
 8014756:	af00      	add	r7, sp, #0
 8014758:	6078      	str	r0, [r7, #4]
 801475a:	460b      	mov	r3, r1
 801475c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801475e:	687b      	ldr	r3, [r7, #4]
 8014760:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8014762:	697b      	ldr	r3, [r7, #20]
 8014764:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014768:	691b      	ldr	r3, [r3, #16]
 801476a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 801476c:	697b      	ldr	r3, [r7, #20]
 801476e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014774:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8014776:	78fb      	ldrb	r3, [r7, #3]
 8014778:	f003 030f 	and.w	r3, r3, #15
 801477c:	68fa      	ldr	r2, [r7, #12]
 801477e:	fa22 f303 	lsr.w	r3, r2, r3
 8014782:	01db      	lsls	r3, r3, #7
 8014784:	b2db      	uxtb	r3, r3
 8014786:	693a      	ldr	r2, [r7, #16]
 8014788:	4313      	orrs	r3, r2
 801478a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 801478c:	78fb      	ldrb	r3, [r7, #3]
 801478e:	015a      	lsls	r2, r3, #5
 8014790:	697b      	ldr	r3, [r7, #20]
 8014792:	4413      	add	r3, r2
 8014794:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014798:	689b      	ldr	r3, [r3, #8]
 801479a:	693a      	ldr	r2, [r7, #16]
 801479c:	4013      	ands	r3, r2
 801479e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80147a0:	68bb      	ldr	r3, [r7, #8]
}
 80147a2:	4618      	mov	r0, r3
 80147a4:	371c      	adds	r7, #28
 80147a6:	46bd      	mov	sp, r7
 80147a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147ac:	4770      	bx	lr

080147ae <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80147ae:	b480      	push	{r7}
 80147b0:	b083      	sub	sp, #12
 80147b2:	af00      	add	r7, sp, #0
 80147b4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80147b6:	687b      	ldr	r3, [r7, #4]
 80147b8:	695b      	ldr	r3, [r3, #20]
 80147ba:	f003 0301 	and.w	r3, r3, #1
}
 80147be:	4618      	mov	r0, r3
 80147c0:	370c      	adds	r7, #12
 80147c2:	46bd      	mov	sp, r7
 80147c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147c8:	4770      	bx	lr

080147ca <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80147ca:	b480      	push	{r7}
 80147cc:	b085      	sub	sp, #20
 80147ce:	af00      	add	r7, sp, #0
 80147d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80147d2:	687b      	ldr	r3, [r7, #4]
 80147d4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80147d6:	68fb      	ldr	r3, [r7, #12]
 80147d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80147dc:	681b      	ldr	r3, [r3, #0]
 80147de:	68fa      	ldr	r2, [r7, #12]
 80147e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80147e4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80147e8:	f023 0307 	bic.w	r3, r3, #7
 80147ec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80147ee:	68fb      	ldr	r3, [r7, #12]
 80147f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80147f4:	685b      	ldr	r3, [r3, #4]
 80147f6:	68fa      	ldr	r2, [r7, #12]
 80147f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80147fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8014800:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014802:	2300      	movs	r3, #0
}
 8014804:	4618      	mov	r0, r3
 8014806:	3714      	adds	r7, #20
 8014808:	46bd      	mov	sp, r7
 801480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801480e:	4770      	bx	lr

08014810 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8014810:	b480      	push	{r7}
 8014812:	b085      	sub	sp, #20
 8014814:	af00      	add	r7, sp, #0
 8014816:	6078      	str	r0, [r7, #4]
 8014818:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	333c      	adds	r3, #60	; 0x3c
 8014822:	3304      	adds	r3, #4
 8014824:	681b      	ldr	r3, [r3, #0]
 8014826:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8014828:	68bb      	ldr	r3, [r7, #8]
 801482a:	4a1c      	ldr	r2, [pc, #112]	; (801489c <USB_EP0_OutStart+0x8c>)
 801482c:	4293      	cmp	r3, r2
 801482e:	d90a      	bls.n	8014846 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014830:	68fb      	ldr	r3, [r7, #12]
 8014832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014836:	681b      	ldr	r3, [r3, #0]
 8014838:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801483c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014840:	d101      	bne.n	8014846 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8014842:	2300      	movs	r3, #0
 8014844:	e024      	b.n	8014890 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8014846:	68fb      	ldr	r3, [r7, #12]
 8014848:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801484c:	461a      	mov	r2, r3
 801484e:	2300      	movs	r3, #0
 8014850:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014852:	68fb      	ldr	r3, [r7, #12]
 8014854:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014858:	691b      	ldr	r3, [r3, #16]
 801485a:	68fa      	ldr	r2, [r7, #12]
 801485c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014860:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8014864:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8014866:	68fb      	ldr	r3, [r7, #12]
 8014868:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801486c:	691b      	ldr	r3, [r3, #16]
 801486e:	68fa      	ldr	r2, [r7, #12]
 8014870:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014874:	f043 0318 	orr.w	r3, r3, #24
 8014878:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 801487a:	68fb      	ldr	r3, [r7, #12]
 801487c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014880:	691b      	ldr	r3, [r3, #16]
 8014882:	68fa      	ldr	r2, [r7, #12]
 8014884:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014888:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 801488c:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 801488e:	2300      	movs	r3, #0
}
 8014890:	4618      	mov	r0, r3
 8014892:	3714      	adds	r7, #20
 8014894:	46bd      	mov	sp, r7
 8014896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801489a:	4770      	bx	lr
 801489c:	4f54300a 	.word	0x4f54300a

080148a0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80148a0:	b480      	push	{r7}
 80148a2:	b085      	sub	sp, #20
 80148a4:	af00      	add	r7, sp, #0
 80148a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80148a8:	2300      	movs	r3, #0
 80148aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80148ac:	68fb      	ldr	r3, [r7, #12]
 80148ae:	3301      	adds	r3, #1
 80148b0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80148b2:	68fb      	ldr	r3, [r7, #12]
 80148b4:	4a13      	ldr	r2, [pc, #76]	; (8014904 <USB_CoreReset+0x64>)
 80148b6:	4293      	cmp	r3, r2
 80148b8:	d901      	bls.n	80148be <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80148ba:	2303      	movs	r3, #3
 80148bc:	e01b      	b.n	80148f6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80148be:	687b      	ldr	r3, [r7, #4]
 80148c0:	691b      	ldr	r3, [r3, #16]
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	daf2      	bge.n	80148ac <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80148c6:	2300      	movs	r3, #0
 80148c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80148ca:	687b      	ldr	r3, [r7, #4]
 80148cc:	691b      	ldr	r3, [r3, #16]
 80148ce:	f043 0201 	orr.w	r2, r3, #1
 80148d2:	687b      	ldr	r3, [r7, #4]
 80148d4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80148d6:	68fb      	ldr	r3, [r7, #12]
 80148d8:	3301      	adds	r3, #1
 80148da:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80148dc:	68fb      	ldr	r3, [r7, #12]
 80148de:	4a09      	ldr	r2, [pc, #36]	; (8014904 <USB_CoreReset+0x64>)
 80148e0:	4293      	cmp	r3, r2
 80148e2:	d901      	bls.n	80148e8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80148e4:	2303      	movs	r3, #3
 80148e6:	e006      	b.n	80148f6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	691b      	ldr	r3, [r3, #16]
 80148ec:	f003 0301 	and.w	r3, r3, #1
 80148f0:	2b01      	cmp	r3, #1
 80148f2:	d0f0      	beq.n	80148d6 <USB_CoreReset+0x36>

  return HAL_OK;
 80148f4:	2300      	movs	r3, #0
}
 80148f6:	4618      	mov	r0, r3
 80148f8:	3714      	adds	r7, #20
 80148fa:	46bd      	mov	sp, r7
 80148fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014900:	4770      	bx	lr
 8014902:	bf00      	nop
 8014904:	00030d40 	.word	0x00030d40

08014908 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8014908:	b580      	push	{r7, lr}
 801490a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 801490c:	4904      	ldr	r1, [pc, #16]	; (8014920 <MX_FATFS_Init+0x18>)
 801490e:	4805      	ldr	r0, [pc, #20]	; (8014924 <MX_FATFS_Init+0x1c>)
 8014910:	f004 fb56 	bl	8018fc0 <FATFS_LinkDriver>
 8014914:	4603      	mov	r3, r0
 8014916:	461a      	mov	r2, r3
 8014918:	4b03      	ldr	r3, [pc, #12]	; (8014928 <MX_FATFS_Init+0x20>)
 801491a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 801491c:	bf00      	nop
 801491e:	bd80      	pop	{r7, pc}
 8014920:	20000f0c 	.word	0x20000f0c
 8014924:	0801d1f8 	.word	0x0801d1f8
 8014928:	20000f08 	.word	0x20000f08

0801492c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 801492c:	b480      	push	{r7}
 801492e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8014930:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8014932:	4618      	mov	r0, r3
 8014934:	46bd      	mov	sp, r7
 8014936:	f85d 7b04 	ldr.w	r7, [sp], #4
 801493a:	4770      	bx	lr

0801493c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 801493c:	b580      	push	{r7, lr}
 801493e:	b082      	sub	sp, #8
 8014940:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8014942:	2300      	movs	r3, #0
 8014944:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8014946:	f000 f885 	bl	8014a54 <BSP_SD_IsDetected>
 801494a:	4603      	mov	r3, r0
 801494c:	2b01      	cmp	r3, #1
 801494e:	d001      	beq.n	8014954 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8014950:	2302      	movs	r3, #2
 8014952:	e012      	b.n	801497a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8014954:	480b      	ldr	r0, [pc, #44]	; (8014984 <BSP_SD_Init+0x48>)
 8014956:	f7f8 fe21 	bl	800d59c <HAL_SD_Init>
 801495a:	4603      	mov	r3, r0
 801495c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 801495e:	79fb      	ldrb	r3, [r7, #7]
 8014960:	2b00      	cmp	r3, #0
 8014962:	d109      	bne.n	8014978 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8014964:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8014968:	4806      	ldr	r0, [pc, #24]	; (8014984 <BSP_SD_Init+0x48>)
 801496a:	f7f9 fcd5 	bl	800e318 <HAL_SD_ConfigWideBusOperation>
 801496e:	4603      	mov	r3, r0
 8014970:	2b00      	cmp	r3, #0
 8014972:	d001      	beq.n	8014978 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8014974:	2301      	movs	r3, #1
 8014976:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8014978:	79fb      	ldrb	r3, [r7, #7]
}
 801497a:	4618      	mov	r0, r3
 801497c:	3708      	adds	r7, #8
 801497e:	46bd      	mov	sp, r7
 8014980:	bd80      	pop	{r7, pc}
 8014982:	bf00      	nop
 8014984:	2000059c 	.word	0x2000059c

08014988 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8014988:	b580      	push	{r7, lr}
 801498a:	b086      	sub	sp, #24
 801498c:	af00      	add	r7, sp, #0
 801498e:	60f8      	str	r0, [r7, #12]
 8014990:	60b9      	str	r1, [r7, #8]
 8014992:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8014994:	2300      	movs	r3, #0
 8014996:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8014998:	687b      	ldr	r3, [r7, #4]
 801499a:	68ba      	ldr	r2, [r7, #8]
 801499c:	68f9      	ldr	r1, [r7, #12]
 801499e:	4806      	ldr	r0, [pc, #24]	; (80149b8 <BSP_SD_ReadBlocks_DMA+0x30>)
 80149a0:	f7f8 ff24 	bl	800d7ec <HAL_SD_ReadBlocks_DMA>
 80149a4:	4603      	mov	r3, r0
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	d001      	beq.n	80149ae <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80149aa:	2301      	movs	r3, #1
 80149ac:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80149ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80149b0:	4618      	mov	r0, r3
 80149b2:	3718      	adds	r7, #24
 80149b4:	46bd      	mov	sp, r7
 80149b6:	bd80      	pop	{r7, pc}
 80149b8:	2000059c 	.word	0x2000059c

080149bc <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 80149bc:	b580      	push	{r7, lr}
 80149be:	b086      	sub	sp, #24
 80149c0:	af00      	add	r7, sp, #0
 80149c2:	60f8      	str	r0, [r7, #12]
 80149c4:	60b9      	str	r1, [r7, #8]
 80149c6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80149c8:	2300      	movs	r3, #0
 80149ca:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	68ba      	ldr	r2, [r7, #8]
 80149d0:	68f9      	ldr	r1, [r7, #12]
 80149d2:	4806      	ldr	r0, [pc, #24]	; (80149ec <BSP_SD_WriteBlocks_DMA+0x30>)
 80149d4:	f7f8 ffb2 	bl	800d93c <HAL_SD_WriteBlocks_DMA>
 80149d8:	4603      	mov	r3, r0
 80149da:	2b00      	cmp	r3, #0
 80149dc:	d001      	beq.n	80149e2 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80149de:	2301      	movs	r3, #1
 80149e0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80149e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80149e4:	4618      	mov	r0, r3
 80149e6:	3718      	adds	r7, #24
 80149e8:	46bd      	mov	sp, r7
 80149ea:	bd80      	pop	{r7, pc}
 80149ec:	2000059c 	.word	0x2000059c

080149f0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80149f0:	b580      	push	{r7, lr}
 80149f2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80149f4:	4805      	ldr	r0, [pc, #20]	; (8014a0c <BSP_SD_GetCardState+0x1c>)
 80149f6:	f7f9 fda3 	bl	800e540 <HAL_SD_GetCardState>
 80149fa:	4603      	mov	r3, r0
 80149fc:	2b04      	cmp	r3, #4
 80149fe:	bf14      	ite	ne
 8014a00:	2301      	movne	r3, #1
 8014a02:	2300      	moveq	r3, #0
 8014a04:	b2db      	uxtb	r3, r3
}
 8014a06:	4618      	mov	r0, r3
 8014a08:	bd80      	pop	{r7, pc}
 8014a0a:	bf00      	nop
 8014a0c:	2000059c 	.word	0x2000059c

08014a10 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(BSP_SD_CardInfo *CardInfo)
{
 8014a10:	b580      	push	{r7, lr}
 8014a12:	b082      	sub	sp, #8
 8014a14:	af00      	add	r7, sp, #0
 8014a16:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8014a18:	6879      	ldr	r1, [r7, #4]
 8014a1a:	4803      	ldr	r0, [pc, #12]	; (8014a28 <BSP_SD_GetCardInfo+0x18>)
 8014a1c:	f7f9 fc50 	bl	800e2c0 <HAL_SD_GetCardInfo>
}
 8014a20:	bf00      	nop
 8014a22:	3708      	adds	r7, #8
 8014a24:	46bd      	mov	sp, r7
 8014a26:	bd80      	pop	{r7, pc}
 8014a28:	2000059c 	.word	0x2000059c

08014a2c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8014a2c:	b580      	push	{r7, lr}
 8014a2e:	b082      	sub	sp, #8
 8014a30:	af00      	add	r7, sp, #0
 8014a32:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8014a34:	f000 f99e 	bl	8014d74 <BSP_SD_WriteCpltCallback>
}
 8014a38:	bf00      	nop
 8014a3a:	3708      	adds	r7, #8
 8014a3c:	46bd      	mov	sp, r7
 8014a3e:	bd80      	pop	{r7, pc}

08014a40 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8014a40:	b580      	push	{r7, lr}
 8014a42:	b082      	sub	sp, #8
 8014a44:	af00      	add	r7, sp, #0
 8014a46:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8014a48:	f000 f9a0 	bl	8014d8c <BSP_SD_ReadCpltCallback>
}
 8014a4c:	bf00      	nop
 8014a4e:	3708      	adds	r7, #8
 8014a50:	46bd      	mov	sp, r7
 8014a52:	bd80      	pop	{r7, pc}

08014a54 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8014a54:	b580      	push	{r7, lr}
 8014a56:	b082      	sub	sp, #8
 8014a58:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8014a5a:	2301      	movs	r3, #1
 8014a5c:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8014a5e:	f000 f80b 	bl	8014a78 <BSP_PlatformIsDetected>
 8014a62:	4603      	mov	r3, r0
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	d101      	bne.n	8014a6c <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8014a68:	2300      	movs	r3, #0
 8014a6a:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8014a6c:	79fb      	ldrb	r3, [r7, #7]
 8014a6e:	b2db      	uxtb	r3, r3
}
 8014a70:	4618      	mov	r0, r3
 8014a72:	3708      	adds	r7, #8
 8014a74:	46bd      	mov	sp, r7
 8014a76:	bd80      	pop	{r7, pc}

08014a78 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8014a78:	b580      	push	{r7, lr}
 8014a7a:	b082      	sub	sp, #8
 8014a7c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8014a7e:	2301      	movs	r3, #1
 8014a80:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_SET)
 8014a82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8014a86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8014a8a:	f7f3 fc6b 	bl	8008364 <HAL_GPIO_ReadPin>
 8014a8e:	4603      	mov	r3, r0
 8014a90:	2b01      	cmp	r3, #1
 8014a92:	d001      	beq.n	8014a98 <BSP_PlatformIsDetected+0x20>
    {
        status = SD_NOT_PRESENT;
 8014a94:	2300      	movs	r3, #0
 8014a96:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8014a98:	79fb      	ldrb	r3, [r7, #7]
}
 8014a9a:	4618      	mov	r0, r3
 8014a9c:	3708      	adds	r7, #8
 8014a9e:	46bd      	mov	sp, r7
 8014aa0:	bd80      	pop	{r7, pc}

08014aa2 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8014aa2:	b580      	push	{r7, lr}
 8014aa4:	b084      	sub	sp, #16
 8014aa6:	af00      	add	r7, sp, #0
 8014aa8:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8014aaa:	f7f2 fd67 	bl	800757c <HAL_GetTick>
 8014aae:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8014ab0:	e006      	b.n	8014ac0 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8014ab2:	f7ff ff9d 	bl	80149f0 <BSP_SD_GetCardState>
 8014ab6:	4603      	mov	r3, r0
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	d101      	bne.n	8014ac0 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8014abc:	2300      	movs	r3, #0
 8014abe:	e009      	b.n	8014ad4 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8014ac0:	f7f2 fd5c 	bl	800757c <HAL_GetTick>
 8014ac4:	4602      	mov	r2, r0
 8014ac6:	68fb      	ldr	r3, [r7, #12]
 8014ac8:	1ad3      	subs	r3, r2, r3
 8014aca:	687a      	ldr	r2, [r7, #4]
 8014acc:	429a      	cmp	r2, r3
 8014ace:	d8f0      	bhi.n	8014ab2 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8014ad0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8014ad4:	4618      	mov	r0, r3
 8014ad6:	3710      	adds	r7, #16
 8014ad8:	46bd      	mov	sp, r7
 8014ada:	bd80      	pop	{r7, pc}

08014adc <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8014adc:	b580      	push	{r7, lr}
 8014ade:	b082      	sub	sp, #8
 8014ae0:	af00      	add	r7, sp, #0
 8014ae2:	4603      	mov	r3, r0
 8014ae4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8014ae6:	4b0b      	ldr	r3, [pc, #44]	; (8014b14 <SD_CheckStatus+0x38>)
 8014ae8:	2201      	movs	r2, #1
 8014aea:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8014aec:	f7ff ff80 	bl	80149f0 <BSP_SD_GetCardState>
 8014af0:	4603      	mov	r3, r0
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	d107      	bne.n	8014b06 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8014af6:	4b07      	ldr	r3, [pc, #28]	; (8014b14 <SD_CheckStatus+0x38>)
 8014af8:	781b      	ldrb	r3, [r3, #0]
 8014afa:	b2db      	uxtb	r3, r3
 8014afc:	f023 0301 	bic.w	r3, r3, #1
 8014b00:	b2da      	uxtb	r2, r3
 8014b02:	4b04      	ldr	r3, [pc, #16]	; (8014b14 <SD_CheckStatus+0x38>)
 8014b04:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8014b06:	4b03      	ldr	r3, [pc, #12]	; (8014b14 <SD_CheckStatus+0x38>)
 8014b08:	781b      	ldrb	r3, [r3, #0]
 8014b0a:	b2db      	uxtb	r3, r3
}
 8014b0c:	4618      	mov	r0, r3
 8014b0e:	3708      	adds	r7, #8
 8014b10:	46bd      	mov	sp, r7
 8014b12:	bd80      	pop	{r7, pc}
 8014b14:	2000000d 	.word	0x2000000d

08014b18 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8014b18:	b580      	push	{r7, lr}
 8014b1a:	b082      	sub	sp, #8
 8014b1c:	af00      	add	r7, sp, #0
 8014b1e:	4603      	mov	r3, r0
 8014b20:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8014b22:	f7ff ff0b 	bl	801493c <BSP_SD_Init>
 8014b26:	4603      	mov	r3, r0
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	d107      	bne.n	8014b3c <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8014b2c:	79fb      	ldrb	r3, [r7, #7]
 8014b2e:	4618      	mov	r0, r3
 8014b30:	f7ff ffd4 	bl	8014adc <SD_CheckStatus>
 8014b34:	4603      	mov	r3, r0
 8014b36:	461a      	mov	r2, r3
 8014b38:	4b04      	ldr	r3, [pc, #16]	; (8014b4c <SD_initialize+0x34>)
 8014b3a:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8014b3c:	4b03      	ldr	r3, [pc, #12]	; (8014b4c <SD_initialize+0x34>)
 8014b3e:	781b      	ldrb	r3, [r3, #0]
 8014b40:	b2db      	uxtb	r3, r3
}
 8014b42:	4618      	mov	r0, r3
 8014b44:	3708      	adds	r7, #8
 8014b46:	46bd      	mov	sp, r7
 8014b48:	bd80      	pop	{r7, pc}
 8014b4a:	bf00      	nop
 8014b4c:	2000000d 	.word	0x2000000d

08014b50 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8014b50:	b580      	push	{r7, lr}
 8014b52:	b082      	sub	sp, #8
 8014b54:	af00      	add	r7, sp, #0
 8014b56:	4603      	mov	r3, r0
 8014b58:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8014b5a:	79fb      	ldrb	r3, [r7, #7]
 8014b5c:	4618      	mov	r0, r3
 8014b5e:	f7ff ffbd 	bl	8014adc <SD_CheckStatus>
 8014b62:	4603      	mov	r3, r0
}
 8014b64:	4618      	mov	r0, r3
 8014b66:	3708      	adds	r7, #8
 8014b68:	46bd      	mov	sp, r7
 8014b6a:	bd80      	pop	{r7, pc}

08014b6c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8014b6c:	b580      	push	{r7, lr}
 8014b6e:	b086      	sub	sp, #24
 8014b70:	af00      	add	r7, sp, #0
 8014b72:	60b9      	str	r1, [r7, #8]
 8014b74:	607a      	str	r2, [r7, #4]
 8014b76:	603b      	str	r3, [r7, #0]
 8014b78:	4603      	mov	r3, r0
 8014b7a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8014b7c:	2301      	movs	r3, #1
 8014b7e:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8014b80:	f247 5030 	movw	r0, #30000	; 0x7530
 8014b84:	f7ff ff8d 	bl	8014aa2 <SD_CheckStatusWithTimeout>
 8014b88:	4603      	mov	r3, r0
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	da01      	bge.n	8014b92 <SD_read+0x26>
  {
    return res;
 8014b8e:	7dfb      	ldrb	r3, [r7, #23]
 8014b90:	e03b      	b.n	8014c0a <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8014b92:	683a      	ldr	r2, [r7, #0]
 8014b94:	6879      	ldr	r1, [r7, #4]
 8014b96:	68b8      	ldr	r0, [r7, #8]
 8014b98:	f7ff fef6 	bl	8014988 <BSP_SD_ReadBlocks_DMA>
 8014b9c:	4603      	mov	r3, r0
 8014b9e:	2b00      	cmp	r3, #0
 8014ba0:	d132      	bne.n	8014c08 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8014ba2:	4b1c      	ldr	r3, [pc, #112]	; (8014c14 <SD_read+0xa8>)
 8014ba4:	2200      	movs	r2, #0
 8014ba6:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8014ba8:	f7f2 fce8 	bl	800757c <HAL_GetTick>
 8014bac:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8014bae:	bf00      	nop
 8014bb0:	4b18      	ldr	r3, [pc, #96]	; (8014c14 <SD_read+0xa8>)
 8014bb2:	681b      	ldr	r3, [r3, #0]
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	d108      	bne.n	8014bca <SD_read+0x5e>
 8014bb8:	f7f2 fce0 	bl	800757c <HAL_GetTick>
 8014bbc:	4602      	mov	r2, r0
 8014bbe:	693b      	ldr	r3, [r7, #16]
 8014bc0:	1ad3      	subs	r3, r2, r3
 8014bc2:	f247 522f 	movw	r2, #29999	; 0x752f
 8014bc6:	4293      	cmp	r3, r2
 8014bc8:	d9f2      	bls.n	8014bb0 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8014bca:	4b12      	ldr	r3, [pc, #72]	; (8014c14 <SD_read+0xa8>)
 8014bcc:	681b      	ldr	r3, [r3, #0]
 8014bce:	2b00      	cmp	r3, #0
 8014bd0:	d102      	bne.n	8014bd8 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8014bd2:	2301      	movs	r3, #1
 8014bd4:	75fb      	strb	r3, [r7, #23]
 8014bd6:	e017      	b.n	8014c08 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8014bd8:	4b0e      	ldr	r3, [pc, #56]	; (8014c14 <SD_read+0xa8>)
 8014bda:	2200      	movs	r2, #0
 8014bdc:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8014bde:	f7f2 fccd 	bl	800757c <HAL_GetTick>
 8014be2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8014be4:	e007      	b.n	8014bf6 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8014be6:	f7ff ff03 	bl	80149f0 <BSP_SD_GetCardState>
 8014bea:	4603      	mov	r3, r0
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	d102      	bne.n	8014bf6 <SD_read+0x8a>
          {
            res = RES_OK;
 8014bf0:	2300      	movs	r3, #0
 8014bf2:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8014bf4:	e008      	b.n	8014c08 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8014bf6:	f7f2 fcc1 	bl	800757c <HAL_GetTick>
 8014bfa:	4602      	mov	r2, r0
 8014bfc:	693b      	ldr	r3, [r7, #16]
 8014bfe:	1ad3      	subs	r3, r2, r3
 8014c00:	f247 522f 	movw	r2, #29999	; 0x752f
 8014c04:	4293      	cmp	r3, r2
 8014c06:	d9ee      	bls.n	8014be6 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8014c08:	7dfb      	ldrb	r3, [r7, #23]
}
 8014c0a:	4618      	mov	r0, r3
 8014c0c:	3718      	adds	r7, #24
 8014c0e:	46bd      	mov	sp, r7
 8014c10:	bd80      	pop	{r7, pc}
 8014c12:	bf00      	nop
 8014c14:	20001374 	.word	0x20001374

08014c18 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8014c18:	b580      	push	{r7, lr}
 8014c1a:	b086      	sub	sp, #24
 8014c1c:	af00      	add	r7, sp, #0
 8014c1e:	60b9      	str	r1, [r7, #8]
 8014c20:	607a      	str	r2, [r7, #4]
 8014c22:	603b      	str	r3, [r7, #0]
 8014c24:	4603      	mov	r3, r0
 8014c26:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8014c28:	2301      	movs	r3, #1
 8014c2a:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8014c2c:	4b24      	ldr	r3, [pc, #144]	; (8014cc0 <SD_write+0xa8>)
 8014c2e:	2200      	movs	r2, #0
 8014c30:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8014c32:	f247 5030 	movw	r0, #30000	; 0x7530
 8014c36:	f7ff ff34 	bl	8014aa2 <SD_CheckStatusWithTimeout>
 8014c3a:	4603      	mov	r3, r0
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	da01      	bge.n	8014c44 <SD_write+0x2c>
  {
    return res;
 8014c40:	7dfb      	ldrb	r3, [r7, #23]
 8014c42:	e038      	b.n	8014cb6 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8014c44:	683a      	ldr	r2, [r7, #0]
 8014c46:	6879      	ldr	r1, [r7, #4]
 8014c48:	68b8      	ldr	r0, [r7, #8]
 8014c4a:	f7ff feb7 	bl	80149bc <BSP_SD_WriteBlocks_DMA>
 8014c4e:	4603      	mov	r3, r0
 8014c50:	2b00      	cmp	r3, #0
 8014c52:	d12f      	bne.n	8014cb4 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8014c54:	f7f2 fc92 	bl	800757c <HAL_GetTick>
 8014c58:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8014c5a:	bf00      	nop
 8014c5c:	4b18      	ldr	r3, [pc, #96]	; (8014cc0 <SD_write+0xa8>)
 8014c5e:	681b      	ldr	r3, [r3, #0]
 8014c60:	2b00      	cmp	r3, #0
 8014c62:	d108      	bne.n	8014c76 <SD_write+0x5e>
 8014c64:	f7f2 fc8a 	bl	800757c <HAL_GetTick>
 8014c68:	4602      	mov	r2, r0
 8014c6a:	693b      	ldr	r3, [r7, #16]
 8014c6c:	1ad3      	subs	r3, r2, r3
 8014c6e:	f247 522f 	movw	r2, #29999	; 0x752f
 8014c72:	4293      	cmp	r3, r2
 8014c74:	d9f2      	bls.n	8014c5c <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8014c76:	4b12      	ldr	r3, [pc, #72]	; (8014cc0 <SD_write+0xa8>)
 8014c78:	681b      	ldr	r3, [r3, #0]
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d102      	bne.n	8014c84 <SD_write+0x6c>
      {
        res = RES_ERROR;
 8014c7e:	2301      	movs	r3, #1
 8014c80:	75fb      	strb	r3, [r7, #23]
 8014c82:	e017      	b.n	8014cb4 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8014c84:	4b0e      	ldr	r3, [pc, #56]	; (8014cc0 <SD_write+0xa8>)
 8014c86:	2200      	movs	r2, #0
 8014c88:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8014c8a:	f7f2 fc77 	bl	800757c <HAL_GetTick>
 8014c8e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8014c90:	e007      	b.n	8014ca2 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8014c92:	f7ff fead 	bl	80149f0 <BSP_SD_GetCardState>
 8014c96:	4603      	mov	r3, r0
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d102      	bne.n	8014ca2 <SD_write+0x8a>
          {
            res = RES_OK;
 8014c9c:	2300      	movs	r3, #0
 8014c9e:	75fb      	strb	r3, [r7, #23]
            break;
 8014ca0:	e008      	b.n	8014cb4 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8014ca2:	f7f2 fc6b 	bl	800757c <HAL_GetTick>
 8014ca6:	4602      	mov	r2, r0
 8014ca8:	693b      	ldr	r3, [r7, #16]
 8014caa:	1ad3      	subs	r3, r2, r3
 8014cac:	f247 522f 	movw	r2, #29999	; 0x752f
 8014cb0:	4293      	cmp	r3, r2
 8014cb2:	d9ee      	bls.n	8014c92 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8014cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8014cb6:	4618      	mov	r0, r3
 8014cb8:	3718      	adds	r7, #24
 8014cba:	46bd      	mov	sp, r7
 8014cbc:	bd80      	pop	{r7, pc}
 8014cbe:	bf00      	nop
 8014cc0:	20001370 	.word	0x20001370

08014cc4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8014cc4:	b580      	push	{r7, lr}
 8014cc6:	b08c      	sub	sp, #48	; 0x30
 8014cc8:	af00      	add	r7, sp, #0
 8014cca:	4603      	mov	r3, r0
 8014ccc:	603a      	str	r2, [r7, #0]
 8014cce:	71fb      	strb	r3, [r7, #7]
 8014cd0:	460b      	mov	r3, r1
 8014cd2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8014cd4:	2301      	movs	r3, #1
 8014cd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8014cda:	4b25      	ldr	r3, [pc, #148]	; (8014d70 <SD_ioctl+0xac>)
 8014cdc:	781b      	ldrb	r3, [r3, #0]
 8014cde:	b2db      	uxtb	r3, r3
 8014ce0:	f003 0301 	and.w	r3, r3, #1
 8014ce4:	2b00      	cmp	r3, #0
 8014ce6:	d001      	beq.n	8014cec <SD_ioctl+0x28>
 8014ce8:	2303      	movs	r3, #3
 8014cea:	e03c      	b.n	8014d66 <SD_ioctl+0xa2>

  switch (cmd)
 8014cec:	79bb      	ldrb	r3, [r7, #6]
 8014cee:	2b03      	cmp	r3, #3
 8014cf0:	d834      	bhi.n	8014d5c <SD_ioctl+0x98>
 8014cf2:	a201      	add	r2, pc, #4	; (adr r2, 8014cf8 <SD_ioctl+0x34>)
 8014cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014cf8:	08014d09 	.word	0x08014d09
 8014cfc:	08014d11 	.word	0x08014d11
 8014d00:	08014d29 	.word	0x08014d29
 8014d04:	08014d43 	.word	0x08014d43
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8014d08:	2300      	movs	r3, #0
 8014d0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8014d0e:	e028      	b.n	8014d62 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8014d10:	f107 0308 	add.w	r3, r7, #8
 8014d14:	4618      	mov	r0, r3
 8014d16:	f7ff fe7b 	bl	8014a10 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8014d1a:	6a3a      	ldr	r2, [r7, #32]
 8014d1c:	683b      	ldr	r3, [r7, #0]
 8014d1e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8014d20:	2300      	movs	r3, #0
 8014d22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8014d26:	e01c      	b.n	8014d62 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8014d28:	f107 0308 	add.w	r3, r7, #8
 8014d2c:	4618      	mov	r0, r3
 8014d2e:	f7ff fe6f 	bl	8014a10 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8014d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d34:	b29a      	uxth	r2, r3
 8014d36:	683b      	ldr	r3, [r7, #0]
 8014d38:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8014d3a:	2300      	movs	r3, #0
 8014d3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8014d40:	e00f      	b.n	8014d62 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8014d42:	f107 0308 	add.w	r3, r7, #8
 8014d46:	4618      	mov	r0, r3
 8014d48:	f7ff fe62 	bl	8014a10 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8014d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d4e:	0a5a      	lsrs	r2, r3, #9
 8014d50:	683b      	ldr	r3, [r7, #0]
 8014d52:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8014d54:	2300      	movs	r3, #0
 8014d56:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8014d5a:	e002      	b.n	8014d62 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8014d5c:	2304      	movs	r3, #4
 8014d5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8014d62:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8014d66:	4618      	mov	r0, r3
 8014d68:	3730      	adds	r7, #48	; 0x30
 8014d6a:	46bd      	mov	sp, r7
 8014d6c:	bd80      	pop	{r7, pc}
 8014d6e:	bf00      	nop
 8014d70:	2000000d 	.word	0x2000000d

08014d74 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8014d74:	b480      	push	{r7}
 8014d76:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8014d78:	4b03      	ldr	r3, [pc, #12]	; (8014d88 <BSP_SD_WriteCpltCallback+0x14>)
 8014d7a:	2201      	movs	r2, #1
 8014d7c:	601a      	str	r2, [r3, #0]
}
 8014d7e:	bf00      	nop
 8014d80:	46bd      	mov	sp, r7
 8014d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d86:	4770      	bx	lr
 8014d88:	20001370 	.word	0x20001370

08014d8c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8014d8c:	b480      	push	{r7}
 8014d8e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8014d90:	4b03      	ldr	r3, [pc, #12]	; (8014da0 <BSP_SD_ReadCpltCallback+0x14>)
 8014d92:	2201      	movs	r2, #1
 8014d94:	601a      	str	r2, [r3, #0]
}
 8014d96:	bf00      	nop
 8014d98:	46bd      	mov	sp, r7
 8014d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d9e:	4770      	bx	lr
 8014da0:	20001374 	.word	0x20001374

08014da4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014da4:	b580      	push	{r7, lr}
 8014da6:	b084      	sub	sp, #16
 8014da8:	af00      	add	r7, sp, #0
 8014daa:	6078      	str	r0, [r7, #4]
 8014dac:	460b      	mov	r3, r1
 8014dae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8014db0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8014db4:	f004 fef2 	bl	8019b9c <USBD_static_malloc>
 8014db8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	2b00      	cmp	r3, #0
 8014dbe:	d109      	bne.n	8014dd4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8014dc0:	687b      	ldr	r3, [r7, #4]
 8014dc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	32b0      	adds	r2, #176	; 0xb0
 8014dca:	2100      	movs	r1, #0
 8014dcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8014dd0:	2302      	movs	r3, #2
 8014dd2:	e0d4      	b.n	8014f7e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8014dd4:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8014dd8:	2100      	movs	r1, #0
 8014dda:	68f8      	ldr	r0, [r7, #12]
 8014ddc:	f004 ff3e 	bl	8019c5c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8014de0:	687b      	ldr	r3, [r7, #4]
 8014de2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014de6:	687b      	ldr	r3, [r7, #4]
 8014de8:	32b0      	adds	r2, #176	; 0xb0
 8014dea:	68f9      	ldr	r1, [r7, #12]
 8014dec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014df6:	687b      	ldr	r3, [r7, #4]
 8014df8:	32b0      	adds	r2, #176	; 0xb0
 8014dfa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	7c1b      	ldrb	r3, [r3, #16]
 8014e08:	2b00      	cmp	r3, #0
 8014e0a:	d138      	bne.n	8014e7e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8014e0c:	4b5e      	ldr	r3, [pc, #376]	; (8014f88 <USBD_CDC_Init+0x1e4>)
 8014e0e:	7819      	ldrb	r1, [r3, #0]
 8014e10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014e14:	2202      	movs	r2, #2
 8014e16:	6878      	ldr	r0, [r7, #4]
 8014e18:	f004 fcfa 	bl	8019810 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8014e1c:	4b5a      	ldr	r3, [pc, #360]	; (8014f88 <USBD_CDC_Init+0x1e4>)
 8014e1e:	781b      	ldrb	r3, [r3, #0]
 8014e20:	f003 020f 	and.w	r2, r3, #15
 8014e24:	6879      	ldr	r1, [r7, #4]
 8014e26:	4613      	mov	r3, r2
 8014e28:	009b      	lsls	r3, r3, #2
 8014e2a:	4413      	add	r3, r2
 8014e2c:	009b      	lsls	r3, r3, #2
 8014e2e:	440b      	add	r3, r1
 8014e30:	3324      	adds	r3, #36	; 0x24
 8014e32:	2201      	movs	r2, #1
 8014e34:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8014e36:	4b55      	ldr	r3, [pc, #340]	; (8014f8c <USBD_CDC_Init+0x1e8>)
 8014e38:	7819      	ldrb	r1, [r3, #0]
 8014e3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014e3e:	2202      	movs	r2, #2
 8014e40:	6878      	ldr	r0, [r7, #4]
 8014e42:	f004 fce5 	bl	8019810 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8014e46:	4b51      	ldr	r3, [pc, #324]	; (8014f8c <USBD_CDC_Init+0x1e8>)
 8014e48:	781b      	ldrb	r3, [r3, #0]
 8014e4a:	f003 020f 	and.w	r2, r3, #15
 8014e4e:	6879      	ldr	r1, [r7, #4]
 8014e50:	4613      	mov	r3, r2
 8014e52:	009b      	lsls	r3, r3, #2
 8014e54:	4413      	add	r3, r2
 8014e56:	009b      	lsls	r3, r3, #2
 8014e58:	440b      	add	r3, r1
 8014e5a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8014e5e:	2201      	movs	r2, #1
 8014e60:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8014e62:	4b4b      	ldr	r3, [pc, #300]	; (8014f90 <USBD_CDC_Init+0x1ec>)
 8014e64:	781b      	ldrb	r3, [r3, #0]
 8014e66:	f003 020f 	and.w	r2, r3, #15
 8014e6a:	6879      	ldr	r1, [r7, #4]
 8014e6c:	4613      	mov	r3, r2
 8014e6e:	009b      	lsls	r3, r3, #2
 8014e70:	4413      	add	r3, r2
 8014e72:	009b      	lsls	r3, r3, #2
 8014e74:	440b      	add	r3, r1
 8014e76:	3326      	adds	r3, #38	; 0x26
 8014e78:	2210      	movs	r2, #16
 8014e7a:	801a      	strh	r2, [r3, #0]
 8014e7c:	e035      	b.n	8014eea <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8014e7e:	4b42      	ldr	r3, [pc, #264]	; (8014f88 <USBD_CDC_Init+0x1e4>)
 8014e80:	7819      	ldrb	r1, [r3, #0]
 8014e82:	2340      	movs	r3, #64	; 0x40
 8014e84:	2202      	movs	r2, #2
 8014e86:	6878      	ldr	r0, [r7, #4]
 8014e88:	f004 fcc2 	bl	8019810 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8014e8c:	4b3e      	ldr	r3, [pc, #248]	; (8014f88 <USBD_CDC_Init+0x1e4>)
 8014e8e:	781b      	ldrb	r3, [r3, #0]
 8014e90:	f003 020f 	and.w	r2, r3, #15
 8014e94:	6879      	ldr	r1, [r7, #4]
 8014e96:	4613      	mov	r3, r2
 8014e98:	009b      	lsls	r3, r3, #2
 8014e9a:	4413      	add	r3, r2
 8014e9c:	009b      	lsls	r3, r3, #2
 8014e9e:	440b      	add	r3, r1
 8014ea0:	3324      	adds	r3, #36	; 0x24
 8014ea2:	2201      	movs	r2, #1
 8014ea4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8014ea6:	4b39      	ldr	r3, [pc, #228]	; (8014f8c <USBD_CDC_Init+0x1e8>)
 8014ea8:	7819      	ldrb	r1, [r3, #0]
 8014eaa:	2340      	movs	r3, #64	; 0x40
 8014eac:	2202      	movs	r2, #2
 8014eae:	6878      	ldr	r0, [r7, #4]
 8014eb0:	f004 fcae 	bl	8019810 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8014eb4:	4b35      	ldr	r3, [pc, #212]	; (8014f8c <USBD_CDC_Init+0x1e8>)
 8014eb6:	781b      	ldrb	r3, [r3, #0]
 8014eb8:	f003 020f 	and.w	r2, r3, #15
 8014ebc:	6879      	ldr	r1, [r7, #4]
 8014ebe:	4613      	mov	r3, r2
 8014ec0:	009b      	lsls	r3, r3, #2
 8014ec2:	4413      	add	r3, r2
 8014ec4:	009b      	lsls	r3, r3, #2
 8014ec6:	440b      	add	r3, r1
 8014ec8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8014ecc:	2201      	movs	r2, #1
 8014ece:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8014ed0:	4b2f      	ldr	r3, [pc, #188]	; (8014f90 <USBD_CDC_Init+0x1ec>)
 8014ed2:	781b      	ldrb	r3, [r3, #0]
 8014ed4:	f003 020f 	and.w	r2, r3, #15
 8014ed8:	6879      	ldr	r1, [r7, #4]
 8014eda:	4613      	mov	r3, r2
 8014edc:	009b      	lsls	r3, r3, #2
 8014ede:	4413      	add	r3, r2
 8014ee0:	009b      	lsls	r3, r3, #2
 8014ee2:	440b      	add	r3, r1
 8014ee4:	3326      	adds	r3, #38	; 0x26
 8014ee6:	2210      	movs	r2, #16
 8014ee8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8014eea:	4b29      	ldr	r3, [pc, #164]	; (8014f90 <USBD_CDC_Init+0x1ec>)
 8014eec:	7819      	ldrb	r1, [r3, #0]
 8014eee:	2308      	movs	r3, #8
 8014ef0:	2203      	movs	r2, #3
 8014ef2:	6878      	ldr	r0, [r7, #4]
 8014ef4:	f004 fc8c 	bl	8019810 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8014ef8:	4b25      	ldr	r3, [pc, #148]	; (8014f90 <USBD_CDC_Init+0x1ec>)
 8014efa:	781b      	ldrb	r3, [r3, #0]
 8014efc:	f003 020f 	and.w	r2, r3, #15
 8014f00:	6879      	ldr	r1, [r7, #4]
 8014f02:	4613      	mov	r3, r2
 8014f04:	009b      	lsls	r3, r3, #2
 8014f06:	4413      	add	r3, r2
 8014f08:	009b      	lsls	r3, r3, #2
 8014f0a:	440b      	add	r3, r1
 8014f0c:	3324      	adds	r3, #36	; 0x24
 8014f0e:	2201      	movs	r2, #1
 8014f10:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8014f12:	68fb      	ldr	r3, [r7, #12]
 8014f14:	2200      	movs	r2, #0
 8014f16:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8014f1a:	687b      	ldr	r3, [r7, #4]
 8014f1c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014f20:	687a      	ldr	r2, [r7, #4]
 8014f22:	33b0      	adds	r3, #176	; 0xb0
 8014f24:	009b      	lsls	r3, r3, #2
 8014f26:	4413      	add	r3, r2
 8014f28:	685b      	ldr	r3, [r3, #4]
 8014f2a:	681b      	ldr	r3, [r3, #0]
 8014f2c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8014f2e:	68fb      	ldr	r3, [r7, #12]
 8014f30:	2200      	movs	r2, #0
 8014f32:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8014f36:	68fb      	ldr	r3, [r7, #12]
 8014f38:	2200      	movs	r2, #0
 8014f3a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8014f3e:	68fb      	ldr	r3, [r7, #12]
 8014f40:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8014f44:	2b00      	cmp	r3, #0
 8014f46:	d101      	bne.n	8014f4c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8014f48:	2302      	movs	r3, #2
 8014f4a:	e018      	b.n	8014f7e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	7c1b      	ldrb	r3, [r3, #16]
 8014f50:	2b00      	cmp	r3, #0
 8014f52:	d10a      	bne.n	8014f6a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014f54:	4b0d      	ldr	r3, [pc, #52]	; (8014f8c <USBD_CDC_Init+0x1e8>)
 8014f56:	7819      	ldrb	r1, [r3, #0]
 8014f58:	68fb      	ldr	r3, [r7, #12]
 8014f5a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014f5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014f62:	6878      	ldr	r0, [r7, #4]
 8014f64:	f004 fdce 	bl	8019b04 <USBD_LL_PrepareReceive>
 8014f68:	e008      	b.n	8014f7c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014f6a:	4b08      	ldr	r3, [pc, #32]	; (8014f8c <USBD_CDC_Init+0x1e8>)
 8014f6c:	7819      	ldrb	r1, [r3, #0]
 8014f6e:	68fb      	ldr	r3, [r7, #12]
 8014f70:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014f74:	2340      	movs	r3, #64	; 0x40
 8014f76:	6878      	ldr	r0, [r7, #4]
 8014f78:	f004 fdc4 	bl	8019b04 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8014f7c:	2300      	movs	r3, #0
}
 8014f7e:	4618      	mov	r0, r3
 8014f80:	3710      	adds	r7, #16
 8014f82:	46bd      	mov	sp, r7
 8014f84:	bd80      	pop	{r7, pc}
 8014f86:	bf00      	nop
 8014f88:	20000097 	.word	0x20000097
 8014f8c:	20000098 	.word	0x20000098
 8014f90:	20000099 	.word	0x20000099

08014f94 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014f94:	b580      	push	{r7, lr}
 8014f96:	b082      	sub	sp, #8
 8014f98:	af00      	add	r7, sp, #0
 8014f9a:	6078      	str	r0, [r7, #4]
 8014f9c:	460b      	mov	r3, r1
 8014f9e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8014fa0:	4b3a      	ldr	r3, [pc, #232]	; (801508c <USBD_CDC_DeInit+0xf8>)
 8014fa2:	781b      	ldrb	r3, [r3, #0]
 8014fa4:	4619      	mov	r1, r3
 8014fa6:	6878      	ldr	r0, [r7, #4]
 8014fa8:	f004 fc70 	bl	801988c <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8014fac:	4b37      	ldr	r3, [pc, #220]	; (801508c <USBD_CDC_DeInit+0xf8>)
 8014fae:	781b      	ldrb	r3, [r3, #0]
 8014fb0:	f003 020f 	and.w	r2, r3, #15
 8014fb4:	6879      	ldr	r1, [r7, #4]
 8014fb6:	4613      	mov	r3, r2
 8014fb8:	009b      	lsls	r3, r3, #2
 8014fba:	4413      	add	r3, r2
 8014fbc:	009b      	lsls	r3, r3, #2
 8014fbe:	440b      	add	r3, r1
 8014fc0:	3324      	adds	r3, #36	; 0x24
 8014fc2:	2200      	movs	r2, #0
 8014fc4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8014fc6:	4b32      	ldr	r3, [pc, #200]	; (8015090 <USBD_CDC_DeInit+0xfc>)
 8014fc8:	781b      	ldrb	r3, [r3, #0]
 8014fca:	4619      	mov	r1, r3
 8014fcc:	6878      	ldr	r0, [r7, #4]
 8014fce:	f004 fc5d 	bl	801988c <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8014fd2:	4b2f      	ldr	r3, [pc, #188]	; (8015090 <USBD_CDC_DeInit+0xfc>)
 8014fd4:	781b      	ldrb	r3, [r3, #0]
 8014fd6:	f003 020f 	and.w	r2, r3, #15
 8014fda:	6879      	ldr	r1, [r7, #4]
 8014fdc:	4613      	mov	r3, r2
 8014fde:	009b      	lsls	r3, r3, #2
 8014fe0:	4413      	add	r3, r2
 8014fe2:	009b      	lsls	r3, r3, #2
 8014fe4:	440b      	add	r3, r1
 8014fe6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8014fea:	2200      	movs	r2, #0
 8014fec:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8014fee:	4b29      	ldr	r3, [pc, #164]	; (8015094 <USBD_CDC_DeInit+0x100>)
 8014ff0:	781b      	ldrb	r3, [r3, #0]
 8014ff2:	4619      	mov	r1, r3
 8014ff4:	6878      	ldr	r0, [r7, #4]
 8014ff6:	f004 fc49 	bl	801988c <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8014ffa:	4b26      	ldr	r3, [pc, #152]	; (8015094 <USBD_CDC_DeInit+0x100>)
 8014ffc:	781b      	ldrb	r3, [r3, #0]
 8014ffe:	f003 020f 	and.w	r2, r3, #15
 8015002:	6879      	ldr	r1, [r7, #4]
 8015004:	4613      	mov	r3, r2
 8015006:	009b      	lsls	r3, r3, #2
 8015008:	4413      	add	r3, r2
 801500a:	009b      	lsls	r3, r3, #2
 801500c:	440b      	add	r3, r1
 801500e:	3324      	adds	r3, #36	; 0x24
 8015010:	2200      	movs	r2, #0
 8015012:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8015014:	4b1f      	ldr	r3, [pc, #124]	; (8015094 <USBD_CDC_DeInit+0x100>)
 8015016:	781b      	ldrb	r3, [r3, #0]
 8015018:	f003 020f 	and.w	r2, r3, #15
 801501c:	6879      	ldr	r1, [r7, #4]
 801501e:	4613      	mov	r3, r2
 8015020:	009b      	lsls	r3, r3, #2
 8015022:	4413      	add	r3, r2
 8015024:	009b      	lsls	r3, r3, #2
 8015026:	440b      	add	r3, r1
 8015028:	3326      	adds	r3, #38	; 0x26
 801502a:	2200      	movs	r2, #0
 801502c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	32b0      	adds	r2, #176	; 0xb0
 8015038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801503c:	2b00      	cmp	r3, #0
 801503e:	d01f      	beq.n	8015080 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8015040:	687b      	ldr	r3, [r7, #4]
 8015042:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015046:	687a      	ldr	r2, [r7, #4]
 8015048:	33b0      	adds	r3, #176	; 0xb0
 801504a:	009b      	lsls	r3, r3, #2
 801504c:	4413      	add	r3, r2
 801504e:	685b      	ldr	r3, [r3, #4]
 8015050:	685b      	ldr	r3, [r3, #4]
 8015052:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8015054:	687b      	ldr	r3, [r7, #4]
 8015056:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801505a:	687b      	ldr	r3, [r7, #4]
 801505c:	32b0      	adds	r2, #176	; 0xb0
 801505e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015062:	4618      	mov	r0, r3
 8015064:	f004 fda8 	bl	8019bb8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801506e:	687b      	ldr	r3, [r7, #4]
 8015070:	32b0      	adds	r2, #176	; 0xb0
 8015072:	2100      	movs	r1, #0
 8015074:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	2200      	movs	r2, #0
 801507c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8015080:	2300      	movs	r3, #0
}
 8015082:	4618      	mov	r0, r3
 8015084:	3708      	adds	r7, #8
 8015086:	46bd      	mov	sp, r7
 8015088:	bd80      	pop	{r7, pc}
 801508a:	bf00      	nop
 801508c:	20000097 	.word	0x20000097
 8015090:	20000098 	.word	0x20000098
 8015094:	20000099 	.word	0x20000099

08015098 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8015098:	b580      	push	{r7, lr}
 801509a:	b086      	sub	sp, #24
 801509c:	af00      	add	r7, sp, #0
 801509e:	6078      	str	r0, [r7, #4]
 80150a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80150a2:	687b      	ldr	r3, [r7, #4]
 80150a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	32b0      	adds	r2, #176	; 0xb0
 80150ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80150b0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80150b2:	2300      	movs	r3, #0
 80150b4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80150b6:	2300      	movs	r3, #0
 80150b8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80150ba:	2300      	movs	r3, #0
 80150bc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80150be:	693b      	ldr	r3, [r7, #16]
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	d101      	bne.n	80150c8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80150c4:	2303      	movs	r3, #3
 80150c6:	e0bf      	b.n	8015248 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80150c8:	683b      	ldr	r3, [r7, #0]
 80150ca:	781b      	ldrb	r3, [r3, #0]
 80150cc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80150d0:	2b00      	cmp	r3, #0
 80150d2:	d050      	beq.n	8015176 <USBD_CDC_Setup+0xde>
 80150d4:	2b20      	cmp	r3, #32
 80150d6:	f040 80af 	bne.w	8015238 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80150da:	683b      	ldr	r3, [r7, #0]
 80150dc:	88db      	ldrh	r3, [r3, #6]
 80150de:	2b00      	cmp	r3, #0
 80150e0:	d03a      	beq.n	8015158 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80150e2:	683b      	ldr	r3, [r7, #0]
 80150e4:	781b      	ldrb	r3, [r3, #0]
 80150e6:	b25b      	sxtb	r3, r3
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	da1b      	bge.n	8015124 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80150ec:	687b      	ldr	r3, [r7, #4]
 80150ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80150f2:	687a      	ldr	r2, [r7, #4]
 80150f4:	33b0      	adds	r3, #176	; 0xb0
 80150f6:	009b      	lsls	r3, r3, #2
 80150f8:	4413      	add	r3, r2
 80150fa:	685b      	ldr	r3, [r3, #4]
 80150fc:	689b      	ldr	r3, [r3, #8]
 80150fe:	683a      	ldr	r2, [r7, #0]
 8015100:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8015102:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015104:	683a      	ldr	r2, [r7, #0]
 8015106:	88d2      	ldrh	r2, [r2, #6]
 8015108:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801510a:	683b      	ldr	r3, [r7, #0]
 801510c:	88db      	ldrh	r3, [r3, #6]
 801510e:	2b07      	cmp	r3, #7
 8015110:	bf28      	it	cs
 8015112:	2307      	movcs	r3, #7
 8015114:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8015116:	693b      	ldr	r3, [r7, #16]
 8015118:	89fa      	ldrh	r2, [r7, #14]
 801511a:	4619      	mov	r1, r3
 801511c:	6878      	ldr	r0, [r7, #4]
 801511e:	f001 fd89 	bl	8016c34 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8015122:	e090      	b.n	8015246 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8015124:	683b      	ldr	r3, [r7, #0]
 8015126:	785a      	ldrb	r2, [r3, #1]
 8015128:	693b      	ldr	r3, [r7, #16]
 801512a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 801512e:	683b      	ldr	r3, [r7, #0]
 8015130:	88db      	ldrh	r3, [r3, #6]
 8015132:	2b3f      	cmp	r3, #63	; 0x3f
 8015134:	d803      	bhi.n	801513e <USBD_CDC_Setup+0xa6>
 8015136:	683b      	ldr	r3, [r7, #0]
 8015138:	88db      	ldrh	r3, [r3, #6]
 801513a:	b2da      	uxtb	r2, r3
 801513c:	e000      	b.n	8015140 <USBD_CDC_Setup+0xa8>
 801513e:	2240      	movs	r2, #64	; 0x40
 8015140:	693b      	ldr	r3, [r7, #16]
 8015142:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8015146:	6939      	ldr	r1, [r7, #16]
 8015148:	693b      	ldr	r3, [r7, #16]
 801514a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 801514e:	461a      	mov	r2, r3
 8015150:	6878      	ldr	r0, [r7, #4]
 8015152:	f001 fd9b 	bl	8016c8c <USBD_CtlPrepareRx>
      break;
 8015156:	e076      	b.n	8015246 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015158:	687b      	ldr	r3, [r7, #4]
 801515a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801515e:	687a      	ldr	r2, [r7, #4]
 8015160:	33b0      	adds	r3, #176	; 0xb0
 8015162:	009b      	lsls	r3, r3, #2
 8015164:	4413      	add	r3, r2
 8015166:	685b      	ldr	r3, [r3, #4]
 8015168:	689b      	ldr	r3, [r3, #8]
 801516a:	683a      	ldr	r2, [r7, #0]
 801516c:	7850      	ldrb	r0, [r2, #1]
 801516e:	2200      	movs	r2, #0
 8015170:	6839      	ldr	r1, [r7, #0]
 8015172:	4798      	blx	r3
      break;
 8015174:	e067      	b.n	8015246 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8015176:	683b      	ldr	r3, [r7, #0]
 8015178:	785b      	ldrb	r3, [r3, #1]
 801517a:	2b0b      	cmp	r3, #11
 801517c:	d851      	bhi.n	8015222 <USBD_CDC_Setup+0x18a>
 801517e:	a201      	add	r2, pc, #4	; (adr r2, 8015184 <USBD_CDC_Setup+0xec>)
 8015180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015184:	080151b5 	.word	0x080151b5
 8015188:	08015231 	.word	0x08015231
 801518c:	08015223 	.word	0x08015223
 8015190:	08015223 	.word	0x08015223
 8015194:	08015223 	.word	0x08015223
 8015198:	08015223 	.word	0x08015223
 801519c:	08015223 	.word	0x08015223
 80151a0:	08015223 	.word	0x08015223
 80151a4:	08015223 	.word	0x08015223
 80151a8:	08015223 	.word	0x08015223
 80151ac:	080151df 	.word	0x080151df
 80151b0:	08015209 	.word	0x08015209
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80151b4:	687b      	ldr	r3, [r7, #4]
 80151b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80151ba:	b2db      	uxtb	r3, r3
 80151bc:	2b03      	cmp	r3, #3
 80151be:	d107      	bne.n	80151d0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80151c0:	f107 030a 	add.w	r3, r7, #10
 80151c4:	2202      	movs	r2, #2
 80151c6:	4619      	mov	r1, r3
 80151c8:	6878      	ldr	r0, [r7, #4]
 80151ca:	f001 fd33 	bl	8016c34 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80151ce:	e032      	b.n	8015236 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80151d0:	6839      	ldr	r1, [r7, #0]
 80151d2:	6878      	ldr	r0, [r7, #4]
 80151d4:	f001 fcbd 	bl	8016b52 <USBD_CtlError>
            ret = USBD_FAIL;
 80151d8:	2303      	movs	r3, #3
 80151da:	75fb      	strb	r3, [r7, #23]
          break;
 80151dc:	e02b      	b.n	8015236 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80151e4:	b2db      	uxtb	r3, r3
 80151e6:	2b03      	cmp	r3, #3
 80151e8:	d107      	bne.n	80151fa <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80151ea:	f107 030d 	add.w	r3, r7, #13
 80151ee:	2201      	movs	r2, #1
 80151f0:	4619      	mov	r1, r3
 80151f2:	6878      	ldr	r0, [r7, #4]
 80151f4:	f001 fd1e 	bl	8016c34 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80151f8:	e01d      	b.n	8015236 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80151fa:	6839      	ldr	r1, [r7, #0]
 80151fc:	6878      	ldr	r0, [r7, #4]
 80151fe:	f001 fca8 	bl	8016b52 <USBD_CtlError>
            ret = USBD_FAIL;
 8015202:	2303      	movs	r3, #3
 8015204:	75fb      	strb	r3, [r7, #23]
          break;
 8015206:	e016      	b.n	8015236 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8015208:	687b      	ldr	r3, [r7, #4]
 801520a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801520e:	b2db      	uxtb	r3, r3
 8015210:	2b03      	cmp	r3, #3
 8015212:	d00f      	beq.n	8015234 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8015214:	6839      	ldr	r1, [r7, #0]
 8015216:	6878      	ldr	r0, [r7, #4]
 8015218:	f001 fc9b 	bl	8016b52 <USBD_CtlError>
            ret = USBD_FAIL;
 801521c:	2303      	movs	r3, #3
 801521e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8015220:	e008      	b.n	8015234 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8015222:	6839      	ldr	r1, [r7, #0]
 8015224:	6878      	ldr	r0, [r7, #4]
 8015226:	f001 fc94 	bl	8016b52 <USBD_CtlError>
          ret = USBD_FAIL;
 801522a:	2303      	movs	r3, #3
 801522c:	75fb      	strb	r3, [r7, #23]
          break;
 801522e:	e002      	b.n	8015236 <USBD_CDC_Setup+0x19e>
          break;
 8015230:	bf00      	nop
 8015232:	e008      	b.n	8015246 <USBD_CDC_Setup+0x1ae>
          break;
 8015234:	bf00      	nop
      }
      break;
 8015236:	e006      	b.n	8015246 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8015238:	6839      	ldr	r1, [r7, #0]
 801523a:	6878      	ldr	r0, [r7, #4]
 801523c:	f001 fc89 	bl	8016b52 <USBD_CtlError>
      ret = USBD_FAIL;
 8015240:	2303      	movs	r3, #3
 8015242:	75fb      	strb	r3, [r7, #23]
      break;
 8015244:	bf00      	nop
  }

  return (uint8_t)ret;
 8015246:	7dfb      	ldrb	r3, [r7, #23]
}
 8015248:	4618      	mov	r0, r3
 801524a:	3718      	adds	r7, #24
 801524c:	46bd      	mov	sp, r7
 801524e:	bd80      	pop	{r7, pc}

08015250 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015250:	b580      	push	{r7, lr}
 8015252:	b084      	sub	sp, #16
 8015254:	af00      	add	r7, sp, #0
 8015256:	6078      	str	r0, [r7, #4]
 8015258:	460b      	mov	r3, r1
 801525a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 801525c:	687b      	ldr	r3, [r7, #4]
 801525e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8015262:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015264:	687b      	ldr	r3, [r7, #4]
 8015266:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801526a:	687b      	ldr	r3, [r7, #4]
 801526c:	32b0      	adds	r2, #176	; 0xb0
 801526e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015272:	2b00      	cmp	r3, #0
 8015274:	d101      	bne.n	801527a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8015276:	2303      	movs	r3, #3
 8015278:	e065      	b.n	8015346 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801527a:	687b      	ldr	r3, [r7, #4]
 801527c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	32b0      	adds	r2, #176	; 0xb0
 8015284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015288:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801528a:	78fb      	ldrb	r3, [r7, #3]
 801528c:	f003 020f 	and.w	r2, r3, #15
 8015290:	6879      	ldr	r1, [r7, #4]
 8015292:	4613      	mov	r3, r2
 8015294:	009b      	lsls	r3, r3, #2
 8015296:	4413      	add	r3, r2
 8015298:	009b      	lsls	r3, r3, #2
 801529a:	440b      	add	r3, r1
 801529c:	3318      	adds	r3, #24
 801529e:	681b      	ldr	r3, [r3, #0]
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	d02f      	beq.n	8015304 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80152a4:	78fb      	ldrb	r3, [r7, #3]
 80152a6:	f003 020f 	and.w	r2, r3, #15
 80152aa:	6879      	ldr	r1, [r7, #4]
 80152ac:	4613      	mov	r3, r2
 80152ae:	009b      	lsls	r3, r3, #2
 80152b0:	4413      	add	r3, r2
 80152b2:	009b      	lsls	r3, r3, #2
 80152b4:	440b      	add	r3, r1
 80152b6:	3318      	adds	r3, #24
 80152b8:	681a      	ldr	r2, [r3, #0]
 80152ba:	78fb      	ldrb	r3, [r7, #3]
 80152bc:	f003 010f 	and.w	r1, r3, #15
 80152c0:	68f8      	ldr	r0, [r7, #12]
 80152c2:	460b      	mov	r3, r1
 80152c4:	00db      	lsls	r3, r3, #3
 80152c6:	440b      	add	r3, r1
 80152c8:	009b      	lsls	r3, r3, #2
 80152ca:	4403      	add	r3, r0
 80152cc:	3344      	adds	r3, #68	; 0x44
 80152ce:	681b      	ldr	r3, [r3, #0]
 80152d0:	fbb2 f1f3 	udiv	r1, r2, r3
 80152d4:	fb01 f303 	mul.w	r3, r1, r3
 80152d8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80152da:	2b00      	cmp	r3, #0
 80152dc:	d112      	bne.n	8015304 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80152de:	78fb      	ldrb	r3, [r7, #3]
 80152e0:	f003 020f 	and.w	r2, r3, #15
 80152e4:	6879      	ldr	r1, [r7, #4]
 80152e6:	4613      	mov	r3, r2
 80152e8:	009b      	lsls	r3, r3, #2
 80152ea:	4413      	add	r3, r2
 80152ec:	009b      	lsls	r3, r3, #2
 80152ee:	440b      	add	r3, r1
 80152f0:	3318      	adds	r3, #24
 80152f2:	2200      	movs	r2, #0
 80152f4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80152f6:	78f9      	ldrb	r1, [r7, #3]
 80152f8:	2300      	movs	r3, #0
 80152fa:	2200      	movs	r2, #0
 80152fc:	6878      	ldr	r0, [r7, #4]
 80152fe:	f004 fbc9 	bl	8019a94 <USBD_LL_Transmit>
 8015302:	e01f      	b.n	8015344 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8015304:	68bb      	ldr	r3, [r7, #8]
 8015306:	2200      	movs	r2, #0
 8015308:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015312:	687a      	ldr	r2, [r7, #4]
 8015314:	33b0      	adds	r3, #176	; 0xb0
 8015316:	009b      	lsls	r3, r3, #2
 8015318:	4413      	add	r3, r2
 801531a:	685b      	ldr	r3, [r3, #4]
 801531c:	691b      	ldr	r3, [r3, #16]
 801531e:	2b00      	cmp	r3, #0
 8015320:	d010      	beq.n	8015344 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8015322:	687b      	ldr	r3, [r7, #4]
 8015324:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015328:	687a      	ldr	r2, [r7, #4]
 801532a:	33b0      	adds	r3, #176	; 0xb0
 801532c:	009b      	lsls	r3, r3, #2
 801532e:	4413      	add	r3, r2
 8015330:	685b      	ldr	r3, [r3, #4]
 8015332:	691b      	ldr	r3, [r3, #16]
 8015334:	68ba      	ldr	r2, [r7, #8]
 8015336:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 801533a:	68ba      	ldr	r2, [r7, #8]
 801533c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8015340:	78fa      	ldrb	r2, [r7, #3]
 8015342:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8015344:	2300      	movs	r3, #0
}
 8015346:	4618      	mov	r0, r3
 8015348:	3710      	adds	r7, #16
 801534a:	46bd      	mov	sp, r7
 801534c:	bd80      	pop	{r7, pc}

0801534e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801534e:	b580      	push	{r7, lr}
 8015350:	b084      	sub	sp, #16
 8015352:	af00      	add	r7, sp, #0
 8015354:	6078      	str	r0, [r7, #4]
 8015356:	460b      	mov	r3, r1
 8015358:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015360:	687b      	ldr	r3, [r7, #4]
 8015362:	32b0      	adds	r2, #176	; 0xb0
 8015364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015368:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801536a:	687b      	ldr	r3, [r7, #4]
 801536c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015370:	687b      	ldr	r3, [r7, #4]
 8015372:	32b0      	adds	r2, #176	; 0xb0
 8015374:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015378:	2b00      	cmp	r3, #0
 801537a:	d101      	bne.n	8015380 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 801537c:	2303      	movs	r3, #3
 801537e:	e01a      	b.n	80153b6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8015380:	78fb      	ldrb	r3, [r7, #3]
 8015382:	4619      	mov	r1, r3
 8015384:	6878      	ldr	r0, [r7, #4]
 8015386:	f004 fbf5 	bl	8019b74 <USBD_LL_GetRxDataSize>
 801538a:	4602      	mov	r2, r0
 801538c:	68fb      	ldr	r3, [r7, #12]
 801538e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8015392:	687b      	ldr	r3, [r7, #4]
 8015394:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015398:	687a      	ldr	r2, [r7, #4]
 801539a:	33b0      	adds	r3, #176	; 0xb0
 801539c:	009b      	lsls	r3, r3, #2
 801539e:	4413      	add	r3, r2
 80153a0:	685b      	ldr	r3, [r3, #4]
 80153a2:	68db      	ldr	r3, [r3, #12]
 80153a4:	68fa      	ldr	r2, [r7, #12]
 80153a6:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80153aa:	68fa      	ldr	r2, [r7, #12]
 80153ac:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80153b0:	4611      	mov	r1, r2
 80153b2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80153b4:	2300      	movs	r3, #0
}
 80153b6:	4618      	mov	r0, r3
 80153b8:	3710      	adds	r7, #16
 80153ba:	46bd      	mov	sp, r7
 80153bc:	bd80      	pop	{r7, pc}

080153be <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80153be:	b580      	push	{r7, lr}
 80153c0:	b084      	sub	sp, #16
 80153c2:	af00      	add	r7, sp, #0
 80153c4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80153c6:	687b      	ldr	r3, [r7, #4]
 80153c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	32b0      	adds	r2, #176	; 0xb0
 80153d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80153d4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80153d6:	68fb      	ldr	r3, [r7, #12]
 80153d8:	2b00      	cmp	r3, #0
 80153da:	d101      	bne.n	80153e0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80153dc:	2303      	movs	r3, #3
 80153de:	e025      	b.n	801542c <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80153e0:	687b      	ldr	r3, [r7, #4]
 80153e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80153e6:	687a      	ldr	r2, [r7, #4]
 80153e8:	33b0      	adds	r3, #176	; 0xb0
 80153ea:	009b      	lsls	r3, r3, #2
 80153ec:	4413      	add	r3, r2
 80153ee:	685b      	ldr	r3, [r3, #4]
 80153f0:	2b00      	cmp	r3, #0
 80153f2:	d01a      	beq.n	801542a <USBD_CDC_EP0_RxReady+0x6c>
 80153f4:	68fb      	ldr	r3, [r7, #12]
 80153f6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80153fa:	2bff      	cmp	r3, #255	; 0xff
 80153fc:	d015      	beq.n	801542a <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80153fe:	687b      	ldr	r3, [r7, #4]
 8015400:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015404:	687a      	ldr	r2, [r7, #4]
 8015406:	33b0      	adds	r3, #176	; 0xb0
 8015408:	009b      	lsls	r3, r3, #2
 801540a:	4413      	add	r3, r2
 801540c:	685b      	ldr	r3, [r3, #4]
 801540e:	689b      	ldr	r3, [r3, #8]
 8015410:	68fa      	ldr	r2, [r7, #12]
 8015412:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8015416:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8015418:	68fa      	ldr	r2, [r7, #12]
 801541a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801541e:	b292      	uxth	r2, r2
 8015420:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8015422:	68fb      	ldr	r3, [r7, #12]
 8015424:	22ff      	movs	r2, #255	; 0xff
 8015426:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 801542a:	2300      	movs	r3, #0
}
 801542c:	4618      	mov	r0, r3
 801542e:	3710      	adds	r7, #16
 8015430:	46bd      	mov	sp, r7
 8015432:	bd80      	pop	{r7, pc}

08015434 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8015434:	b580      	push	{r7, lr}
 8015436:	b086      	sub	sp, #24
 8015438:	af00      	add	r7, sp, #0
 801543a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801543c:	2182      	movs	r1, #130	; 0x82
 801543e:	4818      	ldr	r0, [pc, #96]	; (80154a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015440:	f000 fd4f 	bl	8015ee2 <USBD_GetEpDesc>
 8015444:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015446:	2101      	movs	r1, #1
 8015448:	4815      	ldr	r0, [pc, #84]	; (80154a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801544a:	f000 fd4a 	bl	8015ee2 <USBD_GetEpDesc>
 801544e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015450:	2181      	movs	r1, #129	; 0x81
 8015452:	4813      	ldr	r0, [pc, #76]	; (80154a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015454:	f000 fd45 	bl	8015ee2 <USBD_GetEpDesc>
 8015458:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801545a:	697b      	ldr	r3, [r7, #20]
 801545c:	2b00      	cmp	r3, #0
 801545e:	d002      	beq.n	8015466 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015460:	697b      	ldr	r3, [r7, #20]
 8015462:	2210      	movs	r2, #16
 8015464:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015466:	693b      	ldr	r3, [r7, #16]
 8015468:	2b00      	cmp	r3, #0
 801546a:	d006      	beq.n	801547a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801546c:	693b      	ldr	r3, [r7, #16]
 801546e:	2200      	movs	r2, #0
 8015470:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015474:	711a      	strb	r2, [r3, #4]
 8015476:	2200      	movs	r2, #0
 8015478:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801547a:	68fb      	ldr	r3, [r7, #12]
 801547c:	2b00      	cmp	r3, #0
 801547e:	d006      	beq.n	801548e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015480:	68fb      	ldr	r3, [r7, #12]
 8015482:	2200      	movs	r2, #0
 8015484:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015488:	711a      	strb	r2, [r3, #4]
 801548a:	2200      	movs	r2, #0
 801548c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	2243      	movs	r2, #67	; 0x43
 8015492:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015494:	4b02      	ldr	r3, [pc, #8]	; (80154a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8015496:	4618      	mov	r0, r3
 8015498:	3718      	adds	r7, #24
 801549a:	46bd      	mov	sp, r7
 801549c:	bd80      	pop	{r7, pc}
 801549e:	bf00      	nop
 80154a0:	20000054 	.word	0x20000054

080154a4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80154a4:	b580      	push	{r7, lr}
 80154a6:	b086      	sub	sp, #24
 80154a8:	af00      	add	r7, sp, #0
 80154aa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80154ac:	2182      	movs	r1, #130	; 0x82
 80154ae:	4818      	ldr	r0, [pc, #96]	; (8015510 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80154b0:	f000 fd17 	bl	8015ee2 <USBD_GetEpDesc>
 80154b4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80154b6:	2101      	movs	r1, #1
 80154b8:	4815      	ldr	r0, [pc, #84]	; (8015510 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80154ba:	f000 fd12 	bl	8015ee2 <USBD_GetEpDesc>
 80154be:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80154c0:	2181      	movs	r1, #129	; 0x81
 80154c2:	4813      	ldr	r0, [pc, #76]	; (8015510 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80154c4:	f000 fd0d 	bl	8015ee2 <USBD_GetEpDesc>
 80154c8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80154ca:	697b      	ldr	r3, [r7, #20]
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d002      	beq.n	80154d6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80154d0:	697b      	ldr	r3, [r7, #20]
 80154d2:	2210      	movs	r2, #16
 80154d4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80154d6:	693b      	ldr	r3, [r7, #16]
 80154d8:	2b00      	cmp	r3, #0
 80154da:	d006      	beq.n	80154ea <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80154dc:	693b      	ldr	r3, [r7, #16]
 80154de:	2200      	movs	r2, #0
 80154e0:	711a      	strb	r2, [r3, #4]
 80154e2:	2200      	movs	r2, #0
 80154e4:	f042 0202 	orr.w	r2, r2, #2
 80154e8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80154ea:	68fb      	ldr	r3, [r7, #12]
 80154ec:	2b00      	cmp	r3, #0
 80154ee:	d006      	beq.n	80154fe <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80154f0:	68fb      	ldr	r3, [r7, #12]
 80154f2:	2200      	movs	r2, #0
 80154f4:	711a      	strb	r2, [r3, #4]
 80154f6:	2200      	movs	r2, #0
 80154f8:	f042 0202 	orr.w	r2, r2, #2
 80154fc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80154fe:	687b      	ldr	r3, [r7, #4]
 8015500:	2243      	movs	r2, #67	; 0x43
 8015502:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015504:	4b02      	ldr	r3, [pc, #8]	; (8015510 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8015506:	4618      	mov	r0, r3
 8015508:	3718      	adds	r7, #24
 801550a:	46bd      	mov	sp, r7
 801550c:	bd80      	pop	{r7, pc}
 801550e:	bf00      	nop
 8015510:	20000054 	.word	0x20000054

08015514 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8015514:	b580      	push	{r7, lr}
 8015516:	b086      	sub	sp, #24
 8015518:	af00      	add	r7, sp, #0
 801551a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801551c:	2182      	movs	r1, #130	; 0x82
 801551e:	4818      	ldr	r0, [pc, #96]	; (8015580 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015520:	f000 fcdf 	bl	8015ee2 <USBD_GetEpDesc>
 8015524:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015526:	2101      	movs	r1, #1
 8015528:	4815      	ldr	r0, [pc, #84]	; (8015580 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801552a:	f000 fcda 	bl	8015ee2 <USBD_GetEpDesc>
 801552e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015530:	2181      	movs	r1, #129	; 0x81
 8015532:	4813      	ldr	r0, [pc, #76]	; (8015580 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015534:	f000 fcd5 	bl	8015ee2 <USBD_GetEpDesc>
 8015538:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801553a:	697b      	ldr	r3, [r7, #20]
 801553c:	2b00      	cmp	r3, #0
 801553e:	d002      	beq.n	8015546 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015540:	697b      	ldr	r3, [r7, #20]
 8015542:	2210      	movs	r2, #16
 8015544:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015546:	693b      	ldr	r3, [r7, #16]
 8015548:	2b00      	cmp	r3, #0
 801554a:	d006      	beq.n	801555a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801554c:	693b      	ldr	r3, [r7, #16]
 801554e:	2200      	movs	r2, #0
 8015550:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015554:	711a      	strb	r2, [r3, #4]
 8015556:	2200      	movs	r2, #0
 8015558:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801555a:	68fb      	ldr	r3, [r7, #12]
 801555c:	2b00      	cmp	r3, #0
 801555e:	d006      	beq.n	801556e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015560:	68fb      	ldr	r3, [r7, #12]
 8015562:	2200      	movs	r2, #0
 8015564:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015568:	711a      	strb	r2, [r3, #4]
 801556a:	2200      	movs	r2, #0
 801556c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801556e:	687b      	ldr	r3, [r7, #4]
 8015570:	2243      	movs	r2, #67	; 0x43
 8015572:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015574:	4b02      	ldr	r3, [pc, #8]	; (8015580 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8015576:	4618      	mov	r0, r3
 8015578:	3718      	adds	r7, #24
 801557a:	46bd      	mov	sp, r7
 801557c:	bd80      	pop	{r7, pc}
 801557e:	bf00      	nop
 8015580:	20000054 	.word	0x20000054

08015584 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8015584:	b480      	push	{r7}
 8015586:	b083      	sub	sp, #12
 8015588:	af00      	add	r7, sp, #0
 801558a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801558c:	687b      	ldr	r3, [r7, #4]
 801558e:	220a      	movs	r2, #10
 8015590:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8015592:	4b03      	ldr	r3, [pc, #12]	; (80155a0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8015594:	4618      	mov	r0, r3
 8015596:	370c      	adds	r7, #12
 8015598:	46bd      	mov	sp, r7
 801559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801559e:	4770      	bx	lr
 80155a0:	20000010 	.word	0x20000010

080155a4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80155a4:	b480      	push	{r7}
 80155a6:	b083      	sub	sp, #12
 80155a8:	af00      	add	r7, sp, #0
 80155aa:	6078      	str	r0, [r7, #4]
 80155ac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80155ae:	683b      	ldr	r3, [r7, #0]
 80155b0:	2b00      	cmp	r3, #0
 80155b2:	d101      	bne.n	80155b8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80155b4:	2303      	movs	r3, #3
 80155b6:	e009      	b.n	80155cc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80155b8:	687b      	ldr	r3, [r7, #4]
 80155ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80155be:	687a      	ldr	r2, [r7, #4]
 80155c0:	33b0      	adds	r3, #176	; 0xb0
 80155c2:	009b      	lsls	r3, r3, #2
 80155c4:	4413      	add	r3, r2
 80155c6:	683a      	ldr	r2, [r7, #0]
 80155c8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80155ca:	2300      	movs	r3, #0
}
 80155cc:	4618      	mov	r0, r3
 80155ce:	370c      	adds	r7, #12
 80155d0:	46bd      	mov	sp, r7
 80155d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155d6:	4770      	bx	lr

080155d8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80155d8:	b480      	push	{r7}
 80155da:	b087      	sub	sp, #28
 80155dc:	af00      	add	r7, sp, #0
 80155de:	60f8      	str	r0, [r7, #12]
 80155e0:	60b9      	str	r1, [r7, #8]
 80155e2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80155e4:	68fb      	ldr	r3, [r7, #12]
 80155e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80155ea:	68fb      	ldr	r3, [r7, #12]
 80155ec:	32b0      	adds	r2, #176	; 0xb0
 80155ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80155f2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80155f4:	697b      	ldr	r3, [r7, #20]
 80155f6:	2b00      	cmp	r3, #0
 80155f8:	d101      	bne.n	80155fe <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80155fa:	2303      	movs	r3, #3
 80155fc:	e008      	b.n	8015610 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80155fe:	697b      	ldr	r3, [r7, #20]
 8015600:	68ba      	ldr	r2, [r7, #8]
 8015602:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8015606:	697b      	ldr	r3, [r7, #20]
 8015608:	687a      	ldr	r2, [r7, #4]
 801560a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 801560e:	2300      	movs	r3, #0
}
 8015610:	4618      	mov	r0, r3
 8015612:	371c      	adds	r7, #28
 8015614:	46bd      	mov	sp, r7
 8015616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801561a:	4770      	bx	lr

0801561c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801561c:	b480      	push	{r7}
 801561e:	b085      	sub	sp, #20
 8015620:	af00      	add	r7, sp, #0
 8015622:	6078      	str	r0, [r7, #4]
 8015624:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801562c:	687b      	ldr	r3, [r7, #4]
 801562e:	32b0      	adds	r2, #176	; 0xb0
 8015630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015634:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015636:	68fb      	ldr	r3, [r7, #12]
 8015638:	2b00      	cmp	r3, #0
 801563a:	d101      	bne.n	8015640 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 801563c:	2303      	movs	r3, #3
 801563e:	e004      	b.n	801564a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8015640:	68fb      	ldr	r3, [r7, #12]
 8015642:	683a      	ldr	r2, [r7, #0]
 8015644:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8015648:	2300      	movs	r3, #0
}
 801564a:	4618      	mov	r0, r3
 801564c:	3714      	adds	r7, #20
 801564e:	46bd      	mov	sp, r7
 8015650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015654:	4770      	bx	lr
	...

08015658 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8015658:	b580      	push	{r7, lr}
 801565a:	b084      	sub	sp, #16
 801565c:	af00      	add	r7, sp, #0
 801565e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	32b0      	adds	r2, #176	; 0xb0
 801566a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801566e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8015670:	2301      	movs	r3, #1
 8015672:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015674:	68bb      	ldr	r3, [r7, #8]
 8015676:	2b00      	cmp	r3, #0
 8015678:	d101      	bne.n	801567e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801567a:	2303      	movs	r3, #3
 801567c:	e025      	b.n	80156ca <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 801567e:	68bb      	ldr	r3, [r7, #8]
 8015680:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8015684:	2b00      	cmp	r3, #0
 8015686:	d11f      	bne.n	80156c8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8015688:	68bb      	ldr	r3, [r7, #8]
 801568a:	2201      	movs	r2, #1
 801568c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8015690:	4b10      	ldr	r3, [pc, #64]	; (80156d4 <USBD_CDC_TransmitPacket+0x7c>)
 8015692:	781b      	ldrb	r3, [r3, #0]
 8015694:	f003 020f 	and.w	r2, r3, #15
 8015698:	68bb      	ldr	r3, [r7, #8]
 801569a:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 801569e:	6878      	ldr	r0, [r7, #4]
 80156a0:	4613      	mov	r3, r2
 80156a2:	009b      	lsls	r3, r3, #2
 80156a4:	4413      	add	r3, r2
 80156a6:	009b      	lsls	r3, r3, #2
 80156a8:	4403      	add	r3, r0
 80156aa:	3318      	adds	r3, #24
 80156ac:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80156ae:	4b09      	ldr	r3, [pc, #36]	; (80156d4 <USBD_CDC_TransmitPacket+0x7c>)
 80156b0:	7819      	ldrb	r1, [r3, #0]
 80156b2:	68bb      	ldr	r3, [r7, #8]
 80156b4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80156b8:	68bb      	ldr	r3, [r7, #8]
 80156ba:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80156be:	6878      	ldr	r0, [r7, #4]
 80156c0:	f004 f9e8 	bl	8019a94 <USBD_LL_Transmit>

    ret = USBD_OK;
 80156c4:	2300      	movs	r3, #0
 80156c6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80156c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80156ca:	4618      	mov	r0, r3
 80156cc:	3710      	adds	r7, #16
 80156ce:	46bd      	mov	sp, r7
 80156d0:	bd80      	pop	{r7, pc}
 80156d2:	bf00      	nop
 80156d4:	20000097 	.word	0x20000097

080156d8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80156d8:	b580      	push	{r7, lr}
 80156da:	b084      	sub	sp, #16
 80156dc:	af00      	add	r7, sp, #0
 80156de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80156e0:	687b      	ldr	r3, [r7, #4]
 80156e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80156e6:	687b      	ldr	r3, [r7, #4]
 80156e8:	32b0      	adds	r2, #176	; 0xb0
 80156ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80156ee:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80156f0:	687b      	ldr	r3, [r7, #4]
 80156f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80156f6:	687b      	ldr	r3, [r7, #4]
 80156f8:	32b0      	adds	r2, #176	; 0xb0
 80156fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80156fe:	2b00      	cmp	r3, #0
 8015700:	d101      	bne.n	8015706 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8015702:	2303      	movs	r3, #3
 8015704:	e018      	b.n	8015738 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015706:	687b      	ldr	r3, [r7, #4]
 8015708:	7c1b      	ldrb	r3, [r3, #16]
 801570a:	2b00      	cmp	r3, #0
 801570c:	d10a      	bne.n	8015724 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801570e:	4b0c      	ldr	r3, [pc, #48]	; (8015740 <USBD_CDC_ReceivePacket+0x68>)
 8015710:	7819      	ldrb	r1, [r3, #0]
 8015712:	68fb      	ldr	r3, [r7, #12]
 8015714:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8015718:	f44f 7300 	mov.w	r3, #512	; 0x200
 801571c:	6878      	ldr	r0, [r7, #4]
 801571e:	f004 f9f1 	bl	8019b04 <USBD_LL_PrepareReceive>
 8015722:	e008      	b.n	8015736 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015724:	4b06      	ldr	r3, [pc, #24]	; (8015740 <USBD_CDC_ReceivePacket+0x68>)
 8015726:	7819      	ldrb	r1, [r3, #0]
 8015728:	68fb      	ldr	r3, [r7, #12]
 801572a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 801572e:	2340      	movs	r3, #64	; 0x40
 8015730:	6878      	ldr	r0, [r7, #4]
 8015732:	f004 f9e7 	bl	8019b04 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015736:	2300      	movs	r3, #0
}
 8015738:	4618      	mov	r0, r3
 801573a:	3710      	adds	r7, #16
 801573c:	46bd      	mov	sp, r7
 801573e:	bd80      	pop	{r7, pc}
 8015740:	20000098 	.word	0x20000098

08015744 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8015744:	b580      	push	{r7, lr}
 8015746:	b086      	sub	sp, #24
 8015748:	af00      	add	r7, sp, #0
 801574a:	60f8      	str	r0, [r7, #12]
 801574c:	60b9      	str	r1, [r7, #8]
 801574e:	4613      	mov	r3, r2
 8015750:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8015752:	68fb      	ldr	r3, [r7, #12]
 8015754:	2b00      	cmp	r3, #0
 8015756:	d101      	bne.n	801575c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015758:	2303      	movs	r3, #3
 801575a:	e01f      	b.n	801579c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801575c:	68fb      	ldr	r3, [r7, #12]
 801575e:	2200      	movs	r2, #0
 8015760:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8015764:	68fb      	ldr	r3, [r7, #12]
 8015766:	2200      	movs	r2, #0
 8015768:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801576c:	68fb      	ldr	r3, [r7, #12]
 801576e:	2200      	movs	r2, #0
 8015770:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8015774:	68bb      	ldr	r3, [r7, #8]
 8015776:	2b00      	cmp	r3, #0
 8015778:	d003      	beq.n	8015782 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801577a:	68fb      	ldr	r3, [r7, #12]
 801577c:	68ba      	ldr	r2, [r7, #8]
 801577e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015782:	68fb      	ldr	r3, [r7, #12]
 8015784:	2201      	movs	r2, #1
 8015786:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 801578a:	68fb      	ldr	r3, [r7, #12]
 801578c:	79fa      	ldrb	r2, [r7, #7]
 801578e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8015790:	68f8      	ldr	r0, [r7, #12]
 8015792:	f003 ffbf 	bl	8019714 <USBD_LL_Init>
 8015796:	4603      	mov	r3, r0
 8015798:	75fb      	strb	r3, [r7, #23]

  return ret;
 801579a:	7dfb      	ldrb	r3, [r7, #23]
}
 801579c:	4618      	mov	r0, r3
 801579e:	3718      	adds	r7, #24
 80157a0:	46bd      	mov	sp, r7
 80157a2:	bd80      	pop	{r7, pc}

080157a4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80157a4:	b580      	push	{r7, lr}
 80157a6:	b084      	sub	sp, #16
 80157a8:	af00      	add	r7, sp, #0
 80157aa:	6078      	str	r0, [r7, #4]
 80157ac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80157ae:	2300      	movs	r3, #0
 80157b0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80157b2:	683b      	ldr	r3, [r7, #0]
 80157b4:	2b00      	cmp	r3, #0
 80157b6:	d101      	bne.n	80157bc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80157b8:	2303      	movs	r3, #3
 80157ba:	e025      	b.n	8015808 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80157bc:	687b      	ldr	r3, [r7, #4]
 80157be:	683a      	ldr	r2, [r7, #0]
 80157c0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80157ca:	687b      	ldr	r3, [r7, #4]
 80157cc:	32ae      	adds	r2, #174	; 0xae
 80157ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80157d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80157d4:	2b00      	cmp	r3, #0
 80157d6:	d00f      	beq.n	80157f8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80157d8:	687b      	ldr	r3, [r7, #4]
 80157da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80157de:	687b      	ldr	r3, [r7, #4]
 80157e0:	32ae      	adds	r2, #174	; 0xae
 80157e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80157e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80157e8:	f107 020e 	add.w	r2, r7, #14
 80157ec:	4610      	mov	r0, r2
 80157ee:	4798      	blx	r3
 80157f0:	4602      	mov	r2, r0
 80157f2:	687b      	ldr	r3, [r7, #4]
 80157f4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80157f8:	687b      	ldr	r3, [r7, #4]
 80157fa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80157fe:	1c5a      	adds	r2, r3, #1
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8015806:	2300      	movs	r3, #0
}
 8015808:	4618      	mov	r0, r3
 801580a:	3710      	adds	r7, #16
 801580c:	46bd      	mov	sp, r7
 801580e:	bd80      	pop	{r7, pc}

08015810 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8015810:	b580      	push	{r7, lr}
 8015812:	b082      	sub	sp, #8
 8015814:	af00      	add	r7, sp, #0
 8015816:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8015818:	6878      	ldr	r0, [r7, #4]
 801581a:	f003 ffc7 	bl	80197ac <USBD_LL_Start>
 801581e:	4603      	mov	r3, r0
}
 8015820:	4618      	mov	r0, r3
 8015822:	3708      	adds	r7, #8
 8015824:	46bd      	mov	sp, r7
 8015826:	bd80      	pop	{r7, pc}

08015828 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8015828:	b480      	push	{r7}
 801582a:	b083      	sub	sp, #12
 801582c:	af00      	add	r7, sp, #0
 801582e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8015830:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8015832:	4618      	mov	r0, r3
 8015834:	370c      	adds	r7, #12
 8015836:	46bd      	mov	sp, r7
 8015838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801583c:	4770      	bx	lr

0801583e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801583e:	b580      	push	{r7, lr}
 8015840:	b084      	sub	sp, #16
 8015842:	af00      	add	r7, sp, #0
 8015844:	6078      	str	r0, [r7, #4]
 8015846:	460b      	mov	r3, r1
 8015848:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801584a:	2300      	movs	r3, #0
 801584c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801584e:	687b      	ldr	r3, [r7, #4]
 8015850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015854:	2b00      	cmp	r3, #0
 8015856:	d009      	beq.n	801586c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8015858:	687b      	ldr	r3, [r7, #4]
 801585a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801585e:	681b      	ldr	r3, [r3, #0]
 8015860:	78fa      	ldrb	r2, [r7, #3]
 8015862:	4611      	mov	r1, r2
 8015864:	6878      	ldr	r0, [r7, #4]
 8015866:	4798      	blx	r3
 8015868:	4603      	mov	r3, r0
 801586a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801586c:	7bfb      	ldrb	r3, [r7, #15]
}
 801586e:	4618      	mov	r0, r3
 8015870:	3710      	adds	r7, #16
 8015872:	46bd      	mov	sp, r7
 8015874:	bd80      	pop	{r7, pc}

08015876 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015876:	b580      	push	{r7, lr}
 8015878:	b084      	sub	sp, #16
 801587a:	af00      	add	r7, sp, #0
 801587c:	6078      	str	r0, [r7, #4]
 801587e:	460b      	mov	r3, r1
 8015880:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015882:	2300      	movs	r3, #0
 8015884:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8015886:	687b      	ldr	r3, [r7, #4]
 8015888:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801588c:	685b      	ldr	r3, [r3, #4]
 801588e:	78fa      	ldrb	r2, [r7, #3]
 8015890:	4611      	mov	r1, r2
 8015892:	6878      	ldr	r0, [r7, #4]
 8015894:	4798      	blx	r3
 8015896:	4603      	mov	r3, r0
 8015898:	2b00      	cmp	r3, #0
 801589a:	d001      	beq.n	80158a0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 801589c:	2303      	movs	r3, #3
 801589e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80158a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80158a2:	4618      	mov	r0, r3
 80158a4:	3710      	adds	r7, #16
 80158a6:	46bd      	mov	sp, r7
 80158a8:	bd80      	pop	{r7, pc}

080158aa <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80158aa:	b580      	push	{r7, lr}
 80158ac:	b084      	sub	sp, #16
 80158ae:	af00      	add	r7, sp, #0
 80158b0:	6078      	str	r0, [r7, #4]
 80158b2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80158b4:	687b      	ldr	r3, [r7, #4]
 80158b6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80158ba:	6839      	ldr	r1, [r7, #0]
 80158bc:	4618      	mov	r0, r3
 80158be:	f001 f90e 	bl	8016ade <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80158c2:	687b      	ldr	r3, [r7, #4]
 80158c4:	2201      	movs	r2, #1
 80158c6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80158d0:	461a      	mov	r2, r3
 80158d2:	687b      	ldr	r3, [r7, #4]
 80158d4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80158de:	f003 031f 	and.w	r3, r3, #31
 80158e2:	2b02      	cmp	r3, #2
 80158e4:	d01a      	beq.n	801591c <USBD_LL_SetupStage+0x72>
 80158e6:	2b02      	cmp	r3, #2
 80158e8:	d822      	bhi.n	8015930 <USBD_LL_SetupStage+0x86>
 80158ea:	2b00      	cmp	r3, #0
 80158ec:	d002      	beq.n	80158f4 <USBD_LL_SetupStage+0x4a>
 80158ee:	2b01      	cmp	r3, #1
 80158f0:	d00a      	beq.n	8015908 <USBD_LL_SetupStage+0x5e>
 80158f2:	e01d      	b.n	8015930 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80158f4:	687b      	ldr	r3, [r7, #4]
 80158f6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80158fa:	4619      	mov	r1, r3
 80158fc:	6878      	ldr	r0, [r7, #4]
 80158fe:	f000 fb65 	bl	8015fcc <USBD_StdDevReq>
 8015902:	4603      	mov	r3, r0
 8015904:	73fb      	strb	r3, [r7, #15]
      break;
 8015906:	e020      	b.n	801594a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8015908:	687b      	ldr	r3, [r7, #4]
 801590a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801590e:	4619      	mov	r1, r3
 8015910:	6878      	ldr	r0, [r7, #4]
 8015912:	f000 fbcd 	bl	80160b0 <USBD_StdItfReq>
 8015916:	4603      	mov	r3, r0
 8015918:	73fb      	strb	r3, [r7, #15]
      break;
 801591a:	e016      	b.n	801594a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801591c:	687b      	ldr	r3, [r7, #4]
 801591e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8015922:	4619      	mov	r1, r3
 8015924:	6878      	ldr	r0, [r7, #4]
 8015926:	f000 fc2f 	bl	8016188 <USBD_StdEPReq>
 801592a:	4603      	mov	r3, r0
 801592c:	73fb      	strb	r3, [r7, #15]
      break;
 801592e:	e00c      	b.n	801594a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8015936:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801593a:	b2db      	uxtb	r3, r3
 801593c:	4619      	mov	r1, r3
 801593e:	6878      	ldr	r0, [r7, #4]
 8015940:	f003 ffda 	bl	80198f8 <USBD_LL_StallEP>
 8015944:	4603      	mov	r3, r0
 8015946:	73fb      	strb	r3, [r7, #15]
      break;
 8015948:	bf00      	nop
  }

  return ret;
 801594a:	7bfb      	ldrb	r3, [r7, #15]
}
 801594c:	4618      	mov	r0, r3
 801594e:	3710      	adds	r7, #16
 8015950:	46bd      	mov	sp, r7
 8015952:	bd80      	pop	{r7, pc}

08015954 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8015954:	b580      	push	{r7, lr}
 8015956:	b086      	sub	sp, #24
 8015958:	af00      	add	r7, sp, #0
 801595a:	60f8      	str	r0, [r7, #12]
 801595c:	460b      	mov	r3, r1
 801595e:	607a      	str	r2, [r7, #4]
 8015960:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8015962:	2300      	movs	r3, #0
 8015964:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8015966:	7afb      	ldrb	r3, [r7, #11]
 8015968:	2b00      	cmp	r3, #0
 801596a:	d16e      	bne.n	8015a4a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 801596c:	68fb      	ldr	r3, [r7, #12]
 801596e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8015972:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8015974:	68fb      	ldr	r3, [r7, #12]
 8015976:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801597a:	2b03      	cmp	r3, #3
 801597c:	f040 8098 	bne.w	8015ab0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8015980:	693b      	ldr	r3, [r7, #16]
 8015982:	689a      	ldr	r2, [r3, #8]
 8015984:	693b      	ldr	r3, [r7, #16]
 8015986:	68db      	ldr	r3, [r3, #12]
 8015988:	429a      	cmp	r2, r3
 801598a:	d913      	bls.n	80159b4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 801598c:	693b      	ldr	r3, [r7, #16]
 801598e:	689a      	ldr	r2, [r3, #8]
 8015990:	693b      	ldr	r3, [r7, #16]
 8015992:	68db      	ldr	r3, [r3, #12]
 8015994:	1ad2      	subs	r2, r2, r3
 8015996:	693b      	ldr	r3, [r7, #16]
 8015998:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801599a:	693b      	ldr	r3, [r7, #16]
 801599c:	68da      	ldr	r2, [r3, #12]
 801599e:	693b      	ldr	r3, [r7, #16]
 80159a0:	689b      	ldr	r3, [r3, #8]
 80159a2:	4293      	cmp	r3, r2
 80159a4:	bf28      	it	cs
 80159a6:	4613      	movcs	r3, r2
 80159a8:	461a      	mov	r2, r3
 80159aa:	6879      	ldr	r1, [r7, #4]
 80159ac:	68f8      	ldr	r0, [r7, #12]
 80159ae:	f001 f98a 	bl	8016cc6 <USBD_CtlContinueRx>
 80159b2:	e07d      	b.n	8015ab0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80159b4:	68fb      	ldr	r3, [r7, #12]
 80159b6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80159ba:	f003 031f 	and.w	r3, r3, #31
 80159be:	2b02      	cmp	r3, #2
 80159c0:	d014      	beq.n	80159ec <USBD_LL_DataOutStage+0x98>
 80159c2:	2b02      	cmp	r3, #2
 80159c4:	d81d      	bhi.n	8015a02 <USBD_LL_DataOutStage+0xae>
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	d002      	beq.n	80159d0 <USBD_LL_DataOutStage+0x7c>
 80159ca:	2b01      	cmp	r3, #1
 80159cc:	d003      	beq.n	80159d6 <USBD_LL_DataOutStage+0x82>
 80159ce:	e018      	b.n	8015a02 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80159d0:	2300      	movs	r3, #0
 80159d2:	75bb      	strb	r3, [r7, #22]
            break;
 80159d4:	e018      	b.n	8015a08 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80159d6:	68fb      	ldr	r3, [r7, #12]
 80159d8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80159dc:	b2db      	uxtb	r3, r3
 80159de:	4619      	mov	r1, r3
 80159e0:	68f8      	ldr	r0, [r7, #12]
 80159e2:	f000 fa64 	bl	8015eae <USBD_CoreFindIF>
 80159e6:	4603      	mov	r3, r0
 80159e8:	75bb      	strb	r3, [r7, #22]
            break;
 80159ea:	e00d      	b.n	8015a08 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80159ec:	68fb      	ldr	r3, [r7, #12]
 80159ee:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80159f2:	b2db      	uxtb	r3, r3
 80159f4:	4619      	mov	r1, r3
 80159f6:	68f8      	ldr	r0, [r7, #12]
 80159f8:	f000 fa66 	bl	8015ec8 <USBD_CoreFindEP>
 80159fc:	4603      	mov	r3, r0
 80159fe:	75bb      	strb	r3, [r7, #22]
            break;
 8015a00:	e002      	b.n	8015a08 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8015a02:	2300      	movs	r3, #0
 8015a04:	75bb      	strb	r3, [r7, #22]
            break;
 8015a06:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8015a08:	7dbb      	ldrb	r3, [r7, #22]
 8015a0a:	2b00      	cmp	r3, #0
 8015a0c:	d119      	bne.n	8015a42 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015a0e:	68fb      	ldr	r3, [r7, #12]
 8015a10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015a14:	b2db      	uxtb	r3, r3
 8015a16:	2b03      	cmp	r3, #3
 8015a18:	d113      	bne.n	8015a42 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8015a1a:	7dba      	ldrb	r2, [r7, #22]
 8015a1c:	68fb      	ldr	r3, [r7, #12]
 8015a1e:	32ae      	adds	r2, #174	; 0xae
 8015a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015a24:	691b      	ldr	r3, [r3, #16]
 8015a26:	2b00      	cmp	r3, #0
 8015a28:	d00b      	beq.n	8015a42 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8015a2a:	7dba      	ldrb	r2, [r7, #22]
 8015a2c:	68fb      	ldr	r3, [r7, #12]
 8015a2e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8015a32:	7dba      	ldrb	r2, [r7, #22]
 8015a34:	68fb      	ldr	r3, [r7, #12]
 8015a36:	32ae      	adds	r2, #174	; 0xae
 8015a38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015a3c:	691b      	ldr	r3, [r3, #16]
 8015a3e:	68f8      	ldr	r0, [r7, #12]
 8015a40:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8015a42:	68f8      	ldr	r0, [r7, #12]
 8015a44:	f001 f950 	bl	8016ce8 <USBD_CtlSendStatus>
 8015a48:	e032      	b.n	8015ab0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8015a4a:	7afb      	ldrb	r3, [r7, #11]
 8015a4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015a50:	b2db      	uxtb	r3, r3
 8015a52:	4619      	mov	r1, r3
 8015a54:	68f8      	ldr	r0, [r7, #12]
 8015a56:	f000 fa37 	bl	8015ec8 <USBD_CoreFindEP>
 8015a5a:	4603      	mov	r3, r0
 8015a5c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8015a5e:	7dbb      	ldrb	r3, [r7, #22]
 8015a60:	2bff      	cmp	r3, #255	; 0xff
 8015a62:	d025      	beq.n	8015ab0 <USBD_LL_DataOutStage+0x15c>
 8015a64:	7dbb      	ldrb	r3, [r7, #22]
 8015a66:	2b00      	cmp	r3, #0
 8015a68:	d122      	bne.n	8015ab0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015a6a:	68fb      	ldr	r3, [r7, #12]
 8015a6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015a70:	b2db      	uxtb	r3, r3
 8015a72:	2b03      	cmp	r3, #3
 8015a74:	d117      	bne.n	8015aa6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8015a76:	7dba      	ldrb	r2, [r7, #22]
 8015a78:	68fb      	ldr	r3, [r7, #12]
 8015a7a:	32ae      	adds	r2, #174	; 0xae
 8015a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015a80:	699b      	ldr	r3, [r3, #24]
 8015a82:	2b00      	cmp	r3, #0
 8015a84:	d00f      	beq.n	8015aa6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8015a86:	7dba      	ldrb	r2, [r7, #22]
 8015a88:	68fb      	ldr	r3, [r7, #12]
 8015a8a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8015a8e:	7dba      	ldrb	r2, [r7, #22]
 8015a90:	68fb      	ldr	r3, [r7, #12]
 8015a92:	32ae      	adds	r2, #174	; 0xae
 8015a94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015a98:	699b      	ldr	r3, [r3, #24]
 8015a9a:	7afa      	ldrb	r2, [r7, #11]
 8015a9c:	4611      	mov	r1, r2
 8015a9e:	68f8      	ldr	r0, [r7, #12]
 8015aa0:	4798      	blx	r3
 8015aa2:	4603      	mov	r3, r0
 8015aa4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8015aa6:	7dfb      	ldrb	r3, [r7, #23]
 8015aa8:	2b00      	cmp	r3, #0
 8015aaa:	d001      	beq.n	8015ab0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8015aac:	7dfb      	ldrb	r3, [r7, #23]
 8015aae:	e000      	b.n	8015ab2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8015ab0:	2300      	movs	r3, #0
}
 8015ab2:	4618      	mov	r0, r3
 8015ab4:	3718      	adds	r7, #24
 8015ab6:	46bd      	mov	sp, r7
 8015ab8:	bd80      	pop	{r7, pc}

08015aba <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8015aba:	b580      	push	{r7, lr}
 8015abc:	b086      	sub	sp, #24
 8015abe:	af00      	add	r7, sp, #0
 8015ac0:	60f8      	str	r0, [r7, #12]
 8015ac2:	460b      	mov	r3, r1
 8015ac4:	607a      	str	r2, [r7, #4]
 8015ac6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8015ac8:	7afb      	ldrb	r3, [r7, #11]
 8015aca:	2b00      	cmp	r3, #0
 8015acc:	d16f      	bne.n	8015bae <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8015ace:	68fb      	ldr	r3, [r7, #12]
 8015ad0:	3314      	adds	r3, #20
 8015ad2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8015ad4:	68fb      	ldr	r3, [r7, #12]
 8015ad6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8015ada:	2b02      	cmp	r3, #2
 8015adc:	d15a      	bne.n	8015b94 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8015ade:	693b      	ldr	r3, [r7, #16]
 8015ae0:	689a      	ldr	r2, [r3, #8]
 8015ae2:	693b      	ldr	r3, [r7, #16]
 8015ae4:	68db      	ldr	r3, [r3, #12]
 8015ae6:	429a      	cmp	r2, r3
 8015ae8:	d914      	bls.n	8015b14 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8015aea:	693b      	ldr	r3, [r7, #16]
 8015aec:	689a      	ldr	r2, [r3, #8]
 8015aee:	693b      	ldr	r3, [r7, #16]
 8015af0:	68db      	ldr	r3, [r3, #12]
 8015af2:	1ad2      	subs	r2, r2, r3
 8015af4:	693b      	ldr	r3, [r7, #16]
 8015af6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8015af8:	693b      	ldr	r3, [r7, #16]
 8015afa:	689b      	ldr	r3, [r3, #8]
 8015afc:	461a      	mov	r2, r3
 8015afe:	6879      	ldr	r1, [r7, #4]
 8015b00:	68f8      	ldr	r0, [r7, #12]
 8015b02:	f001 f8b2 	bl	8016c6a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8015b06:	2300      	movs	r3, #0
 8015b08:	2200      	movs	r2, #0
 8015b0a:	2100      	movs	r1, #0
 8015b0c:	68f8      	ldr	r0, [r7, #12]
 8015b0e:	f003 fff9 	bl	8019b04 <USBD_LL_PrepareReceive>
 8015b12:	e03f      	b.n	8015b94 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8015b14:	693b      	ldr	r3, [r7, #16]
 8015b16:	68da      	ldr	r2, [r3, #12]
 8015b18:	693b      	ldr	r3, [r7, #16]
 8015b1a:	689b      	ldr	r3, [r3, #8]
 8015b1c:	429a      	cmp	r2, r3
 8015b1e:	d11c      	bne.n	8015b5a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8015b20:	693b      	ldr	r3, [r7, #16]
 8015b22:	685a      	ldr	r2, [r3, #4]
 8015b24:	693b      	ldr	r3, [r7, #16]
 8015b26:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8015b28:	429a      	cmp	r2, r3
 8015b2a:	d316      	bcc.n	8015b5a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8015b2c:	693b      	ldr	r3, [r7, #16]
 8015b2e:	685a      	ldr	r2, [r3, #4]
 8015b30:	68fb      	ldr	r3, [r7, #12]
 8015b32:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8015b36:	429a      	cmp	r2, r3
 8015b38:	d20f      	bcs.n	8015b5a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8015b3a:	2200      	movs	r2, #0
 8015b3c:	2100      	movs	r1, #0
 8015b3e:	68f8      	ldr	r0, [r7, #12]
 8015b40:	f001 f893 	bl	8016c6a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8015b44:	68fb      	ldr	r3, [r7, #12]
 8015b46:	2200      	movs	r2, #0
 8015b48:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8015b4c:	2300      	movs	r3, #0
 8015b4e:	2200      	movs	r2, #0
 8015b50:	2100      	movs	r1, #0
 8015b52:	68f8      	ldr	r0, [r7, #12]
 8015b54:	f003 ffd6 	bl	8019b04 <USBD_LL_PrepareReceive>
 8015b58:	e01c      	b.n	8015b94 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015b5a:	68fb      	ldr	r3, [r7, #12]
 8015b5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015b60:	b2db      	uxtb	r3, r3
 8015b62:	2b03      	cmp	r3, #3
 8015b64:	d10f      	bne.n	8015b86 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8015b66:	68fb      	ldr	r3, [r7, #12]
 8015b68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015b6c:	68db      	ldr	r3, [r3, #12]
 8015b6e:	2b00      	cmp	r3, #0
 8015b70:	d009      	beq.n	8015b86 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8015b72:	68fb      	ldr	r3, [r7, #12]
 8015b74:	2200      	movs	r2, #0
 8015b76:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8015b7a:	68fb      	ldr	r3, [r7, #12]
 8015b7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015b80:	68db      	ldr	r3, [r3, #12]
 8015b82:	68f8      	ldr	r0, [r7, #12]
 8015b84:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8015b86:	2180      	movs	r1, #128	; 0x80
 8015b88:	68f8      	ldr	r0, [r7, #12]
 8015b8a:	f003 feb5 	bl	80198f8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8015b8e:	68f8      	ldr	r0, [r7, #12]
 8015b90:	f001 f8bd 	bl	8016d0e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8015b94:	68fb      	ldr	r3, [r7, #12]
 8015b96:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8015b9a:	2b00      	cmp	r3, #0
 8015b9c:	d03a      	beq.n	8015c14 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8015b9e:	68f8      	ldr	r0, [r7, #12]
 8015ba0:	f7ff fe42 	bl	8015828 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8015ba4:	68fb      	ldr	r3, [r7, #12]
 8015ba6:	2200      	movs	r2, #0
 8015ba8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8015bac:	e032      	b.n	8015c14 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8015bae:	7afb      	ldrb	r3, [r7, #11]
 8015bb0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8015bb4:	b2db      	uxtb	r3, r3
 8015bb6:	4619      	mov	r1, r3
 8015bb8:	68f8      	ldr	r0, [r7, #12]
 8015bba:	f000 f985 	bl	8015ec8 <USBD_CoreFindEP>
 8015bbe:	4603      	mov	r3, r0
 8015bc0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8015bc2:	7dfb      	ldrb	r3, [r7, #23]
 8015bc4:	2bff      	cmp	r3, #255	; 0xff
 8015bc6:	d025      	beq.n	8015c14 <USBD_LL_DataInStage+0x15a>
 8015bc8:	7dfb      	ldrb	r3, [r7, #23]
 8015bca:	2b00      	cmp	r3, #0
 8015bcc:	d122      	bne.n	8015c14 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015bce:	68fb      	ldr	r3, [r7, #12]
 8015bd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015bd4:	b2db      	uxtb	r3, r3
 8015bd6:	2b03      	cmp	r3, #3
 8015bd8:	d11c      	bne.n	8015c14 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8015bda:	7dfa      	ldrb	r2, [r7, #23]
 8015bdc:	68fb      	ldr	r3, [r7, #12]
 8015bde:	32ae      	adds	r2, #174	; 0xae
 8015be0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015be4:	695b      	ldr	r3, [r3, #20]
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	d014      	beq.n	8015c14 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8015bea:	7dfa      	ldrb	r2, [r7, #23]
 8015bec:	68fb      	ldr	r3, [r7, #12]
 8015bee:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8015bf2:	7dfa      	ldrb	r2, [r7, #23]
 8015bf4:	68fb      	ldr	r3, [r7, #12]
 8015bf6:	32ae      	adds	r2, #174	; 0xae
 8015bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015bfc:	695b      	ldr	r3, [r3, #20]
 8015bfe:	7afa      	ldrb	r2, [r7, #11]
 8015c00:	4611      	mov	r1, r2
 8015c02:	68f8      	ldr	r0, [r7, #12]
 8015c04:	4798      	blx	r3
 8015c06:	4603      	mov	r3, r0
 8015c08:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8015c0a:	7dbb      	ldrb	r3, [r7, #22]
 8015c0c:	2b00      	cmp	r3, #0
 8015c0e:	d001      	beq.n	8015c14 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8015c10:	7dbb      	ldrb	r3, [r7, #22]
 8015c12:	e000      	b.n	8015c16 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8015c14:	2300      	movs	r3, #0
}
 8015c16:	4618      	mov	r0, r3
 8015c18:	3718      	adds	r7, #24
 8015c1a:	46bd      	mov	sp, r7
 8015c1c:	bd80      	pop	{r7, pc}

08015c1e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8015c1e:	b580      	push	{r7, lr}
 8015c20:	b084      	sub	sp, #16
 8015c22:	af00      	add	r7, sp, #0
 8015c24:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8015c26:	2300      	movs	r3, #0
 8015c28:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015c2a:	687b      	ldr	r3, [r7, #4]
 8015c2c:	2201      	movs	r2, #1
 8015c2e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8015c32:	687b      	ldr	r3, [r7, #4]
 8015c34:	2200      	movs	r2, #0
 8015c36:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8015c3a:	687b      	ldr	r3, [r7, #4]
 8015c3c:	2200      	movs	r2, #0
 8015c3e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8015c40:	687b      	ldr	r3, [r7, #4]
 8015c42:	2200      	movs	r2, #0
 8015c44:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	2200      	movs	r2, #0
 8015c4c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8015c50:	687b      	ldr	r3, [r7, #4]
 8015c52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015c56:	2b00      	cmp	r3, #0
 8015c58:	d014      	beq.n	8015c84 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8015c5a:	687b      	ldr	r3, [r7, #4]
 8015c5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015c60:	685b      	ldr	r3, [r3, #4]
 8015c62:	2b00      	cmp	r3, #0
 8015c64:	d00e      	beq.n	8015c84 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8015c66:	687b      	ldr	r3, [r7, #4]
 8015c68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015c6c:	685b      	ldr	r3, [r3, #4]
 8015c6e:	687a      	ldr	r2, [r7, #4]
 8015c70:	6852      	ldr	r2, [r2, #4]
 8015c72:	b2d2      	uxtb	r2, r2
 8015c74:	4611      	mov	r1, r2
 8015c76:	6878      	ldr	r0, [r7, #4]
 8015c78:	4798      	blx	r3
 8015c7a:	4603      	mov	r3, r0
 8015c7c:	2b00      	cmp	r3, #0
 8015c7e:	d001      	beq.n	8015c84 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8015c80:	2303      	movs	r3, #3
 8015c82:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8015c84:	2340      	movs	r3, #64	; 0x40
 8015c86:	2200      	movs	r2, #0
 8015c88:	2100      	movs	r1, #0
 8015c8a:	6878      	ldr	r0, [r7, #4]
 8015c8c:	f003 fdc0 	bl	8019810 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8015c90:	687b      	ldr	r3, [r7, #4]
 8015c92:	2201      	movs	r2, #1
 8015c94:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8015c98:	687b      	ldr	r3, [r7, #4]
 8015c9a:	2240      	movs	r2, #64	; 0x40
 8015c9c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8015ca0:	2340      	movs	r3, #64	; 0x40
 8015ca2:	2200      	movs	r2, #0
 8015ca4:	2180      	movs	r1, #128	; 0x80
 8015ca6:	6878      	ldr	r0, [r7, #4]
 8015ca8:	f003 fdb2 	bl	8019810 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8015cac:	687b      	ldr	r3, [r7, #4]
 8015cae:	2201      	movs	r2, #1
 8015cb0:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8015cb2:	687b      	ldr	r3, [r7, #4]
 8015cb4:	2240      	movs	r2, #64	; 0x40
 8015cb6:	621a      	str	r2, [r3, #32]

  return ret;
 8015cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8015cba:	4618      	mov	r0, r3
 8015cbc:	3710      	adds	r7, #16
 8015cbe:	46bd      	mov	sp, r7
 8015cc0:	bd80      	pop	{r7, pc}

08015cc2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8015cc2:	b480      	push	{r7}
 8015cc4:	b083      	sub	sp, #12
 8015cc6:	af00      	add	r7, sp, #0
 8015cc8:	6078      	str	r0, [r7, #4]
 8015cca:	460b      	mov	r3, r1
 8015ccc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	78fa      	ldrb	r2, [r7, #3]
 8015cd2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8015cd4:	2300      	movs	r3, #0
}
 8015cd6:	4618      	mov	r0, r3
 8015cd8:	370c      	adds	r7, #12
 8015cda:	46bd      	mov	sp, r7
 8015cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ce0:	4770      	bx	lr

08015ce2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8015ce2:	b480      	push	{r7}
 8015ce4:	b083      	sub	sp, #12
 8015ce6:	af00      	add	r7, sp, #0
 8015ce8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8015cea:	687b      	ldr	r3, [r7, #4]
 8015cec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015cf0:	b2db      	uxtb	r3, r3
 8015cf2:	2b04      	cmp	r3, #4
 8015cf4:	d006      	beq.n	8015d04 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8015cf6:	687b      	ldr	r3, [r7, #4]
 8015cf8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015cfc:	b2da      	uxtb	r2, r3
 8015cfe:	687b      	ldr	r3, [r7, #4]
 8015d00:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8015d04:	687b      	ldr	r3, [r7, #4]
 8015d06:	2204      	movs	r2, #4
 8015d08:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8015d0c:	2300      	movs	r3, #0
}
 8015d0e:	4618      	mov	r0, r3
 8015d10:	370c      	adds	r7, #12
 8015d12:	46bd      	mov	sp, r7
 8015d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d18:	4770      	bx	lr

08015d1a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8015d1a:	b480      	push	{r7}
 8015d1c:	b083      	sub	sp, #12
 8015d1e:	af00      	add	r7, sp, #0
 8015d20:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8015d22:	687b      	ldr	r3, [r7, #4]
 8015d24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015d28:	b2db      	uxtb	r3, r3
 8015d2a:	2b04      	cmp	r3, #4
 8015d2c:	d106      	bne.n	8015d3c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8015d34:	b2da      	uxtb	r2, r3
 8015d36:	687b      	ldr	r3, [r7, #4]
 8015d38:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8015d3c:	2300      	movs	r3, #0
}
 8015d3e:	4618      	mov	r0, r3
 8015d40:	370c      	adds	r7, #12
 8015d42:	46bd      	mov	sp, r7
 8015d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d48:	4770      	bx	lr

08015d4a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8015d4a:	b580      	push	{r7, lr}
 8015d4c:	b082      	sub	sp, #8
 8015d4e:	af00      	add	r7, sp, #0
 8015d50:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015d58:	b2db      	uxtb	r3, r3
 8015d5a:	2b03      	cmp	r3, #3
 8015d5c:	d110      	bne.n	8015d80 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8015d5e:	687b      	ldr	r3, [r7, #4]
 8015d60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015d64:	2b00      	cmp	r3, #0
 8015d66:	d00b      	beq.n	8015d80 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8015d68:	687b      	ldr	r3, [r7, #4]
 8015d6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015d6e:	69db      	ldr	r3, [r3, #28]
 8015d70:	2b00      	cmp	r3, #0
 8015d72:	d005      	beq.n	8015d80 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8015d74:	687b      	ldr	r3, [r7, #4]
 8015d76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015d7a:	69db      	ldr	r3, [r3, #28]
 8015d7c:	6878      	ldr	r0, [r7, #4]
 8015d7e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8015d80:	2300      	movs	r3, #0
}
 8015d82:	4618      	mov	r0, r3
 8015d84:	3708      	adds	r7, #8
 8015d86:	46bd      	mov	sp, r7
 8015d88:	bd80      	pop	{r7, pc}

08015d8a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8015d8a:	b580      	push	{r7, lr}
 8015d8c:	b082      	sub	sp, #8
 8015d8e:	af00      	add	r7, sp, #0
 8015d90:	6078      	str	r0, [r7, #4]
 8015d92:	460b      	mov	r3, r1
 8015d94:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8015d96:	687b      	ldr	r3, [r7, #4]
 8015d98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015d9c:	687b      	ldr	r3, [r7, #4]
 8015d9e:	32ae      	adds	r2, #174	; 0xae
 8015da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	d101      	bne.n	8015dac <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8015da8:	2303      	movs	r3, #3
 8015daa:	e01c      	b.n	8015de6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015db2:	b2db      	uxtb	r3, r3
 8015db4:	2b03      	cmp	r3, #3
 8015db6:	d115      	bne.n	8015de4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8015db8:	687b      	ldr	r3, [r7, #4]
 8015dba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015dbe:	687b      	ldr	r3, [r7, #4]
 8015dc0:	32ae      	adds	r2, #174	; 0xae
 8015dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015dc6:	6a1b      	ldr	r3, [r3, #32]
 8015dc8:	2b00      	cmp	r3, #0
 8015dca:	d00b      	beq.n	8015de4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8015dcc:	687b      	ldr	r3, [r7, #4]
 8015dce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015dd2:	687b      	ldr	r3, [r7, #4]
 8015dd4:	32ae      	adds	r2, #174	; 0xae
 8015dd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015dda:	6a1b      	ldr	r3, [r3, #32]
 8015ddc:	78fa      	ldrb	r2, [r7, #3]
 8015dde:	4611      	mov	r1, r2
 8015de0:	6878      	ldr	r0, [r7, #4]
 8015de2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8015de4:	2300      	movs	r3, #0
}
 8015de6:	4618      	mov	r0, r3
 8015de8:	3708      	adds	r7, #8
 8015dea:	46bd      	mov	sp, r7
 8015dec:	bd80      	pop	{r7, pc}

08015dee <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8015dee:	b580      	push	{r7, lr}
 8015df0:	b082      	sub	sp, #8
 8015df2:	af00      	add	r7, sp, #0
 8015df4:	6078      	str	r0, [r7, #4]
 8015df6:	460b      	mov	r3, r1
 8015df8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	32ae      	adds	r2, #174	; 0xae
 8015e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015e08:	2b00      	cmp	r3, #0
 8015e0a:	d101      	bne.n	8015e10 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8015e0c:	2303      	movs	r3, #3
 8015e0e:	e01c      	b.n	8015e4a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015e10:	687b      	ldr	r3, [r7, #4]
 8015e12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015e16:	b2db      	uxtb	r3, r3
 8015e18:	2b03      	cmp	r3, #3
 8015e1a:	d115      	bne.n	8015e48 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8015e1c:	687b      	ldr	r3, [r7, #4]
 8015e1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	32ae      	adds	r2, #174	; 0xae
 8015e26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015e2c:	2b00      	cmp	r3, #0
 8015e2e:	d00b      	beq.n	8015e48 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8015e30:	687b      	ldr	r3, [r7, #4]
 8015e32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	32ae      	adds	r2, #174	; 0xae
 8015e3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015e40:	78fa      	ldrb	r2, [r7, #3]
 8015e42:	4611      	mov	r1, r2
 8015e44:	6878      	ldr	r0, [r7, #4]
 8015e46:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8015e48:	2300      	movs	r3, #0
}
 8015e4a:	4618      	mov	r0, r3
 8015e4c:	3708      	adds	r7, #8
 8015e4e:	46bd      	mov	sp, r7
 8015e50:	bd80      	pop	{r7, pc}

08015e52 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8015e52:	b480      	push	{r7}
 8015e54:	b083      	sub	sp, #12
 8015e56:	af00      	add	r7, sp, #0
 8015e58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8015e5a:	2300      	movs	r3, #0
}
 8015e5c:	4618      	mov	r0, r3
 8015e5e:	370c      	adds	r7, #12
 8015e60:	46bd      	mov	sp, r7
 8015e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e66:	4770      	bx	lr

08015e68 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8015e68:	b580      	push	{r7, lr}
 8015e6a:	b084      	sub	sp, #16
 8015e6c:	af00      	add	r7, sp, #0
 8015e6e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8015e70:	2300      	movs	r3, #0
 8015e72:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015e74:	687b      	ldr	r3, [r7, #4]
 8015e76:	2201      	movs	r2, #1
 8015e78:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	d00e      	beq.n	8015ea4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015e8c:	685b      	ldr	r3, [r3, #4]
 8015e8e:	687a      	ldr	r2, [r7, #4]
 8015e90:	6852      	ldr	r2, [r2, #4]
 8015e92:	b2d2      	uxtb	r2, r2
 8015e94:	4611      	mov	r1, r2
 8015e96:	6878      	ldr	r0, [r7, #4]
 8015e98:	4798      	blx	r3
 8015e9a:	4603      	mov	r3, r0
 8015e9c:	2b00      	cmp	r3, #0
 8015e9e:	d001      	beq.n	8015ea4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8015ea0:	2303      	movs	r3, #3
 8015ea2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8015ea6:	4618      	mov	r0, r3
 8015ea8:	3710      	adds	r7, #16
 8015eaa:	46bd      	mov	sp, r7
 8015eac:	bd80      	pop	{r7, pc}

08015eae <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8015eae:	b480      	push	{r7}
 8015eb0:	b083      	sub	sp, #12
 8015eb2:	af00      	add	r7, sp, #0
 8015eb4:	6078      	str	r0, [r7, #4]
 8015eb6:	460b      	mov	r3, r1
 8015eb8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8015eba:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8015ebc:	4618      	mov	r0, r3
 8015ebe:	370c      	adds	r7, #12
 8015ec0:	46bd      	mov	sp, r7
 8015ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ec6:	4770      	bx	lr

08015ec8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8015ec8:	b480      	push	{r7}
 8015eca:	b083      	sub	sp, #12
 8015ecc:	af00      	add	r7, sp, #0
 8015ece:	6078      	str	r0, [r7, #4]
 8015ed0:	460b      	mov	r3, r1
 8015ed2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8015ed4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8015ed6:	4618      	mov	r0, r3
 8015ed8:	370c      	adds	r7, #12
 8015eda:	46bd      	mov	sp, r7
 8015edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ee0:	4770      	bx	lr

08015ee2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8015ee2:	b580      	push	{r7, lr}
 8015ee4:	b086      	sub	sp, #24
 8015ee6:	af00      	add	r7, sp, #0
 8015ee8:	6078      	str	r0, [r7, #4]
 8015eea:	460b      	mov	r3, r1
 8015eec:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8015eee:	687b      	ldr	r3, [r7, #4]
 8015ef0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8015ef2:	687b      	ldr	r3, [r7, #4]
 8015ef4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8015ef6:	2300      	movs	r3, #0
 8015ef8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8015efa:	68fb      	ldr	r3, [r7, #12]
 8015efc:	885b      	ldrh	r3, [r3, #2]
 8015efe:	b29a      	uxth	r2, r3
 8015f00:	68fb      	ldr	r3, [r7, #12]
 8015f02:	781b      	ldrb	r3, [r3, #0]
 8015f04:	b29b      	uxth	r3, r3
 8015f06:	429a      	cmp	r2, r3
 8015f08:	d920      	bls.n	8015f4c <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8015f0a:	68fb      	ldr	r3, [r7, #12]
 8015f0c:	781b      	ldrb	r3, [r3, #0]
 8015f0e:	b29b      	uxth	r3, r3
 8015f10:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8015f12:	e013      	b.n	8015f3c <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8015f14:	f107 030a 	add.w	r3, r7, #10
 8015f18:	4619      	mov	r1, r3
 8015f1a:	6978      	ldr	r0, [r7, #20]
 8015f1c:	f000 f81b 	bl	8015f56 <USBD_GetNextDesc>
 8015f20:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8015f22:	697b      	ldr	r3, [r7, #20]
 8015f24:	785b      	ldrb	r3, [r3, #1]
 8015f26:	2b05      	cmp	r3, #5
 8015f28:	d108      	bne.n	8015f3c <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8015f2a:	697b      	ldr	r3, [r7, #20]
 8015f2c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8015f2e:	693b      	ldr	r3, [r7, #16]
 8015f30:	789b      	ldrb	r3, [r3, #2]
 8015f32:	78fa      	ldrb	r2, [r7, #3]
 8015f34:	429a      	cmp	r2, r3
 8015f36:	d008      	beq.n	8015f4a <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8015f38:	2300      	movs	r3, #0
 8015f3a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8015f3c:	68fb      	ldr	r3, [r7, #12]
 8015f3e:	885b      	ldrh	r3, [r3, #2]
 8015f40:	b29a      	uxth	r2, r3
 8015f42:	897b      	ldrh	r3, [r7, #10]
 8015f44:	429a      	cmp	r2, r3
 8015f46:	d8e5      	bhi.n	8015f14 <USBD_GetEpDesc+0x32>
 8015f48:	e000      	b.n	8015f4c <USBD_GetEpDesc+0x6a>
          break;
 8015f4a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8015f4c:	693b      	ldr	r3, [r7, #16]
}
 8015f4e:	4618      	mov	r0, r3
 8015f50:	3718      	adds	r7, #24
 8015f52:	46bd      	mov	sp, r7
 8015f54:	bd80      	pop	{r7, pc}

08015f56 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8015f56:	b480      	push	{r7}
 8015f58:	b085      	sub	sp, #20
 8015f5a:	af00      	add	r7, sp, #0
 8015f5c:	6078      	str	r0, [r7, #4]
 8015f5e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8015f60:	687b      	ldr	r3, [r7, #4]
 8015f62:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8015f64:	683b      	ldr	r3, [r7, #0]
 8015f66:	881a      	ldrh	r2, [r3, #0]
 8015f68:	68fb      	ldr	r3, [r7, #12]
 8015f6a:	781b      	ldrb	r3, [r3, #0]
 8015f6c:	b29b      	uxth	r3, r3
 8015f6e:	4413      	add	r3, r2
 8015f70:	b29a      	uxth	r2, r3
 8015f72:	683b      	ldr	r3, [r7, #0]
 8015f74:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8015f76:	68fb      	ldr	r3, [r7, #12]
 8015f78:	781b      	ldrb	r3, [r3, #0]
 8015f7a:	461a      	mov	r2, r3
 8015f7c:	687b      	ldr	r3, [r7, #4]
 8015f7e:	4413      	add	r3, r2
 8015f80:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8015f82:	68fb      	ldr	r3, [r7, #12]
}
 8015f84:	4618      	mov	r0, r3
 8015f86:	3714      	adds	r7, #20
 8015f88:	46bd      	mov	sp, r7
 8015f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f8e:	4770      	bx	lr

08015f90 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8015f90:	b480      	push	{r7}
 8015f92:	b087      	sub	sp, #28
 8015f94:	af00      	add	r7, sp, #0
 8015f96:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8015f98:	687b      	ldr	r3, [r7, #4]
 8015f9a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8015f9c:	697b      	ldr	r3, [r7, #20]
 8015f9e:	781b      	ldrb	r3, [r3, #0]
 8015fa0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8015fa2:	697b      	ldr	r3, [r7, #20]
 8015fa4:	3301      	adds	r3, #1
 8015fa6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8015fa8:	697b      	ldr	r3, [r7, #20]
 8015faa:	781b      	ldrb	r3, [r3, #0]
 8015fac:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8015fae:	8a3b      	ldrh	r3, [r7, #16]
 8015fb0:	021b      	lsls	r3, r3, #8
 8015fb2:	b21a      	sxth	r2, r3
 8015fb4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8015fb8:	4313      	orrs	r3, r2
 8015fba:	b21b      	sxth	r3, r3
 8015fbc:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8015fbe:	89fb      	ldrh	r3, [r7, #14]
}
 8015fc0:	4618      	mov	r0, r3
 8015fc2:	371c      	adds	r7, #28
 8015fc4:	46bd      	mov	sp, r7
 8015fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fca:	4770      	bx	lr

08015fcc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015fcc:	b580      	push	{r7, lr}
 8015fce:	b084      	sub	sp, #16
 8015fd0:	af00      	add	r7, sp, #0
 8015fd2:	6078      	str	r0, [r7, #4]
 8015fd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8015fd6:	2300      	movs	r3, #0
 8015fd8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015fda:	683b      	ldr	r3, [r7, #0]
 8015fdc:	781b      	ldrb	r3, [r3, #0]
 8015fde:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8015fe2:	2b40      	cmp	r3, #64	; 0x40
 8015fe4:	d005      	beq.n	8015ff2 <USBD_StdDevReq+0x26>
 8015fe6:	2b40      	cmp	r3, #64	; 0x40
 8015fe8:	d857      	bhi.n	801609a <USBD_StdDevReq+0xce>
 8015fea:	2b00      	cmp	r3, #0
 8015fec:	d00f      	beq.n	801600e <USBD_StdDevReq+0x42>
 8015fee:	2b20      	cmp	r3, #32
 8015ff0:	d153      	bne.n	801609a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015ff8:	687b      	ldr	r3, [r7, #4]
 8015ffa:	32ae      	adds	r2, #174	; 0xae
 8015ffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016000:	689b      	ldr	r3, [r3, #8]
 8016002:	6839      	ldr	r1, [r7, #0]
 8016004:	6878      	ldr	r0, [r7, #4]
 8016006:	4798      	blx	r3
 8016008:	4603      	mov	r3, r0
 801600a:	73fb      	strb	r3, [r7, #15]
      break;
 801600c:	e04a      	b.n	80160a4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801600e:	683b      	ldr	r3, [r7, #0]
 8016010:	785b      	ldrb	r3, [r3, #1]
 8016012:	2b09      	cmp	r3, #9
 8016014:	d83b      	bhi.n	801608e <USBD_StdDevReq+0xc2>
 8016016:	a201      	add	r2, pc, #4	; (adr r2, 801601c <USBD_StdDevReq+0x50>)
 8016018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801601c:	08016071 	.word	0x08016071
 8016020:	08016085 	.word	0x08016085
 8016024:	0801608f 	.word	0x0801608f
 8016028:	0801607b 	.word	0x0801607b
 801602c:	0801608f 	.word	0x0801608f
 8016030:	0801604f 	.word	0x0801604f
 8016034:	08016045 	.word	0x08016045
 8016038:	0801608f 	.word	0x0801608f
 801603c:	08016067 	.word	0x08016067
 8016040:	08016059 	.word	0x08016059
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8016044:	6839      	ldr	r1, [r7, #0]
 8016046:	6878      	ldr	r0, [r7, #4]
 8016048:	f000 fa3c 	bl	80164c4 <USBD_GetDescriptor>
          break;
 801604c:	e024      	b.n	8016098 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801604e:	6839      	ldr	r1, [r7, #0]
 8016050:	6878      	ldr	r0, [r7, #4]
 8016052:	f000 fba1 	bl	8016798 <USBD_SetAddress>
          break;
 8016056:	e01f      	b.n	8016098 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8016058:	6839      	ldr	r1, [r7, #0]
 801605a:	6878      	ldr	r0, [r7, #4]
 801605c:	f000 fbe0 	bl	8016820 <USBD_SetConfig>
 8016060:	4603      	mov	r3, r0
 8016062:	73fb      	strb	r3, [r7, #15]
          break;
 8016064:	e018      	b.n	8016098 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8016066:	6839      	ldr	r1, [r7, #0]
 8016068:	6878      	ldr	r0, [r7, #4]
 801606a:	f000 fc83 	bl	8016974 <USBD_GetConfig>
          break;
 801606e:	e013      	b.n	8016098 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8016070:	6839      	ldr	r1, [r7, #0]
 8016072:	6878      	ldr	r0, [r7, #4]
 8016074:	f000 fcb4 	bl	80169e0 <USBD_GetStatus>
          break;
 8016078:	e00e      	b.n	8016098 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801607a:	6839      	ldr	r1, [r7, #0]
 801607c:	6878      	ldr	r0, [r7, #4]
 801607e:	f000 fce3 	bl	8016a48 <USBD_SetFeature>
          break;
 8016082:	e009      	b.n	8016098 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8016084:	6839      	ldr	r1, [r7, #0]
 8016086:	6878      	ldr	r0, [r7, #4]
 8016088:	f000 fd07 	bl	8016a9a <USBD_ClrFeature>
          break;
 801608c:	e004      	b.n	8016098 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801608e:	6839      	ldr	r1, [r7, #0]
 8016090:	6878      	ldr	r0, [r7, #4]
 8016092:	f000 fd5e 	bl	8016b52 <USBD_CtlError>
          break;
 8016096:	bf00      	nop
      }
      break;
 8016098:	e004      	b.n	80160a4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801609a:	6839      	ldr	r1, [r7, #0]
 801609c:	6878      	ldr	r0, [r7, #4]
 801609e:	f000 fd58 	bl	8016b52 <USBD_CtlError>
      break;
 80160a2:	bf00      	nop
  }

  return ret;
 80160a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80160a6:	4618      	mov	r0, r3
 80160a8:	3710      	adds	r7, #16
 80160aa:	46bd      	mov	sp, r7
 80160ac:	bd80      	pop	{r7, pc}
 80160ae:	bf00      	nop

080160b0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80160b0:	b580      	push	{r7, lr}
 80160b2:	b084      	sub	sp, #16
 80160b4:	af00      	add	r7, sp, #0
 80160b6:	6078      	str	r0, [r7, #4]
 80160b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80160ba:	2300      	movs	r3, #0
 80160bc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80160be:	683b      	ldr	r3, [r7, #0]
 80160c0:	781b      	ldrb	r3, [r3, #0]
 80160c2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80160c6:	2b40      	cmp	r3, #64	; 0x40
 80160c8:	d005      	beq.n	80160d6 <USBD_StdItfReq+0x26>
 80160ca:	2b40      	cmp	r3, #64	; 0x40
 80160cc:	d852      	bhi.n	8016174 <USBD_StdItfReq+0xc4>
 80160ce:	2b00      	cmp	r3, #0
 80160d0:	d001      	beq.n	80160d6 <USBD_StdItfReq+0x26>
 80160d2:	2b20      	cmp	r3, #32
 80160d4:	d14e      	bne.n	8016174 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80160d6:	687b      	ldr	r3, [r7, #4]
 80160d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80160dc:	b2db      	uxtb	r3, r3
 80160de:	3b01      	subs	r3, #1
 80160e0:	2b02      	cmp	r3, #2
 80160e2:	d840      	bhi.n	8016166 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80160e4:	683b      	ldr	r3, [r7, #0]
 80160e6:	889b      	ldrh	r3, [r3, #4]
 80160e8:	b2db      	uxtb	r3, r3
 80160ea:	2b01      	cmp	r3, #1
 80160ec:	d836      	bhi.n	801615c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80160ee:	683b      	ldr	r3, [r7, #0]
 80160f0:	889b      	ldrh	r3, [r3, #4]
 80160f2:	b2db      	uxtb	r3, r3
 80160f4:	4619      	mov	r1, r3
 80160f6:	6878      	ldr	r0, [r7, #4]
 80160f8:	f7ff fed9 	bl	8015eae <USBD_CoreFindIF>
 80160fc:	4603      	mov	r3, r0
 80160fe:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016100:	7bbb      	ldrb	r3, [r7, #14]
 8016102:	2bff      	cmp	r3, #255	; 0xff
 8016104:	d01d      	beq.n	8016142 <USBD_StdItfReq+0x92>
 8016106:	7bbb      	ldrb	r3, [r7, #14]
 8016108:	2b00      	cmp	r3, #0
 801610a:	d11a      	bne.n	8016142 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 801610c:	7bba      	ldrb	r2, [r7, #14]
 801610e:	687b      	ldr	r3, [r7, #4]
 8016110:	32ae      	adds	r2, #174	; 0xae
 8016112:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016116:	689b      	ldr	r3, [r3, #8]
 8016118:	2b00      	cmp	r3, #0
 801611a:	d00f      	beq.n	801613c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 801611c:	7bba      	ldrb	r2, [r7, #14]
 801611e:	687b      	ldr	r3, [r7, #4]
 8016120:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8016124:	7bba      	ldrb	r2, [r7, #14]
 8016126:	687b      	ldr	r3, [r7, #4]
 8016128:	32ae      	adds	r2, #174	; 0xae
 801612a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801612e:	689b      	ldr	r3, [r3, #8]
 8016130:	6839      	ldr	r1, [r7, #0]
 8016132:	6878      	ldr	r0, [r7, #4]
 8016134:	4798      	blx	r3
 8016136:	4603      	mov	r3, r0
 8016138:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801613a:	e004      	b.n	8016146 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 801613c:	2303      	movs	r3, #3
 801613e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8016140:	e001      	b.n	8016146 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8016142:	2303      	movs	r3, #3
 8016144:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8016146:	683b      	ldr	r3, [r7, #0]
 8016148:	88db      	ldrh	r3, [r3, #6]
 801614a:	2b00      	cmp	r3, #0
 801614c:	d110      	bne.n	8016170 <USBD_StdItfReq+0xc0>
 801614e:	7bfb      	ldrb	r3, [r7, #15]
 8016150:	2b00      	cmp	r3, #0
 8016152:	d10d      	bne.n	8016170 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8016154:	6878      	ldr	r0, [r7, #4]
 8016156:	f000 fdc7 	bl	8016ce8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801615a:	e009      	b.n	8016170 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 801615c:	6839      	ldr	r1, [r7, #0]
 801615e:	6878      	ldr	r0, [r7, #4]
 8016160:	f000 fcf7 	bl	8016b52 <USBD_CtlError>
          break;
 8016164:	e004      	b.n	8016170 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8016166:	6839      	ldr	r1, [r7, #0]
 8016168:	6878      	ldr	r0, [r7, #4]
 801616a:	f000 fcf2 	bl	8016b52 <USBD_CtlError>
          break;
 801616e:	e000      	b.n	8016172 <USBD_StdItfReq+0xc2>
          break;
 8016170:	bf00      	nop
      }
      break;
 8016172:	e004      	b.n	801617e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8016174:	6839      	ldr	r1, [r7, #0]
 8016176:	6878      	ldr	r0, [r7, #4]
 8016178:	f000 fceb 	bl	8016b52 <USBD_CtlError>
      break;
 801617c:	bf00      	nop
  }

  return ret;
 801617e:	7bfb      	ldrb	r3, [r7, #15]
}
 8016180:	4618      	mov	r0, r3
 8016182:	3710      	adds	r7, #16
 8016184:	46bd      	mov	sp, r7
 8016186:	bd80      	pop	{r7, pc}

08016188 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016188:	b580      	push	{r7, lr}
 801618a:	b084      	sub	sp, #16
 801618c:	af00      	add	r7, sp, #0
 801618e:	6078      	str	r0, [r7, #4]
 8016190:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8016192:	2300      	movs	r3, #0
 8016194:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8016196:	683b      	ldr	r3, [r7, #0]
 8016198:	889b      	ldrh	r3, [r3, #4]
 801619a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801619c:	683b      	ldr	r3, [r7, #0]
 801619e:	781b      	ldrb	r3, [r3, #0]
 80161a0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80161a4:	2b40      	cmp	r3, #64	; 0x40
 80161a6:	d007      	beq.n	80161b8 <USBD_StdEPReq+0x30>
 80161a8:	2b40      	cmp	r3, #64	; 0x40
 80161aa:	f200 817f 	bhi.w	80164ac <USBD_StdEPReq+0x324>
 80161ae:	2b00      	cmp	r3, #0
 80161b0:	d02a      	beq.n	8016208 <USBD_StdEPReq+0x80>
 80161b2:	2b20      	cmp	r3, #32
 80161b4:	f040 817a 	bne.w	80164ac <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80161b8:	7bbb      	ldrb	r3, [r7, #14]
 80161ba:	4619      	mov	r1, r3
 80161bc:	6878      	ldr	r0, [r7, #4]
 80161be:	f7ff fe83 	bl	8015ec8 <USBD_CoreFindEP>
 80161c2:	4603      	mov	r3, r0
 80161c4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80161c6:	7b7b      	ldrb	r3, [r7, #13]
 80161c8:	2bff      	cmp	r3, #255	; 0xff
 80161ca:	f000 8174 	beq.w	80164b6 <USBD_StdEPReq+0x32e>
 80161ce:	7b7b      	ldrb	r3, [r7, #13]
 80161d0:	2b00      	cmp	r3, #0
 80161d2:	f040 8170 	bne.w	80164b6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80161d6:	7b7a      	ldrb	r2, [r7, #13]
 80161d8:	687b      	ldr	r3, [r7, #4]
 80161da:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80161de:	7b7a      	ldrb	r2, [r7, #13]
 80161e0:	687b      	ldr	r3, [r7, #4]
 80161e2:	32ae      	adds	r2, #174	; 0xae
 80161e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80161e8:	689b      	ldr	r3, [r3, #8]
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	f000 8163 	beq.w	80164b6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80161f0:	7b7a      	ldrb	r2, [r7, #13]
 80161f2:	687b      	ldr	r3, [r7, #4]
 80161f4:	32ae      	adds	r2, #174	; 0xae
 80161f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80161fa:	689b      	ldr	r3, [r3, #8]
 80161fc:	6839      	ldr	r1, [r7, #0]
 80161fe:	6878      	ldr	r0, [r7, #4]
 8016200:	4798      	blx	r3
 8016202:	4603      	mov	r3, r0
 8016204:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8016206:	e156      	b.n	80164b6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016208:	683b      	ldr	r3, [r7, #0]
 801620a:	785b      	ldrb	r3, [r3, #1]
 801620c:	2b03      	cmp	r3, #3
 801620e:	d008      	beq.n	8016222 <USBD_StdEPReq+0x9a>
 8016210:	2b03      	cmp	r3, #3
 8016212:	f300 8145 	bgt.w	80164a0 <USBD_StdEPReq+0x318>
 8016216:	2b00      	cmp	r3, #0
 8016218:	f000 809b 	beq.w	8016352 <USBD_StdEPReq+0x1ca>
 801621c:	2b01      	cmp	r3, #1
 801621e:	d03c      	beq.n	801629a <USBD_StdEPReq+0x112>
 8016220:	e13e      	b.n	80164a0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8016222:	687b      	ldr	r3, [r7, #4]
 8016224:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016228:	b2db      	uxtb	r3, r3
 801622a:	2b02      	cmp	r3, #2
 801622c:	d002      	beq.n	8016234 <USBD_StdEPReq+0xac>
 801622e:	2b03      	cmp	r3, #3
 8016230:	d016      	beq.n	8016260 <USBD_StdEPReq+0xd8>
 8016232:	e02c      	b.n	801628e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016234:	7bbb      	ldrb	r3, [r7, #14]
 8016236:	2b00      	cmp	r3, #0
 8016238:	d00d      	beq.n	8016256 <USBD_StdEPReq+0xce>
 801623a:	7bbb      	ldrb	r3, [r7, #14]
 801623c:	2b80      	cmp	r3, #128	; 0x80
 801623e:	d00a      	beq.n	8016256 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8016240:	7bbb      	ldrb	r3, [r7, #14]
 8016242:	4619      	mov	r1, r3
 8016244:	6878      	ldr	r0, [r7, #4]
 8016246:	f003 fb57 	bl	80198f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801624a:	2180      	movs	r1, #128	; 0x80
 801624c:	6878      	ldr	r0, [r7, #4]
 801624e:	f003 fb53 	bl	80198f8 <USBD_LL_StallEP>
 8016252:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016254:	e020      	b.n	8016298 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8016256:	6839      	ldr	r1, [r7, #0]
 8016258:	6878      	ldr	r0, [r7, #4]
 801625a:	f000 fc7a 	bl	8016b52 <USBD_CtlError>
              break;
 801625e:	e01b      	b.n	8016298 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8016260:	683b      	ldr	r3, [r7, #0]
 8016262:	885b      	ldrh	r3, [r3, #2]
 8016264:	2b00      	cmp	r3, #0
 8016266:	d10e      	bne.n	8016286 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8016268:	7bbb      	ldrb	r3, [r7, #14]
 801626a:	2b00      	cmp	r3, #0
 801626c:	d00b      	beq.n	8016286 <USBD_StdEPReq+0xfe>
 801626e:	7bbb      	ldrb	r3, [r7, #14]
 8016270:	2b80      	cmp	r3, #128	; 0x80
 8016272:	d008      	beq.n	8016286 <USBD_StdEPReq+0xfe>
 8016274:	683b      	ldr	r3, [r7, #0]
 8016276:	88db      	ldrh	r3, [r3, #6]
 8016278:	2b00      	cmp	r3, #0
 801627a:	d104      	bne.n	8016286 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801627c:	7bbb      	ldrb	r3, [r7, #14]
 801627e:	4619      	mov	r1, r3
 8016280:	6878      	ldr	r0, [r7, #4]
 8016282:	f003 fb39 	bl	80198f8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8016286:	6878      	ldr	r0, [r7, #4]
 8016288:	f000 fd2e 	bl	8016ce8 <USBD_CtlSendStatus>

              break;
 801628c:	e004      	b.n	8016298 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801628e:	6839      	ldr	r1, [r7, #0]
 8016290:	6878      	ldr	r0, [r7, #4]
 8016292:	f000 fc5e 	bl	8016b52 <USBD_CtlError>
              break;
 8016296:	bf00      	nop
          }
          break;
 8016298:	e107      	b.n	80164aa <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801629a:	687b      	ldr	r3, [r7, #4]
 801629c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80162a0:	b2db      	uxtb	r3, r3
 80162a2:	2b02      	cmp	r3, #2
 80162a4:	d002      	beq.n	80162ac <USBD_StdEPReq+0x124>
 80162a6:	2b03      	cmp	r3, #3
 80162a8:	d016      	beq.n	80162d8 <USBD_StdEPReq+0x150>
 80162aa:	e04b      	b.n	8016344 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80162ac:	7bbb      	ldrb	r3, [r7, #14]
 80162ae:	2b00      	cmp	r3, #0
 80162b0:	d00d      	beq.n	80162ce <USBD_StdEPReq+0x146>
 80162b2:	7bbb      	ldrb	r3, [r7, #14]
 80162b4:	2b80      	cmp	r3, #128	; 0x80
 80162b6:	d00a      	beq.n	80162ce <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80162b8:	7bbb      	ldrb	r3, [r7, #14]
 80162ba:	4619      	mov	r1, r3
 80162bc:	6878      	ldr	r0, [r7, #4]
 80162be:	f003 fb1b 	bl	80198f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80162c2:	2180      	movs	r1, #128	; 0x80
 80162c4:	6878      	ldr	r0, [r7, #4]
 80162c6:	f003 fb17 	bl	80198f8 <USBD_LL_StallEP>
 80162ca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80162cc:	e040      	b.n	8016350 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80162ce:	6839      	ldr	r1, [r7, #0]
 80162d0:	6878      	ldr	r0, [r7, #4]
 80162d2:	f000 fc3e 	bl	8016b52 <USBD_CtlError>
              break;
 80162d6:	e03b      	b.n	8016350 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80162d8:	683b      	ldr	r3, [r7, #0]
 80162da:	885b      	ldrh	r3, [r3, #2]
 80162dc:	2b00      	cmp	r3, #0
 80162de:	d136      	bne.n	801634e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80162e0:	7bbb      	ldrb	r3, [r7, #14]
 80162e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80162e6:	2b00      	cmp	r3, #0
 80162e8:	d004      	beq.n	80162f4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80162ea:	7bbb      	ldrb	r3, [r7, #14]
 80162ec:	4619      	mov	r1, r3
 80162ee:	6878      	ldr	r0, [r7, #4]
 80162f0:	f003 fb38 	bl	8019964 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80162f4:	6878      	ldr	r0, [r7, #4]
 80162f6:	f000 fcf7 	bl	8016ce8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80162fa:	7bbb      	ldrb	r3, [r7, #14]
 80162fc:	4619      	mov	r1, r3
 80162fe:	6878      	ldr	r0, [r7, #4]
 8016300:	f7ff fde2 	bl	8015ec8 <USBD_CoreFindEP>
 8016304:	4603      	mov	r3, r0
 8016306:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016308:	7b7b      	ldrb	r3, [r7, #13]
 801630a:	2bff      	cmp	r3, #255	; 0xff
 801630c:	d01f      	beq.n	801634e <USBD_StdEPReq+0x1c6>
 801630e:	7b7b      	ldrb	r3, [r7, #13]
 8016310:	2b00      	cmp	r3, #0
 8016312:	d11c      	bne.n	801634e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8016314:	7b7a      	ldrb	r2, [r7, #13]
 8016316:	687b      	ldr	r3, [r7, #4]
 8016318:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801631c:	7b7a      	ldrb	r2, [r7, #13]
 801631e:	687b      	ldr	r3, [r7, #4]
 8016320:	32ae      	adds	r2, #174	; 0xae
 8016322:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016326:	689b      	ldr	r3, [r3, #8]
 8016328:	2b00      	cmp	r3, #0
 801632a:	d010      	beq.n	801634e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801632c:	7b7a      	ldrb	r2, [r7, #13]
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	32ae      	adds	r2, #174	; 0xae
 8016332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016336:	689b      	ldr	r3, [r3, #8]
 8016338:	6839      	ldr	r1, [r7, #0]
 801633a:	6878      	ldr	r0, [r7, #4]
 801633c:	4798      	blx	r3
 801633e:	4603      	mov	r3, r0
 8016340:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8016342:	e004      	b.n	801634e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8016344:	6839      	ldr	r1, [r7, #0]
 8016346:	6878      	ldr	r0, [r7, #4]
 8016348:	f000 fc03 	bl	8016b52 <USBD_CtlError>
              break;
 801634c:	e000      	b.n	8016350 <USBD_StdEPReq+0x1c8>
              break;
 801634e:	bf00      	nop
          }
          break;
 8016350:	e0ab      	b.n	80164aa <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016358:	b2db      	uxtb	r3, r3
 801635a:	2b02      	cmp	r3, #2
 801635c:	d002      	beq.n	8016364 <USBD_StdEPReq+0x1dc>
 801635e:	2b03      	cmp	r3, #3
 8016360:	d032      	beq.n	80163c8 <USBD_StdEPReq+0x240>
 8016362:	e097      	b.n	8016494 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016364:	7bbb      	ldrb	r3, [r7, #14]
 8016366:	2b00      	cmp	r3, #0
 8016368:	d007      	beq.n	801637a <USBD_StdEPReq+0x1f2>
 801636a:	7bbb      	ldrb	r3, [r7, #14]
 801636c:	2b80      	cmp	r3, #128	; 0x80
 801636e:	d004      	beq.n	801637a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8016370:	6839      	ldr	r1, [r7, #0]
 8016372:	6878      	ldr	r0, [r7, #4]
 8016374:	f000 fbed 	bl	8016b52 <USBD_CtlError>
                break;
 8016378:	e091      	b.n	801649e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801637a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801637e:	2b00      	cmp	r3, #0
 8016380:	da0b      	bge.n	801639a <USBD_StdEPReq+0x212>
 8016382:	7bbb      	ldrb	r3, [r7, #14]
 8016384:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016388:	4613      	mov	r3, r2
 801638a:	009b      	lsls	r3, r3, #2
 801638c:	4413      	add	r3, r2
 801638e:	009b      	lsls	r3, r3, #2
 8016390:	3310      	adds	r3, #16
 8016392:	687a      	ldr	r2, [r7, #4]
 8016394:	4413      	add	r3, r2
 8016396:	3304      	adds	r3, #4
 8016398:	e00b      	b.n	80163b2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801639a:	7bbb      	ldrb	r3, [r7, #14]
 801639c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80163a0:	4613      	mov	r3, r2
 80163a2:	009b      	lsls	r3, r3, #2
 80163a4:	4413      	add	r3, r2
 80163a6:	009b      	lsls	r3, r3, #2
 80163a8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80163ac:	687a      	ldr	r2, [r7, #4]
 80163ae:	4413      	add	r3, r2
 80163b0:	3304      	adds	r3, #4
 80163b2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80163b4:	68bb      	ldr	r3, [r7, #8]
 80163b6:	2200      	movs	r2, #0
 80163b8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80163ba:	68bb      	ldr	r3, [r7, #8]
 80163bc:	2202      	movs	r2, #2
 80163be:	4619      	mov	r1, r3
 80163c0:	6878      	ldr	r0, [r7, #4]
 80163c2:	f000 fc37 	bl	8016c34 <USBD_CtlSendData>
              break;
 80163c6:	e06a      	b.n	801649e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80163c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80163cc:	2b00      	cmp	r3, #0
 80163ce:	da11      	bge.n	80163f4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80163d0:	7bbb      	ldrb	r3, [r7, #14]
 80163d2:	f003 020f 	and.w	r2, r3, #15
 80163d6:	6879      	ldr	r1, [r7, #4]
 80163d8:	4613      	mov	r3, r2
 80163da:	009b      	lsls	r3, r3, #2
 80163dc:	4413      	add	r3, r2
 80163de:	009b      	lsls	r3, r3, #2
 80163e0:	440b      	add	r3, r1
 80163e2:	3324      	adds	r3, #36	; 0x24
 80163e4:	881b      	ldrh	r3, [r3, #0]
 80163e6:	2b00      	cmp	r3, #0
 80163e8:	d117      	bne.n	801641a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80163ea:	6839      	ldr	r1, [r7, #0]
 80163ec:	6878      	ldr	r0, [r7, #4]
 80163ee:	f000 fbb0 	bl	8016b52 <USBD_CtlError>
                  break;
 80163f2:	e054      	b.n	801649e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80163f4:	7bbb      	ldrb	r3, [r7, #14]
 80163f6:	f003 020f 	and.w	r2, r3, #15
 80163fa:	6879      	ldr	r1, [r7, #4]
 80163fc:	4613      	mov	r3, r2
 80163fe:	009b      	lsls	r3, r3, #2
 8016400:	4413      	add	r3, r2
 8016402:	009b      	lsls	r3, r3, #2
 8016404:	440b      	add	r3, r1
 8016406:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 801640a:	881b      	ldrh	r3, [r3, #0]
 801640c:	2b00      	cmp	r3, #0
 801640e:	d104      	bne.n	801641a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016410:	6839      	ldr	r1, [r7, #0]
 8016412:	6878      	ldr	r0, [r7, #4]
 8016414:	f000 fb9d 	bl	8016b52 <USBD_CtlError>
                  break;
 8016418:	e041      	b.n	801649e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801641a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801641e:	2b00      	cmp	r3, #0
 8016420:	da0b      	bge.n	801643a <USBD_StdEPReq+0x2b2>
 8016422:	7bbb      	ldrb	r3, [r7, #14]
 8016424:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016428:	4613      	mov	r3, r2
 801642a:	009b      	lsls	r3, r3, #2
 801642c:	4413      	add	r3, r2
 801642e:	009b      	lsls	r3, r3, #2
 8016430:	3310      	adds	r3, #16
 8016432:	687a      	ldr	r2, [r7, #4]
 8016434:	4413      	add	r3, r2
 8016436:	3304      	adds	r3, #4
 8016438:	e00b      	b.n	8016452 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801643a:	7bbb      	ldrb	r3, [r7, #14]
 801643c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016440:	4613      	mov	r3, r2
 8016442:	009b      	lsls	r3, r3, #2
 8016444:	4413      	add	r3, r2
 8016446:	009b      	lsls	r3, r3, #2
 8016448:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 801644c:	687a      	ldr	r2, [r7, #4]
 801644e:	4413      	add	r3, r2
 8016450:	3304      	adds	r3, #4
 8016452:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8016454:	7bbb      	ldrb	r3, [r7, #14]
 8016456:	2b00      	cmp	r3, #0
 8016458:	d002      	beq.n	8016460 <USBD_StdEPReq+0x2d8>
 801645a:	7bbb      	ldrb	r3, [r7, #14]
 801645c:	2b80      	cmp	r3, #128	; 0x80
 801645e:	d103      	bne.n	8016468 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8016460:	68bb      	ldr	r3, [r7, #8]
 8016462:	2200      	movs	r2, #0
 8016464:	601a      	str	r2, [r3, #0]
 8016466:	e00e      	b.n	8016486 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8016468:	7bbb      	ldrb	r3, [r7, #14]
 801646a:	4619      	mov	r1, r3
 801646c:	6878      	ldr	r0, [r7, #4]
 801646e:	f003 faaf 	bl	80199d0 <USBD_LL_IsStallEP>
 8016472:	4603      	mov	r3, r0
 8016474:	2b00      	cmp	r3, #0
 8016476:	d003      	beq.n	8016480 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8016478:	68bb      	ldr	r3, [r7, #8]
 801647a:	2201      	movs	r2, #1
 801647c:	601a      	str	r2, [r3, #0]
 801647e:	e002      	b.n	8016486 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8016480:	68bb      	ldr	r3, [r7, #8]
 8016482:	2200      	movs	r2, #0
 8016484:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8016486:	68bb      	ldr	r3, [r7, #8]
 8016488:	2202      	movs	r2, #2
 801648a:	4619      	mov	r1, r3
 801648c:	6878      	ldr	r0, [r7, #4]
 801648e:	f000 fbd1 	bl	8016c34 <USBD_CtlSendData>
              break;
 8016492:	e004      	b.n	801649e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8016494:	6839      	ldr	r1, [r7, #0]
 8016496:	6878      	ldr	r0, [r7, #4]
 8016498:	f000 fb5b 	bl	8016b52 <USBD_CtlError>
              break;
 801649c:	bf00      	nop
          }
          break;
 801649e:	e004      	b.n	80164aa <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80164a0:	6839      	ldr	r1, [r7, #0]
 80164a2:	6878      	ldr	r0, [r7, #4]
 80164a4:	f000 fb55 	bl	8016b52 <USBD_CtlError>
          break;
 80164a8:	bf00      	nop
      }
      break;
 80164aa:	e005      	b.n	80164b8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80164ac:	6839      	ldr	r1, [r7, #0]
 80164ae:	6878      	ldr	r0, [r7, #4]
 80164b0:	f000 fb4f 	bl	8016b52 <USBD_CtlError>
      break;
 80164b4:	e000      	b.n	80164b8 <USBD_StdEPReq+0x330>
      break;
 80164b6:	bf00      	nop
  }

  return ret;
 80164b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80164ba:	4618      	mov	r0, r3
 80164bc:	3710      	adds	r7, #16
 80164be:	46bd      	mov	sp, r7
 80164c0:	bd80      	pop	{r7, pc}
	...

080164c4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80164c4:	b580      	push	{r7, lr}
 80164c6:	b084      	sub	sp, #16
 80164c8:	af00      	add	r7, sp, #0
 80164ca:	6078      	str	r0, [r7, #4]
 80164cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80164ce:	2300      	movs	r3, #0
 80164d0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80164d2:	2300      	movs	r3, #0
 80164d4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80164d6:	2300      	movs	r3, #0
 80164d8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80164da:	683b      	ldr	r3, [r7, #0]
 80164dc:	885b      	ldrh	r3, [r3, #2]
 80164de:	0a1b      	lsrs	r3, r3, #8
 80164e0:	b29b      	uxth	r3, r3
 80164e2:	3b01      	subs	r3, #1
 80164e4:	2b06      	cmp	r3, #6
 80164e6:	f200 8128 	bhi.w	801673a <USBD_GetDescriptor+0x276>
 80164ea:	a201      	add	r2, pc, #4	; (adr r2, 80164f0 <USBD_GetDescriptor+0x2c>)
 80164ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80164f0:	0801650d 	.word	0x0801650d
 80164f4:	08016525 	.word	0x08016525
 80164f8:	08016565 	.word	0x08016565
 80164fc:	0801673b 	.word	0x0801673b
 8016500:	0801673b 	.word	0x0801673b
 8016504:	080166db 	.word	0x080166db
 8016508:	08016707 	.word	0x08016707
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016512:	681b      	ldr	r3, [r3, #0]
 8016514:	687a      	ldr	r2, [r7, #4]
 8016516:	7c12      	ldrb	r2, [r2, #16]
 8016518:	f107 0108 	add.w	r1, r7, #8
 801651c:	4610      	mov	r0, r2
 801651e:	4798      	blx	r3
 8016520:	60f8      	str	r0, [r7, #12]
      break;
 8016522:	e112      	b.n	801674a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	7c1b      	ldrb	r3, [r3, #16]
 8016528:	2b00      	cmp	r3, #0
 801652a:	d10d      	bne.n	8016548 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801652c:	687b      	ldr	r3, [r7, #4]
 801652e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016534:	f107 0208 	add.w	r2, r7, #8
 8016538:	4610      	mov	r0, r2
 801653a:	4798      	blx	r3
 801653c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801653e:	68fb      	ldr	r3, [r7, #12]
 8016540:	3301      	adds	r3, #1
 8016542:	2202      	movs	r2, #2
 8016544:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8016546:	e100      	b.n	801674a <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8016548:	687b      	ldr	r3, [r7, #4]
 801654a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801654e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016550:	f107 0208 	add.w	r2, r7, #8
 8016554:	4610      	mov	r0, r2
 8016556:	4798      	blx	r3
 8016558:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801655a:	68fb      	ldr	r3, [r7, #12]
 801655c:	3301      	adds	r3, #1
 801655e:	2202      	movs	r2, #2
 8016560:	701a      	strb	r2, [r3, #0]
      break;
 8016562:	e0f2      	b.n	801674a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8016564:	683b      	ldr	r3, [r7, #0]
 8016566:	885b      	ldrh	r3, [r3, #2]
 8016568:	b2db      	uxtb	r3, r3
 801656a:	2b05      	cmp	r3, #5
 801656c:	f200 80ac 	bhi.w	80166c8 <USBD_GetDescriptor+0x204>
 8016570:	a201      	add	r2, pc, #4	; (adr r2, 8016578 <USBD_GetDescriptor+0xb4>)
 8016572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016576:	bf00      	nop
 8016578:	08016591 	.word	0x08016591
 801657c:	080165c5 	.word	0x080165c5
 8016580:	080165f9 	.word	0x080165f9
 8016584:	0801662d 	.word	0x0801662d
 8016588:	08016661 	.word	0x08016661
 801658c:	08016695 	.word	0x08016695
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8016590:	687b      	ldr	r3, [r7, #4]
 8016592:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016596:	685b      	ldr	r3, [r3, #4]
 8016598:	2b00      	cmp	r3, #0
 801659a:	d00b      	beq.n	80165b4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80165a2:	685b      	ldr	r3, [r3, #4]
 80165a4:	687a      	ldr	r2, [r7, #4]
 80165a6:	7c12      	ldrb	r2, [r2, #16]
 80165a8:	f107 0108 	add.w	r1, r7, #8
 80165ac:	4610      	mov	r0, r2
 80165ae:	4798      	blx	r3
 80165b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80165b2:	e091      	b.n	80166d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80165b4:	6839      	ldr	r1, [r7, #0]
 80165b6:	6878      	ldr	r0, [r7, #4]
 80165b8:	f000 facb 	bl	8016b52 <USBD_CtlError>
            err++;
 80165bc:	7afb      	ldrb	r3, [r7, #11]
 80165be:	3301      	adds	r3, #1
 80165c0:	72fb      	strb	r3, [r7, #11]
          break;
 80165c2:	e089      	b.n	80166d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80165c4:	687b      	ldr	r3, [r7, #4]
 80165c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80165ca:	689b      	ldr	r3, [r3, #8]
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d00b      	beq.n	80165e8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80165d0:	687b      	ldr	r3, [r7, #4]
 80165d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80165d6:	689b      	ldr	r3, [r3, #8]
 80165d8:	687a      	ldr	r2, [r7, #4]
 80165da:	7c12      	ldrb	r2, [r2, #16]
 80165dc:	f107 0108 	add.w	r1, r7, #8
 80165e0:	4610      	mov	r0, r2
 80165e2:	4798      	blx	r3
 80165e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80165e6:	e077      	b.n	80166d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80165e8:	6839      	ldr	r1, [r7, #0]
 80165ea:	6878      	ldr	r0, [r7, #4]
 80165ec:	f000 fab1 	bl	8016b52 <USBD_CtlError>
            err++;
 80165f0:	7afb      	ldrb	r3, [r7, #11]
 80165f2:	3301      	adds	r3, #1
 80165f4:	72fb      	strb	r3, [r7, #11]
          break;
 80165f6:	e06f      	b.n	80166d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80165f8:	687b      	ldr	r3, [r7, #4]
 80165fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80165fe:	68db      	ldr	r3, [r3, #12]
 8016600:	2b00      	cmp	r3, #0
 8016602:	d00b      	beq.n	801661c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8016604:	687b      	ldr	r3, [r7, #4]
 8016606:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801660a:	68db      	ldr	r3, [r3, #12]
 801660c:	687a      	ldr	r2, [r7, #4]
 801660e:	7c12      	ldrb	r2, [r2, #16]
 8016610:	f107 0108 	add.w	r1, r7, #8
 8016614:	4610      	mov	r0, r2
 8016616:	4798      	blx	r3
 8016618:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801661a:	e05d      	b.n	80166d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801661c:	6839      	ldr	r1, [r7, #0]
 801661e:	6878      	ldr	r0, [r7, #4]
 8016620:	f000 fa97 	bl	8016b52 <USBD_CtlError>
            err++;
 8016624:	7afb      	ldrb	r3, [r7, #11]
 8016626:	3301      	adds	r3, #1
 8016628:	72fb      	strb	r3, [r7, #11]
          break;
 801662a:	e055      	b.n	80166d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801662c:	687b      	ldr	r3, [r7, #4]
 801662e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016632:	691b      	ldr	r3, [r3, #16]
 8016634:	2b00      	cmp	r3, #0
 8016636:	d00b      	beq.n	8016650 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8016638:	687b      	ldr	r3, [r7, #4]
 801663a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801663e:	691b      	ldr	r3, [r3, #16]
 8016640:	687a      	ldr	r2, [r7, #4]
 8016642:	7c12      	ldrb	r2, [r2, #16]
 8016644:	f107 0108 	add.w	r1, r7, #8
 8016648:	4610      	mov	r0, r2
 801664a:	4798      	blx	r3
 801664c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801664e:	e043      	b.n	80166d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016650:	6839      	ldr	r1, [r7, #0]
 8016652:	6878      	ldr	r0, [r7, #4]
 8016654:	f000 fa7d 	bl	8016b52 <USBD_CtlError>
            err++;
 8016658:	7afb      	ldrb	r3, [r7, #11]
 801665a:	3301      	adds	r3, #1
 801665c:	72fb      	strb	r3, [r7, #11]
          break;
 801665e:	e03b      	b.n	80166d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8016660:	687b      	ldr	r3, [r7, #4]
 8016662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016666:	695b      	ldr	r3, [r3, #20]
 8016668:	2b00      	cmp	r3, #0
 801666a:	d00b      	beq.n	8016684 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801666c:	687b      	ldr	r3, [r7, #4]
 801666e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016672:	695b      	ldr	r3, [r3, #20]
 8016674:	687a      	ldr	r2, [r7, #4]
 8016676:	7c12      	ldrb	r2, [r2, #16]
 8016678:	f107 0108 	add.w	r1, r7, #8
 801667c:	4610      	mov	r0, r2
 801667e:	4798      	blx	r3
 8016680:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016682:	e029      	b.n	80166d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016684:	6839      	ldr	r1, [r7, #0]
 8016686:	6878      	ldr	r0, [r7, #4]
 8016688:	f000 fa63 	bl	8016b52 <USBD_CtlError>
            err++;
 801668c:	7afb      	ldrb	r3, [r7, #11]
 801668e:	3301      	adds	r3, #1
 8016690:	72fb      	strb	r3, [r7, #11]
          break;
 8016692:	e021      	b.n	80166d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8016694:	687b      	ldr	r3, [r7, #4]
 8016696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801669a:	699b      	ldr	r3, [r3, #24]
 801669c:	2b00      	cmp	r3, #0
 801669e:	d00b      	beq.n	80166b8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80166a6:	699b      	ldr	r3, [r3, #24]
 80166a8:	687a      	ldr	r2, [r7, #4]
 80166aa:	7c12      	ldrb	r2, [r2, #16]
 80166ac:	f107 0108 	add.w	r1, r7, #8
 80166b0:	4610      	mov	r0, r2
 80166b2:	4798      	blx	r3
 80166b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80166b6:	e00f      	b.n	80166d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80166b8:	6839      	ldr	r1, [r7, #0]
 80166ba:	6878      	ldr	r0, [r7, #4]
 80166bc:	f000 fa49 	bl	8016b52 <USBD_CtlError>
            err++;
 80166c0:	7afb      	ldrb	r3, [r7, #11]
 80166c2:	3301      	adds	r3, #1
 80166c4:	72fb      	strb	r3, [r7, #11]
          break;
 80166c6:	e007      	b.n	80166d8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80166c8:	6839      	ldr	r1, [r7, #0]
 80166ca:	6878      	ldr	r0, [r7, #4]
 80166cc:	f000 fa41 	bl	8016b52 <USBD_CtlError>
          err++;
 80166d0:	7afb      	ldrb	r3, [r7, #11]
 80166d2:	3301      	adds	r3, #1
 80166d4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80166d6:	bf00      	nop
      }
      break;
 80166d8:	e037      	b.n	801674a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80166da:	687b      	ldr	r3, [r7, #4]
 80166dc:	7c1b      	ldrb	r3, [r3, #16]
 80166de:	2b00      	cmp	r3, #0
 80166e0:	d109      	bne.n	80166f6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80166e2:	687b      	ldr	r3, [r7, #4]
 80166e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80166e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80166ea:	f107 0208 	add.w	r2, r7, #8
 80166ee:	4610      	mov	r0, r2
 80166f0:	4798      	blx	r3
 80166f2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80166f4:	e029      	b.n	801674a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80166f6:	6839      	ldr	r1, [r7, #0]
 80166f8:	6878      	ldr	r0, [r7, #4]
 80166fa:	f000 fa2a 	bl	8016b52 <USBD_CtlError>
        err++;
 80166fe:	7afb      	ldrb	r3, [r7, #11]
 8016700:	3301      	adds	r3, #1
 8016702:	72fb      	strb	r3, [r7, #11]
      break;
 8016704:	e021      	b.n	801674a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016706:	687b      	ldr	r3, [r7, #4]
 8016708:	7c1b      	ldrb	r3, [r3, #16]
 801670a:	2b00      	cmp	r3, #0
 801670c:	d10d      	bne.n	801672a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801670e:	687b      	ldr	r3, [r7, #4]
 8016710:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016716:	f107 0208 	add.w	r2, r7, #8
 801671a:	4610      	mov	r0, r2
 801671c:	4798      	blx	r3
 801671e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8016720:	68fb      	ldr	r3, [r7, #12]
 8016722:	3301      	adds	r3, #1
 8016724:	2207      	movs	r2, #7
 8016726:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016728:	e00f      	b.n	801674a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801672a:	6839      	ldr	r1, [r7, #0]
 801672c:	6878      	ldr	r0, [r7, #4]
 801672e:	f000 fa10 	bl	8016b52 <USBD_CtlError>
        err++;
 8016732:	7afb      	ldrb	r3, [r7, #11]
 8016734:	3301      	adds	r3, #1
 8016736:	72fb      	strb	r3, [r7, #11]
      break;
 8016738:	e007      	b.n	801674a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 801673a:	6839      	ldr	r1, [r7, #0]
 801673c:	6878      	ldr	r0, [r7, #4]
 801673e:	f000 fa08 	bl	8016b52 <USBD_CtlError>
      err++;
 8016742:	7afb      	ldrb	r3, [r7, #11]
 8016744:	3301      	adds	r3, #1
 8016746:	72fb      	strb	r3, [r7, #11]
      break;
 8016748:	bf00      	nop
  }

  if (err != 0U)
 801674a:	7afb      	ldrb	r3, [r7, #11]
 801674c:	2b00      	cmp	r3, #0
 801674e:	d11e      	bne.n	801678e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8016750:	683b      	ldr	r3, [r7, #0]
 8016752:	88db      	ldrh	r3, [r3, #6]
 8016754:	2b00      	cmp	r3, #0
 8016756:	d016      	beq.n	8016786 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8016758:	893b      	ldrh	r3, [r7, #8]
 801675a:	2b00      	cmp	r3, #0
 801675c:	d00e      	beq.n	801677c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 801675e:	683b      	ldr	r3, [r7, #0]
 8016760:	88da      	ldrh	r2, [r3, #6]
 8016762:	893b      	ldrh	r3, [r7, #8]
 8016764:	4293      	cmp	r3, r2
 8016766:	bf28      	it	cs
 8016768:	4613      	movcs	r3, r2
 801676a:	b29b      	uxth	r3, r3
 801676c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801676e:	893b      	ldrh	r3, [r7, #8]
 8016770:	461a      	mov	r2, r3
 8016772:	68f9      	ldr	r1, [r7, #12]
 8016774:	6878      	ldr	r0, [r7, #4]
 8016776:	f000 fa5d 	bl	8016c34 <USBD_CtlSendData>
 801677a:	e009      	b.n	8016790 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801677c:	6839      	ldr	r1, [r7, #0]
 801677e:	6878      	ldr	r0, [r7, #4]
 8016780:	f000 f9e7 	bl	8016b52 <USBD_CtlError>
 8016784:	e004      	b.n	8016790 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8016786:	6878      	ldr	r0, [r7, #4]
 8016788:	f000 faae 	bl	8016ce8 <USBD_CtlSendStatus>
 801678c:	e000      	b.n	8016790 <USBD_GetDescriptor+0x2cc>
    return;
 801678e:	bf00      	nop
  }
}
 8016790:	3710      	adds	r7, #16
 8016792:	46bd      	mov	sp, r7
 8016794:	bd80      	pop	{r7, pc}
 8016796:	bf00      	nop

08016798 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016798:	b580      	push	{r7, lr}
 801679a:	b084      	sub	sp, #16
 801679c:	af00      	add	r7, sp, #0
 801679e:	6078      	str	r0, [r7, #4]
 80167a0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80167a2:	683b      	ldr	r3, [r7, #0]
 80167a4:	889b      	ldrh	r3, [r3, #4]
 80167a6:	2b00      	cmp	r3, #0
 80167a8:	d131      	bne.n	801680e <USBD_SetAddress+0x76>
 80167aa:	683b      	ldr	r3, [r7, #0]
 80167ac:	88db      	ldrh	r3, [r3, #6]
 80167ae:	2b00      	cmp	r3, #0
 80167b0:	d12d      	bne.n	801680e <USBD_SetAddress+0x76>
 80167b2:	683b      	ldr	r3, [r7, #0]
 80167b4:	885b      	ldrh	r3, [r3, #2]
 80167b6:	2b7f      	cmp	r3, #127	; 0x7f
 80167b8:	d829      	bhi.n	801680e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80167ba:	683b      	ldr	r3, [r7, #0]
 80167bc:	885b      	ldrh	r3, [r3, #2]
 80167be:	b2db      	uxtb	r3, r3
 80167c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80167c4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80167c6:	687b      	ldr	r3, [r7, #4]
 80167c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80167cc:	b2db      	uxtb	r3, r3
 80167ce:	2b03      	cmp	r3, #3
 80167d0:	d104      	bne.n	80167dc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80167d2:	6839      	ldr	r1, [r7, #0]
 80167d4:	6878      	ldr	r0, [r7, #4]
 80167d6:	f000 f9bc 	bl	8016b52 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80167da:	e01d      	b.n	8016818 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	7bfa      	ldrb	r2, [r7, #15]
 80167e0:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80167e4:	7bfb      	ldrb	r3, [r7, #15]
 80167e6:	4619      	mov	r1, r3
 80167e8:	6878      	ldr	r0, [r7, #4]
 80167ea:	f003 f91d 	bl	8019a28 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80167ee:	6878      	ldr	r0, [r7, #4]
 80167f0:	f000 fa7a 	bl	8016ce8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80167f4:	7bfb      	ldrb	r3, [r7, #15]
 80167f6:	2b00      	cmp	r3, #0
 80167f8:	d004      	beq.n	8016804 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80167fa:	687b      	ldr	r3, [r7, #4]
 80167fc:	2202      	movs	r2, #2
 80167fe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016802:	e009      	b.n	8016818 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8016804:	687b      	ldr	r3, [r7, #4]
 8016806:	2201      	movs	r2, #1
 8016808:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801680c:	e004      	b.n	8016818 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801680e:	6839      	ldr	r1, [r7, #0]
 8016810:	6878      	ldr	r0, [r7, #4]
 8016812:	f000 f99e 	bl	8016b52 <USBD_CtlError>
  }
}
 8016816:	bf00      	nop
 8016818:	bf00      	nop
 801681a:	3710      	adds	r7, #16
 801681c:	46bd      	mov	sp, r7
 801681e:	bd80      	pop	{r7, pc}

08016820 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016820:	b580      	push	{r7, lr}
 8016822:	b084      	sub	sp, #16
 8016824:	af00      	add	r7, sp, #0
 8016826:	6078      	str	r0, [r7, #4]
 8016828:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801682a:	2300      	movs	r3, #0
 801682c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801682e:	683b      	ldr	r3, [r7, #0]
 8016830:	885b      	ldrh	r3, [r3, #2]
 8016832:	b2da      	uxtb	r2, r3
 8016834:	4b4e      	ldr	r3, [pc, #312]	; (8016970 <USBD_SetConfig+0x150>)
 8016836:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8016838:	4b4d      	ldr	r3, [pc, #308]	; (8016970 <USBD_SetConfig+0x150>)
 801683a:	781b      	ldrb	r3, [r3, #0]
 801683c:	2b01      	cmp	r3, #1
 801683e:	d905      	bls.n	801684c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8016840:	6839      	ldr	r1, [r7, #0]
 8016842:	6878      	ldr	r0, [r7, #4]
 8016844:	f000 f985 	bl	8016b52 <USBD_CtlError>
    return USBD_FAIL;
 8016848:	2303      	movs	r3, #3
 801684a:	e08c      	b.n	8016966 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801684c:	687b      	ldr	r3, [r7, #4]
 801684e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016852:	b2db      	uxtb	r3, r3
 8016854:	2b02      	cmp	r3, #2
 8016856:	d002      	beq.n	801685e <USBD_SetConfig+0x3e>
 8016858:	2b03      	cmp	r3, #3
 801685a:	d029      	beq.n	80168b0 <USBD_SetConfig+0x90>
 801685c:	e075      	b.n	801694a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801685e:	4b44      	ldr	r3, [pc, #272]	; (8016970 <USBD_SetConfig+0x150>)
 8016860:	781b      	ldrb	r3, [r3, #0]
 8016862:	2b00      	cmp	r3, #0
 8016864:	d020      	beq.n	80168a8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8016866:	4b42      	ldr	r3, [pc, #264]	; (8016970 <USBD_SetConfig+0x150>)
 8016868:	781b      	ldrb	r3, [r3, #0]
 801686a:	461a      	mov	r2, r3
 801686c:	687b      	ldr	r3, [r7, #4]
 801686e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016870:	4b3f      	ldr	r3, [pc, #252]	; (8016970 <USBD_SetConfig+0x150>)
 8016872:	781b      	ldrb	r3, [r3, #0]
 8016874:	4619      	mov	r1, r3
 8016876:	6878      	ldr	r0, [r7, #4]
 8016878:	f7fe ffe1 	bl	801583e <USBD_SetClassConfig>
 801687c:	4603      	mov	r3, r0
 801687e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8016880:	7bfb      	ldrb	r3, [r7, #15]
 8016882:	2b00      	cmp	r3, #0
 8016884:	d008      	beq.n	8016898 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8016886:	6839      	ldr	r1, [r7, #0]
 8016888:	6878      	ldr	r0, [r7, #4]
 801688a:	f000 f962 	bl	8016b52 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801688e:	687b      	ldr	r3, [r7, #4]
 8016890:	2202      	movs	r2, #2
 8016892:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016896:	e065      	b.n	8016964 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016898:	6878      	ldr	r0, [r7, #4]
 801689a:	f000 fa25 	bl	8016ce8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801689e:	687b      	ldr	r3, [r7, #4]
 80168a0:	2203      	movs	r2, #3
 80168a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80168a6:	e05d      	b.n	8016964 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80168a8:	6878      	ldr	r0, [r7, #4]
 80168aa:	f000 fa1d 	bl	8016ce8 <USBD_CtlSendStatus>
      break;
 80168ae:	e059      	b.n	8016964 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80168b0:	4b2f      	ldr	r3, [pc, #188]	; (8016970 <USBD_SetConfig+0x150>)
 80168b2:	781b      	ldrb	r3, [r3, #0]
 80168b4:	2b00      	cmp	r3, #0
 80168b6:	d112      	bne.n	80168de <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80168b8:	687b      	ldr	r3, [r7, #4]
 80168ba:	2202      	movs	r2, #2
 80168bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80168c0:	4b2b      	ldr	r3, [pc, #172]	; (8016970 <USBD_SetConfig+0x150>)
 80168c2:	781b      	ldrb	r3, [r3, #0]
 80168c4:	461a      	mov	r2, r3
 80168c6:	687b      	ldr	r3, [r7, #4]
 80168c8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80168ca:	4b29      	ldr	r3, [pc, #164]	; (8016970 <USBD_SetConfig+0x150>)
 80168cc:	781b      	ldrb	r3, [r3, #0]
 80168ce:	4619      	mov	r1, r3
 80168d0:	6878      	ldr	r0, [r7, #4]
 80168d2:	f7fe ffd0 	bl	8015876 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80168d6:	6878      	ldr	r0, [r7, #4]
 80168d8:	f000 fa06 	bl	8016ce8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80168dc:	e042      	b.n	8016964 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80168de:	4b24      	ldr	r3, [pc, #144]	; (8016970 <USBD_SetConfig+0x150>)
 80168e0:	781b      	ldrb	r3, [r3, #0]
 80168e2:	461a      	mov	r2, r3
 80168e4:	687b      	ldr	r3, [r7, #4]
 80168e6:	685b      	ldr	r3, [r3, #4]
 80168e8:	429a      	cmp	r2, r3
 80168ea:	d02a      	beq.n	8016942 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80168ec:	687b      	ldr	r3, [r7, #4]
 80168ee:	685b      	ldr	r3, [r3, #4]
 80168f0:	b2db      	uxtb	r3, r3
 80168f2:	4619      	mov	r1, r3
 80168f4:	6878      	ldr	r0, [r7, #4]
 80168f6:	f7fe ffbe 	bl	8015876 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80168fa:	4b1d      	ldr	r3, [pc, #116]	; (8016970 <USBD_SetConfig+0x150>)
 80168fc:	781b      	ldrb	r3, [r3, #0]
 80168fe:	461a      	mov	r2, r3
 8016900:	687b      	ldr	r3, [r7, #4]
 8016902:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016904:	4b1a      	ldr	r3, [pc, #104]	; (8016970 <USBD_SetConfig+0x150>)
 8016906:	781b      	ldrb	r3, [r3, #0]
 8016908:	4619      	mov	r1, r3
 801690a:	6878      	ldr	r0, [r7, #4]
 801690c:	f7fe ff97 	bl	801583e <USBD_SetClassConfig>
 8016910:	4603      	mov	r3, r0
 8016912:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8016914:	7bfb      	ldrb	r3, [r7, #15]
 8016916:	2b00      	cmp	r3, #0
 8016918:	d00f      	beq.n	801693a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801691a:	6839      	ldr	r1, [r7, #0]
 801691c:	6878      	ldr	r0, [r7, #4]
 801691e:	f000 f918 	bl	8016b52 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016922:	687b      	ldr	r3, [r7, #4]
 8016924:	685b      	ldr	r3, [r3, #4]
 8016926:	b2db      	uxtb	r3, r3
 8016928:	4619      	mov	r1, r3
 801692a:	6878      	ldr	r0, [r7, #4]
 801692c:	f7fe ffa3 	bl	8015876 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016930:	687b      	ldr	r3, [r7, #4]
 8016932:	2202      	movs	r2, #2
 8016934:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8016938:	e014      	b.n	8016964 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801693a:	6878      	ldr	r0, [r7, #4]
 801693c:	f000 f9d4 	bl	8016ce8 <USBD_CtlSendStatus>
      break;
 8016940:	e010      	b.n	8016964 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016942:	6878      	ldr	r0, [r7, #4]
 8016944:	f000 f9d0 	bl	8016ce8 <USBD_CtlSendStatus>
      break;
 8016948:	e00c      	b.n	8016964 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801694a:	6839      	ldr	r1, [r7, #0]
 801694c:	6878      	ldr	r0, [r7, #4]
 801694e:	f000 f900 	bl	8016b52 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8016952:	4b07      	ldr	r3, [pc, #28]	; (8016970 <USBD_SetConfig+0x150>)
 8016954:	781b      	ldrb	r3, [r3, #0]
 8016956:	4619      	mov	r1, r3
 8016958:	6878      	ldr	r0, [r7, #4]
 801695a:	f7fe ff8c 	bl	8015876 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801695e:	2303      	movs	r3, #3
 8016960:	73fb      	strb	r3, [r7, #15]
      break;
 8016962:	bf00      	nop
  }

  return ret;
 8016964:	7bfb      	ldrb	r3, [r7, #15]
}
 8016966:	4618      	mov	r0, r3
 8016968:	3710      	adds	r7, #16
 801696a:	46bd      	mov	sp, r7
 801696c:	bd80      	pop	{r7, pc}
 801696e:	bf00      	nop
 8016970:	20001378 	.word	0x20001378

08016974 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016974:	b580      	push	{r7, lr}
 8016976:	b082      	sub	sp, #8
 8016978:	af00      	add	r7, sp, #0
 801697a:	6078      	str	r0, [r7, #4]
 801697c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801697e:	683b      	ldr	r3, [r7, #0]
 8016980:	88db      	ldrh	r3, [r3, #6]
 8016982:	2b01      	cmp	r3, #1
 8016984:	d004      	beq.n	8016990 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8016986:	6839      	ldr	r1, [r7, #0]
 8016988:	6878      	ldr	r0, [r7, #4]
 801698a:	f000 f8e2 	bl	8016b52 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801698e:	e023      	b.n	80169d8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8016990:	687b      	ldr	r3, [r7, #4]
 8016992:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016996:	b2db      	uxtb	r3, r3
 8016998:	2b02      	cmp	r3, #2
 801699a:	dc02      	bgt.n	80169a2 <USBD_GetConfig+0x2e>
 801699c:	2b00      	cmp	r3, #0
 801699e:	dc03      	bgt.n	80169a8 <USBD_GetConfig+0x34>
 80169a0:	e015      	b.n	80169ce <USBD_GetConfig+0x5a>
 80169a2:	2b03      	cmp	r3, #3
 80169a4:	d00b      	beq.n	80169be <USBD_GetConfig+0x4a>
 80169a6:	e012      	b.n	80169ce <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80169a8:	687b      	ldr	r3, [r7, #4]
 80169aa:	2200      	movs	r2, #0
 80169ac:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80169ae:	687b      	ldr	r3, [r7, #4]
 80169b0:	3308      	adds	r3, #8
 80169b2:	2201      	movs	r2, #1
 80169b4:	4619      	mov	r1, r3
 80169b6:	6878      	ldr	r0, [r7, #4]
 80169b8:	f000 f93c 	bl	8016c34 <USBD_CtlSendData>
        break;
 80169bc:	e00c      	b.n	80169d8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	3304      	adds	r3, #4
 80169c2:	2201      	movs	r2, #1
 80169c4:	4619      	mov	r1, r3
 80169c6:	6878      	ldr	r0, [r7, #4]
 80169c8:	f000 f934 	bl	8016c34 <USBD_CtlSendData>
        break;
 80169cc:	e004      	b.n	80169d8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80169ce:	6839      	ldr	r1, [r7, #0]
 80169d0:	6878      	ldr	r0, [r7, #4]
 80169d2:	f000 f8be 	bl	8016b52 <USBD_CtlError>
        break;
 80169d6:	bf00      	nop
}
 80169d8:	bf00      	nop
 80169da:	3708      	adds	r7, #8
 80169dc:	46bd      	mov	sp, r7
 80169de:	bd80      	pop	{r7, pc}

080169e0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80169e0:	b580      	push	{r7, lr}
 80169e2:	b082      	sub	sp, #8
 80169e4:	af00      	add	r7, sp, #0
 80169e6:	6078      	str	r0, [r7, #4]
 80169e8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80169ea:	687b      	ldr	r3, [r7, #4]
 80169ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80169f0:	b2db      	uxtb	r3, r3
 80169f2:	3b01      	subs	r3, #1
 80169f4:	2b02      	cmp	r3, #2
 80169f6:	d81e      	bhi.n	8016a36 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80169f8:	683b      	ldr	r3, [r7, #0]
 80169fa:	88db      	ldrh	r3, [r3, #6]
 80169fc:	2b02      	cmp	r3, #2
 80169fe:	d004      	beq.n	8016a0a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8016a00:	6839      	ldr	r1, [r7, #0]
 8016a02:	6878      	ldr	r0, [r7, #4]
 8016a04:	f000 f8a5 	bl	8016b52 <USBD_CtlError>
        break;
 8016a08:	e01a      	b.n	8016a40 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8016a0a:	687b      	ldr	r3, [r7, #4]
 8016a0c:	2201      	movs	r2, #1
 8016a0e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8016a10:	687b      	ldr	r3, [r7, #4]
 8016a12:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	d005      	beq.n	8016a26 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8016a1a:	687b      	ldr	r3, [r7, #4]
 8016a1c:	68db      	ldr	r3, [r3, #12]
 8016a1e:	f043 0202 	orr.w	r2, r3, #2
 8016a22:	687b      	ldr	r3, [r7, #4]
 8016a24:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8016a26:	687b      	ldr	r3, [r7, #4]
 8016a28:	330c      	adds	r3, #12
 8016a2a:	2202      	movs	r2, #2
 8016a2c:	4619      	mov	r1, r3
 8016a2e:	6878      	ldr	r0, [r7, #4]
 8016a30:	f000 f900 	bl	8016c34 <USBD_CtlSendData>
      break;
 8016a34:	e004      	b.n	8016a40 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8016a36:	6839      	ldr	r1, [r7, #0]
 8016a38:	6878      	ldr	r0, [r7, #4]
 8016a3a:	f000 f88a 	bl	8016b52 <USBD_CtlError>
      break;
 8016a3e:	bf00      	nop
  }
}
 8016a40:	bf00      	nop
 8016a42:	3708      	adds	r7, #8
 8016a44:	46bd      	mov	sp, r7
 8016a46:	bd80      	pop	{r7, pc}

08016a48 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016a48:	b580      	push	{r7, lr}
 8016a4a:	b082      	sub	sp, #8
 8016a4c:	af00      	add	r7, sp, #0
 8016a4e:	6078      	str	r0, [r7, #4]
 8016a50:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8016a52:	683b      	ldr	r3, [r7, #0]
 8016a54:	885b      	ldrh	r3, [r3, #2]
 8016a56:	2b01      	cmp	r3, #1
 8016a58:	d107      	bne.n	8016a6a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8016a5a:	687b      	ldr	r3, [r7, #4]
 8016a5c:	2201      	movs	r2, #1
 8016a5e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8016a62:	6878      	ldr	r0, [r7, #4]
 8016a64:	f000 f940 	bl	8016ce8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8016a68:	e013      	b.n	8016a92 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8016a6a:	683b      	ldr	r3, [r7, #0]
 8016a6c:	885b      	ldrh	r3, [r3, #2]
 8016a6e:	2b02      	cmp	r3, #2
 8016a70:	d10b      	bne.n	8016a8a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8016a72:	683b      	ldr	r3, [r7, #0]
 8016a74:	889b      	ldrh	r3, [r3, #4]
 8016a76:	0a1b      	lsrs	r3, r3, #8
 8016a78:	b29b      	uxth	r3, r3
 8016a7a:	b2da      	uxtb	r2, r3
 8016a7c:	687b      	ldr	r3, [r7, #4]
 8016a7e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8016a82:	6878      	ldr	r0, [r7, #4]
 8016a84:	f000 f930 	bl	8016ce8 <USBD_CtlSendStatus>
}
 8016a88:	e003      	b.n	8016a92 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8016a8a:	6839      	ldr	r1, [r7, #0]
 8016a8c:	6878      	ldr	r0, [r7, #4]
 8016a8e:	f000 f860 	bl	8016b52 <USBD_CtlError>
}
 8016a92:	bf00      	nop
 8016a94:	3708      	adds	r7, #8
 8016a96:	46bd      	mov	sp, r7
 8016a98:	bd80      	pop	{r7, pc}

08016a9a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016a9a:	b580      	push	{r7, lr}
 8016a9c:	b082      	sub	sp, #8
 8016a9e:	af00      	add	r7, sp, #0
 8016aa0:	6078      	str	r0, [r7, #4]
 8016aa2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8016aa4:	687b      	ldr	r3, [r7, #4]
 8016aa6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016aaa:	b2db      	uxtb	r3, r3
 8016aac:	3b01      	subs	r3, #1
 8016aae:	2b02      	cmp	r3, #2
 8016ab0:	d80b      	bhi.n	8016aca <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8016ab2:	683b      	ldr	r3, [r7, #0]
 8016ab4:	885b      	ldrh	r3, [r3, #2]
 8016ab6:	2b01      	cmp	r3, #1
 8016ab8:	d10c      	bne.n	8016ad4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8016aba:	687b      	ldr	r3, [r7, #4]
 8016abc:	2200      	movs	r2, #0
 8016abe:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8016ac2:	6878      	ldr	r0, [r7, #4]
 8016ac4:	f000 f910 	bl	8016ce8 <USBD_CtlSendStatus>
      }
      break;
 8016ac8:	e004      	b.n	8016ad4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8016aca:	6839      	ldr	r1, [r7, #0]
 8016acc:	6878      	ldr	r0, [r7, #4]
 8016ace:	f000 f840 	bl	8016b52 <USBD_CtlError>
      break;
 8016ad2:	e000      	b.n	8016ad6 <USBD_ClrFeature+0x3c>
      break;
 8016ad4:	bf00      	nop
  }
}
 8016ad6:	bf00      	nop
 8016ad8:	3708      	adds	r7, #8
 8016ada:	46bd      	mov	sp, r7
 8016adc:	bd80      	pop	{r7, pc}

08016ade <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8016ade:	b580      	push	{r7, lr}
 8016ae0:	b084      	sub	sp, #16
 8016ae2:	af00      	add	r7, sp, #0
 8016ae4:	6078      	str	r0, [r7, #4]
 8016ae6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8016ae8:	683b      	ldr	r3, [r7, #0]
 8016aea:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8016aec:	68fb      	ldr	r3, [r7, #12]
 8016aee:	781a      	ldrb	r2, [r3, #0]
 8016af0:	687b      	ldr	r3, [r7, #4]
 8016af2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8016af4:	68fb      	ldr	r3, [r7, #12]
 8016af6:	3301      	adds	r3, #1
 8016af8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8016afa:	68fb      	ldr	r3, [r7, #12]
 8016afc:	781a      	ldrb	r2, [r3, #0]
 8016afe:	687b      	ldr	r3, [r7, #4]
 8016b00:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8016b02:	68fb      	ldr	r3, [r7, #12]
 8016b04:	3301      	adds	r3, #1
 8016b06:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8016b08:	68f8      	ldr	r0, [r7, #12]
 8016b0a:	f7ff fa41 	bl	8015f90 <SWAPBYTE>
 8016b0e:	4603      	mov	r3, r0
 8016b10:	461a      	mov	r2, r3
 8016b12:	687b      	ldr	r3, [r7, #4]
 8016b14:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8016b16:	68fb      	ldr	r3, [r7, #12]
 8016b18:	3301      	adds	r3, #1
 8016b1a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8016b1c:	68fb      	ldr	r3, [r7, #12]
 8016b1e:	3301      	adds	r3, #1
 8016b20:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8016b22:	68f8      	ldr	r0, [r7, #12]
 8016b24:	f7ff fa34 	bl	8015f90 <SWAPBYTE>
 8016b28:	4603      	mov	r3, r0
 8016b2a:	461a      	mov	r2, r3
 8016b2c:	687b      	ldr	r3, [r7, #4]
 8016b2e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8016b30:	68fb      	ldr	r3, [r7, #12]
 8016b32:	3301      	adds	r3, #1
 8016b34:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8016b36:	68fb      	ldr	r3, [r7, #12]
 8016b38:	3301      	adds	r3, #1
 8016b3a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8016b3c:	68f8      	ldr	r0, [r7, #12]
 8016b3e:	f7ff fa27 	bl	8015f90 <SWAPBYTE>
 8016b42:	4603      	mov	r3, r0
 8016b44:	461a      	mov	r2, r3
 8016b46:	687b      	ldr	r3, [r7, #4]
 8016b48:	80da      	strh	r2, [r3, #6]
}
 8016b4a:	bf00      	nop
 8016b4c:	3710      	adds	r7, #16
 8016b4e:	46bd      	mov	sp, r7
 8016b50:	bd80      	pop	{r7, pc}

08016b52 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016b52:	b580      	push	{r7, lr}
 8016b54:	b082      	sub	sp, #8
 8016b56:	af00      	add	r7, sp, #0
 8016b58:	6078      	str	r0, [r7, #4]
 8016b5a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8016b5c:	2180      	movs	r1, #128	; 0x80
 8016b5e:	6878      	ldr	r0, [r7, #4]
 8016b60:	f002 feca 	bl	80198f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8016b64:	2100      	movs	r1, #0
 8016b66:	6878      	ldr	r0, [r7, #4]
 8016b68:	f002 fec6 	bl	80198f8 <USBD_LL_StallEP>
}
 8016b6c:	bf00      	nop
 8016b6e:	3708      	adds	r7, #8
 8016b70:	46bd      	mov	sp, r7
 8016b72:	bd80      	pop	{r7, pc}

08016b74 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8016b74:	b580      	push	{r7, lr}
 8016b76:	b086      	sub	sp, #24
 8016b78:	af00      	add	r7, sp, #0
 8016b7a:	60f8      	str	r0, [r7, #12]
 8016b7c:	60b9      	str	r1, [r7, #8]
 8016b7e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8016b80:	2300      	movs	r3, #0
 8016b82:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8016b84:	68fb      	ldr	r3, [r7, #12]
 8016b86:	2b00      	cmp	r3, #0
 8016b88:	d036      	beq.n	8016bf8 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8016b8a:	68fb      	ldr	r3, [r7, #12]
 8016b8c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8016b8e:	6938      	ldr	r0, [r7, #16]
 8016b90:	f000 f836 	bl	8016c00 <USBD_GetLen>
 8016b94:	4603      	mov	r3, r0
 8016b96:	3301      	adds	r3, #1
 8016b98:	b29b      	uxth	r3, r3
 8016b9a:	005b      	lsls	r3, r3, #1
 8016b9c:	b29a      	uxth	r2, r3
 8016b9e:	687b      	ldr	r3, [r7, #4]
 8016ba0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8016ba2:	7dfb      	ldrb	r3, [r7, #23]
 8016ba4:	68ba      	ldr	r2, [r7, #8]
 8016ba6:	4413      	add	r3, r2
 8016ba8:	687a      	ldr	r2, [r7, #4]
 8016baa:	7812      	ldrb	r2, [r2, #0]
 8016bac:	701a      	strb	r2, [r3, #0]
  idx++;
 8016bae:	7dfb      	ldrb	r3, [r7, #23]
 8016bb0:	3301      	adds	r3, #1
 8016bb2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8016bb4:	7dfb      	ldrb	r3, [r7, #23]
 8016bb6:	68ba      	ldr	r2, [r7, #8]
 8016bb8:	4413      	add	r3, r2
 8016bba:	2203      	movs	r2, #3
 8016bbc:	701a      	strb	r2, [r3, #0]
  idx++;
 8016bbe:	7dfb      	ldrb	r3, [r7, #23]
 8016bc0:	3301      	adds	r3, #1
 8016bc2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8016bc4:	e013      	b.n	8016bee <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8016bc6:	7dfb      	ldrb	r3, [r7, #23]
 8016bc8:	68ba      	ldr	r2, [r7, #8]
 8016bca:	4413      	add	r3, r2
 8016bcc:	693a      	ldr	r2, [r7, #16]
 8016bce:	7812      	ldrb	r2, [r2, #0]
 8016bd0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8016bd2:	693b      	ldr	r3, [r7, #16]
 8016bd4:	3301      	adds	r3, #1
 8016bd6:	613b      	str	r3, [r7, #16]
    idx++;
 8016bd8:	7dfb      	ldrb	r3, [r7, #23]
 8016bda:	3301      	adds	r3, #1
 8016bdc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8016bde:	7dfb      	ldrb	r3, [r7, #23]
 8016be0:	68ba      	ldr	r2, [r7, #8]
 8016be2:	4413      	add	r3, r2
 8016be4:	2200      	movs	r2, #0
 8016be6:	701a      	strb	r2, [r3, #0]
    idx++;
 8016be8:	7dfb      	ldrb	r3, [r7, #23]
 8016bea:	3301      	adds	r3, #1
 8016bec:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8016bee:	693b      	ldr	r3, [r7, #16]
 8016bf0:	781b      	ldrb	r3, [r3, #0]
 8016bf2:	2b00      	cmp	r3, #0
 8016bf4:	d1e7      	bne.n	8016bc6 <USBD_GetString+0x52>
 8016bf6:	e000      	b.n	8016bfa <USBD_GetString+0x86>
    return;
 8016bf8:	bf00      	nop
  }
}
 8016bfa:	3718      	adds	r7, #24
 8016bfc:	46bd      	mov	sp, r7
 8016bfe:	bd80      	pop	{r7, pc}

08016c00 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8016c00:	b480      	push	{r7}
 8016c02:	b085      	sub	sp, #20
 8016c04:	af00      	add	r7, sp, #0
 8016c06:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8016c08:	2300      	movs	r3, #0
 8016c0a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8016c0c:	687b      	ldr	r3, [r7, #4]
 8016c0e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8016c10:	e005      	b.n	8016c1e <USBD_GetLen+0x1e>
  {
    len++;
 8016c12:	7bfb      	ldrb	r3, [r7, #15]
 8016c14:	3301      	adds	r3, #1
 8016c16:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8016c18:	68bb      	ldr	r3, [r7, #8]
 8016c1a:	3301      	adds	r3, #1
 8016c1c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8016c1e:	68bb      	ldr	r3, [r7, #8]
 8016c20:	781b      	ldrb	r3, [r3, #0]
 8016c22:	2b00      	cmp	r3, #0
 8016c24:	d1f5      	bne.n	8016c12 <USBD_GetLen+0x12>
  }

  return len;
 8016c26:	7bfb      	ldrb	r3, [r7, #15]
}
 8016c28:	4618      	mov	r0, r3
 8016c2a:	3714      	adds	r7, #20
 8016c2c:	46bd      	mov	sp, r7
 8016c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c32:	4770      	bx	lr

08016c34 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8016c34:	b580      	push	{r7, lr}
 8016c36:	b084      	sub	sp, #16
 8016c38:	af00      	add	r7, sp, #0
 8016c3a:	60f8      	str	r0, [r7, #12]
 8016c3c:	60b9      	str	r1, [r7, #8]
 8016c3e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8016c40:	68fb      	ldr	r3, [r7, #12]
 8016c42:	2202      	movs	r2, #2
 8016c44:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8016c48:	68fb      	ldr	r3, [r7, #12]
 8016c4a:	687a      	ldr	r2, [r7, #4]
 8016c4c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8016c4e:	68fb      	ldr	r3, [r7, #12]
 8016c50:	687a      	ldr	r2, [r7, #4]
 8016c52:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	68ba      	ldr	r2, [r7, #8]
 8016c58:	2100      	movs	r1, #0
 8016c5a:	68f8      	ldr	r0, [r7, #12]
 8016c5c:	f002 ff1a 	bl	8019a94 <USBD_LL_Transmit>

  return USBD_OK;
 8016c60:	2300      	movs	r3, #0
}
 8016c62:	4618      	mov	r0, r3
 8016c64:	3710      	adds	r7, #16
 8016c66:	46bd      	mov	sp, r7
 8016c68:	bd80      	pop	{r7, pc}

08016c6a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8016c6a:	b580      	push	{r7, lr}
 8016c6c:	b084      	sub	sp, #16
 8016c6e:	af00      	add	r7, sp, #0
 8016c70:	60f8      	str	r0, [r7, #12]
 8016c72:	60b9      	str	r1, [r7, #8]
 8016c74:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8016c76:	687b      	ldr	r3, [r7, #4]
 8016c78:	68ba      	ldr	r2, [r7, #8]
 8016c7a:	2100      	movs	r1, #0
 8016c7c:	68f8      	ldr	r0, [r7, #12]
 8016c7e:	f002 ff09 	bl	8019a94 <USBD_LL_Transmit>

  return USBD_OK;
 8016c82:	2300      	movs	r3, #0
}
 8016c84:	4618      	mov	r0, r3
 8016c86:	3710      	adds	r7, #16
 8016c88:	46bd      	mov	sp, r7
 8016c8a:	bd80      	pop	{r7, pc}

08016c8c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8016c8c:	b580      	push	{r7, lr}
 8016c8e:	b084      	sub	sp, #16
 8016c90:	af00      	add	r7, sp, #0
 8016c92:	60f8      	str	r0, [r7, #12]
 8016c94:	60b9      	str	r1, [r7, #8]
 8016c96:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8016c98:	68fb      	ldr	r3, [r7, #12]
 8016c9a:	2203      	movs	r2, #3
 8016c9c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8016ca0:	68fb      	ldr	r3, [r7, #12]
 8016ca2:	687a      	ldr	r2, [r7, #4]
 8016ca4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8016ca8:	68fb      	ldr	r3, [r7, #12]
 8016caa:	687a      	ldr	r2, [r7, #4]
 8016cac:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8016cb0:	687b      	ldr	r3, [r7, #4]
 8016cb2:	68ba      	ldr	r2, [r7, #8]
 8016cb4:	2100      	movs	r1, #0
 8016cb6:	68f8      	ldr	r0, [r7, #12]
 8016cb8:	f002 ff24 	bl	8019b04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8016cbc:	2300      	movs	r3, #0
}
 8016cbe:	4618      	mov	r0, r3
 8016cc0:	3710      	adds	r7, #16
 8016cc2:	46bd      	mov	sp, r7
 8016cc4:	bd80      	pop	{r7, pc}

08016cc6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8016cc6:	b580      	push	{r7, lr}
 8016cc8:	b084      	sub	sp, #16
 8016cca:	af00      	add	r7, sp, #0
 8016ccc:	60f8      	str	r0, [r7, #12]
 8016cce:	60b9      	str	r1, [r7, #8]
 8016cd0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8016cd2:	687b      	ldr	r3, [r7, #4]
 8016cd4:	68ba      	ldr	r2, [r7, #8]
 8016cd6:	2100      	movs	r1, #0
 8016cd8:	68f8      	ldr	r0, [r7, #12]
 8016cda:	f002 ff13 	bl	8019b04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8016cde:	2300      	movs	r3, #0
}
 8016ce0:	4618      	mov	r0, r3
 8016ce2:	3710      	adds	r7, #16
 8016ce4:	46bd      	mov	sp, r7
 8016ce6:	bd80      	pop	{r7, pc}

08016ce8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8016ce8:	b580      	push	{r7, lr}
 8016cea:	b082      	sub	sp, #8
 8016cec:	af00      	add	r7, sp, #0
 8016cee:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8016cf0:	687b      	ldr	r3, [r7, #4]
 8016cf2:	2204      	movs	r2, #4
 8016cf4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8016cf8:	2300      	movs	r3, #0
 8016cfa:	2200      	movs	r2, #0
 8016cfc:	2100      	movs	r1, #0
 8016cfe:	6878      	ldr	r0, [r7, #4]
 8016d00:	f002 fec8 	bl	8019a94 <USBD_LL_Transmit>

  return USBD_OK;
 8016d04:	2300      	movs	r3, #0
}
 8016d06:	4618      	mov	r0, r3
 8016d08:	3708      	adds	r7, #8
 8016d0a:	46bd      	mov	sp, r7
 8016d0c:	bd80      	pop	{r7, pc}

08016d0e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8016d0e:	b580      	push	{r7, lr}
 8016d10:	b082      	sub	sp, #8
 8016d12:	af00      	add	r7, sp, #0
 8016d14:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8016d16:	687b      	ldr	r3, [r7, #4]
 8016d18:	2205      	movs	r2, #5
 8016d1a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016d1e:	2300      	movs	r3, #0
 8016d20:	2200      	movs	r2, #0
 8016d22:	2100      	movs	r1, #0
 8016d24:	6878      	ldr	r0, [r7, #4]
 8016d26:	f002 feed 	bl	8019b04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8016d2a:	2300      	movs	r3, #0
}
 8016d2c:	4618      	mov	r0, r3
 8016d2e:	3708      	adds	r7, #8
 8016d30:	46bd      	mov	sp, r7
 8016d32:	bd80      	pop	{r7, pc}

08016d34 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8016d34:	b580      	push	{r7, lr}
 8016d36:	b084      	sub	sp, #16
 8016d38:	af00      	add	r7, sp, #0
 8016d3a:	4603      	mov	r3, r0
 8016d3c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8016d3e:	79fb      	ldrb	r3, [r7, #7]
 8016d40:	4a08      	ldr	r2, [pc, #32]	; (8016d64 <disk_status+0x30>)
 8016d42:	009b      	lsls	r3, r3, #2
 8016d44:	4413      	add	r3, r2
 8016d46:	685b      	ldr	r3, [r3, #4]
 8016d48:	685b      	ldr	r3, [r3, #4]
 8016d4a:	79fa      	ldrb	r2, [r7, #7]
 8016d4c:	4905      	ldr	r1, [pc, #20]	; (8016d64 <disk_status+0x30>)
 8016d4e:	440a      	add	r2, r1
 8016d50:	7a12      	ldrb	r2, [r2, #8]
 8016d52:	4610      	mov	r0, r2
 8016d54:	4798      	blx	r3
 8016d56:	4603      	mov	r3, r0
 8016d58:	73fb      	strb	r3, [r7, #15]
  return stat;
 8016d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8016d5c:	4618      	mov	r0, r3
 8016d5e:	3710      	adds	r7, #16
 8016d60:	46bd      	mov	sp, r7
 8016d62:	bd80      	pop	{r7, pc}
 8016d64:	200013a4 	.word	0x200013a4

08016d68 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8016d68:	b580      	push	{r7, lr}
 8016d6a:	b084      	sub	sp, #16
 8016d6c:	af00      	add	r7, sp, #0
 8016d6e:	4603      	mov	r3, r0
 8016d70:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8016d72:	2300      	movs	r3, #0
 8016d74:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8016d76:	79fb      	ldrb	r3, [r7, #7]
 8016d78:	4a0d      	ldr	r2, [pc, #52]	; (8016db0 <disk_initialize+0x48>)
 8016d7a:	5cd3      	ldrb	r3, [r2, r3]
 8016d7c:	2b00      	cmp	r3, #0
 8016d7e:	d111      	bne.n	8016da4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8016d80:	79fb      	ldrb	r3, [r7, #7]
 8016d82:	4a0b      	ldr	r2, [pc, #44]	; (8016db0 <disk_initialize+0x48>)
 8016d84:	2101      	movs	r1, #1
 8016d86:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8016d88:	79fb      	ldrb	r3, [r7, #7]
 8016d8a:	4a09      	ldr	r2, [pc, #36]	; (8016db0 <disk_initialize+0x48>)
 8016d8c:	009b      	lsls	r3, r3, #2
 8016d8e:	4413      	add	r3, r2
 8016d90:	685b      	ldr	r3, [r3, #4]
 8016d92:	681b      	ldr	r3, [r3, #0]
 8016d94:	79fa      	ldrb	r2, [r7, #7]
 8016d96:	4906      	ldr	r1, [pc, #24]	; (8016db0 <disk_initialize+0x48>)
 8016d98:	440a      	add	r2, r1
 8016d9a:	7a12      	ldrb	r2, [r2, #8]
 8016d9c:	4610      	mov	r0, r2
 8016d9e:	4798      	blx	r3
 8016da0:	4603      	mov	r3, r0
 8016da2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8016da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8016da6:	4618      	mov	r0, r3
 8016da8:	3710      	adds	r7, #16
 8016daa:	46bd      	mov	sp, r7
 8016dac:	bd80      	pop	{r7, pc}
 8016dae:	bf00      	nop
 8016db0:	200013a4 	.word	0x200013a4

08016db4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8016db4:	b590      	push	{r4, r7, lr}
 8016db6:	b087      	sub	sp, #28
 8016db8:	af00      	add	r7, sp, #0
 8016dba:	60b9      	str	r1, [r7, #8]
 8016dbc:	607a      	str	r2, [r7, #4]
 8016dbe:	603b      	str	r3, [r7, #0]
 8016dc0:	4603      	mov	r3, r0
 8016dc2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8016dc4:	7bfb      	ldrb	r3, [r7, #15]
 8016dc6:	4a0a      	ldr	r2, [pc, #40]	; (8016df0 <disk_read+0x3c>)
 8016dc8:	009b      	lsls	r3, r3, #2
 8016dca:	4413      	add	r3, r2
 8016dcc:	685b      	ldr	r3, [r3, #4]
 8016dce:	689c      	ldr	r4, [r3, #8]
 8016dd0:	7bfb      	ldrb	r3, [r7, #15]
 8016dd2:	4a07      	ldr	r2, [pc, #28]	; (8016df0 <disk_read+0x3c>)
 8016dd4:	4413      	add	r3, r2
 8016dd6:	7a18      	ldrb	r0, [r3, #8]
 8016dd8:	683b      	ldr	r3, [r7, #0]
 8016dda:	687a      	ldr	r2, [r7, #4]
 8016ddc:	68b9      	ldr	r1, [r7, #8]
 8016dde:	47a0      	blx	r4
 8016de0:	4603      	mov	r3, r0
 8016de2:	75fb      	strb	r3, [r7, #23]
  return res;
 8016de4:	7dfb      	ldrb	r3, [r7, #23]
}
 8016de6:	4618      	mov	r0, r3
 8016de8:	371c      	adds	r7, #28
 8016dea:	46bd      	mov	sp, r7
 8016dec:	bd90      	pop	{r4, r7, pc}
 8016dee:	bf00      	nop
 8016df0:	200013a4 	.word	0x200013a4

08016df4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8016df4:	b590      	push	{r4, r7, lr}
 8016df6:	b087      	sub	sp, #28
 8016df8:	af00      	add	r7, sp, #0
 8016dfa:	60b9      	str	r1, [r7, #8]
 8016dfc:	607a      	str	r2, [r7, #4]
 8016dfe:	603b      	str	r3, [r7, #0]
 8016e00:	4603      	mov	r3, r0
 8016e02:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8016e04:	7bfb      	ldrb	r3, [r7, #15]
 8016e06:	4a0a      	ldr	r2, [pc, #40]	; (8016e30 <disk_write+0x3c>)
 8016e08:	009b      	lsls	r3, r3, #2
 8016e0a:	4413      	add	r3, r2
 8016e0c:	685b      	ldr	r3, [r3, #4]
 8016e0e:	68dc      	ldr	r4, [r3, #12]
 8016e10:	7bfb      	ldrb	r3, [r7, #15]
 8016e12:	4a07      	ldr	r2, [pc, #28]	; (8016e30 <disk_write+0x3c>)
 8016e14:	4413      	add	r3, r2
 8016e16:	7a18      	ldrb	r0, [r3, #8]
 8016e18:	683b      	ldr	r3, [r7, #0]
 8016e1a:	687a      	ldr	r2, [r7, #4]
 8016e1c:	68b9      	ldr	r1, [r7, #8]
 8016e1e:	47a0      	blx	r4
 8016e20:	4603      	mov	r3, r0
 8016e22:	75fb      	strb	r3, [r7, #23]
  return res;
 8016e24:	7dfb      	ldrb	r3, [r7, #23]
}
 8016e26:	4618      	mov	r0, r3
 8016e28:	371c      	adds	r7, #28
 8016e2a:	46bd      	mov	sp, r7
 8016e2c:	bd90      	pop	{r4, r7, pc}
 8016e2e:	bf00      	nop
 8016e30:	200013a4 	.word	0x200013a4

08016e34 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8016e34:	b580      	push	{r7, lr}
 8016e36:	b084      	sub	sp, #16
 8016e38:	af00      	add	r7, sp, #0
 8016e3a:	4603      	mov	r3, r0
 8016e3c:	603a      	str	r2, [r7, #0]
 8016e3e:	71fb      	strb	r3, [r7, #7]
 8016e40:	460b      	mov	r3, r1
 8016e42:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8016e44:	79fb      	ldrb	r3, [r7, #7]
 8016e46:	4a09      	ldr	r2, [pc, #36]	; (8016e6c <disk_ioctl+0x38>)
 8016e48:	009b      	lsls	r3, r3, #2
 8016e4a:	4413      	add	r3, r2
 8016e4c:	685b      	ldr	r3, [r3, #4]
 8016e4e:	691b      	ldr	r3, [r3, #16]
 8016e50:	79fa      	ldrb	r2, [r7, #7]
 8016e52:	4906      	ldr	r1, [pc, #24]	; (8016e6c <disk_ioctl+0x38>)
 8016e54:	440a      	add	r2, r1
 8016e56:	7a10      	ldrb	r0, [r2, #8]
 8016e58:	79b9      	ldrb	r1, [r7, #6]
 8016e5a:	683a      	ldr	r2, [r7, #0]
 8016e5c:	4798      	blx	r3
 8016e5e:	4603      	mov	r3, r0
 8016e60:	73fb      	strb	r3, [r7, #15]
  return res;
 8016e62:	7bfb      	ldrb	r3, [r7, #15]
}
 8016e64:	4618      	mov	r0, r3
 8016e66:	3710      	adds	r7, #16
 8016e68:	46bd      	mov	sp, r7
 8016e6a:	bd80      	pop	{r7, pc}
 8016e6c:	200013a4 	.word	0x200013a4

08016e70 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8016e70:	b480      	push	{r7}
 8016e72:	b085      	sub	sp, #20
 8016e74:	af00      	add	r7, sp, #0
 8016e76:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	3301      	adds	r3, #1
 8016e7c:	781b      	ldrb	r3, [r3, #0]
 8016e7e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8016e80:	89fb      	ldrh	r3, [r7, #14]
 8016e82:	021b      	lsls	r3, r3, #8
 8016e84:	b21a      	sxth	r2, r3
 8016e86:	687b      	ldr	r3, [r7, #4]
 8016e88:	781b      	ldrb	r3, [r3, #0]
 8016e8a:	b21b      	sxth	r3, r3
 8016e8c:	4313      	orrs	r3, r2
 8016e8e:	b21b      	sxth	r3, r3
 8016e90:	81fb      	strh	r3, [r7, #14]
	return rv;
 8016e92:	89fb      	ldrh	r3, [r7, #14]
}
 8016e94:	4618      	mov	r0, r3
 8016e96:	3714      	adds	r7, #20
 8016e98:	46bd      	mov	sp, r7
 8016e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e9e:	4770      	bx	lr

08016ea0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8016ea0:	b480      	push	{r7}
 8016ea2:	b085      	sub	sp, #20
 8016ea4:	af00      	add	r7, sp, #0
 8016ea6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8016ea8:	687b      	ldr	r3, [r7, #4]
 8016eaa:	3303      	adds	r3, #3
 8016eac:	781b      	ldrb	r3, [r3, #0]
 8016eae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8016eb0:	68fb      	ldr	r3, [r7, #12]
 8016eb2:	021b      	lsls	r3, r3, #8
 8016eb4:	687a      	ldr	r2, [r7, #4]
 8016eb6:	3202      	adds	r2, #2
 8016eb8:	7812      	ldrb	r2, [r2, #0]
 8016eba:	4313      	orrs	r3, r2
 8016ebc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8016ebe:	68fb      	ldr	r3, [r7, #12]
 8016ec0:	021b      	lsls	r3, r3, #8
 8016ec2:	687a      	ldr	r2, [r7, #4]
 8016ec4:	3201      	adds	r2, #1
 8016ec6:	7812      	ldrb	r2, [r2, #0]
 8016ec8:	4313      	orrs	r3, r2
 8016eca:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8016ecc:	68fb      	ldr	r3, [r7, #12]
 8016ece:	021b      	lsls	r3, r3, #8
 8016ed0:	687a      	ldr	r2, [r7, #4]
 8016ed2:	7812      	ldrb	r2, [r2, #0]
 8016ed4:	4313      	orrs	r3, r2
 8016ed6:	60fb      	str	r3, [r7, #12]
	return rv;
 8016ed8:	68fb      	ldr	r3, [r7, #12]
}
 8016eda:	4618      	mov	r0, r3
 8016edc:	3714      	adds	r7, #20
 8016ede:	46bd      	mov	sp, r7
 8016ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ee4:	4770      	bx	lr

08016ee6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8016ee6:	b480      	push	{r7}
 8016ee8:	b083      	sub	sp, #12
 8016eea:	af00      	add	r7, sp, #0
 8016eec:	6078      	str	r0, [r7, #4]
 8016eee:	460b      	mov	r3, r1
 8016ef0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8016ef2:	687b      	ldr	r3, [r7, #4]
 8016ef4:	1c5a      	adds	r2, r3, #1
 8016ef6:	607a      	str	r2, [r7, #4]
 8016ef8:	887a      	ldrh	r2, [r7, #2]
 8016efa:	b2d2      	uxtb	r2, r2
 8016efc:	701a      	strb	r2, [r3, #0]
 8016efe:	887b      	ldrh	r3, [r7, #2]
 8016f00:	0a1b      	lsrs	r3, r3, #8
 8016f02:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8016f04:	687b      	ldr	r3, [r7, #4]
 8016f06:	1c5a      	adds	r2, r3, #1
 8016f08:	607a      	str	r2, [r7, #4]
 8016f0a:	887a      	ldrh	r2, [r7, #2]
 8016f0c:	b2d2      	uxtb	r2, r2
 8016f0e:	701a      	strb	r2, [r3, #0]
}
 8016f10:	bf00      	nop
 8016f12:	370c      	adds	r7, #12
 8016f14:	46bd      	mov	sp, r7
 8016f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f1a:	4770      	bx	lr

08016f1c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8016f1c:	b480      	push	{r7}
 8016f1e:	b083      	sub	sp, #12
 8016f20:	af00      	add	r7, sp, #0
 8016f22:	6078      	str	r0, [r7, #4]
 8016f24:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8016f26:	687b      	ldr	r3, [r7, #4]
 8016f28:	1c5a      	adds	r2, r3, #1
 8016f2a:	607a      	str	r2, [r7, #4]
 8016f2c:	683a      	ldr	r2, [r7, #0]
 8016f2e:	b2d2      	uxtb	r2, r2
 8016f30:	701a      	strb	r2, [r3, #0]
 8016f32:	683b      	ldr	r3, [r7, #0]
 8016f34:	0a1b      	lsrs	r3, r3, #8
 8016f36:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8016f38:	687b      	ldr	r3, [r7, #4]
 8016f3a:	1c5a      	adds	r2, r3, #1
 8016f3c:	607a      	str	r2, [r7, #4]
 8016f3e:	683a      	ldr	r2, [r7, #0]
 8016f40:	b2d2      	uxtb	r2, r2
 8016f42:	701a      	strb	r2, [r3, #0]
 8016f44:	683b      	ldr	r3, [r7, #0]
 8016f46:	0a1b      	lsrs	r3, r3, #8
 8016f48:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8016f4a:	687b      	ldr	r3, [r7, #4]
 8016f4c:	1c5a      	adds	r2, r3, #1
 8016f4e:	607a      	str	r2, [r7, #4]
 8016f50:	683a      	ldr	r2, [r7, #0]
 8016f52:	b2d2      	uxtb	r2, r2
 8016f54:	701a      	strb	r2, [r3, #0]
 8016f56:	683b      	ldr	r3, [r7, #0]
 8016f58:	0a1b      	lsrs	r3, r3, #8
 8016f5a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8016f5c:	687b      	ldr	r3, [r7, #4]
 8016f5e:	1c5a      	adds	r2, r3, #1
 8016f60:	607a      	str	r2, [r7, #4]
 8016f62:	683a      	ldr	r2, [r7, #0]
 8016f64:	b2d2      	uxtb	r2, r2
 8016f66:	701a      	strb	r2, [r3, #0]
}
 8016f68:	bf00      	nop
 8016f6a:	370c      	adds	r7, #12
 8016f6c:	46bd      	mov	sp, r7
 8016f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f72:	4770      	bx	lr

08016f74 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8016f74:	b480      	push	{r7}
 8016f76:	b087      	sub	sp, #28
 8016f78:	af00      	add	r7, sp, #0
 8016f7a:	60f8      	str	r0, [r7, #12]
 8016f7c:	60b9      	str	r1, [r7, #8]
 8016f7e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8016f80:	68fb      	ldr	r3, [r7, #12]
 8016f82:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8016f84:	68bb      	ldr	r3, [r7, #8]
 8016f86:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	2b00      	cmp	r3, #0
 8016f8c:	d00d      	beq.n	8016faa <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8016f8e:	693a      	ldr	r2, [r7, #16]
 8016f90:	1c53      	adds	r3, r2, #1
 8016f92:	613b      	str	r3, [r7, #16]
 8016f94:	697b      	ldr	r3, [r7, #20]
 8016f96:	1c59      	adds	r1, r3, #1
 8016f98:	6179      	str	r1, [r7, #20]
 8016f9a:	7812      	ldrb	r2, [r2, #0]
 8016f9c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8016f9e:	687b      	ldr	r3, [r7, #4]
 8016fa0:	3b01      	subs	r3, #1
 8016fa2:	607b      	str	r3, [r7, #4]
 8016fa4:	687b      	ldr	r3, [r7, #4]
 8016fa6:	2b00      	cmp	r3, #0
 8016fa8:	d1f1      	bne.n	8016f8e <mem_cpy+0x1a>
	}
}
 8016faa:	bf00      	nop
 8016fac:	371c      	adds	r7, #28
 8016fae:	46bd      	mov	sp, r7
 8016fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fb4:	4770      	bx	lr

08016fb6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8016fb6:	b480      	push	{r7}
 8016fb8:	b087      	sub	sp, #28
 8016fba:	af00      	add	r7, sp, #0
 8016fbc:	60f8      	str	r0, [r7, #12]
 8016fbe:	60b9      	str	r1, [r7, #8]
 8016fc0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8016fc2:	68fb      	ldr	r3, [r7, #12]
 8016fc4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8016fc6:	697b      	ldr	r3, [r7, #20]
 8016fc8:	1c5a      	adds	r2, r3, #1
 8016fca:	617a      	str	r2, [r7, #20]
 8016fcc:	68ba      	ldr	r2, [r7, #8]
 8016fce:	b2d2      	uxtb	r2, r2
 8016fd0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8016fd2:	687b      	ldr	r3, [r7, #4]
 8016fd4:	3b01      	subs	r3, #1
 8016fd6:	607b      	str	r3, [r7, #4]
 8016fd8:	687b      	ldr	r3, [r7, #4]
 8016fda:	2b00      	cmp	r3, #0
 8016fdc:	d1f3      	bne.n	8016fc6 <mem_set+0x10>
}
 8016fde:	bf00      	nop
 8016fe0:	bf00      	nop
 8016fe2:	371c      	adds	r7, #28
 8016fe4:	46bd      	mov	sp, r7
 8016fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fea:	4770      	bx	lr

08016fec <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8016fec:	b480      	push	{r7}
 8016fee:	b089      	sub	sp, #36	; 0x24
 8016ff0:	af00      	add	r7, sp, #0
 8016ff2:	60f8      	str	r0, [r7, #12]
 8016ff4:	60b9      	str	r1, [r7, #8]
 8016ff6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8016ff8:	68fb      	ldr	r3, [r7, #12]
 8016ffa:	61fb      	str	r3, [r7, #28]
 8016ffc:	68bb      	ldr	r3, [r7, #8]
 8016ffe:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8017000:	2300      	movs	r3, #0
 8017002:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8017004:	69fb      	ldr	r3, [r7, #28]
 8017006:	1c5a      	adds	r2, r3, #1
 8017008:	61fa      	str	r2, [r7, #28]
 801700a:	781b      	ldrb	r3, [r3, #0]
 801700c:	4619      	mov	r1, r3
 801700e:	69bb      	ldr	r3, [r7, #24]
 8017010:	1c5a      	adds	r2, r3, #1
 8017012:	61ba      	str	r2, [r7, #24]
 8017014:	781b      	ldrb	r3, [r3, #0]
 8017016:	1acb      	subs	r3, r1, r3
 8017018:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 801701a:	687b      	ldr	r3, [r7, #4]
 801701c:	3b01      	subs	r3, #1
 801701e:	607b      	str	r3, [r7, #4]
 8017020:	687b      	ldr	r3, [r7, #4]
 8017022:	2b00      	cmp	r3, #0
 8017024:	d002      	beq.n	801702c <mem_cmp+0x40>
 8017026:	697b      	ldr	r3, [r7, #20]
 8017028:	2b00      	cmp	r3, #0
 801702a:	d0eb      	beq.n	8017004 <mem_cmp+0x18>

	return r;
 801702c:	697b      	ldr	r3, [r7, #20]
}
 801702e:	4618      	mov	r0, r3
 8017030:	3724      	adds	r7, #36	; 0x24
 8017032:	46bd      	mov	sp, r7
 8017034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017038:	4770      	bx	lr

0801703a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 801703a:	b480      	push	{r7}
 801703c:	b083      	sub	sp, #12
 801703e:	af00      	add	r7, sp, #0
 8017040:	6078      	str	r0, [r7, #4]
 8017042:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8017044:	e002      	b.n	801704c <chk_chr+0x12>
 8017046:	687b      	ldr	r3, [r7, #4]
 8017048:	3301      	adds	r3, #1
 801704a:	607b      	str	r3, [r7, #4]
 801704c:	687b      	ldr	r3, [r7, #4]
 801704e:	781b      	ldrb	r3, [r3, #0]
 8017050:	2b00      	cmp	r3, #0
 8017052:	d005      	beq.n	8017060 <chk_chr+0x26>
 8017054:	687b      	ldr	r3, [r7, #4]
 8017056:	781b      	ldrb	r3, [r3, #0]
 8017058:	461a      	mov	r2, r3
 801705a:	683b      	ldr	r3, [r7, #0]
 801705c:	4293      	cmp	r3, r2
 801705e:	d1f2      	bne.n	8017046 <chk_chr+0xc>
	return *str;
 8017060:	687b      	ldr	r3, [r7, #4]
 8017062:	781b      	ldrb	r3, [r3, #0]
}
 8017064:	4618      	mov	r0, r3
 8017066:	370c      	adds	r7, #12
 8017068:	46bd      	mov	sp, r7
 801706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801706e:	4770      	bx	lr

08017070 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8017070:	b480      	push	{r7}
 8017072:	b085      	sub	sp, #20
 8017074:	af00      	add	r7, sp, #0
 8017076:	6078      	str	r0, [r7, #4]
 8017078:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801707a:	2300      	movs	r3, #0
 801707c:	60bb      	str	r3, [r7, #8]
 801707e:	68bb      	ldr	r3, [r7, #8]
 8017080:	60fb      	str	r3, [r7, #12]
 8017082:	e029      	b.n	80170d8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8017084:	4a27      	ldr	r2, [pc, #156]	; (8017124 <chk_lock+0xb4>)
 8017086:	68fb      	ldr	r3, [r7, #12]
 8017088:	011b      	lsls	r3, r3, #4
 801708a:	4413      	add	r3, r2
 801708c:	681b      	ldr	r3, [r3, #0]
 801708e:	2b00      	cmp	r3, #0
 8017090:	d01d      	beq.n	80170ce <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8017092:	4a24      	ldr	r2, [pc, #144]	; (8017124 <chk_lock+0xb4>)
 8017094:	68fb      	ldr	r3, [r7, #12]
 8017096:	011b      	lsls	r3, r3, #4
 8017098:	4413      	add	r3, r2
 801709a:	681a      	ldr	r2, [r3, #0]
 801709c:	687b      	ldr	r3, [r7, #4]
 801709e:	681b      	ldr	r3, [r3, #0]
 80170a0:	429a      	cmp	r2, r3
 80170a2:	d116      	bne.n	80170d2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80170a4:	4a1f      	ldr	r2, [pc, #124]	; (8017124 <chk_lock+0xb4>)
 80170a6:	68fb      	ldr	r3, [r7, #12]
 80170a8:	011b      	lsls	r3, r3, #4
 80170aa:	4413      	add	r3, r2
 80170ac:	3304      	adds	r3, #4
 80170ae:	681a      	ldr	r2, [r3, #0]
 80170b0:	687b      	ldr	r3, [r7, #4]
 80170b2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80170b4:	429a      	cmp	r2, r3
 80170b6:	d10c      	bne.n	80170d2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80170b8:	4a1a      	ldr	r2, [pc, #104]	; (8017124 <chk_lock+0xb4>)
 80170ba:	68fb      	ldr	r3, [r7, #12]
 80170bc:	011b      	lsls	r3, r3, #4
 80170be:	4413      	add	r3, r2
 80170c0:	3308      	adds	r3, #8
 80170c2:	681a      	ldr	r2, [r3, #0]
 80170c4:	687b      	ldr	r3, [r7, #4]
 80170c6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80170c8:	429a      	cmp	r2, r3
 80170ca:	d102      	bne.n	80170d2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80170cc:	e007      	b.n	80170de <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80170ce:	2301      	movs	r3, #1
 80170d0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80170d2:	68fb      	ldr	r3, [r7, #12]
 80170d4:	3301      	adds	r3, #1
 80170d6:	60fb      	str	r3, [r7, #12]
 80170d8:	68fb      	ldr	r3, [r7, #12]
 80170da:	2b01      	cmp	r3, #1
 80170dc:	d9d2      	bls.n	8017084 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80170de:	68fb      	ldr	r3, [r7, #12]
 80170e0:	2b02      	cmp	r3, #2
 80170e2:	d109      	bne.n	80170f8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80170e4:	68bb      	ldr	r3, [r7, #8]
 80170e6:	2b00      	cmp	r3, #0
 80170e8:	d102      	bne.n	80170f0 <chk_lock+0x80>
 80170ea:	683b      	ldr	r3, [r7, #0]
 80170ec:	2b02      	cmp	r3, #2
 80170ee:	d101      	bne.n	80170f4 <chk_lock+0x84>
 80170f0:	2300      	movs	r3, #0
 80170f2:	e010      	b.n	8017116 <chk_lock+0xa6>
 80170f4:	2312      	movs	r3, #18
 80170f6:	e00e      	b.n	8017116 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80170f8:	683b      	ldr	r3, [r7, #0]
 80170fa:	2b00      	cmp	r3, #0
 80170fc:	d108      	bne.n	8017110 <chk_lock+0xa0>
 80170fe:	4a09      	ldr	r2, [pc, #36]	; (8017124 <chk_lock+0xb4>)
 8017100:	68fb      	ldr	r3, [r7, #12]
 8017102:	011b      	lsls	r3, r3, #4
 8017104:	4413      	add	r3, r2
 8017106:	330c      	adds	r3, #12
 8017108:	881b      	ldrh	r3, [r3, #0]
 801710a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801710e:	d101      	bne.n	8017114 <chk_lock+0xa4>
 8017110:	2310      	movs	r3, #16
 8017112:	e000      	b.n	8017116 <chk_lock+0xa6>
 8017114:	2300      	movs	r3, #0
}
 8017116:	4618      	mov	r0, r3
 8017118:	3714      	adds	r7, #20
 801711a:	46bd      	mov	sp, r7
 801711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017120:	4770      	bx	lr
 8017122:	bf00      	nop
 8017124:	20001384 	.word	0x20001384

08017128 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8017128:	b480      	push	{r7}
 801712a:	b083      	sub	sp, #12
 801712c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801712e:	2300      	movs	r3, #0
 8017130:	607b      	str	r3, [r7, #4]
 8017132:	e002      	b.n	801713a <enq_lock+0x12>
 8017134:	687b      	ldr	r3, [r7, #4]
 8017136:	3301      	adds	r3, #1
 8017138:	607b      	str	r3, [r7, #4]
 801713a:	687b      	ldr	r3, [r7, #4]
 801713c:	2b01      	cmp	r3, #1
 801713e:	d806      	bhi.n	801714e <enq_lock+0x26>
 8017140:	4a09      	ldr	r2, [pc, #36]	; (8017168 <enq_lock+0x40>)
 8017142:	687b      	ldr	r3, [r7, #4]
 8017144:	011b      	lsls	r3, r3, #4
 8017146:	4413      	add	r3, r2
 8017148:	681b      	ldr	r3, [r3, #0]
 801714a:	2b00      	cmp	r3, #0
 801714c:	d1f2      	bne.n	8017134 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801714e:	687b      	ldr	r3, [r7, #4]
 8017150:	2b02      	cmp	r3, #2
 8017152:	bf14      	ite	ne
 8017154:	2301      	movne	r3, #1
 8017156:	2300      	moveq	r3, #0
 8017158:	b2db      	uxtb	r3, r3
}
 801715a:	4618      	mov	r0, r3
 801715c:	370c      	adds	r7, #12
 801715e:	46bd      	mov	sp, r7
 8017160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017164:	4770      	bx	lr
 8017166:	bf00      	nop
 8017168:	20001384 	.word	0x20001384

0801716c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801716c:	b480      	push	{r7}
 801716e:	b085      	sub	sp, #20
 8017170:	af00      	add	r7, sp, #0
 8017172:	6078      	str	r0, [r7, #4]
 8017174:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8017176:	2300      	movs	r3, #0
 8017178:	60fb      	str	r3, [r7, #12]
 801717a:	e01f      	b.n	80171bc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 801717c:	4a41      	ldr	r2, [pc, #260]	; (8017284 <inc_lock+0x118>)
 801717e:	68fb      	ldr	r3, [r7, #12]
 8017180:	011b      	lsls	r3, r3, #4
 8017182:	4413      	add	r3, r2
 8017184:	681a      	ldr	r2, [r3, #0]
 8017186:	687b      	ldr	r3, [r7, #4]
 8017188:	681b      	ldr	r3, [r3, #0]
 801718a:	429a      	cmp	r2, r3
 801718c:	d113      	bne.n	80171b6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801718e:	4a3d      	ldr	r2, [pc, #244]	; (8017284 <inc_lock+0x118>)
 8017190:	68fb      	ldr	r3, [r7, #12]
 8017192:	011b      	lsls	r3, r3, #4
 8017194:	4413      	add	r3, r2
 8017196:	3304      	adds	r3, #4
 8017198:	681a      	ldr	r2, [r3, #0]
 801719a:	687b      	ldr	r3, [r7, #4]
 801719c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801719e:	429a      	cmp	r2, r3
 80171a0:	d109      	bne.n	80171b6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80171a2:	4a38      	ldr	r2, [pc, #224]	; (8017284 <inc_lock+0x118>)
 80171a4:	68fb      	ldr	r3, [r7, #12]
 80171a6:	011b      	lsls	r3, r3, #4
 80171a8:	4413      	add	r3, r2
 80171aa:	3308      	adds	r3, #8
 80171ac:	681a      	ldr	r2, [r3, #0]
 80171ae:	687b      	ldr	r3, [r7, #4]
 80171b0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80171b2:	429a      	cmp	r2, r3
 80171b4:	d006      	beq.n	80171c4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80171b6:	68fb      	ldr	r3, [r7, #12]
 80171b8:	3301      	adds	r3, #1
 80171ba:	60fb      	str	r3, [r7, #12]
 80171bc:	68fb      	ldr	r3, [r7, #12]
 80171be:	2b01      	cmp	r3, #1
 80171c0:	d9dc      	bls.n	801717c <inc_lock+0x10>
 80171c2:	e000      	b.n	80171c6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80171c4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80171c6:	68fb      	ldr	r3, [r7, #12]
 80171c8:	2b02      	cmp	r3, #2
 80171ca:	d132      	bne.n	8017232 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80171cc:	2300      	movs	r3, #0
 80171ce:	60fb      	str	r3, [r7, #12]
 80171d0:	e002      	b.n	80171d8 <inc_lock+0x6c>
 80171d2:	68fb      	ldr	r3, [r7, #12]
 80171d4:	3301      	adds	r3, #1
 80171d6:	60fb      	str	r3, [r7, #12]
 80171d8:	68fb      	ldr	r3, [r7, #12]
 80171da:	2b01      	cmp	r3, #1
 80171dc:	d806      	bhi.n	80171ec <inc_lock+0x80>
 80171de:	4a29      	ldr	r2, [pc, #164]	; (8017284 <inc_lock+0x118>)
 80171e0:	68fb      	ldr	r3, [r7, #12]
 80171e2:	011b      	lsls	r3, r3, #4
 80171e4:	4413      	add	r3, r2
 80171e6:	681b      	ldr	r3, [r3, #0]
 80171e8:	2b00      	cmp	r3, #0
 80171ea:	d1f2      	bne.n	80171d2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80171ec:	68fb      	ldr	r3, [r7, #12]
 80171ee:	2b02      	cmp	r3, #2
 80171f0:	d101      	bne.n	80171f6 <inc_lock+0x8a>
 80171f2:	2300      	movs	r3, #0
 80171f4:	e040      	b.n	8017278 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80171f6:	687b      	ldr	r3, [r7, #4]
 80171f8:	681a      	ldr	r2, [r3, #0]
 80171fa:	4922      	ldr	r1, [pc, #136]	; (8017284 <inc_lock+0x118>)
 80171fc:	68fb      	ldr	r3, [r7, #12]
 80171fe:	011b      	lsls	r3, r3, #4
 8017200:	440b      	add	r3, r1
 8017202:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8017204:	687b      	ldr	r3, [r7, #4]
 8017206:	689a      	ldr	r2, [r3, #8]
 8017208:	491e      	ldr	r1, [pc, #120]	; (8017284 <inc_lock+0x118>)
 801720a:	68fb      	ldr	r3, [r7, #12]
 801720c:	011b      	lsls	r3, r3, #4
 801720e:	440b      	add	r3, r1
 8017210:	3304      	adds	r3, #4
 8017212:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8017214:	687b      	ldr	r3, [r7, #4]
 8017216:	695a      	ldr	r2, [r3, #20]
 8017218:	491a      	ldr	r1, [pc, #104]	; (8017284 <inc_lock+0x118>)
 801721a:	68fb      	ldr	r3, [r7, #12]
 801721c:	011b      	lsls	r3, r3, #4
 801721e:	440b      	add	r3, r1
 8017220:	3308      	adds	r3, #8
 8017222:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8017224:	4a17      	ldr	r2, [pc, #92]	; (8017284 <inc_lock+0x118>)
 8017226:	68fb      	ldr	r3, [r7, #12]
 8017228:	011b      	lsls	r3, r3, #4
 801722a:	4413      	add	r3, r2
 801722c:	330c      	adds	r3, #12
 801722e:	2200      	movs	r2, #0
 8017230:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8017232:	683b      	ldr	r3, [r7, #0]
 8017234:	2b00      	cmp	r3, #0
 8017236:	d009      	beq.n	801724c <inc_lock+0xe0>
 8017238:	4a12      	ldr	r2, [pc, #72]	; (8017284 <inc_lock+0x118>)
 801723a:	68fb      	ldr	r3, [r7, #12]
 801723c:	011b      	lsls	r3, r3, #4
 801723e:	4413      	add	r3, r2
 8017240:	330c      	adds	r3, #12
 8017242:	881b      	ldrh	r3, [r3, #0]
 8017244:	2b00      	cmp	r3, #0
 8017246:	d001      	beq.n	801724c <inc_lock+0xe0>
 8017248:	2300      	movs	r3, #0
 801724a:	e015      	b.n	8017278 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 801724c:	683b      	ldr	r3, [r7, #0]
 801724e:	2b00      	cmp	r3, #0
 8017250:	d108      	bne.n	8017264 <inc_lock+0xf8>
 8017252:	4a0c      	ldr	r2, [pc, #48]	; (8017284 <inc_lock+0x118>)
 8017254:	68fb      	ldr	r3, [r7, #12]
 8017256:	011b      	lsls	r3, r3, #4
 8017258:	4413      	add	r3, r2
 801725a:	330c      	adds	r3, #12
 801725c:	881b      	ldrh	r3, [r3, #0]
 801725e:	3301      	adds	r3, #1
 8017260:	b29a      	uxth	r2, r3
 8017262:	e001      	b.n	8017268 <inc_lock+0xfc>
 8017264:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017268:	4906      	ldr	r1, [pc, #24]	; (8017284 <inc_lock+0x118>)
 801726a:	68fb      	ldr	r3, [r7, #12]
 801726c:	011b      	lsls	r3, r3, #4
 801726e:	440b      	add	r3, r1
 8017270:	330c      	adds	r3, #12
 8017272:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8017274:	68fb      	ldr	r3, [r7, #12]
 8017276:	3301      	adds	r3, #1
}
 8017278:	4618      	mov	r0, r3
 801727a:	3714      	adds	r7, #20
 801727c:	46bd      	mov	sp, r7
 801727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017282:	4770      	bx	lr
 8017284:	20001384 	.word	0x20001384

08017288 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8017288:	b480      	push	{r7}
 801728a:	b085      	sub	sp, #20
 801728c:	af00      	add	r7, sp, #0
 801728e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8017290:	2300      	movs	r3, #0
 8017292:	60fb      	str	r3, [r7, #12]
 8017294:	e010      	b.n	80172b8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8017296:	4a0d      	ldr	r2, [pc, #52]	; (80172cc <clear_lock+0x44>)
 8017298:	68fb      	ldr	r3, [r7, #12]
 801729a:	011b      	lsls	r3, r3, #4
 801729c:	4413      	add	r3, r2
 801729e:	681b      	ldr	r3, [r3, #0]
 80172a0:	687a      	ldr	r2, [r7, #4]
 80172a2:	429a      	cmp	r2, r3
 80172a4:	d105      	bne.n	80172b2 <clear_lock+0x2a>
 80172a6:	4a09      	ldr	r2, [pc, #36]	; (80172cc <clear_lock+0x44>)
 80172a8:	68fb      	ldr	r3, [r7, #12]
 80172aa:	011b      	lsls	r3, r3, #4
 80172ac:	4413      	add	r3, r2
 80172ae:	2200      	movs	r2, #0
 80172b0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80172b2:	68fb      	ldr	r3, [r7, #12]
 80172b4:	3301      	adds	r3, #1
 80172b6:	60fb      	str	r3, [r7, #12]
 80172b8:	68fb      	ldr	r3, [r7, #12]
 80172ba:	2b01      	cmp	r3, #1
 80172bc:	d9eb      	bls.n	8017296 <clear_lock+0xe>
	}
}
 80172be:	bf00      	nop
 80172c0:	bf00      	nop
 80172c2:	3714      	adds	r7, #20
 80172c4:	46bd      	mov	sp, r7
 80172c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172ca:	4770      	bx	lr
 80172cc:	20001384 	.word	0x20001384

080172d0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80172d0:	b580      	push	{r7, lr}
 80172d2:	b086      	sub	sp, #24
 80172d4:	af00      	add	r7, sp, #0
 80172d6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80172d8:	2300      	movs	r3, #0
 80172da:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	78db      	ldrb	r3, [r3, #3]
 80172e0:	2b00      	cmp	r3, #0
 80172e2:	d034      	beq.n	801734e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80172e4:	687b      	ldr	r3, [r7, #4]
 80172e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80172e8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80172ea:	687b      	ldr	r3, [r7, #4]
 80172ec:	7858      	ldrb	r0, [r3, #1]
 80172ee:	687b      	ldr	r3, [r7, #4]
 80172f0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80172f4:	2301      	movs	r3, #1
 80172f6:	697a      	ldr	r2, [r7, #20]
 80172f8:	f7ff fd7c 	bl	8016df4 <disk_write>
 80172fc:	4603      	mov	r3, r0
 80172fe:	2b00      	cmp	r3, #0
 8017300:	d002      	beq.n	8017308 <sync_window+0x38>
			res = FR_DISK_ERR;
 8017302:	2301      	movs	r3, #1
 8017304:	73fb      	strb	r3, [r7, #15]
 8017306:	e022      	b.n	801734e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8017308:	687b      	ldr	r3, [r7, #4]
 801730a:	2200      	movs	r2, #0
 801730c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 801730e:	687b      	ldr	r3, [r7, #4]
 8017310:	6a1b      	ldr	r3, [r3, #32]
 8017312:	697a      	ldr	r2, [r7, #20]
 8017314:	1ad2      	subs	r2, r2, r3
 8017316:	687b      	ldr	r3, [r7, #4]
 8017318:	699b      	ldr	r3, [r3, #24]
 801731a:	429a      	cmp	r2, r3
 801731c:	d217      	bcs.n	801734e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801731e:	687b      	ldr	r3, [r7, #4]
 8017320:	789b      	ldrb	r3, [r3, #2]
 8017322:	613b      	str	r3, [r7, #16]
 8017324:	e010      	b.n	8017348 <sync_window+0x78>
					wsect += fs->fsize;
 8017326:	687b      	ldr	r3, [r7, #4]
 8017328:	699b      	ldr	r3, [r3, #24]
 801732a:	697a      	ldr	r2, [r7, #20]
 801732c:	4413      	add	r3, r2
 801732e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8017330:	687b      	ldr	r3, [r7, #4]
 8017332:	7858      	ldrb	r0, [r3, #1]
 8017334:	687b      	ldr	r3, [r7, #4]
 8017336:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801733a:	2301      	movs	r3, #1
 801733c:	697a      	ldr	r2, [r7, #20]
 801733e:	f7ff fd59 	bl	8016df4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8017342:	693b      	ldr	r3, [r7, #16]
 8017344:	3b01      	subs	r3, #1
 8017346:	613b      	str	r3, [r7, #16]
 8017348:	693b      	ldr	r3, [r7, #16]
 801734a:	2b01      	cmp	r3, #1
 801734c:	d8eb      	bhi.n	8017326 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 801734e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017350:	4618      	mov	r0, r3
 8017352:	3718      	adds	r7, #24
 8017354:	46bd      	mov	sp, r7
 8017356:	bd80      	pop	{r7, pc}

08017358 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8017358:	b580      	push	{r7, lr}
 801735a:	b084      	sub	sp, #16
 801735c:	af00      	add	r7, sp, #0
 801735e:	6078      	str	r0, [r7, #4]
 8017360:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8017362:	2300      	movs	r3, #0
 8017364:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8017366:	687b      	ldr	r3, [r7, #4]
 8017368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801736a:	683a      	ldr	r2, [r7, #0]
 801736c:	429a      	cmp	r2, r3
 801736e:	d01b      	beq.n	80173a8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8017370:	6878      	ldr	r0, [r7, #4]
 8017372:	f7ff ffad 	bl	80172d0 <sync_window>
 8017376:	4603      	mov	r3, r0
 8017378:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 801737a:	7bfb      	ldrb	r3, [r7, #15]
 801737c:	2b00      	cmp	r3, #0
 801737e:	d113      	bne.n	80173a8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8017380:	687b      	ldr	r3, [r7, #4]
 8017382:	7858      	ldrb	r0, [r3, #1]
 8017384:	687b      	ldr	r3, [r7, #4]
 8017386:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801738a:	2301      	movs	r3, #1
 801738c:	683a      	ldr	r2, [r7, #0]
 801738e:	f7ff fd11 	bl	8016db4 <disk_read>
 8017392:	4603      	mov	r3, r0
 8017394:	2b00      	cmp	r3, #0
 8017396:	d004      	beq.n	80173a2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8017398:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801739c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 801739e:	2301      	movs	r3, #1
 80173a0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80173a2:	687b      	ldr	r3, [r7, #4]
 80173a4:	683a      	ldr	r2, [r7, #0]
 80173a6:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 80173a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80173aa:	4618      	mov	r0, r3
 80173ac:	3710      	adds	r7, #16
 80173ae:	46bd      	mov	sp, r7
 80173b0:	bd80      	pop	{r7, pc}
	...

080173b4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80173b4:	b580      	push	{r7, lr}
 80173b6:	b084      	sub	sp, #16
 80173b8:	af00      	add	r7, sp, #0
 80173ba:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80173bc:	6878      	ldr	r0, [r7, #4]
 80173be:	f7ff ff87 	bl	80172d0 <sync_window>
 80173c2:	4603      	mov	r3, r0
 80173c4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80173c6:	7bfb      	ldrb	r3, [r7, #15]
 80173c8:	2b00      	cmp	r3, #0
 80173ca:	d158      	bne.n	801747e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80173cc:	687b      	ldr	r3, [r7, #4]
 80173ce:	781b      	ldrb	r3, [r3, #0]
 80173d0:	2b03      	cmp	r3, #3
 80173d2:	d148      	bne.n	8017466 <sync_fs+0xb2>
 80173d4:	687b      	ldr	r3, [r7, #4]
 80173d6:	791b      	ldrb	r3, [r3, #4]
 80173d8:	2b01      	cmp	r3, #1
 80173da:	d144      	bne.n	8017466 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80173dc:	687b      	ldr	r3, [r7, #4]
 80173de:	3330      	adds	r3, #48	; 0x30
 80173e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80173e4:	2100      	movs	r1, #0
 80173e6:	4618      	mov	r0, r3
 80173e8:	f7ff fde5 	bl	8016fb6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80173ec:	687b      	ldr	r3, [r7, #4]
 80173ee:	3330      	adds	r3, #48	; 0x30
 80173f0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80173f4:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80173f8:	4618      	mov	r0, r3
 80173fa:	f7ff fd74 	bl	8016ee6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80173fe:	687b      	ldr	r3, [r7, #4]
 8017400:	3330      	adds	r3, #48	; 0x30
 8017402:	4921      	ldr	r1, [pc, #132]	; (8017488 <sync_fs+0xd4>)
 8017404:	4618      	mov	r0, r3
 8017406:	f7ff fd89 	bl	8016f1c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 801740a:	687b      	ldr	r3, [r7, #4]
 801740c:	3330      	adds	r3, #48	; 0x30
 801740e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8017412:	491e      	ldr	r1, [pc, #120]	; (801748c <sync_fs+0xd8>)
 8017414:	4618      	mov	r0, r3
 8017416:	f7ff fd81 	bl	8016f1c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 801741a:	687b      	ldr	r3, [r7, #4]
 801741c:	3330      	adds	r3, #48	; 0x30
 801741e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8017422:	687b      	ldr	r3, [r7, #4]
 8017424:	691b      	ldr	r3, [r3, #16]
 8017426:	4619      	mov	r1, r3
 8017428:	4610      	mov	r0, r2
 801742a:	f7ff fd77 	bl	8016f1c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	3330      	adds	r3, #48	; 0x30
 8017432:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8017436:	687b      	ldr	r3, [r7, #4]
 8017438:	68db      	ldr	r3, [r3, #12]
 801743a:	4619      	mov	r1, r3
 801743c:	4610      	mov	r0, r2
 801743e:	f7ff fd6d 	bl	8016f1c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	69db      	ldr	r3, [r3, #28]
 8017446:	1c5a      	adds	r2, r3, #1
 8017448:	687b      	ldr	r3, [r7, #4]
 801744a:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 801744c:	687b      	ldr	r3, [r7, #4]
 801744e:	7858      	ldrb	r0, [r3, #1]
 8017450:	687b      	ldr	r3, [r7, #4]
 8017452:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8017456:	687b      	ldr	r3, [r7, #4]
 8017458:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801745a:	2301      	movs	r3, #1
 801745c:	f7ff fcca 	bl	8016df4 <disk_write>
			fs->fsi_flag = 0;
 8017460:	687b      	ldr	r3, [r7, #4]
 8017462:	2200      	movs	r2, #0
 8017464:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8017466:	687b      	ldr	r3, [r7, #4]
 8017468:	785b      	ldrb	r3, [r3, #1]
 801746a:	2200      	movs	r2, #0
 801746c:	2100      	movs	r1, #0
 801746e:	4618      	mov	r0, r3
 8017470:	f7ff fce0 	bl	8016e34 <disk_ioctl>
 8017474:	4603      	mov	r3, r0
 8017476:	2b00      	cmp	r3, #0
 8017478:	d001      	beq.n	801747e <sync_fs+0xca>
 801747a:	2301      	movs	r3, #1
 801747c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 801747e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017480:	4618      	mov	r0, r3
 8017482:	3710      	adds	r7, #16
 8017484:	46bd      	mov	sp, r7
 8017486:	bd80      	pop	{r7, pc}
 8017488:	41615252 	.word	0x41615252
 801748c:	61417272 	.word	0x61417272

08017490 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8017490:	b480      	push	{r7}
 8017492:	b083      	sub	sp, #12
 8017494:	af00      	add	r7, sp, #0
 8017496:	6078      	str	r0, [r7, #4]
 8017498:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801749a:	683b      	ldr	r3, [r7, #0]
 801749c:	3b02      	subs	r3, #2
 801749e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80174a0:	687b      	ldr	r3, [r7, #4]
 80174a2:	695b      	ldr	r3, [r3, #20]
 80174a4:	3b02      	subs	r3, #2
 80174a6:	683a      	ldr	r2, [r7, #0]
 80174a8:	429a      	cmp	r2, r3
 80174aa:	d301      	bcc.n	80174b0 <clust2sect+0x20>
 80174ac:	2300      	movs	r3, #0
 80174ae:	e008      	b.n	80174c2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80174b0:	687b      	ldr	r3, [r7, #4]
 80174b2:	895b      	ldrh	r3, [r3, #10]
 80174b4:	461a      	mov	r2, r3
 80174b6:	683b      	ldr	r3, [r7, #0]
 80174b8:	fb03 f202 	mul.w	r2, r3, r2
 80174bc:	687b      	ldr	r3, [r7, #4]
 80174be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80174c0:	4413      	add	r3, r2
}
 80174c2:	4618      	mov	r0, r3
 80174c4:	370c      	adds	r7, #12
 80174c6:	46bd      	mov	sp, r7
 80174c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174cc:	4770      	bx	lr

080174ce <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80174ce:	b580      	push	{r7, lr}
 80174d0:	b086      	sub	sp, #24
 80174d2:	af00      	add	r7, sp, #0
 80174d4:	6078      	str	r0, [r7, #4]
 80174d6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80174d8:	687b      	ldr	r3, [r7, #4]
 80174da:	681b      	ldr	r3, [r3, #0]
 80174dc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80174de:	683b      	ldr	r3, [r7, #0]
 80174e0:	2b01      	cmp	r3, #1
 80174e2:	d904      	bls.n	80174ee <get_fat+0x20>
 80174e4:	693b      	ldr	r3, [r7, #16]
 80174e6:	695b      	ldr	r3, [r3, #20]
 80174e8:	683a      	ldr	r2, [r7, #0]
 80174ea:	429a      	cmp	r2, r3
 80174ec:	d302      	bcc.n	80174f4 <get_fat+0x26>
		val = 1;	/* Internal error */
 80174ee:	2301      	movs	r3, #1
 80174f0:	617b      	str	r3, [r7, #20]
 80174f2:	e08f      	b.n	8017614 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80174f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80174f8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80174fa:	693b      	ldr	r3, [r7, #16]
 80174fc:	781b      	ldrb	r3, [r3, #0]
 80174fe:	2b03      	cmp	r3, #3
 8017500:	d062      	beq.n	80175c8 <get_fat+0xfa>
 8017502:	2b03      	cmp	r3, #3
 8017504:	dc7c      	bgt.n	8017600 <get_fat+0x132>
 8017506:	2b01      	cmp	r3, #1
 8017508:	d002      	beq.n	8017510 <get_fat+0x42>
 801750a:	2b02      	cmp	r3, #2
 801750c:	d042      	beq.n	8017594 <get_fat+0xc6>
 801750e:	e077      	b.n	8017600 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8017510:	683b      	ldr	r3, [r7, #0]
 8017512:	60fb      	str	r3, [r7, #12]
 8017514:	68fb      	ldr	r3, [r7, #12]
 8017516:	085b      	lsrs	r3, r3, #1
 8017518:	68fa      	ldr	r2, [r7, #12]
 801751a:	4413      	add	r3, r2
 801751c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801751e:	693b      	ldr	r3, [r7, #16]
 8017520:	6a1a      	ldr	r2, [r3, #32]
 8017522:	68fb      	ldr	r3, [r7, #12]
 8017524:	0a5b      	lsrs	r3, r3, #9
 8017526:	4413      	add	r3, r2
 8017528:	4619      	mov	r1, r3
 801752a:	6938      	ldr	r0, [r7, #16]
 801752c:	f7ff ff14 	bl	8017358 <move_window>
 8017530:	4603      	mov	r3, r0
 8017532:	2b00      	cmp	r3, #0
 8017534:	d167      	bne.n	8017606 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8017536:	68fb      	ldr	r3, [r7, #12]
 8017538:	1c5a      	adds	r2, r3, #1
 801753a:	60fa      	str	r2, [r7, #12]
 801753c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017540:	693a      	ldr	r2, [r7, #16]
 8017542:	4413      	add	r3, r2
 8017544:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017548:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801754a:	693b      	ldr	r3, [r7, #16]
 801754c:	6a1a      	ldr	r2, [r3, #32]
 801754e:	68fb      	ldr	r3, [r7, #12]
 8017550:	0a5b      	lsrs	r3, r3, #9
 8017552:	4413      	add	r3, r2
 8017554:	4619      	mov	r1, r3
 8017556:	6938      	ldr	r0, [r7, #16]
 8017558:	f7ff fefe 	bl	8017358 <move_window>
 801755c:	4603      	mov	r3, r0
 801755e:	2b00      	cmp	r3, #0
 8017560:	d153      	bne.n	801760a <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8017562:	68fb      	ldr	r3, [r7, #12]
 8017564:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017568:	693a      	ldr	r2, [r7, #16]
 801756a:	4413      	add	r3, r2
 801756c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017570:	021b      	lsls	r3, r3, #8
 8017572:	461a      	mov	r2, r3
 8017574:	68bb      	ldr	r3, [r7, #8]
 8017576:	4313      	orrs	r3, r2
 8017578:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801757a:	683b      	ldr	r3, [r7, #0]
 801757c:	f003 0301 	and.w	r3, r3, #1
 8017580:	2b00      	cmp	r3, #0
 8017582:	d002      	beq.n	801758a <get_fat+0xbc>
 8017584:	68bb      	ldr	r3, [r7, #8]
 8017586:	091b      	lsrs	r3, r3, #4
 8017588:	e002      	b.n	8017590 <get_fat+0xc2>
 801758a:	68bb      	ldr	r3, [r7, #8]
 801758c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8017590:	617b      	str	r3, [r7, #20]
			break;
 8017592:	e03f      	b.n	8017614 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8017594:	693b      	ldr	r3, [r7, #16]
 8017596:	6a1a      	ldr	r2, [r3, #32]
 8017598:	683b      	ldr	r3, [r7, #0]
 801759a:	0a1b      	lsrs	r3, r3, #8
 801759c:	4413      	add	r3, r2
 801759e:	4619      	mov	r1, r3
 80175a0:	6938      	ldr	r0, [r7, #16]
 80175a2:	f7ff fed9 	bl	8017358 <move_window>
 80175a6:	4603      	mov	r3, r0
 80175a8:	2b00      	cmp	r3, #0
 80175aa:	d130      	bne.n	801760e <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80175ac:	693b      	ldr	r3, [r7, #16]
 80175ae:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80175b2:	683b      	ldr	r3, [r7, #0]
 80175b4:	005b      	lsls	r3, r3, #1
 80175b6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80175ba:	4413      	add	r3, r2
 80175bc:	4618      	mov	r0, r3
 80175be:	f7ff fc57 	bl	8016e70 <ld_word>
 80175c2:	4603      	mov	r3, r0
 80175c4:	617b      	str	r3, [r7, #20]
			break;
 80175c6:	e025      	b.n	8017614 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80175c8:	693b      	ldr	r3, [r7, #16]
 80175ca:	6a1a      	ldr	r2, [r3, #32]
 80175cc:	683b      	ldr	r3, [r7, #0]
 80175ce:	09db      	lsrs	r3, r3, #7
 80175d0:	4413      	add	r3, r2
 80175d2:	4619      	mov	r1, r3
 80175d4:	6938      	ldr	r0, [r7, #16]
 80175d6:	f7ff febf 	bl	8017358 <move_window>
 80175da:	4603      	mov	r3, r0
 80175dc:	2b00      	cmp	r3, #0
 80175de:	d118      	bne.n	8017612 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80175e0:	693b      	ldr	r3, [r7, #16]
 80175e2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80175e6:	683b      	ldr	r3, [r7, #0]
 80175e8:	009b      	lsls	r3, r3, #2
 80175ea:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80175ee:	4413      	add	r3, r2
 80175f0:	4618      	mov	r0, r3
 80175f2:	f7ff fc55 	bl	8016ea0 <ld_dword>
 80175f6:	4603      	mov	r3, r0
 80175f8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80175fc:	617b      	str	r3, [r7, #20]
			break;
 80175fe:	e009      	b.n	8017614 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8017600:	2301      	movs	r3, #1
 8017602:	617b      	str	r3, [r7, #20]
 8017604:	e006      	b.n	8017614 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017606:	bf00      	nop
 8017608:	e004      	b.n	8017614 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801760a:	bf00      	nop
 801760c:	e002      	b.n	8017614 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801760e:	bf00      	nop
 8017610:	e000      	b.n	8017614 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8017612:	bf00      	nop
		}
	}

	return val;
 8017614:	697b      	ldr	r3, [r7, #20]
}
 8017616:	4618      	mov	r0, r3
 8017618:	3718      	adds	r7, #24
 801761a:	46bd      	mov	sp, r7
 801761c:	bd80      	pop	{r7, pc}

0801761e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 801761e:	b590      	push	{r4, r7, lr}
 8017620:	b089      	sub	sp, #36	; 0x24
 8017622:	af00      	add	r7, sp, #0
 8017624:	60f8      	str	r0, [r7, #12]
 8017626:	60b9      	str	r1, [r7, #8]
 8017628:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 801762a:	2302      	movs	r3, #2
 801762c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 801762e:	68bb      	ldr	r3, [r7, #8]
 8017630:	2b01      	cmp	r3, #1
 8017632:	f240 80d2 	bls.w	80177da <put_fat+0x1bc>
 8017636:	68fb      	ldr	r3, [r7, #12]
 8017638:	695b      	ldr	r3, [r3, #20]
 801763a:	68ba      	ldr	r2, [r7, #8]
 801763c:	429a      	cmp	r2, r3
 801763e:	f080 80cc 	bcs.w	80177da <put_fat+0x1bc>
		switch (fs->fs_type) {
 8017642:	68fb      	ldr	r3, [r7, #12]
 8017644:	781b      	ldrb	r3, [r3, #0]
 8017646:	2b03      	cmp	r3, #3
 8017648:	f000 8096 	beq.w	8017778 <put_fat+0x15a>
 801764c:	2b03      	cmp	r3, #3
 801764e:	f300 80cd 	bgt.w	80177ec <put_fat+0x1ce>
 8017652:	2b01      	cmp	r3, #1
 8017654:	d002      	beq.n	801765c <put_fat+0x3e>
 8017656:	2b02      	cmp	r3, #2
 8017658:	d06e      	beq.n	8017738 <put_fat+0x11a>
 801765a:	e0c7      	b.n	80177ec <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 801765c:	68bb      	ldr	r3, [r7, #8]
 801765e:	61bb      	str	r3, [r7, #24]
 8017660:	69bb      	ldr	r3, [r7, #24]
 8017662:	085b      	lsrs	r3, r3, #1
 8017664:	69ba      	ldr	r2, [r7, #24]
 8017666:	4413      	add	r3, r2
 8017668:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801766a:	68fb      	ldr	r3, [r7, #12]
 801766c:	6a1a      	ldr	r2, [r3, #32]
 801766e:	69bb      	ldr	r3, [r7, #24]
 8017670:	0a5b      	lsrs	r3, r3, #9
 8017672:	4413      	add	r3, r2
 8017674:	4619      	mov	r1, r3
 8017676:	68f8      	ldr	r0, [r7, #12]
 8017678:	f7ff fe6e 	bl	8017358 <move_window>
 801767c:	4603      	mov	r3, r0
 801767e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017680:	7ffb      	ldrb	r3, [r7, #31]
 8017682:	2b00      	cmp	r3, #0
 8017684:	f040 80ab 	bne.w	80177de <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8017688:	68fb      	ldr	r3, [r7, #12]
 801768a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 801768e:	69bb      	ldr	r3, [r7, #24]
 8017690:	1c59      	adds	r1, r3, #1
 8017692:	61b9      	str	r1, [r7, #24]
 8017694:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017698:	4413      	add	r3, r2
 801769a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 801769c:	68bb      	ldr	r3, [r7, #8]
 801769e:	f003 0301 	and.w	r3, r3, #1
 80176a2:	2b00      	cmp	r3, #0
 80176a4:	d00d      	beq.n	80176c2 <put_fat+0xa4>
 80176a6:	697b      	ldr	r3, [r7, #20]
 80176a8:	781b      	ldrb	r3, [r3, #0]
 80176aa:	b25b      	sxtb	r3, r3
 80176ac:	f003 030f 	and.w	r3, r3, #15
 80176b0:	b25a      	sxtb	r2, r3
 80176b2:	687b      	ldr	r3, [r7, #4]
 80176b4:	b2db      	uxtb	r3, r3
 80176b6:	011b      	lsls	r3, r3, #4
 80176b8:	b25b      	sxtb	r3, r3
 80176ba:	4313      	orrs	r3, r2
 80176bc:	b25b      	sxtb	r3, r3
 80176be:	b2db      	uxtb	r3, r3
 80176c0:	e001      	b.n	80176c6 <put_fat+0xa8>
 80176c2:	687b      	ldr	r3, [r7, #4]
 80176c4:	b2db      	uxtb	r3, r3
 80176c6:	697a      	ldr	r2, [r7, #20]
 80176c8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80176ca:	68fb      	ldr	r3, [r7, #12]
 80176cc:	2201      	movs	r2, #1
 80176ce:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80176d0:	68fb      	ldr	r3, [r7, #12]
 80176d2:	6a1a      	ldr	r2, [r3, #32]
 80176d4:	69bb      	ldr	r3, [r7, #24]
 80176d6:	0a5b      	lsrs	r3, r3, #9
 80176d8:	4413      	add	r3, r2
 80176da:	4619      	mov	r1, r3
 80176dc:	68f8      	ldr	r0, [r7, #12]
 80176de:	f7ff fe3b 	bl	8017358 <move_window>
 80176e2:	4603      	mov	r3, r0
 80176e4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80176e6:	7ffb      	ldrb	r3, [r7, #31]
 80176e8:	2b00      	cmp	r3, #0
 80176ea:	d17a      	bne.n	80177e2 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 80176ec:	68fb      	ldr	r3, [r7, #12]
 80176ee:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80176f2:	69bb      	ldr	r3, [r7, #24]
 80176f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80176f8:	4413      	add	r3, r2
 80176fa:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80176fc:	68bb      	ldr	r3, [r7, #8]
 80176fe:	f003 0301 	and.w	r3, r3, #1
 8017702:	2b00      	cmp	r3, #0
 8017704:	d003      	beq.n	801770e <put_fat+0xf0>
 8017706:	687b      	ldr	r3, [r7, #4]
 8017708:	091b      	lsrs	r3, r3, #4
 801770a:	b2db      	uxtb	r3, r3
 801770c:	e00e      	b.n	801772c <put_fat+0x10e>
 801770e:	697b      	ldr	r3, [r7, #20]
 8017710:	781b      	ldrb	r3, [r3, #0]
 8017712:	b25b      	sxtb	r3, r3
 8017714:	f023 030f 	bic.w	r3, r3, #15
 8017718:	b25a      	sxtb	r2, r3
 801771a:	687b      	ldr	r3, [r7, #4]
 801771c:	0a1b      	lsrs	r3, r3, #8
 801771e:	b25b      	sxtb	r3, r3
 8017720:	f003 030f 	and.w	r3, r3, #15
 8017724:	b25b      	sxtb	r3, r3
 8017726:	4313      	orrs	r3, r2
 8017728:	b25b      	sxtb	r3, r3
 801772a:	b2db      	uxtb	r3, r3
 801772c:	697a      	ldr	r2, [r7, #20]
 801772e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8017730:	68fb      	ldr	r3, [r7, #12]
 8017732:	2201      	movs	r2, #1
 8017734:	70da      	strb	r2, [r3, #3]
			break;
 8017736:	e059      	b.n	80177ec <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8017738:	68fb      	ldr	r3, [r7, #12]
 801773a:	6a1a      	ldr	r2, [r3, #32]
 801773c:	68bb      	ldr	r3, [r7, #8]
 801773e:	0a1b      	lsrs	r3, r3, #8
 8017740:	4413      	add	r3, r2
 8017742:	4619      	mov	r1, r3
 8017744:	68f8      	ldr	r0, [r7, #12]
 8017746:	f7ff fe07 	bl	8017358 <move_window>
 801774a:	4603      	mov	r3, r0
 801774c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801774e:	7ffb      	ldrb	r3, [r7, #31]
 8017750:	2b00      	cmp	r3, #0
 8017752:	d148      	bne.n	80177e6 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8017754:	68fb      	ldr	r3, [r7, #12]
 8017756:	f103 0230 	add.w	r2, r3, #48	; 0x30
 801775a:	68bb      	ldr	r3, [r7, #8]
 801775c:	005b      	lsls	r3, r3, #1
 801775e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8017762:	4413      	add	r3, r2
 8017764:	687a      	ldr	r2, [r7, #4]
 8017766:	b292      	uxth	r2, r2
 8017768:	4611      	mov	r1, r2
 801776a:	4618      	mov	r0, r3
 801776c:	f7ff fbbb 	bl	8016ee6 <st_word>
			fs->wflag = 1;
 8017770:	68fb      	ldr	r3, [r7, #12]
 8017772:	2201      	movs	r2, #1
 8017774:	70da      	strb	r2, [r3, #3]
			break;
 8017776:	e039      	b.n	80177ec <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8017778:	68fb      	ldr	r3, [r7, #12]
 801777a:	6a1a      	ldr	r2, [r3, #32]
 801777c:	68bb      	ldr	r3, [r7, #8]
 801777e:	09db      	lsrs	r3, r3, #7
 8017780:	4413      	add	r3, r2
 8017782:	4619      	mov	r1, r3
 8017784:	68f8      	ldr	r0, [r7, #12]
 8017786:	f7ff fde7 	bl	8017358 <move_window>
 801778a:	4603      	mov	r3, r0
 801778c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801778e:	7ffb      	ldrb	r3, [r7, #31]
 8017790:	2b00      	cmp	r3, #0
 8017792:	d12a      	bne.n	80177ea <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8017794:	687b      	ldr	r3, [r7, #4]
 8017796:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 801779a:	68fb      	ldr	r3, [r7, #12]
 801779c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80177a0:	68bb      	ldr	r3, [r7, #8]
 80177a2:	009b      	lsls	r3, r3, #2
 80177a4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80177a8:	4413      	add	r3, r2
 80177aa:	4618      	mov	r0, r3
 80177ac:	f7ff fb78 	bl	8016ea0 <ld_dword>
 80177b0:	4603      	mov	r3, r0
 80177b2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80177b6:	4323      	orrs	r3, r4
 80177b8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80177ba:	68fb      	ldr	r3, [r7, #12]
 80177bc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80177c0:	68bb      	ldr	r3, [r7, #8]
 80177c2:	009b      	lsls	r3, r3, #2
 80177c4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80177c8:	4413      	add	r3, r2
 80177ca:	6879      	ldr	r1, [r7, #4]
 80177cc:	4618      	mov	r0, r3
 80177ce:	f7ff fba5 	bl	8016f1c <st_dword>
			fs->wflag = 1;
 80177d2:	68fb      	ldr	r3, [r7, #12]
 80177d4:	2201      	movs	r2, #1
 80177d6:	70da      	strb	r2, [r3, #3]
			break;
 80177d8:	e008      	b.n	80177ec <put_fat+0x1ce>
		}
	}
 80177da:	bf00      	nop
 80177dc:	e006      	b.n	80177ec <put_fat+0x1ce>
			if (res != FR_OK) break;
 80177de:	bf00      	nop
 80177e0:	e004      	b.n	80177ec <put_fat+0x1ce>
			if (res != FR_OK) break;
 80177e2:	bf00      	nop
 80177e4:	e002      	b.n	80177ec <put_fat+0x1ce>
			if (res != FR_OK) break;
 80177e6:	bf00      	nop
 80177e8:	e000      	b.n	80177ec <put_fat+0x1ce>
			if (res != FR_OK) break;
 80177ea:	bf00      	nop
	return res;
 80177ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80177ee:	4618      	mov	r0, r3
 80177f0:	3724      	adds	r7, #36	; 0x24
 80177f2:	46bd      	mov	sp, r7
 80177f4:	bd90      	pop	{r4, r7, pc}

080177f6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80177f6:	b580      	push	{r7, lr}
 80177f8:	b088      	sub	sp, #32
 80177fa:	af00      	add	r7, sp, #0
 80177fc:	60f8      	str	r0, [r7, #12]
 80177fe:	60b9      	str	r1, [r7, #8]
 8017800:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8017802:	2300      	movs	r3, #0
 8017804:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8017806:	68fb      	ldr	r3, [r7, #12]
 8017808:	681b      	ldr	r3, [r3, #0]
 801780a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801780c:	68bb      	ldr	r3, [r7, #8]
 801780e:	2b01      	cmp	r3, #1
 8017810:	d904      	bls.n	801781c <remove_chain+0x26>
 8017812:	69bb      	ldr	r3, [r7, #24]
 8017814:	695b      	ldr	r3, [r3, #20]
 8017816:	68ba      	ldr	r2, [r7, #8]
 8017818:	429a      	cmp	r2, r3
 801781a:	d301      	bcc.n	8017820 <remove_chain+0x2a>
 801781c:	2302      	movs	r3, #2
 801781e:	e04b      	b.n	80178b8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8017820:	687b      	ldr	r3, [r7, #4]
 8017822:	2b00      	cmp	r3, #0
 8017824:	d00c      	beq.n	8017840 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8017826:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801782a:	6879      	ldr	r1, [r7, #4]
 801782c:	69b8      	ldr	r0, [r7, #24]
 801782e:	f7ff fef6 	bl	801761e <put_fat>
 8017832:	4603      	mov	r3, r0
 8017834:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8017836:	7ffb      	ldrb	r3, [r7, #31]
 8017838:	2b00      	cmp	r3, #0
 801783a:	d001      	beq.n	8017840 <remove_chain+0x4a>
 801783c:	7ffb      	ldrb	r3, [r7, #31]
 801783e:	e03b      	b.n	80178b8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8017840:	68b9      	ldr	r1, [r7, #8]
 8017842:	68f8      	ldr	r0, [r7, #12]
 8017844:	f7ff fe43 	bl	80174ce <get_fat>
 8017848:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801784a:	697b      	ldr	r3, [r7, #20]
 801784c:	2b00      	cmp	r3, #0
 801784e:	d031      	beq.n	80178b4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8017850:	697b      	ldr	r3, [r7, #20]
 8017852:	2b01      	cmp	r3, #1
 8017854:	d101      	bne.n	801785a <remove_chain+0x64>
 8017856:	2302      	movs	r3, #2
 8017858:	e02e      	b.n	80178b8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801785a:	697b      	ldr	r3, [r7, #20]
 801785c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017860:	d101      	bne.n	8017866 <remove_chain+0x70>
 8017862:	2301      	movs	r3, #1
 8017864:	e028      	b.n	80178b8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8017866:	2200      	movs	r2, #0
 8017868:	68b9      	ldr	r1, [r7, #8]
 801786a:	69b8      	ldr	r0, [r7, #24]
 801786c:	f7ff fed7 	bl	801761e <put_fat>
 8017870:	4603      	mov	r3, r0
 8017872:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8017874:	7ffb      	ldrb	r3, [r7, #31]
 8017876:	2b00      	cmp	r3, #0
 8017878:	d001      	beq.n	801787e <remove_chain+0x88>
 801787a:	7ffb      	ldrb	r3, [r7, #31]
 801787c:	e01c      	b.n	80178b8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801787e:	69bb      	ldr	r3, [r7, #24]
 8017880:	691a      	ldr	r2, [r3, #16]
 8017882:	69bb      	ldr	r3, [r7, #24]
 8017884:	695b      	ldr	r3, [r3, #20]
 8017886:	3b02      	subs	r3, #2
 8017888:	429a      	cmp	r2, r3
 801788a:	d20b      	bcs.n	80178a4 <remove_chain+0xae>
			fs->free_clst++;
 801788c:	69bb      	ldr	r3, [r7, #24]
 801788e:	691b      	ldr	r3, [r3, #16]
 8017890:	1c5a      	adds	r2, r3, #1
 8017892:	69bb      	ldr	r3, [r7, #24]
 8017894:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8017896:	69bb      	ldr	r3, [r7, #24]
 8017898:	791b      	ldrb	r3, [r3, #4]
 801789a:	f043 0301 	orr.w	r3, r3, #1
 801789e:	b2da      	uxtb	r2, r3
 80178a0:	69bb      	ldr	r3, [r7, #24]
 80178a2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80178a4:	697b      	ldr	r3, [r7, #20]
 80178a6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80178a8:	69bb      	ldr	r3, [r7, #24]
 80178aa:	695b      	ldr	r3, [r3, #20]
 80178ac:	68ba      	ldr	r2, [r7, #8]
 80178ae:	429a      	cmp	r2, r3
 80178b0:	d3c6      	bcc.n	8017840 <remove_chain+0x4a>
 80178b2:	e000      	b.n	80178b6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80178b4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80178b6:	2300      	movs	r3, #0
}
 80178b8:	4618      	mov	r0, r3
 80178ba:	3720      	adds	r7, #32
 80178bc:	46bd      	mov	sp, r7
 80178be:	bd80      	pop	{r7, pc}

080178c0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80178c0:	b580      	push	{r7, lr}
 80178c2:	b088      	sub	sp, #32
 80178c4:	af00      	add	r7, sp, #0
 80178c6:	6078      	str	r0, [r7, #4]
 80178c8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80178ca:	687b      	ldr	r3, [r7, #4]
 80178cc:	681b      	ldr	r3, [r3, #0]
 80178ce:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80178d0:	683b      	ldr	r3, [r7, #0]
 80178d2:	2b00      	cmp	r3, #0
 80178d4:	d10d      	bne.n	80178f2 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80178d6:	693b      	ldr	r3, [r7, #16]
 80178d8:	68db      	ldr	r3, [r3, #12]
 80178da:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80178dc:	69bb      	ldr	r3, [r7, #24]
 80178de:	2b00      	cmp	r3, #0
 80178e0:	d004      	beq.n	80178ec <create_chain+0x2c>
 80178e2:	693b      	ldr	r3, [r7, #16]
 80178e4:	695b      	ldr	r3, [r3, #20]
 80178e6:	69ba      	ldr	r2, [r7, #24]
 80178e8:	429a      	cmp	r2, r3
 80178ea:	d31b      	bcc.n	8017924 <create_chain+0x64>
 80178ec:	2301      	movs	r3, #1
 80178ee:	61bb      	str	r3, [r7, #24]
 80178f0:	e018      	b.n	8017924 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80178f2:	6839      	ldr	r1, [r7, #0]
 80178f4:	6878      	ldr	r0, [r7, #4]
 80178f6:	f7ff fdea 	bl	80174ce <get_fat>
 80178fa:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80178fc:	68fb      	ldr	r3, [r7, #12]
 80178fe:	2b01      	cmp	r3, #1
 8017900:	d801      	bhi.n	8017906 <create_chain+0x46>
 8017902:	2301      	movs	r3, #1
 8017904:	e070      	b.n	80179e8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8017906:	68fb      	ldr	r3, [r7, #12]
 8017908:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801790c:	d101      	bne.n	8017912 <create_chain+0x52>
 801790e:	68fb      	ldr	r3, [r7, #12]
 8017910:	e06a      	b.n	80179e8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8017912:	693b      	ldr	r3, [r7, #16]
 8017914:	695b      	ldr	r3, [r3, #20]
 8017916:	68fa      	ldr	r2, [r7, #12]
 8017918:	429a      	cmp	r2, r3
 801791a:	d201      	bcs.n	8017920 <create_chain+0x60>
 801791c:	68fb      	ldr	r3, [r7, #12]
 801791e:	e063      	b.n	80179e8 <create_chain+0x128>
		scl = clst;
 8017920:	683b      	ldr	r3, [r7, #0]
 8017922:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8017924:	69bb      	ldr	r3, [r7, #24]
 8017926:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8017928:	69fb      	ldr	r3, [r7, #28]
 801792a:	3301      	adds	r3, #1
 801792c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 801792e:	693b      	ldr	r3, [r7, #16]
 8017930:	695b      	ldr	r3, [r3, #20]
 8017932:	69fa      	ldr	r2, [r7, #28]
 8017934:	429a      	cmp	r2, r3
 8017936:	d307      	bcc.n	8017948 <create_chain+0x88>
				ncl = 2;
 8017938:	2302      	movs	r3, #2
 801793a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801793c:	69fa      	ldr	r2, [r7, #28]
 801793e:	69bb      	ldr	r3, [r7, #24]
 8017940:	429a      	cmp	r2, r3
 8017942:	d901      	bls.n	8017948 <create_chain+0x88>
 8017944:	2300      	movs	r3, #0
 8017946:	e04f      	b.n	80179e8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8017948:	69f9      	ldr	r1, [r7, #28]
 801794a:	6878      	ldr	r0, [r7, #4]
 801794c:	f7ff fdbf 	bl	80174ce <get_fat>
 8017950:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8017952:	68fb      	ldr	r3, [r7, #12]
 8017954:	2b00      	cmp	r3, #0
 8017956:	d00e      	beq.n	8017976 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8017958:	68fb      	ldr	r3, [r7, #12]
 801795a:	2b01      	cmp	r3, #1
 801795c:	d003      	beq.n	8017966 <create_chain+0xa6>
 801795e:	68fb      	ldr	r3, [r7, #12]
 8017960:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017964:	d101      	bne.n	801796a <create_chain+0xaa>
 8017966:	68fb      	ldr	r3, [r7, #12]
 8017968:	e03e      	b.n	80179e8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 801796a:	69fa      	ldr	r2, [r7, #28]
 801796c:	69bb      	ldr	r3, [r7, #24]
 801796e:	429a      	cmp	r2, r3
 8017970:	d1da      	bne.n	8017928 <create_chain+0x68>
 8017972:	2300      	movs	r3, #0
 8017974:	e038      	b.n	80179e8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8017976:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8017978:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801797c:	69f9      	ldr	r1, [r7, #28]
 801797e:	6938      	ldr	r0, [r7, #16]
 8017980:	f7ff fe4d 	bl	801761e <put_fat>
 8017984:	4603      	mov	r3, r0
 8017986:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8017988:	7dfb      	ldrb	r3, [r7, #23]
 801798a:	2b00      	cmp	r3, #0
 801798c:	d109      	bne.n	80179a2 <create_chain+0xe2>
 801798e:	683b      	ldr	r3, [r7, #0]
 8017990:	2b00      	cmp	r3, #0
 8017992:	d006      	beq.n	80179a2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8017994:	69fa      	ldr	r2, [r7, #28]
 8017996:	6839      	ldr	r1, [r7, #0]
 8017998:	6938      	ldr	r0, [r7, #16]
 801799a:	f7ff fe40 	bl	801761e <put_fat>
 801799e:	4603      	mov	r3, r0
 80179a0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80179a2:	7dfb      	ldrb	r3, [r7, #23]
 80179a4:	2b00      	cmp	r3, #0
 80179a6:	d116      	bne.n	80179d6 <create_chain+0x116>
		fs->last_clst = ncl;
 80179a8:	693b      	ldr	r3, [r7, #16]
 80179aa:	69fa      	ldr	r2, [r7, #28]
 80179ac:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80179ae:	693b      	ldr	r3, [r7, #16]
 80179b0:	691a      	ldr	r2, [r3, #16]
 80179b2:	693b      	ldr	r3, [r7, #16]
 80179b4:	695b      	ldr	r3, [r3, #20]
 80179b6:	3b02      	subs	r3, #2
 80179b8:	429a      	cmp	r2, r3
 80179ba:	d804      	bhi.n	80179c6 <create_chain+0x106>
 80179bc:	693b      	ldr	r3, [r7, #16]
 80179be:	691b      	ldr	r3, [r3, #16]
 80179c0:	1e5a      	subs	r2, r3, #1
 80179c2:	693b      	ldr	r3, [r7, #16]
 80179c4:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80179c6:	693b      	ldr	r3, [r7, #16]
 80179c8:	791b      	ldrb	r3, [r3, #4]
 80179ca:	f043 0301 	orr.w	r3, r3, #1
 80179ce:	b2da      	uxtb	r2, r3
 80179d0:	693b      	ldr	r3, [r7, #16]
 80179d2:	711a      	strb	r2, [r3, #4]
 80179d4:	e007      	b.n	80179e6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80179d6:	7dfb      	ldrb	r3, [r7, #23]
 80179d8:	2b01      	cmp	r3, #1
 80179da:	d102      	bne.n	80179e2 <create_chain+0x122>
 80179dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80179e0:	e000      	b.n	80179e4 <create_chain+0x124>
 80179e2:	2301      	movs	r3, #1
 80179e4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80179e6:	69fb      	ldr	r3, [r7, #28]
}
 80179e8:	4618      	mov	r0, r3
 80179ea:	3720      	adds	r7, #32
 80179ec:	46bd      	mov	sp, r7
 80179ee:	bd80      	pop	{r7, pc}

080179f0 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80179f0:	b480      	push	{r7}
 80179f2:	b087      	sub	sp, #28
 80179f4:	af00      	add	r7, sp, #0
 80179f6:	6078      	str	r0, [r7, #4]
 80179f8:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80179fa:	687b      	ldr	r3, [r7, #4]
 80179fc:	681b      	ldr	r3, [r3, #0]
 80179fe:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8017a00:	687b      	ldr	r3, [r7, #4]
 8017a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017a04:	3304      	adds	r3, #4
 8017a06:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8017a08:	683b      	ldr	r3, [r7, #0]
 8017a0a:	0a5b      	lsrs	r3, r3, #9
 8017a0c:	68fa      	ldr	r2, [r7, #12]
 8017a0e:	8952      	ldrh	r2, [r2, #10]
 8017a10:	fbb3 f3f2 	udiv	r3, r3, r2
 8017a14:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8017a16:	693b      	ldr	r3, [r7, #16]
 8017a18:	1d1a      	adds	r2, r3, #4
 8017a1a:	613a      	str	r2, [r7, #16]
 8017a1c:	681b      	ldr	r3, [r3, #0]
 8017a1e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8017a20:	68bb      	ldr	r3, [r7, #8]
 8017a22:	2b00      	cmp	r3, #0
 8017a24:	d101      	bne.n	8017a2a <clmt_clust+0x3a>
 8017a26:	2300      	movs	r3, #0
 8017a28:	e010      	b.n	8017a4c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8017a2a:	697a      	ldr	r2, [r7, #20]
 8017a2c:	68bb      	ldr	r3, [r7, #8]
 8017a2e:	429a      	cmp	r2, r3
 8017a30:	d307      	bcc.n	8017a42 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8017a32:	697a      	ldr	r2, [r7, #20]
 8017a34:	68bb      	ldr	r3, [r7, #8]
 8017a36:	1ad3      	subs	r3, r2, r3
 8017a38:	617b      	str	r3, [r7, #20]
 8017a3a:	693b      	ldr	r3, [r7, #16]
 8017a3c:	3304      	adds	r3, #4
 8017a3e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8017a40:	e7e9      	b.n	8017a16 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8017a42:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8017a44:	693b      	ldr	r3, [r7, #16]
 8017a46:	681a      	ldr	r2, [r3, #0]
 8017a48:	697b      	ldr	r3, [r7, #20]
 8017a4a:	4413      	add	r3, r2
}
 8017a4c:	4618      	mov	r0, r3
 8017a4e:	371c      	adds	r7, #28
 8017a50:	46bd      	mov	sp, r7
 8017a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a56:	4770      	bx	lr

08017a58 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8017a58:	b580      	push	{r7, lr}
 8017a5a:	b086      	sub	sp, #24
 8017a5c:	af00      	add	r7, sp, #0
 8017a5e:	6078      	str	r0, [r7, #4]
 8017a60:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8017a62:	687b      	ldr	r3, [r7, #4]
 8017a64:	681b      	ldr	r3, [r3, #0]
 8017a66:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8017a68:	683b      	ldr	r3, [r7, #0]
 8017a6a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8017a6e:	d204      	bcs.n	8017a7a <dir_sdi+0x22>
 8017a70:	683b      	ldr	r3, [r7, #0]
 8017a72:	f003 031f 	and.w	r3, r3, #31
 8017a76:	2b00      	cmp	r3, #0
 8017a78:	d001      	beq.n	8017a7e <dir_sdi+0x26>
		return FR_INT_ERR;
 8017a7a:	2302      	movs	r3, #2
 8017a7c:	e063      	b.n	8017b46 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8017a7e:	687b      	ldr	r3, [r7, #4]
 8017a80:	683a      	ldr	r2, [r7, #0]
 8017a82:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8017a84:	687b      	ldr	r3, [r7, #4]
 8017a86:	689b      	ldr	r3, [r3, #8]
 8017a88:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8017a8a:	697b      	ldr	r3, [r7, #20]
 8017a8c:	2b00      	cmp	r3, #0
 8017a8e:	d106      	bne.n	8017a9e <dir_sdi+0x46>
 8017a90:	693b      	ldr	r3, [r7, #16]
 8017a92:	781b      	ldrb	r3, [r3, #0]
 8017a94:	2b02      	cmp	r3, #2
 8017a96:	d902      	bls.n	8017a9e <dir_sdi+0x46>
		clst = fs->dirbase;
 8017a98:	693b      	ldr	r3, [r7, #16]
 8017a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017a9c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8017a9e:	697b      	ldr	r3, [r7, #20]
 8017aa0:	2b00      	cmp	r3, #0
 8017aa2:	d10c      	bne.n	8017abe <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8017aa4:	683b      	ldr	r3, [r7, #0]
 8017aa6:	095b      	lsrs	r3, r3, #5
 8017aa8:	693a      	ldr	r2, [r7, #16]
 8017aaa:	8912      	ldrh	r2, [r2, #8]
 8017aac:	4293      	cmp	r3, r2
 8017aae:	d301      	bcc.n	8017ab4 <dir_sdi+0x5c>
 8017ab0:	2302      	movs	r3, #2
 8017ab2:	e048      	b.n	8017b46 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8017ab4:	693b      	ldr	r3, [r7, #16]
 8017ab6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017ab8:	687b      	ldr	r3, [r7, #4]
 8017aba:	61da      	str	r2, [r3, #28]
 8017abc:	e029      	b.n	8017b12 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8017abe:	693b      	ldr	r3, [r7, #16]
 8017ac0:	895b      	ldrh	r3, [r3, #10]
 8017ac2:	025b      	lsls	r3, r3, #9
 8017ac4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8017ac6:	e019      	b.n	8017afc <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8017ac8:	687b      	ldr	r3, [r7, #4]
 8017aca:	6979      	ldr	r1, [r7, #20]
 8017acc:	4618      	mov	r0, r3
 8017ace:	f7ff fcfe 	bl	80174ce <get_fat>
 8017ad2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8017ad4:	697b      	ldr	r3, [r7, #20]
 8017ad6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017ada:	d101      	bne.n	8017ae0 <dir_sdi+0x88>
 8017adc:	2301      	movs	r3, #1
 8017ade:	e032      	b.n	8017b46 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8017ae0:	697b      	ldr	r3, [r7, #20]
 8017ae2:	2b01      	cmp	r3, #1
 8017ae4:	d904      	bls.n	8017af0 <dir_sdi+0x98>
 8017ae6:	693b      	ldr	r3, [r7, #16]
 8017ae8:	695b      	ldr	r3, [r3, #20]
 8017aea:	697a      	ldr	r2, [r7, #20]
 8017aec:	429a      	cmp	r2, r3
 8017aee:	d301      	bcc.n	8017af4 <dir_sdi+0x9c>
 8017af0:	2302      	movs	r3, #2
 8017af2:	e028      	b.n	8017b46 <dir_sdi+0xee>
			ofs -= csz;
 8017af4:	683a      	ldr	r2, [r7, #0]
 8017af6:	68fb      	ldr	r3, [r7, #12]
 8017af8:	1ad3      	subs	r3, r2, r3
 8017afa:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8017afc:	683a      	ldr	r2, [r7, #0]
 8017afe:	68fb      	ldr	r3, [r7, #12]
 8017b00:	429a      	cmp	r2, r3
 8017b02:	d2e1      	bcs.n	8017ac8 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8017b04:	6979      	ldr	r1, [r7, #20]
 8017b06:	6938      	ldr	r0, [r7, #16]
 8017b08:	f7ff fcc2 	bl	8017490 <clust2sect>
 8017b0c:	4602      	mov	r2, r0
 8017b0e:	687b      	ldr	r3, [r7, #4]
 8017b10:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8017b12:	687b      	ldr	r3, [r7, #4]
 8017b14:	697a      	ldr	r2, [r7, #20]
 8017b16:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8017b18:	687b      	ldr	r3, [r7, #4]
 8017b1a:	69db      	ldr	r3, [r3, #28]
 8017b1c:	2b00      	cmp	r3, #0
 8017b1e:	d101      	bne.n	8017b24 <dir_sdi+0xcc>
 8017b20:	2302      	movs	r3, #2
 8017b22:	e010      	b.n	8017b46 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8017b24:	687b      	ldr	r3, [r7, #4]
 8017b26:	69da      	ldr	r2, [r3, #28]
 8017b28:	683b      	ldr	r3, [r7, #0]
 8017b2a:	0a5b      	lsrs	r3, r3, #9
 8017b2c:	441a      	add	r2, r3
 8017b2e:	687b      	ldr	r3, [r7, #4]
 8017b30:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8017b32:	693b      	ldr	r3, [r7, #16]
 8017b34:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8017b38:	683b      	ldr	r3, [r7, #0]
 8017b3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017b3e:	441a      	add	r2, r3
 8017b40:	687b      	ldr	r3, [r7, #4]
 8017b42:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8017b44:	2300      	movs	r3, #0
}
 8017b46:	4618      	mov	r0, r3
 8017b48:	3718      	adds	r7, #24
 8017b4a:	46bd      	mov	sp, r7
 8017b4c:	bd80      	pop	{r7, pc}

08017b4e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8017b4e:	b580      	push	{r7, lr}
 8017b50:	b086      	sub	sp, #24
 8017b52:	af00      	add	r7, sp, #0
 8017b54:	6078      	str	r0, [r7, #4]
 8017b56:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8017b58:	687b      	ldr	r3, [r7, #4]
 8017b5a:	681b      	ldr	r3, [r3, #0]
 8017b5c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8017b5e:	687b      	ldr	r3, [r7, #4]
 8017b60:	695b      	ldr	r3, [r3, #20]
 8017b62:	3320      	adds	r3, #32
 8017b64:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8017b66:	687b      	ldr	r3, [r7, #4]
 8017b68:	69db      	ldr	r3, [r3, #28]
 8017b6a:	2b00      	cmp	r3, #0
 8017b6c:	d003      	beq.n	8017b76 <dir_next+0x28>
 8017b6e:	68bb      	ldr	r3, [r7, #8]
 8017b70:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8017b74:	d301      	bcc.n	8017b7a <dir_next+0x2c>
 8017b76:	2304      	movs	r3, #4
 8017b78:	e0aa      	b.n	8017cd0 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8017b7a:	68bb      	ldr	r3, [r7, #8]
 8017b7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017b80:	2b00      	cmp	r3, #0
 8017b82:	f040 8098 	bne.w	8017cb6 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8017b86:	687b      	ldr	r3, [r7, #4]
 8017b88:	69db      	ldr	r3, [r3, #28]
 8017b8a:	1c5a      	adds	r2, r3, #1
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8017b90:	687b      	ldr	r3, [r7, #4]
 8017b92:	699b      	ldr	r3, [r3, #24]
 8017b94:	2b00      	cmp	r3, #0
 8017b96:	d10b      	bne.n	8017bb0 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8017b98:	68bb      	ldr	r3, [r7, #8]
 8017b9a:	095b      	lsrs	r3, r3, #5
 8017b9c:	68fa      	ldr	r2, [r7, #12]
 8017b9e:	8912      	ldrh	r2, [r2, #8]
 8017ba0:	4293      	cmp	r3, r2
 8017ba2:	f0c0 8088 	bcc.w	8017cb6 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8017ba6:	687b      	ldr	r3, [r7, #4]
 8017ba8:	2200      	movs	r2, #0
 8017baa:	61da      	str	r2, [r3, #28]
 8017bac:	2304      	movs	r3, #4
 8017bae:	e08f      	b.n	8017cd0 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8017bb0:	68bb      	ldr	r3, [r7, #8]
 8017bb2:	0a5b      	lsrs	r3, r3, #9
 8017bb4:	68fa      	ldr	r2, [r7, #12]
 8017bb6:	8952      	ldrh	r2, [r2, #10]
 8017bb8:	3a01      	subs	r2, #1
 8017bba:	4013      	ands	r3, r2
 8017bbc:	2b00      	cmp	r3, #0
 8017bbe:	d17a      	bne.n	8017cb6 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8017bc0:	687a      	ldr	r2, [r7, #4]
 8017bc2:	687b      	ldr	r3, [r7, #4]
 8017bc4:	699b      	ldr	r3, [r3, #24]
 8017bc6:	4619      	mov	r1, r3
 8017bc8:	4610      	mov	r0, r2
 8017bca:	f7ff fc80 	bl	80174ce <get_fat>
 8017bce:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8017bd0:	697b      	ldr	r3, [r7, #20]
 8017bd2:	2b01      	cmp	r3, #1
 8017bd4:	d801      	bhi.n	8017bda <dir_next+0x8c>
 8017bd6:	2302      	movs	r3, #2
 8017bd8:	e07a      	b.n	8017cd0 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8017bda:	697b      	ldr	r3, [r7, #20]
 8017bdc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017be0:	d101      	bne.n	8017be6 <dir_next+0x98>
 8017be2:	2301      	movs	r3, #1
 8017be4:	e074      	b.n	8017cd0 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8017be6:	68fb      	ldr	r3, [r7, #12]
 8017be8:	695b      	ldr	r3, [r3, #20]
 8017bea:	697a      	ldr	r2, [r7, #20]
 8017bec:	429a      	cmp	r2, r3
 8017bee:	d358      	bcc.n	8017ca2 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8017bf0:	683b      	ldr	r3, [r7, #0]
 8017bf2:	2b00      	cmp	r3, #0
 8017bf4:	d104      	bne.n	8017c00 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8017bf6:	687b      	ldr	r3, [r7, #4]
 8017bf8:	2200      	movs	r2, #0
 8017bfa:	61da      	str	r2, [r3, #28]
 8017bfc:	2304      	movs	r3, #4
 8017bfe:	e067      	b.n	8017cd0 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8017c00:	687a      	ldr	r2, [r7, #4]
 8017c02:	687b      	ldr	r3, [r7, #4]
 8017c04:	699b      	ldr	r3, [r3, #24]
 8017c06:	4619      	mov	r1, r3
 8017c08:	4610      	mov	r0, r2
 8017c0a:	f7ff fe59 	bl	80178c0 <create_chain>
 8017c0e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8017c10:	697b      	ldr	r3, [r7, #20]
 8017c12:	2b00      	cmp	r3, #0
 8017c14:	d101      	bne.n	8017c1a <dir_next+0xcc>
 8017c16:	2307      	movs	r3, #7
 8017c18:	e05a      	b.n	8017cd0 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8017c1a:	697b      	ldr	r3, [r7, #20]
 8017c1c:	2b01      	cmp	r3, #1
 8017c1e:	d101      	bne.n	8017c24 <dir_next+0xd6>
 8017c20:	2302      	movs	r3, #2
 8017c22:	e055      	b.n	8017cd0 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8017c24:	697b      	ldr	r3, [r7, #20]
 8017c26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017c2a:	d101      	bne.n	8017c30 <dir_next+0xe2>
 8017c2c:	2301      	movs	r3, #1
 8017c2e:	e04f      	b.n	8017cd0 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8017c30:	68f8      	ldr	r0, [r7, #12]
 8017c32:	f7ff fb4d 	bl	80172d0 <sync_window>
 8017c36:	4603      	mov	r3, r0
 8017c38:	2b00      	cmp	r3, #0
 8017c3a:	d001      	beq.n	8017c40 <dir_next+0xf2>
 8017c3c:	2301      	movs	r3, #1
 8017c3e:	e047      	b.n	8017cd0 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8017c40:	68fb      	ldr	r3, [r7, #12]
 8017c42:	3330      	adds	r3, #48	; 0x30
 8017c44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017c48:	2100      	movs	r1, #0
 8017c4a:	4618      	mov	r0, r3
 8017c4c:	f7ff f9b3 	bl	8016fb6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8017c50:	2300      	movs	r3, #0
 8017c52:	613b      	str	r3, [r7, #16]
 8017c54:	6979      	ldr	r1, [r7, #20]
 8017c56:	68f8      	ldr	r0, [r7, #12]
 8017c58:	f7ff fc1a 	bl	8017490 <clust2sect>
 8017c5c:	4602      	mov	r2, r0
 8017c5e:	68fb      	ldr	r3, [r7, #12]
 8017c60:	62da      	str	r2, [r3, #44]	; 0x2c
 8017c62:	e012      	b.n	8017c8a <dir_next+0x13c>
						fs->wflag = 1;
 8017c64:	68fb      	ldr	r3, [r7, #12]
 8017c66:	2201      	movs	r2, #1
 8017c68:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8017c6a:	68f8      	ldr	r0, [r7, #12]
 8017c6c:	f7ff fb30 	bl	80172d0 <sync_window>
 8017c70:	4603      	mov	r3, r0
 8017c72:	2b00      	cmp	r3, #0
 8017c74:	d001      	beq.n	8017c7a <dir_next+0x12c>
 8017c76:	2301      	movs	r3, #1
 8017c78:	e02a      	b.n	8017cd0 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8017c7a:	693b      	ldr	r3, [r7, #16]
 8017c7c:	3301      	adds	r3, #1
 8017c7e:	613b      	str	r3, [r7, #16]
 8017c80:	68fb      	ldr	r3, [r7, #12]
 8017c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017c84:	1c5a      	adds	r2, r3, #1
 8017c86:	68fb      	ldr	r3, [r7, #12]
 8017c88:	62da      	str	r2, [r3, #44]	; 0x2c
 8017c8a:	68fb      	ldr	r3, [r7, #12]
 8017c8c:	895b      	ldrh	r3, [r3, #10]
 8017c8e:	461a      	mov	r2, r3
 8017c90:	693b      	ldr	r3, [r7, #16]
 8017c92:	4293      	cmp	r3, r2
 8017c94:	d3e6      	bcc.n	8017c64 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8017c96:	68fb      	ldr	r3, [r7, #12]
 8017c98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017c9a:	693b      	ldr	r3, [r7, #16]
 8017c9c:	1ad2      	subs	r2, r2, r3
 8017c9e:	68fb      	ldr	r3, [r7, #12]
 8017ca0:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8017ca2:	687b      	ldr	r3, [r7, #4]
 8017ca4:	697a      	ldr	r2, [r7, #20]
 8017ca6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8017ca8:	6979      	ldr	r1, [r7, #20]
 8017caa:	68f8      	ldr	r0, [r7, #12]
 8017cac:	f7ff fbf0 	bl	8017490 <clust2sect>
 8017cb0:	4602      	mov	r2, r0
 8017cb2:	687b      	ldr	r3, [r7, #4]
 8017cb4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8017cb6:	687b      	ldr	r3, [r7, #4]
 8017cb8:	68ba      	ldr	r2, [r7, #8]
 8017cba:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8017cbc:	68fb      	ldr	r3, [r7, #12]
 8017cbe:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8017cc2:	68bb      	ldr	r3, [r7, #8]
 8017cc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017cc8:	441a      	add	r2, r3
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8017cce:	2300      	movs	r3, #0
}
 8017cd0:	4618      	mov	r0, r3
 8017cd2:	3718      	adds	r7, #24
 8017cd4:	46bd      	mov	sp, r7
 8017cd6:	bd80      	pop	{r7, pc}

08017cd8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8017cd8:	b580      	push	{r7, lr}
 8017cda:	b086      	sub	sp, #24
 8017cdc:	af00      	add	r7, sp, #0
 8017cde:	6078      	str	r0, [r7, #4]
 8017ce0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8017ce2:	687b      	ldr	r3, [r7, #4]
 8017ce4:	681b      	ldr	r3, [r3, #0]
 8017ce6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8017ce8:	2100      	movs	r1, #0
 8017cea:	6878      	ldr	r0, [r7, #4]
 8017cec:	f7ff feb4 	bl	8017a58 <dir_sdi>
 8017cf0:	4603      	mov	r3, r0
 8017cf2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8017cf4:	7dfb      	ldrb	r3, [r7, #23]
 8017cf6:	2b00      	cmp	r3, #0
 8017cf8:	d12b      	bne.n	8017d52 <dir_alloc+0x7a>
		n = 0;
 8017cfa:	2300      	movs	r3, #0
 8017cfc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8017cfe:	687b      	ldr	r3, [r7, #4]
 8017d00:	69db      	ldr	r3, [r3, #28]
 8017d02:	4619      	mov	r1, r3
 8017d04:	68f8      	ldr	r0, [r7, #12]
 8017d06:	f7ff fb27 	bl	8017358 <move_window>
 8017d0a:	4603      	mov	r3, r0
 8017d0c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8017d0e:	7dfb      	ldrb	r3, [r7, #23]
 8017d10:	2b00      	cmp	r3, #0
 8017d12:	d11d      	bne.n	8017d50 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8017d14:	687b      	ldr	r3, [r7, #4]
 8017d16:	6a1b      	ldr	r3, [r3, #32]
 8017d18:	781b      	ldrb	r3, [r3, #0]
 8017d1a:	2be5      	cmp	r3, #229	; 0xe5
 8017d1c:	d004      	beq.n	8017d28 <dir_alloc+0x50>
 8017d1e:	687b      	ldr	r3, [r7, #4]
 8017d20:	6a1b      	ldr	r3, [r3, #32]
 8017d22:	781b      	ldrb	r3, [r3, #0]
 8017d24:	2b00      	cmp	r3, #0
 8017d26:	d107      	bne.n	8017d38 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8017d28:	693b      	ldr	r3, [r7, #16]
 8017d2a:	3301      	adds	r3, #1
 8017d2c:	613b      	str	r3, [r7, #16]
 8017d2e:	693a      	ldr	r2, [r7, #16]
 8017d30:	683b      	ldr	r3, [r7, #0]
 8017d32:	429a      	cmp	r2, r3
 8017d34:	d102      	bne.n	8017d3c <dir_alloc+0x64>
 8017d36:	e00c      	b.n	8017d52 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8017d38:	2300      	movs	r3, #0
 8017d3a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8017d3c:	2101      	movs	r1, #1
 8017d3e:	6878      	ldr	r0, [r7, #4]
 8017d40:	f7ff ff05 	bl	8017b4e <dir_next>
 8017d44:	4603      	mov	r3, r0
 8017d46:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8017d48:	7dfb      	ldrb	r3, [r7, #23]
 8017d4a:	2b00      	cmp	r3, #0
 8017d4c:	d0d7      	beq.n	8017cfe <dir_alloc+0x26>
 8017d4e:	e000      	b.n	8017d52 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8017d50:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8017d52:	7dfb      	ldrb	r3, [r7, #23]
 8017d54:	2b04      	cmp	r3, #4
 8017d56:	d101      	bne.n	8017d5c <dir_alloc+0x84>
 8017d58:	2307      	movs	r3, #7
 8017d5a:	75fb      	strb	r3, [r7, #23]
	return res;
 8017d5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8017d5e:	4618      	mov	r0, r3
 8017d60:	3718      	adds	r7, #24
 8017d62:	46bd      	mov	sp, r7
 8017d64:	bd80      	pop	{r7, pc}

08017d66 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8017d66:	b580      	push	{r7, lr}
 8017d68:	b084      	sub	sp, #16
 8017d6a:	af00      	add	r7, sp, #0
 8017d6c:	6078      	str	r0, [r7, #4]
 8017d6e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8017d70:	683b      	ldr	r3, [r7, #0]
 8017d72:	331a      	adds	r3, #26
 8017d74:	4618      	mov	r0, r3
 8017d76:	f7ff f87b 	bl	8016e70 <ld_word>
 8017d7a:	4603      	mov	r3, r0
 8017d7c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8017d7e:	687b      	ldr	r3, [r7, #4]
 8017d80:	781b      	ldrb	r3, [r3, #0]
 8017d82:	2b03      	cmp	r3, #3
 8017d84:	d109      	bne.n	8017d9a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8017d86:	683b      	ldr	r3, [r7, #0]
 8017d88:	3314      	adds	r3, #20
 8017d8a:	4618      	mov	r0, r3
 8017d8c:	f7ff f870 	bl	8016e70 <ld_word>
 8017d90:	4603      	mov	r3, r0
 8017d92:	041b      	lsls	r3, r3, #16
 8017d94:	68fa      	ldr	r2, [r7, #12]
 8017d96:	4313      	orrs	r3, r2
 8017d98:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8017d9a:	68fb      	ldr	r3, [r7, #12]
}
 8017d9c:	4618      	mov	r0, r3
 8017d9e:	3710      	adds	r7, #16
 8017da0:	46bd      	mov	sp, r7
 8017da2:	bd80      	pop	{r7, pc}

08017da4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8017da4:	b580      	push	{r7, lr}
 8017da6:	b084      	sub	sp, #16
 8017da8:	af00      	add	r7, sp, #0
 8017daa:	60f8      	str	r0, [r7, #12]
 8017dac:	60b9      	str	r1, [r7, #8]
 8017dae:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8017db0:	68bb      	ldr	r3, [r7, #8]
 8017db2:	331a      	adds	r3, #26
 8017db4:	687a      	ldr	r2, [r7, #4]
 8017db6:	b292      	uxth	r2, r2
 8017db8:	4611      	mov	r1, r2
 8017dba:	4618      	mov	r0, r3
 8017dbc:	f7ff f893 	bl	8016ee6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8017dc0:	68fb      	ldr	r3, [r7, #12]
 8017dc2:	781b      	ldrb	r3, [r3, #0]
 8017dc4:	2b03      	cmp	r3, #3
 8017dc6:	d109      	bne.n	8017ddc <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8017dc8:	68bb      	ldr	r3, [r7, #8]
 8017dca:	f103 0214 	add.w	r2, r3, #20
 8017dce:	687b      	ldr	r3, [r7, #4]
 8017dd0:	0c1b      	lsrs	r3, r3, #16
 8017dd2:	b29b      	uxth	r3, r3
 8017dd4:	4619      	mov	r1, r3
 8017dd6:	4610      	mov	r0, r2
 8017dd8:	f7ff f885 	bl	8016ee6 <st_word>
	}
}
 8017ddc:	bf00      	nop
 8017dde:	3710      	adds	r7, #16
 8017de0:	46bd      	mov	sp, r7
 8017de2:	bd80      	pop	{r7, pc}

08017de4 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8017de4:	b580      	push	{r7, lr}
 8017de6:	b086      	sub	sp, #24
 8017de8:	af00      	add	r7, sp, #0
 8017dea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8017dec:	687b      	ldr	r3, [r7, #4]
 8017dee:	681b      	ldr	r3, [r3, #0]
 8017df0:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8017df2:	2100      	movs	r1, #0
 8017df4:	6878      	ldr	r0, [r7, #4]
 8017df6:	f7ff fe2f 	bl	8017a58 <dir_sdi>
 8017dfa:	4603      	mov	r3, r0
 8017dfc:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8017dfe:	7dfb      	ldrb	r3, [r7, #23]
 8017e00:	2b00      	cmp	r3, #0
 8017e02:	d001      	beq.n	8017e08 <dir_find+0x24>
 8017e04:	7dfb      	ldrb	r3, [r7, #23]
 8017e06:	e03e      	b.n	8017e86 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8017e08:	687b      	ldr	r3, [r7, #4]
 8017e0a:	69db      	ldr	r3, [r3, #28]
 8017e0c:	4619      	mov	r1, r3
 8017e0e:	6938      	ldr	r0, [r7, #16]
 8017e10:	f7ff faa2 	bl	8017358 <move_window>
 8017e14:	4603      	mov	r3, r0
 8017e16:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8017e18:	7dfb      	ldrb	r3, [r7, #23]
 8017e1a:	2b00      	cmp	r3, #0
 8017e1c:	d12f      	bne.n	8017e7e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8017e1e:	687b      	ldr	r3, [r7, #4]
 8017e20:	6a1b      	ldr	r3, [r3, #32]
 8017e22:	781b      	ldrb	r3, [r3, #0]
 8017e24:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8017e26:	7bfb      	ldrb	r3, [r7, #15]
 8017e28:	2b00      	cmp	r3, #0
 8017e2a:	d102      	bne.n	8017e32 <dir_find+0x4e>
 8017e2c:	2304      	movs	r3, #4
 8017e2e:	75fb      	strb	r3, [r7, #23]
 8017e30:	e028      	b.n	8017e84 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8017e32:	687b      	ldr	r3, [r7, #4]
 8017e34:	6a1b      	ldr	r3, [r3, #32]
 8017e36:	330b      	adds	r3, #11
 8017e38:	781b      	ldrb	r3, [r3, #0]
 8017e3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8017e3e:	b2da      	uxtb	r2, r3
 8017e40:	687b      	ldr	r3, [r7, #4]
 8017e42:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8017e44:	687b      	ldr	r3, [r7, #4]
 8017e46:	6a1b      	ldr	r3, [r3, #32]
 8017e48:	330b      	adds	r3, #11
 8017e4a:	781b      	ldrb	r3, [r3, #0]
 8017e4c:	f003 0308 	and.w	r3, r3, #8
 8017e50:	2b00      	cmp	r3, #0
 8017e52:	d10a      	bne.n	8017e6a <dir_find+0x86>
 8017e54:	687b      	ldr	r3, [r7, #4]
 8017e56:	6a18      	ldr	r0, [r3, #32]
 8017e58:	687b      	ldr	r3, [r7, #4]
 8017e5a:	3324      	adds	r3, #36	; 0x24
 8017e5c:	220b      	movs	r2, #11
 8017e5e:	4619      	mov	r1, r3
 8017e60:	f7ff f8c4 	bl	8016fec <mem_cmp>
 8017e64:	4603      	mov	r3, r0
 8017e66:	2b00      	cmp	r3, #0
 8017e68:	d00b      	beq.n	8017e82 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8017e6a:	2100      	movs	r1, #0
 8017e6c:	6878      	ldr	r0, [r7, #4]
 8017e6e:	f7ff fe6e 	bl	8017b4e <dir_next>
 8017e72:	4603      	mov	r3, r0
 8017e74:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8017e76:	7dfb      	ldrb	r3, [r7, #23]
 8017e78:	2b00      	cmp	r3, #0
 8017e7a:	d0c5      	beq.n	8017e08 <dir_find+0x24>
 8017e7c:	e002      	b.n	8017e84 <dir_find+0xa0>
		if (res != FR_OK) break;
 8017e7e:	bf00      	nop
 8017e80:	e000      	b.n	8017e84 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8017e82:	bf00      	nop

	return res;
 8017e84:	7dfb      	ldrb	r3, [r7, #23]
}
 8017e86:	4618      	mov	r0, r3
 8017e88:	3718      	adds	r7, #24
 8017e8a:	46bd      	mov	sp, r7
 8017e8c:	bd80      	pop	{r7, pc}

08017e8e <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8017e8e:	b580      	push	{r7, lr}
 8017e90:	b084      	sub	sp, #16
 8017e92:	af00      	add	r7, sp, #0
 8017e94:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8017e96:	687b      	ldr	r3, [r7, #4]
 8017e98:	681b      	ldr	r3, [r3, #0]
 8017e9a:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8017e9c:	2101      	movs	r1, #1
 8017e9e:	6878      	ldr	r0, [r7, #4]
 8017ea0:	f7ff ff1a 	bl	8017cd8 <dir_alloc>
 8017ea4:	4603      	mov	r3, r0
 8017ea6:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8017ea8:	7bfb      	ldrb	r3, [r7, #15]
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	d11c      	bne.n	8017ee8 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8017eae:	687b      	ldr	r3, [r7, #4]
 8017eb0:	69db      	ldr	r3, [r3, #28]
 8017eb2:	4619      	mov	r1, r3
 8017eb4:	68b8      	ldr	r0, [r7, #8]
 8017eb6:	f7ff fa4f 	bl	8017358 <move_window>
 8017eba:	4603      	mov	r3, r0
 8017ebc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8017ebe:	7bfb      	ldrb	r3, [r7, #15]
 8017ec0:	2b00      	cmp	r3, #0
 8017ec2:	d111      	bne.n	8017ee8 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8017ec4:	687b      	ldr	r3, [r7, #4]
 8017ec6:	6a1b      	ldr	r3, [r3, #32]
 8017ec8:	2220      	movs	r2, #32
 8017eca:	2100      	movs	r1, #0
 8017ecc:	4618      	mov	r0, r3
 8017ece:	f7ff f872 	bl	8016fb6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8017ed2:	687b      	ldr	r3, [r7, #4]
 8017ed4:	6a18      	ldr	r0, [r3, #32]
 8017ed6:	687b      	ldr	r3, [r7, #4]
 8017ed8:	3324      	adds	r3, #36	; 0x24
 8017eda:	220b      	movs	r2, #11
 8017edc:	4619      	mov	r1, r3
 8017ede:	f7ff f849 	bl	8016f74 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8017ee2:	68bb      	ldr	r3, [r7, #8]
 8017ee4:	2201      	movs	r2, #1
 8017ee6:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8017ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8017eea:	4618      	mov	r0, r3
 8017eec:	3710      	adds	r7, #16
 8017eee:	46bd      	mov	sp, r7
 8017ef0:	bd80      	pop	{r7, pc}
	...

08017ef4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8017ef4:	b580      	push	{r7, lr}
 8017ef6:	b088      	sub	sp, #32
 8017ef8:	af00      	add	r7, sp, #0
 8017efa:	6078      	str	r0, [r7, #4]
 8017efc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8017efe:	683b      	ldr	r3, [r7, #0]
 8017f00:	681b      	ldr	r3, [r3, #0]
 8017f02:	60fb      	str	r3, [r7, #12]
 8017f04:	687b      	ldr	r3, [r7, #4]
 8017f06:	3324      	adds	r3, #36	; 0x24
 8017f08:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8017f0a:	220b      	movs	r2, #11
 8017f0c:	2120      	movs	r1, #32
 8017f0e:	68b8      	ldr	r0, [r7, #8]
 8017f10:	f7ff f851 	bl	8016fb6 <mem_set>
	si = i = 0; ni = 8;
 8017f14:	2300      	movs	r3, #0
 8017f16:	613b      	str	r3, [r7, #16]
 8017f18:	693b      	ldr	r3, [r7, #16]
 8017f1a:	61fb      	str	r3, [r7, #28]
 8017f1c:	2308      	movs	r3, #8
 8017f1e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8017f20:	69fb      	ldr	r3, [r7, #28]
 8017f22:	1c5a      	adds	r2, r3, #1
 8017f24:	61fa      	str	r2, [r7, #28]
 8017f26:	68fa      	ldr	r2, [r7, #12]
 8017f28:	4413      	add	r3, r2
 8017f2a:	781b      	ldrb	r3, [r3, #0]
 8017f2c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8017f2e:	7efb      	ldrb	r3, [r7, #27]
 8017f30:	2b20      	cmp	r3, #32
 8017f32:	d94e      	bls.n	8017fd2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8017f34:	7efb      	ldrb	r3, [r7, #27]
 8017f36:	2b2f      	cmp	r3, #47	; 0x2f
 8017f38:	d006      	beq.n	8017f48 <create_name+0x54>
 8017f3a:	7efb      	ldrb	r3, [r7, #27]
 8017f3c:	2b5c      	cmp	r3, #92	; 0x5c
 8017f3e:	d110      	bne.n	8017f62 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8017f40:	e002      	b.n	8017f48 <create_name+0x54>
 8017f42:	69fb      	ldr	r3, [r7, #28]
 8017f44:	3301      	adds	r3, #1
 8017f46:	61fb      	str	r3, [r7, #28]
 8017f48:	68fa      	ldr	r2, [r7, #12]
 8017f4a:	69fb      	ldr	r3, [r7, #28]
 8017f4c:	4413      	add	r3, r2
 8017f4e:	781b      	ldrb	r3, [r3, #0]
 8017f50:	2b2f      	cmp	r3, #47	; 0x2f
 8017f52:	d0f6      	beq.n	8017f42 <create_name+0x4e>
 8017f54:	68fa      	ldr	r2, [r7, #12]
 8017f56:	69fb      	ldr	r3, [r7, #28]
 8017f58:	4413      	add	r3, r2
 8017f5a:	781b      	ldrb	r3, [r3, #0]
 8017f5c:	2b5c      	cmp	r3, #92	; 0x5c
 8017f5e:	d0f0      	beq.n	8017f42 <create_name+0x4e>
			break;
 8017f60:	e038      	b.n	8017fd4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8017f62:	7efb      	ldrb	r3, [r7, #27]
 8017f64:	2b2e      	cmp	r3, #46	; 0x2e
 8017f66:	d003      	beq.n	8017f70 <create_name+0x7c>
 8017f68:	693a      	ldr	r2, [r7, #16]
 8017f6a:	697b      	ldr	r3, [r7, #20]
 8017f6c:	429a      	cmp	r2, r3
 8017f6e:	d30c      	bcc.n	8017f8a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8017f70:	697b      	ldr	r3, [r7, #20]
 8017f72:	2b0b      	cmp	r3, #11
 8017f74:	d002      	beq.n	8017f7c <create_name+0x88>
 8017f76:	7efb      	ldrb	r3, [r7, #27]
 8017f78:	2b2e      	cmp	r3, #46	; 0x2e
 8017f7a:	d001      	beq.n	8017f80 <create_name+0x8c>
 8017f7c:	2306      	movs	r3, #6
 8017f7e:	e044      	b.n	801800a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8017f80:	2308      	movs	r3, #8
 8017f82:	613b      	str	r3, [r7, #16]
 8017f84:	230b      	movs	r3, #11
 8017f86:	617b      	str	r3, [r7, #20]
			continue;
 8017f88:	e022      	b.n	8017fd0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8017f8a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8017f8e:	2b00      	cmp	r3, #0
 8017f90:	da04      	bge.n	8017f9c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8017f92:	7efb      	ldrb	r3, [r7, #27]
 8017f94:	3b80      	subs	r3, #128	; 0x80
 8017f96:	4a1f      	ldr	r2, [pc, #124]	; (8018014 <create_name+0x120>)
 8017f98:	5cd3      	ldrb	r3, [r2, r3]
 8017f9a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8017f9c:	7efb      	ldrb	r3, [r7, #27]
 8017f9e:	4619      	mov	r1, r3
 8017fa0:	481d      	ldr	r0, [pc, #116]	; (8018018 <create_name+0x124>)
 8017fa2:	f7ff f84a 	bl	801703a <chk_chr>
 8017fa6:	4603      	mov	r3, r0
 8017fa8:	2b00      	cmp	r3, #0
 8017faa:	d001      	beq.n	8017fb0 <create_name+0xbc>
 8017fac:	2306      	movs	r3, #6
 8017fae:	e02c      	b.n	801800a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8017fb0:	7efb      	ldrb	r3, [r7, #27]
 8017fb2:	2b60      	cmp	r3, #96	; 0x60
 8017fb4:	d905      	bls.n	8017fc2 <create_name+0xce>
 8017fb6:	7efb      	ldrb	r3, [r7, #27]
 8017fb8:	2b7a      	cmp	r3, #122	; 0x7a
 8017fba:	d802      	bhi.n	8017fc2 <create_name+0xce>
 8017fbc:	7efb      	ldrb	r3, [r7, #27]
 8017fbe:	3b20      	subs	r3, #32
 8017fc0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8017fc2:	693b      	ldr	r3, [r7, #16]
 8017fc4:	1c5a      	adds	r2, r3, #1
 8017fc6:	613a      	str	r2, [r7, #16]
 8017fc8:	68ba      	ldr	r2, [r7, #8]
 8017fca:	4413      	add	r3, r2
 8017fcc:	7efa      	ldrb	r2, [r7, #27]
 8017fce:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8017fd0:	e7a6      	b.n	8017f20 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8017fd2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8017fd4:	68fa      	ldr	r2, [r7, #12]
 8017fd6:	69fb      	ldr	r3, [r7, #28]
 8017fd8:	441a      	add	r2, r3
 8017fda:	683b      	ldr	r3, [r7, #0]
 8017fdc:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8017fde:	693b      	ldr	r3, [r7, #16]
 8017fe0:	2b00      	cmp	r3, #0
 8017fe2:	d101      	bne.n	8017fe8 <create_name+0xf4>
 8017fe4:	2306      	movs	r3, #6
 8017fe6:	e010      	b.n	801800a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8017fe8:	68bb      	ldr	r3, [r7, #8]
 8017fea:	781b      	ldrb	r3, [r3, #0]
 8017fec:	2be5      	cmp	r3, #229	; 0xe5
 8017fee:	d102      	bne.n	8017ff6 <create_name+0x102>
 8017ff0:	68bb      	ldr	r3, [r7, #8]
 8017ff2:	2205      	movs	r2, #5
 8017ff4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8017ff6:	7efb      	ldrb	r3, [r7, #27]
 8017ff8:	2b20      	cmp	r3, #32
 8017ffa:	d801      	bhi.n	8018000 <create_name+0x10c>
 8017ffc:	2204      	movs	r2, #4
 8017ffe:	e000      	b.n	8018002 <create_name+0x10e>
 8018000:	2200      	movs	r2, #0
 8018002:	68bb      	ldr	r3, [r7, #8]
 8018004:	330b      	adds	r3, #11
 8018006:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8018008:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 801800a:	4618      	mov	r0, r3
 801800c:	3720      	adds	r7, #32
 801800e:	46bd      	mov	sp, r7
 8018010:	bd80      	pop	{r7, pc}
 8018012:	bf00      	nop
 8018014:	0801d20c 	.word	0x0801d20c
 8018018:	0801cefc 	.word	0x0801cefc

0801801c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 801801c:	b580      	push	{r7, lr}
 801801e:	b086      	sub	sp, #24
 8018020:	af00      	add	r7, sp, #0
 8018022:	6078      	str	r0, [r7, #4]
 8018024:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8018026:	687b      	ldr	r3, [r7, #4]
 8018028:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801802a:	693b      	ldr	r3, [r7, #16]
 801802c:	681b      	ldr	r3, [r3, #0]
 801802e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8018030:	e002      	b.n	8018038 <follow_path+0x1c>
 8018032:	683b      	ldr	r3, [r7, #0]
 8018034:	3301      	adds	r3, #1
 8018036:	603b      	str	r3, [r7, #0]
 8018038:	683b      	ldr	r3, [r7, #0]
 801803a:	781b      	ldrb	r3, [r3, #0]
 801803c:	2b2f      	cmp	r3, #47	; 0x2f
 801803e:	d0f8      	beq.n	8018032 <follow_path+0x16>
 8018040:	683b      	ldr	r3, [r7, #0]
 8018042:	781b      	ldrb	r3, [r3, #0]
 8018044:	2b5c      	cmp	r3, #92	; 0x5c
 8018046:	d0f4      	beq.n	8018032 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8018048:	693b      	ldr	r3, [r7, #16]
 801804a:	2200      	movs	r2, #0
 801804c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801804e:	683b      	ldr	r3, [r7, #0]
 8018050:	781b      	ldrb	r3, [r3, #0]
 8018052:	2b1f      	cmp	r3, #31
 8018054:	d80a      	bhi.n	801806c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8018056:	687b      	ldr	r3, [r7, #4]
 8018058:	2280      	movs	r2, #128	; 0x80
 801805a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801805e:	2100      	movs	r1, #0
 8018060:	6878      	ldr	r0, [r7, #4]
 8018062:	f7ff fcf9 	bl	8017a58 <dir_sdi>
 8018066:	4603      	mov	r3, r0
 8018068:	75fb      	strb	r3, [r7, #23]
 801806a:	e043      	b.n	80180f4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801806c:	463b      	mov	r3, r7
 801806e:	4619      	mov	r1, r3
 8018070:	6878      	ldr	r0, [r7, #4]
 8018072:	f7ff ff3f 	bl	8017ef4 <create_name>
 8018076:	4603      	mov	r3, r0
 8018078:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801807a:	7dfb      	ldrb	r3, [r7, #23]
 801807c:	2b00      	cmp	r3, #0
 801807e:	d134      	bne.n	80180ea <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8018080:	6878      	ldr	r0, [r7, #4]
 8018082:	f7ff feaf 	bl	8017de4 <dir_find>
 8018086:	4603      	mov	r3, r0
 8018088:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801808a:	687b      	ldr	r3, [r7, #4]
 801808c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8018090:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8018092:	7dfb      	ldrb	r3, [r7, #23]
 8018094:	2b00      	cmp	r3, #0
 8018096:	d00a      	beq.n	80180ae <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8018098:	7dfb      	ldrb	r3, [r7, #23]
 801809a:	2b04      	cmp	r3, #4
 801809c:	d127      	bne.n	80180ee <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801809e:	7afb      	ldrb	r3, [r7, #11]
 80180a0:	f003 0304 	and.w	r3, r3, #4
 80180a4:	2b00      	cmp	r3, #0
 80180a6:	d122      	bne.n	80180ee <follow_path+0xd2>
 80180a8:	2305      	movs	r3, #5
 80180aa:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80180ac:	e01f      	b.n	80180ee <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80180ae:	7afb      	ldrb	r3, [r7, #11]
 80180b0:	f003 0304 	and.w	r3, r3, #4
 80180b4:	2b00      	cmp	r3, #0
 80180b6:	d11c      	bne.n	80180f2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80180b8:	693b      	ldr	r3, [r7, #16]
 80180ba:	799b      	ldrb	r3, [r3, #6]
 80180bc:	f003 0310 	and.w	r3, r3, #16
 80180c0:	2b00      	cmp	r3, #0
 80180c2:	d102      	bne.n	80180ca <follow_path+0xae>
				res = FR_NO_PATH; break;
 80180c4:	2305      	movs	r3, #5
 80180c6:	75fb      	strb	r3, [r7, #23]
 80180c8:	e014      	b.n	80180f4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80180ca:	68fb      	ldr	r3, [r7, #12]
 80180cc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80180d0:	687b      	ldr	r3, [r7, #4]
 80180d2:	695b      	ldr	r3, [r3, #20]
 80180d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80180d8:	4413      	add	r3, r2
 80180da:	4619      	mov	r1, r3
 80180dc:	68f8      	ldr	r0, [r7, #12]
 80180de:	f7ff fe42 	bl	8017d66 <ld_clust>
 80180e2:	4602      	mov	r2, r0
 80180e4:	693b      	ldr	r3, [r7, #16]
 80180e6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80180e8:	e7c0      	b.n	801806c <follow_path+0x50>
			if (res != FR_OK) break;
 80180ea:	bf00      	nop
 80180ec:	e002      	b.n	80180f4 <follow_path+0xd8>
				break;
 80180ee:	bf00      	nop
 80180f0:	e000      	b.n	80180f4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80180f2:	bf00      	nop
			}
		}
	}

	return res;
 80180f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80180f6:	4618      	mov	r0, r3
 80180f8:	3718      	adds	r7, #24
 80180fa:	46bd      	mov	sp, r7
 80180fc:	bd80      	pop	{r7, pc}

080180fe <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80180fe:	b480      	push	{r7}
 8018100:	b087      	sub	sp, #28
 8018102:	af00      	add	r7, sp, #0
 8018104:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8018106:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801810a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801810c:	687b      	ldr	r3, [r7, #4]
 801810e:	681b      	ldr	r3, [r3, #0]
 8018110:	2b00      	cmp	r3, #0
 8018112:	d031      	beq.n	8018178 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8018114:	687b      	ldr	r3, [r7, #4]
 8018116:	681b      	ldr	r3, [r3, #0]
 8018118:	617b      	str	r3, [r7, #20]
 801811a:	e002      	b.n	8018122 <get_ldnumber+0x24>
 801811c:	697b      	ldr	r3, [r7, #20]
 801811e:	3301      	adds	r3, #1
 8018120:	617b      	str	r3, [r7, #20]
 8018122:	697b      	ldr	r3, [r7, #20]
 8018124:	781b      	ldrb	r3, [r3, #0]
 8018126:	2b20      	cmp	r3, #32
 8018128:	d903      	bls.n	8018132 <get_ldnumber+0x34>
 801812a:	697b      	ldr	r3, [r7, #20]
 801812c:	781b      	ldrb	r3, [r3, #0]
 801812e:	2b3a      	cmp	r3, #58	; 0x3a
 8018130:	d1f4      	bne.n	801811c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8018132:	697b      	ldr	r3, [r7, #20]
 8018134:	781b      	ldrb	r3, [r3, #0]
 8018136:	2b3a      	cmp	r3, #58	; 0x3a
 8018138:	d11c      	bne.n	8018174 <get_ldnumber+0x76>
			tp = *path;
 801813a:	687b      	ldr	r3, [r7, #4]
 801813c:	681b      	ldr	r3, [r3, #0]
 801813e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8018140:	68fb      	ldr	r3, [r7, #12]
 8018142:	1c5a      	adds	r2, r3, #1
 8018144:	60fa      	str	r2, [r7, #12]
 8018146:	781b      	ldrb	r3, [r3, #0]
 8018148:	3b30      	subs	r3, #48	; 0x30
 801814a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801814c:	68bb      	ldr	r3, [r7, #8]
 801814e:	2b09      	cmp	r3, #9
 8018150:	d80e      	bhi.n	8018170 <get_ldnumber+0x72>
 8018152:	68fa      	ldr	r2, [r7, #12]
 8018154:	697b      	ldr	r3, [r7, #20]
 8018156:	429a      	cmp	r2, r3
 8018158:	d10a      	bne.n	8018170 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801815a:	68bb      	ldr	r3, [r7, #8]
 801815c:	2b00      	cmp	r3, #0
 801815e:	d107      	bne.n	8018170 <get_ldnumber+0x72>
					vol = (int)i;
 8018160:	68bb      	ldr	r3, [r7, #8]
 8018162:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8018164:	697b      	ldr	r3, [r7, #20]
 8018166:	3301      	adds	r3, #1
 8018168:	617b      	str	r3, [r7, #20]
 801816a:	687b      	ldr	r3, [r7, #4]
 801816c:	697a      	ldr	r2, [r7, #20]
 801816e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8018170:	693b      	ldr	r3, [r7, #16]
 8018172:	e002      	b.n	801817a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8018174:	2300      	movs	r3, #0
 8018176:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8018178:	693b      	ldr	r3, [r7, #16]
}
 801817a:	4618      	mov	r0, r3
 801817c:	371c      	adds	r7, #28
 801817e:	46bd      	mov	sp, r7
 8018180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018184:	4770      	bx	lr
	...

08018188 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8018188:	b580      	push	{r7, lr}
 801818a:	b082      	sub	sp, #8
 801818c:	af00      	add	r7, sp, #0
 801818e:	6078      	str	r0, [r7, #4]
 8018190:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8018192:	687b      	ldr	r3, [r7, #4]
 8018194:	2200      	movs	r2, #0
 8018196:	70da      	strb	r2, [r3, #3]
 8018198:	687b      	ldr	r3, [r7, #4]
 801819a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801819e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80181a0:	6839      	ldr	r1, [r7, #0]
 80181a2:	6878      	ldr	r0, [r7, #4]
 80181a4:	f7ff f8d8 	bl	8017358 <move_window>
 80181a8:	4603      	mov	r3, r0
 80181aa:	2b00      	cmp	r3, #0
 80181ac:	d001      	beq.n	80181b2 <check_fs+0x2a>
 80181ae:	2304      	movs	r3, #4
 80181b0:	e038      	b.n	8018224 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80181b2:	687b      	ldr	r3, [r7, #4]
 80181b4:	3330      	adds	r3, #48	; 0x30
 80181b6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80181ba:	4618      	mov	r0, r3
 80181bc:	f7fe fe58 	bl	8016e70 <ld_word>
 80181c0:	4603      	mov	r3, r0
 80181c2:	461a      	mov	r2, r3
 80181c4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80181c8:	429a      	cmp	r2, r3
 80181ca:	d001      	beq.n	80181d0 <check_fs+0x48>
 80181cc:	2303      	movs	r3, #3
 80181ce:	e029      	b.n	8018224 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80181d0:	687b      	ldr	r3, [r7, #4]
 80181d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80181d6:	2be9      	cmp	r3, #233	; 0xe9
 80181d8:	d009      	beq.n	80181ee <check_fs+0x66>
 80181da:	687b      	ldr	r3, [r7, #4]
 80181dc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80181e0:	2beb      	cmp	r3, #235	; 0xeb
 80181e2:	d11e      	bne.n	8018222 <check_fs+0x9a>
 80181e4:	687b      	ldr	r3, [r7, #4]
 80181e6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80181ea:	2b90      	cmp	r3, #144	; 0x90
 80181ec:	d119      	bne.n	8018222 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80181ee:	687b      	ldr	r3, [r7, #4]
 80181f0:	3330      	adds	r3, #48	; 0x30
 80181f2:	3336      	adds	r3, #54	; 0x36
 80181f4:	4618      	mov	r0, r3
 80181f6:	f7fe fe53 	bl	8016ea0 <ld_dword>
 80181fa:	4603      	mov	r3, r0
 80181fc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8018200:	4a0a      	ldr	r2, [pc, #40]	; (801822c <check_fs+0xa4>)
 8018202:	4293      	cmp	r3, r2
 8018204:	d101      	bne.n	801820a <check_fs+0x82>
 8018206:	2300      	movs	r3, #0
 8018208:	e00c      	b.n	8018224 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801820a:	687b      	ldr	r3, [r7, #4]
 801820c:	3330      	adds	r3, #48	; 0x30
 801820e:	3352      	adds	r3, #82	; 0x52
 8018210:	4618      	mov	r0, r3
 8018212:	f7fe fe45 	bl	8016ea0 <ld_dword>
 8018216:	4603      	mov	r3, r0
 8018218:	4a05      	ldr	r2, [pc, #20]	; (8018230 <check_fs+0xa8>)
 801821a:	4293      	cmp	r3, r2
 801821c:	d101      	bne.n	8018222 <check_fs+0x9a>
 801821e:	2300      	movs	r3, #0
 8018220:	e000      	b.n	8018224 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8018222:	2302      	movs	r3, #2
}
 8018224:	4618      	mov	r0, r3
 8018226:	3708      	adds	r7, #8
 8018228:	46bd      	mov	sp, r7
 801822a:	bd80      	pop	{r7, pc}
 801822c:	00544146 	.word	0x00544146
 8018230:	33544146 	.word	0x33544146

08018234 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8018234:	b580      	push	{r7, lr}
 8018236:	b096      	sub	sp, #88	; 0x58
 8018238:	af00      	add	r7, sp, #0
 801823a:	60f8      	str	r0, [r7, #12]
 801823c:	60b9      	str	r1, [r7, #8]
 801823e:	4613      	mov	r3, r2
 8018240:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8018242:	68bb      	ldr	r3, [r7, #8]
 8018244:	2200      	movs	r2, #0
 8018246:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8018248:	68f8      	ldr	r0, [r7, #12]
 801824a:	f7ff ff58 	bl	80180fe <get_ldnumber>
 801824e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8018250:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8018252:	2b00      	cmp	r3, #0
 8018254:	da01      	bge.n	801825a <find_volume+0x26>
 8018256:	230b      	movs	r3, #11
 8018258:	e22d      	b.n	80186b6 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801825a:	4aa1      	ldr	r2, [pc, #644]	; (80184e0 <find_volume+0x2ac>)
 801825c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801825e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018262:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8018264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018266:	2b00      	cmp	r3, #0
 8018268:	d101      	bne.n	801826e <find_volume+0x3a>
 801826a:	230c      	movs	r3, #12
 801826c:	e223      	b.n	80186b6 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801826e:	68bb      	ldr	r3, [r7, #8]
 8018270:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8018272:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8018274:	79fb      	ldrb	r3, [r7, #7]
 8018276:	f023 0301 	bic.w	r3, r3, #1
 801827a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801827c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801827e:	781b      	ldrb	r3, [r3, #0]
 8018280:	2b00      	cmp	r3, #0
 8018282:	d01a      	beq.n	80182ba <find_volume+0x86>
		stat = disk_status(fs->drv);
 8018284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018286:	785b      	ldrb	r3, [r3, #1]
 8018288:	4618      	mov	r0, r3
 801828a:	f7fe fd53 	bl	8016d34 <disk_status>
 801828e:	4603      	mov	r3, r0
 8018290:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8018294:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8018298:	f003 0301 	and.w	r3, r3, #1
 801829c:	2b00      	cmp	r3, #0
 801829e:	d10c      	bne.n	80182ba <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80182a0:	79fb      	ldrb	r3, [r7, #7]
 80182a2:	2b00      	cmp	r3, #0
 80182a4:	d007      	beq.n	80182b6 <find_volume+0x82>
 80182a6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80182aa:	f003 0304 	and.w	r3, r3, #4
 80182ae:	2b00      	cmp	r3, #0
 80182b0:	d001      	beq.n	80182b6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80182b2:	230a      	movs	r3, #10
 80182b4:	e1ff      	b.n	80186b6 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 80182b6:	2300      	movs	r3, #0
 80182b8:	e1fd      	b.n	80186b6 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80182ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80182bc:	2200      	movs	r2, #0
 80182be:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80182c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80182c2:	b2da      	uxtb	r2, r3
 80182c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80182c6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80182c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80182ca:	785b      	ldrb	r3, [r3, #1]
 80182cc:	4618      	mov	r0, r3
 80182ce:	f7fe fd4b 	bl	8016d68 <disk_initialize>
 80182d2:	4603      	mov	r3, r0
 80182d4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80182d8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80182dc:	f003 0301 	and.w	r3, r3, #1
 80182e0:	2b00      	cmp	r3, #0
 80182e2:	d001      	beq.n	80182e8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80182e4:	2303      	movs	r3, #3
 80182e6:	e1e6      	b.n	80186b6 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80182e8:	79fb      	ldrb	r3, [r7, #7]
 80182ea:	2b00      	cmp	r3, #0
 80182ec:	d007      	beq.n	80182fe <find_volume+0xca>
 80182ee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80182f2:	f003 0304 	and.w	r3, r3, #4
 80182f6:	2b00      	cmp	r3, #0
 80182f8:	d001      	beq.n	80182fe <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80182fa:	230a      	movs	r3, #10
 80182fc:	e1db      	b.n	80186b6 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80182fe:	2300      	movs	r3, #0
 8018300:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8018302:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8018304:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8018306:	f7ff ff3f 	bl	8018188 <check_fs>
 801830a:	4603      	mov	r3, r0
 801830c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8018310:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8018314:	2b02      	cmp	r3, #2
 8018316:	d149      	bne.n	80183ac <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8018318:	2300      	movs	r3, #0
 801831a:	643b      	str	r3, [r7, #64]	; 0x40
 801831c:	e01e      	b.n	801835c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801831e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018320:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8018324:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8018326:	011b      	lsls	r3, r3, #4
 8018328:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 801832c:	4413      	add	r3, r2
 801832e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8018330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018332:	3304      	adds	r3, #4
 8018334:	781b      	ldrb	r3, [r3, #0]
 8018336:	2b00      	cmp	r3, #0
 8018338:	d006      	beq.n	8018348 <find_volume+0x114>
 801833a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801833c:	3308      	adds	r3, #8
 801833e:	4618      	mov	r0, r3
 8018340:	f7fe fdae 	bl	8016ea0 <ld_dword>
 8018344:	4602      	mov	r2, r0
 8018346:	e000      	b.n	801834a <find_volume+0x116>
 8018348:	2200      	movs	r2, #0
 801834a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801834c:	009b      	lsls	r3, r3, #2
 801834e:	3358      	adds	r3, #88	; 0x58
 8018350:	443b      	add	r3, r7
 8018352:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8018356:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8018358:	3301      	adds	r3, #1
 801835a:	643b      	str	r3, [r7, #64]	; 0x40
 801835c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801835e:	2b03      	cmp	r3, #3
 8018360:	d9dd      	bls.n	801831e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8018362:	2300      	movs	r3, #0
 8018364:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8018366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8018368:	2b00      	cmp	r3, #0
 801836a:	d002      	beq.n	8018372 <find_volume+0x13e>
 801836c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801836e:	3b01      	subs	r3, #1
 8018370:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8018372:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8018374:	009b      	lsls	r3, r3, #2
 8018376:	3358      	adds	r3, #88	; 0x58
 8018378:	443b      	add	r3, r7
 801837a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801837e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8018380:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018382:	2b00      	cmp	r3, #0
 8018384:	d005      	beq.n	8018392 <find_volume+0x15e>
 8018386:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8018388:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801838a:	f7ff fefd 	bl	8018188 <check_fs>
 801838e:	4603      	mov	r3, r0
 8018390:	e000      	b.n	8018394 <find_volume+0x160>
 8018392:	2303      	movs	r3, #3
 8018394:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8018398:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801839c:	2b01      	cmp	r3, #1
 801839e:	d905      	bls.n	80183ac <find_volume+0x178>
 80183a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80183a2:	3301      	adds	r3, #1
 80183a4:	643b      	str	r3, [r7, #64]	; 0x40
 80183a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80183a8:	2b03      	cmp	r3, #3
 80183aa:	d9e2      	bls.n	8018372 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80183ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80183b0:	2b04      	cmp	r3, #4
 80183b2:	d101      	bne.n	80183b8 <find_volume+0x184>
 80183b4:	2301      	movs	r3, #1
 80183b6:	e17e      	b.n	80186b6 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80183b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80183bc:	2b01      	cmp	r3, #1
 80183be:	d901      	bls.n	80183c4 <find_volume+0x190>
 80183c0:	230d      	movs	r3, #13
 80183c2:	e178      	b.n	80186b6 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80183c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80183c6:	3330      	adds	r3, #48	; 0x30
 80183c8:	330b      	adds	r3, #11
 80183ca:	4618      	mov	r0, r3
 80183cc:	f7fe fd50 	bl	8016e70 <ld_word>
 80183d0:	4603      	mov	r3, r0
 80183d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80183d6:	d001      	beq.n	80183dc <find_volume+0x1a8>
 80183d8:	230d      	movs	r3, #13
 80183da:	e16c      	b.n	80186b6 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80183dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80183de:	3330      	adds	r3, #48	; 0x30
 80183e0:	3316      	adds	r3, #22
 80183e2:	4618      	mov	r0, r3
 80183e4:	f7fe fd44 	bl	8016e70 <ld_word>
 80183e8:	4603      	mov	r3, r0
 80183ea:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80183ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80183ee:	2b00      	cmp	r3, #0
 80183f0:	d106      	bne.n	8018400 <find_volume+0x1cc>
 80183f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80183f4:	3330      	adds	r3, #48	; 0x30
 80183f6:	3324      	adds	r3, #36	; 0x24
 80183f8:	4618      	mov	r0, r3
 80183fa:	f7fe fd51 	bl	8016ea0 <ld_dword>
 80183fe:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8018400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018402:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8018404:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8018406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018408:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 801840c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801840e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8018410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018412:	789b      	ldrb	r3, [r3, #2]
 8018414:	2b01      	cmp	r3, #1
 8018416:	d005      	beq.n	8018424 <find_volume+0x1f0>
 8018418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801841a:	789b      	ldrb	r3, [r3, #2]
 801841c:	2b02      	cmp	r3, #2
 801841e:	d001      	beq.n	8018424 <find_volume+0x1f0>
 8018420:	230d      	movs	r3, #13
 8018422:	e148      	b.n	80186b6 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8018424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018426:	789b      	ldrb	r3, [r3, #2]
 8018428:	461a      	mov	r2, r3
 801842a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801842c:	fb02 f303 	mul.w	r3, r2, r3
 8018430:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8018432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018434:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8018438:	b29a      	uxth	r2, r3
 801843a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801843c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801843e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018440:	895b      	ldrh	r3, [r3, #10]
 8018442:	2b00      	cmp	r3, #0
 8018444:	d008      	beq.n	8018458 <find_volume+0x224>
 8018446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018448:	895b      	ldrh	r3, [r3, #10]
 801844a:	461a      	mov	r2, r3
 801844c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801844e:	895b      	ldrh	r3, [r3, #10]
 8018450:	3b01      	subs	r3, #1
 8018452:	4013      	ands	r3, r2
 8018454:	2b00      	cmp	r3, #0
 8018456:	d001      	beq.n	801845c <find_volume+0x228>
 8018458:	230d      	movs	r3, #13
 801845a:	e12c      	b.n	80186b6 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801845c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801845e:	3330      	adds	r3, #48	; 0x30
 8018460:	3311      	adds	r3, #17
 8018462:	4618      	mov	r0, r3
 8018464:	f7fe fd04 	bl	8016e70 <ld_word>
 8018468:	4603      	mov	r3, r0
 801846a:	461a      	mov	r2, r3
 801846c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801846e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8018470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018472:	891b      	ldrh	r3, [r3, #8]
 8018474:	f003 030f 	and.w	r3, r3, #15
 8018478:	b29b      	uxth	r3, r3
 801847a:	2b00      	cmp	r3, #0
 801847c:	d001      	beq.n	8018482 <find_volume+0x24e>
 801847e:	230d      	movs	r3, #13
 8018480:	e119      	b.n	80186b6 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8018482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018484:	3330      	adds	r3, #48	; 0x30
 8018486:	3313      	adds	r3, #19
 8018488:	4618      	mov	r0, r3
 801848a:	f7fe fcf1 	bl	8016e70 <ld_word>
 801848e:	4603      	mov	r3, r0
 8018490:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8018492:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8018494:	2b00      	cmp	r3, #0
 8018496:	d106      	bne.n	80184a6 <find_volume+0x272>
 8018498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801849a:	3330      	adds	r3, #48	; 0x30
 801849c:	3320      	adds	r3, #32
 801849e:	4618      	mov	r0, r3
 80184a0:	f7fe fcfe 	bl	8016ea0 <ld_dword>
 80184a4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80184a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80184a8:	3330      	adds	r3, #48	; 0x30
 80184aa:	330e      	adds	r3, #14
 80184ac:	4618      	mov	r0, r3
 80184ae:	f7fe fcdf 	bl	8016e70 <ld_word>
 80184b2:	4603      	mov	r3, r0
 80184b4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80184b6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80184b8:	2b00      	cmp	r3, #0
 80184ba:	d101      	bne.n	80184c0 <find_volume+0x28c>
 80184bc:	230d      	movs	r3, #13
 80184be:	e0fa      	b.n	80186b6 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80184c0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80184c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80184c4:	4413      	add	r3, r2
 80184c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80184c8:	8912      	ldrh	r2, [r2, #8]
 80184ca:	0912      	lsrs	r2, r2, #4
 80184cc:	b292      	uxth	r2, r2
 80184ce:	4413      	add	r3, r2
 80184d0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80184d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80184d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80184d6:	429a      	cmp	r2, r3
 80184d8:	d204      	bcs.n	80184e4 <find_volume+0x2b0>
 80184da:	230d      	movs	r3, #13
 80184dc:	e0eb      	b.n	80186b6 <find_volume+0x482>
 80184de:	bf00      	nop
 80184e0:	2000137c 	.word	0x2000137c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80184e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80184e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80184e8:	1ad3      	subs	r3, r2, r3
 80184ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80184ec:	8952      	ldrh	r2, [r2, #10]
 80184ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80184f2:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80184f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80184f6:	2b00      	cmp	r3, #0
 80184f8:	d101      	bne.n	80184fe <find_volume+0x2ca>
 80184fa:	230d      	movs	r3, #13
 80184fc:	e0db      	b.n	80186b6 <find_volume+0x482>
		fmt = FS_FAT32;
 80184fe:	2303      	movs	r3, #3
 8018500:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8018504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018506:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 801850a:	4293      	cmp	r3, r2
 801850c:	d802      	bhi.n	8018514 <find_volume+0x2e0>
 801850e:	2302      	movs	r3, #2
 8018510:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8018514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018516:	f640 72f5 	movw	r2, #4085	; 0xff5
 801851a:	4293      	cmp	r3, r2
 801851c:	d802      	bhi.n	8018524 <find_volume+0x2f0>
 801851e:	2301      	movs	r3, #1
 8018520:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8018524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018526:	1c9a      	adds	r2, r3, #2
 8018528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801852a:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 801852c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801852e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8018530:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8018532:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8018534:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018536:	441a      	add	r2, r3
 8018538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801853a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 801853c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801853e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018540:	441a      	add	r2, r3
 8018542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018544:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8018546:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801854a:	2b03      	cmp	r3, #3
 801854c:	d11e      	bne.n	801858c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801854e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018550:	3330      	adds	r3, #48	; 0x30
 8018552:	332a      	adds	r3, #42	; 0x2a
 8018554:	4618      	mov	r0, r3
 8018556:	f7fe fc8b 	bl	8016e70 <ld_word>
 801855a:	4603      	mov	r3, r0
 801855c:	2b00      	cmp	r3, #0
 801855e:	d001      	beq.n	8018564 <find_volume+0x330>
 8018560:	230d      	movs	r3, #13
 8018562:	e0a8      	b.n	80186b6 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8018564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018566:	891b      	ldrh	r3, [r3, #8]
 8018568:	2b00      	cmp	r3, #0
 801856a:	d001      	beq.n	8018570 <find_volume+0x33c>
 801856c:	230d      	movs	r3, #13
 801856e:	e0a2      	b.n	80186b6 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8018570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018572:	3330      	adds	r3, #48	; 0x30
 8018574:	332c      	adds	r3, #44	; 0x2c
 8018576:	4618      	mov	r0, r3
 8018578:	f7fe fc92 	bl	8016ea0 <ld_dword>
 801857c:	4602      	mov	r2, r0
 801857e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018580:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8018582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018584:	695b      	ldr	r3, [r3, #20]
 8018586:	009b      	lsls	r3, r3, #2
 8018588:	647b      	str	r3, [r7, #68]	; 0x44
 801858a:	e01f      	b.n	80185cc <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801858c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801858e:	891b      	ldrh	r3, [r3, #8]
 8018590:	2b00      	cmp	r3, #0
 8018592:	d101      	bne.n	8018598 <find_volume+0x364>
 8018594:	230d      	movs	r3, #13
 8018596:	e08e      	b.n	80186b6 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8018598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801859a:	6a1a      	ldr	r2, [r3, #32]
 801859c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801859e:	441a      	add	r2, r3
 80185a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80185a2:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80185a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80185a8:	2b02      	cmp	r3, #2
 80185aa:	d103      	bne.n	80185b4 <find_volume+0x380>
 80185ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80185ae:	695b      	ldr	r3, [r3, #20]
 80185b0:	005b      	lsls	r3, r3, #1
 80185b2:	e00a      	b.n	80185ca <find_volume+0x396>
 80185b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80185b6:	695a      	ldr	r2, [r3, #20]
 80185b8:	4613      	mov	r3, r2
 80185ba:	005b      	lsls	r3, r3, #1
 80185bc:	4413      	add	r3, r2
 80185be:	085a      	lsrs	r2, r3, #1
 80185c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80185c2:	695b      	ldr	r3, [r3, #20]
 80185c4:	f003 0301 	and.w	r3, r3, #1
 80185c8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80185ca:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80185cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80185ce:	699a      	ldr	r2, [r3, #24]
 80185d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80185d2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80185d6:	0a5b      	lsrs	r3, r3, #9
 80185d8:	429a      	cmp	r2, r3
 80185da:	d201      	bcs.n	80185e0 <find_volume+0x3ac>
 80185dc:	230d      	movs	r3, #13
 80185de:	e06a      	b.n	80186b6 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80185e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80185e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80185e6:	611a      	str	r2, [r3, #16]
 80185e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80185ea:	691a      	ldr	r2, [r3, #16]
 80185ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80185ee:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80185f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80185f2:	2280      	movs	r2, #128	; 0x80
 80185f4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80185f6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80185fa:	2b03      	cmp	r3, #3
 80185fc:	d149      	bne.n	8018692 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80185fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018600:	3330      	adds	r3, #48	; 0x30
 8018602:	3330      	adds	r3, #48	; 0x30
 8018604:	4618      	mov	r0, r3
 8018606:	f7fe fc33 	bl	8016e70 <ld_word>
 801860a:	4603      	mov	r3, r0
 801860c:	2b01      	cmp	r3, #1
 801860e:	d140      	bne.n	8018692 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8018610:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018612:	3301      	adds	r3, #1
 8018614:	4619      	mov	r1, r3
 8018616:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8018618:	f7fe fe9e 	bl	8017358 <move_window>
 801861c:	4603      	mov	r3, r0
 801861e:	2b00      	cmp	r3, #0
 8018620:	d137      	bne.n	8018692 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8018622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018624:	2200      	movs	r2, #0
 8018626:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8018628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801862a:	3330      	adds	r3, #48	; 0x30
 801862c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8018630:	4618      	mov	r0, r3
 8018632:	f7fe fc1d 	bl	8016e70 <ld_word>
 8018636:	4603      	mov	r3, r0
 8018638:	461a      	mov	r2, r3
 801863a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801863e:	429a      	cmp	r2, r3
 8018640:	d127      	bne.n	8018692 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8018642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018644:	3330      	adds	r3, #48	; 0x30
 8018646:	4618      	mov	r0, r3
 8018648:	f7fe fc2a 	bl	8016ea0 <ld_dword>
 801864c:	4603      	mov	r3, r0
 801864e:	4a1c      	ldr	r2, [pc, #112]	; (80186c0 <find_volume+0x48c>)
 8018650:	4293      	cmp	r3, r2
 8018652:	d11e      	bne.n	8018692 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8018654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018656:	3330      	adds	r3, #48	; 0x30
 8018658:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801865c:	4618      	mov	r0, r3
 801865e:	f7fe fc1f 	bl	8016ea0 <ld_dword>
 8018662:	4603      	mov	r3, r0
 8018664:	4a17      	ldr	r2, [pc, #92]	; (80186c4 <find_volume+0x490>)
 8018666:	4293      	cmp	r3, r2
 8018668:	d113      	bne.n	8018692 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801866a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801866c:	3330      	adds	r3, #48	; 0x30
 801866e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8018672:	4618      	mov	r0, r3
 8018674:	f7fe fc14 	bl	8016ea0 <ld_dword>
 8018678:	4602      	mov	r2, r0
 801867a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801867c:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801867e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018680:	3330      	adds	r3, #48	; 0x30
 8018682:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8018686:	4618      	mov	r0, r3
 8018688:	f7fe fc0a 	bl	8016ea0 <ld_dword>
 801868c:	4602      	mov	r2, r0
 801868e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018690:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8018692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018694:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8018698:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801869a:	4b0b      	ldr	r3, [pc, #44]	; (80186c8 <find_volume+0x494>)
 801869c:	881b      	ldrh	r3, [r3, #0]
 801869e:	3301      	adds	r3, #1
 80186a0:	b29a      	uxth	r2, r3
 80186a2:	4b09      	ldr	r3, [pc, #36]	; (80186c8 <find_volume+0x494>)
 80186a4:	801a      	strh	r2, [r3, #0]
 80186a6:	4b08      	ldr	r3, [pc, #32]	; (80186c8 <find_volume+0x494>)
 80186a8:	881a      	ldrh	r2, [r3, #0]
 80186aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80186ac:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80186ae:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80186b0:	f7fe fdea 	bl	8017288 <clear_lock>
#endif
	return FR_OK;
 80186b4:	2300      	movs	r3, #0
}
 80186b6:	4618      	mov	r0, r3
 80186b8:	3758      	adds	r7, #88	; 0x58
 80186ba:	46bd      	mov	sp, r7
 80186bc:	bd80      	pop	{r7, pc}
 80186be:	bf00      	nop
 80186c0:	41615252 	.word	0x41615252
 80186c4:	61417272 	.word	0x61417272
 80186c8:	20001380 	.word	0x20001380

080186cc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80186cc:	b580      	push	{r7, lr}
 80186ce:	b084      	sub	sp, #16
 80186d0:	af00      	add	r7, sp, #0
 80186d2:	6078      	str	r0, [r7, #4]
 80186d4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80186d6:	2309      	movs	r3, #9
 80186d8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80186da:	687b      	ldr	r3, [r7, #4]
 80186dc:	2b00      	cmp	r3, #0
 80186de:	d01c      	beq.n	801871a <validate+0x4e>
 80186e0:	687b      	ldr	r3, [r7, #4]
 80186e2:	681b      	ldr	r3, [r3, #0]
 80186e4:	2b00      	cmp	r3, #0
 80186e6:	d018      	beq.n	801871a <validate+0x4e>
 80186e8:	687b      	ldr	r3, [r7, #4]
 80186ea:	681b      	ldr	r3, [r3, #0]
 80186ec:	781b      	ldrb	r3, [r3, #0]
 80186ee:	2b00      	cmp	r3, #0
 80186f0:	d013      	beq.n	801871a <validate+0x4e>
 80186f2:	687b      	ldr	r3, [r7, #4]
 80186f4:	889a      	ldrh	r2, [r3, #4]
 80186f6:	687b      	ldr	r3, [r7, #4]
 80186f8:	681b      	ldr	r3, [r3, #0]
 80186fa:	88db      	ldrh	r3, [r3, #6]
 80186fc:	429a      	cmp	r2, r3
 80186fe:	d10c      	bne.n	801871a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8018700:	687b      	ldr	r3, [r7, #4]
 8018702:	681b      	ldr	r3, [r3, #0]
 8018704:	785b      	ldrb	r3, [r3, #1]
 8018706:	4618      	mov	r0, r3
 8018708:	f7fe fb14 	bl	8016d34 <disk_status>
 801870c:	4603      	mov	r3, r0
 801870e:	f003 0301 	and.w	r3, r3, #1
 8018712:	2b00      	cmp	r3, #0
 8018714:	d101      	bne.n	801871a <validate+0x4e>
			res = FR_OK;
 8018716:	2300      	movs	r3, #0
 8018718:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801871a:	7bfb      	ldrb	r3, [r7, #15]
 801871c:	2b00      	cmp	r3, #0
 801871e:	d102      	bne.n	8018726 <validate+0x5a>
 8018720:	687b      	ldr	r3, [r7, #4]
 8018722:	681b      	ldr	r3, [r3, #0]
 8018724:	e000      	b.n	8018728 <validate+0x5c>
 8018726:	2300      	movs	r3, #0
 8018728:	683a      	ldr	r2, [r7, #0]
 801872a:	6013      	str	r3, [r2, #0]
	return res;
 801872c:	7bfb      	ldrb	r3, [r7, #15]
}
 801872e:	4618      	mov	r0, r3
 8018730:	3710      	adds	r7, #16
 8018732:	46bd      	mov	sp, r7
 8018734:	bd80      	pop	{r7, pc}
	...

08018738 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8018738:	b580      	push	{r7, lr}
 801873a:	b088      	sub	sp, #32
 801873c:	af00      	add	r7, sp, #0
 801873e:	60f8      	str	r0, [r7, #12]
 8018740:	60b9      	str	r1, [r7, #8]
 8018742:	4613      	mov	r3, r2
 8018744:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8018746:	68bb      	ldr	r3, [r7, #8]
 8018748:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801874a:	f107 0310 	add.w	r3, r7, #16
 801874e:	4618      	mov	r0, r3
 8018750:	f7ff fcd5 	bl	80180fe <get_ldnumber>
 8018754:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8018756:	69fb      	ldr	r3, [r7, #28]
 8018758:	2b00      	cmp	r3, #0
 801875a:	da01      	bge.n	8018760 <f_mount+0x28>
 801875c:	230b      	movs	r3, #11
 801875e:	e02b      	b.n	80187b8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8018760:	4a17      	ldr	r2, [pc, #92]	; (80187c0 <f_mount+0x88>)
 8018762:	69fb      	ldr	r3, [r7, #28]
 8018764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018768:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801876a:	69bb      	ldr	r3, [r7, #24]
 801876c:	2b00      	cmp	r3, #0
 801876e:	d005      	beq.n	801877c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8018770:	69b8      	ldr	r0, [r7, #24]
 8018772:	f7fe fd89 	bl	8017288 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8018776:	69bb      	ldr	r3, [r7, #24]
 8018778:	2200      	movs	r2, #0
 801877a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 801877c:	68fb      	ldr	r3, [r7, #12]
 801877e:	2b00      	cmp	r3, #0
 8018780:	d002      	beq.n	8018788 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8018782:	68fb      	ldr	r3, [r7, #12]
 8018784:	2200      	movs	r2, #0
 8018786:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8018788:	68fa      	ldr	r2, [r7, #12]
 801878a:	490d      	ldr	r1, [pc, #52]	; (80187c0 <f_mount+0x88>)
 801878c:	69fb      	ldr	r3, [r7, #28]
 801878e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8018792:	68fb      	ldr	r3, [r7, #12]
 8018794:	2b00      	cmp	r3, #0
 8018796:	d002      	beq.n	801879e <f_mount+0x66>
 8018798:	79fb      	ldrb	r3, [r7, #7]
 801879a:	2b01      	cmp	r3, #1
 801879c:	d001      	beq.n	80187a2 <f_mount+0x6a>
 801879e:	2300      	movs	r3, #0
 80187a0:	e00a      	b.n	80187b8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80187a2:	f107 010c 	add.w	r1, r7, #12
 80187a6:	f107 0308 	add.w	r3, r7, #8
 80187aa:	2200      	movs	r2, #0
 80187ac:	4618      	mov	r0, r3
 80187ae:	f7ff fd41 	bl	8018234 <find_volume>
 80187b2:	4603      	mov	r3, r0
 80187b4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80187b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80187b8:	4618      	mov	r0, r3
 80187ba:	3720      	adds	r7, #32
 80187bc:	46bd      	mov	sp, r7
 80187be:	bd80      	pop	{r7, pc}
 80187c0:	2000137c 	.word	0x2000137c

080187c4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80187c4:	b580      	push	{r7, lr}
 80187c6:	b09a      	sub	sp, #104	; 0x68
 80187c8:	af00      	add	r7, sp, #0
 80187ca:	60f8      	str	r0, [r7, #12]
 80187cc:	60b9      	str	r1, [r7, #8]
 80187ce:	4613      	mov	r3, r2
 80187d0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80187d2:	68fb      	ldr	r3, [r7, #12]
 80187d4:	2b00      	cmp	r3, #0
 80187d6:	d101      	bne.n	80187dc <f_open+0x18>
 80187d8:	2309      	movs	r3, #9
 80187da:	e1ad      	b.n	8018b38 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80187dc:	79fb      	ldrb	r3, [r7, #7]
 80187de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80187e2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80187e4:	79fa      	ldrb	r2, [r7, #7]
 80187e6:	f107 0114 	add.w	r1, r7, #20
 80187ea:	f107 0308 	add.w	r3, r7, #8
 80187ee:	4618      	mov	r0, r3
 80187f0:	f7ff fd20 	bl	8018234 <find_volume>
 80187f4:	4603      	mov	r3, r0
 80187f6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 80187fa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80187fe:	2b00      	cmp	r3, #0
 8018800:	f040 8191 	bne.w	8018b26 <f_open+0x362>
		dj.obj.fs = fs;
 8018804:	697b      	ldr	r3, [r7, #20]
 8018806:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8018808:	68ba      	ldr	r2, [r7, #8]
 801880a:	f107 0318 	add.w	r3, r7, #24
 801880e:	4611      	mov	r1, r2
 8018810:	4618      	mov	r0, r3
 8018812:	f7ff fc03 	bl	801801c <follow_path>
 8018816:	4603      	mov	r3, r0
 8018818:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 801881c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8018820:	2b00      	cmp	r3, #0
 8018822:	d11a      	bne.n	801885a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8018824:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8018828:	b25b      	sxtb	r3, r3
 801882a:	2b00      	cmp	r3, #0
 801882c:	da03      	bge.n	8018836 <f_open+0x72>
				res = FR_INVALID_NAME;
 801882e:	2306      	movs	r3, #6
 8018830:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8018834:	e011      	b.n	801885a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8018836:	79fb      	ldrb	r3, [r7, #7]
 8018838:	f023 0301 	bic.w	r3, r3, #1
 801883c:	2b00      	cmp	r3, #0
 801883e:	bf14      	ite	ne
 8018840:	2301      	movne	r3, #1
 8018842:	2300      	moveq	r3, #0
 8018844:	b2db      	uxtb	r3, r3
 8018846:	461a      	mov	r2, r3
 8018848:	f107 0318 	add.w	r3, r7, #24
 801884c:	4611      	mov	r1, r2
 801884e:	4618      	mov	r0, r3
 8018850:	f7fe fc0e 	bl	8017070 <chk_lock>
 8018854:	4603      	mov	r3, r0
 8018856:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801885a:	79fb      	ldrb	r3, [r7, #7]
 801885c:	f003 031c 	and.w	r3, r3, #28
 8018860:	2b00      	cmp	r3, #0
 8018862:	d07f      	beq.n	8018964 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8018864:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8018868:	2b00      	cmp	r3, #0
 801886a:	d017      	beq.n	801889c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801886c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8018870:	2b04      	cmp	r3, #4
 8018872:	d10e      	bne.n	8018892 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8018874:	f7fe fc58 	bl	8017128 <enq_lock>
 8018878:	4603      	mov	r3, r0
 801887a:	2b00      	cmp	r3, #0
 801887c:	d006      	beq.n	801888c <f_open+0xc8>
 801887e:	f107 0318 	add.w	r3, r7, #24
 8018882:	4618      	mov	r0, r3
 8018884:	f7ff fb03 	bl	8017e8e <dir_register>
 8018888:	4603      	mov	r3, r0
 801888a:	e000      	b.n	801888e <f_open+0xca>
 801888c:	2312      	movs	r3, #18
 801888e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8018892:	79fb      	ldrb	r3, [r7, #7]
 8018894:	f043 0308 	orr.w	r3, r3, #8
 8018898:	71fb      	strb	r3, [r7, #7]
 801889a:	e010      	b.n	80188be <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801889c:	7fbb      	ldrb	r3, [r7, #30]
 801889e:	f003 0311 	and.w	r3, r3, #17
 80188a2:	2b00      	cmp	r3, #0
 80188a4:	d003      	beq.n	80188ae <f_open+0xea>
					res = FR_DENIED;
 80188a6:	2307      	movs	r3, #7
 80188a8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80188ac:	e007      	b.n	80188be <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80188ae:	79fb      	ldrb	r3, [r7, #7]
 80188b0:	f003 0304 	and.w	r3, r3, #4
 80188b4:	2b00      	cmp	r3, #0
 80188b6:	d002      	beq.n	80188be <f_open+0xfa>
 80188b8:	2308      	movs	r3, #8
 80188ba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80188be:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80188c2:	2b00      	cmp	r3, #0
 80188c4:	d168      	bne.n	8018998 <f_open+0x1d4>
 80188c6:	79fb      	ldrb	r3, [r7, #7]
 80188c8:	f003 0308 	and.w	r3, r3, #8
 80188cc:	2b00      	cmp	r3, #0
 80188ce:	d063      	beq.n	8018998 <f_open+0x1d4>
				dw = GET_FATTIME();
 80188d0:	f7fc f82c 	bl	801492c <get_fattime>
 80188d4:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80188d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80188d8:	330e      	adds	r3, #14
 80188da:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80188dc:	4618      	mov	r0, r3
 80188de:	f7fe fb1d 	bl	8016f1c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80188e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80188e4:	3316      	adds	r3, #22
 80188e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80188e8:	4618      	mov	r0, r3
 80188ea:	f7fe fb17 	bl	8016f1c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80188ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80188f0:	330b      	adds	r3, #11
 80188f2:	2220      	movs	r2, #32
 80188f4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80188f6:	697b      	ldr	r3, [r7, #20]
 80188f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80188fa:	4611      	mov	r1, r2
 80188fc:	4618      	mov	r0, r3
 80188fe:	f7ff fa32 	bl	8017d66 <ld_clust>
 8018902:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8018904:	697b      	ldr	r3, [r7, #20]
 8018906:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8018908:	2200      	movs	r2, #0
 801890a:	4618      	mov	r0, r3
 801890c:	f7ff fa4a 	bl	8017da4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8018910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018912:	331c      	adds	r3, #28
 8018914:	2100      	movs	r1, #0
 8018916:	4618      	mov	r0, r3
 8018918:	f7fe fb00 	bl	8016f1c <st_dword>
					fs->wflag = 1;
 801891c:	697b      	ldr	r3, [r7, #20]
 801891e:	2201      	movs	r2, #1
 8018920:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8018922:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8018924:	2b00      	cmp	r3, #0
 8018926:	d037      	beq.n	8018998 <f_open+0x1d4>
						dw = fs->winsect;
 8018928:	697b      	ldr	r3, [r7, #20]
 801892a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801892c:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 801892e:	f107 0318 	add.w	r3, r7, #24
 8018932:	2200      	movs	r2, #0
 8018934:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8018936:	4618      	mov	r0, r3
 8018938:	f7fe ff5d 	bl	80177f6 <remove_chain>
 801893c:	4603      	mov	r3, r0
 801893e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8018942:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8018946:	2b00      	cmp	r3, #0
 8018948:	d126      	bne.n	8018998 <f_open+0x1d4>
							res = move_window(fs, dw);
 801894a:	697b      	ldr	r3, [r7, #20]
 801894c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801894e:	4618      	mov	r0, r3
 8018950:	f7fe fd02 	bl	8017358 <move_window>
 8018954:	4603      	mov	r3, r0
 8018956:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801895a:	697b      	ldr	r3, [r7, #20]
 801895c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801895e:	3a01      	subs	r2, #1
 8018960:	60da      	str	r2, [r3, #12]
 8018962:	e019      	b.n	8018998 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8018964:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8018968:	2b00      	cmp	r3, #0
 801896a:	d115      	bne.n	8018998 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801896c:	7fbb      	ldrb	r3, [r7, #30]
 801896e:	f003 0310 	and.w	r3, r3, #16
 8018972:	2b00      	cmp	r3, #0
 8018974:	d003      	beq.n	801897e <f_open+0x1ba>
					res = FR_NO_FILE;
 8018976:	2304      	movs	r3, #4
 8018978:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801897c:	e00c      	b.n	8018998 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801897e:	79fb      	ldrb	r3, [r7, #7]
 8018980:	f003 0302 	and.w	r3, r3, #2
 8018984:	2b00      	cmp	r3, #0
 8018986:	d007      	beq.n	8018998 <f_open+0x1d4>
 8018988:	7fbb      	ldrb	r3, [r7, #30]
 801898a:	f003 0301 	and.w	r3, r3, #1
 801898e:	2b00      	cmp	r3, #0
 8018990:	d002      	beq.n	8018998 <f_open+0x1d4>
						res = FR_DENIED;
 8018992:	2307      	movs	r3, #7
 8018994:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8018998:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801899c:	2b00      	cmp	r3, #0
 801899e:	d128      	bne.n	80189f2 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80189a0:	79fb      	ldrb	r3, [r7, #7]
 80189a2:	f003 0308 	and.w	r3, r3, #8
 80189a6:	2b00      	cmp	r3, #0
 80189a8:	d003      	beq.n	80189b2 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80189aa:	79fb      	ldrb	r3, [r7, #7]
 80189ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80189b0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80189b2:	697b      	ldr	r3, [r7, #20]
 80189b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80189b6:	68fb      	ldr	r3, [r7, #12]
 80189b8:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80189ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80189bc:	68fb      	ldr	r3, [r7, #12]
 80189be:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80189c0:	79fb      	ldrb	r3, [r7, #7]
 80189c2:	f023 0301 	bic.w	r3, r3, #1
 80189c6:	2b00      	cmp	r3, #0
 80189c8:	bf14      	ite	ne
 80189ca:	2301      	movne	r3, #1
 80189cc:	2300      	moveq	r3, #0
 80189ce:	b2db      	uxtb	r3, r3
 80189d0:	461a      	mov	r2, r3
 80189d2:	f107 0318 	add.w	r3, r7, #24
 80189d6:	4611      	mov	r1, r2
 80189d8:	4618      	mov	r0, r3
 80189da:	f7fe fbc7 	bl	801716c <inc_lock>
 80189de:	4602      	mov	r2, r0
 80189e0:	68fb      	ldr	r3, [r7, #12]
 80189e2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80189e4:	68fb      	ldr	r3, [r7, #12]
 80189e6:	691b      	ldr	r3, [r3, #16]
 80189e8:	2b00      	cmp	r3, #0
 80189ea:	d102      	bne.n	80189f2 <f_open+0x22e>
 80189ec:	2302      	movs	r3, #2
 80189ee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80189f2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80189f6:	2b00      	cmp	r3, #0
 80189f8:	f040 8095 	bne.w	8018b26 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80189fc:	697b      	ldr	r3, [r7, #20]
 80189fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8018a00:	4611      	mov	r1, r2
 8018a02:	4618      	mov	r0, r3
 8018a04:	f7ff f9af 	bl	8017d66 <ld_clust>
 8018a08:	4602      	mov	r2, r0
 8018a0a:	68fb      	ldr	r3, [r7, #12]
 8018a0c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8018a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018a10:	331c      	adds	r3, #28
 8018a12:	4618      	mov	r0, r3
 8018a14:	f7fe fa44 	bl	8016ea0 <ld_dword>
 8018a18:	4602      	mov	r2, r0
 8018a1a:	68fb      	ldr	r3, [r7, #12]
 8018a1c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8018a1e:	68fb      	ldr	r3, [r7, #12]
 8018a20:	2200      	movs	r2, #0
 8018a22:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8018a24:	697a      	ldr	r2, [r7, #20]
 8018a26:	68fb      	ldr	r3, [r7, #12]
 8018a28:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8018a2a:	697b      	ldr	r3, [r7, #20]
 8018a2c:	88da      	ldrh	r2, [r3, #6]
 8018a2e:	68fb      	ldr	r3, [r7, #12]
 8018a30:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8018a32:	68fb      	ldr	r3, [r7, #12]
 8018a34:	79fa      	ldrb	r2, [r7, #7]
 8018a36:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8018a38:	68fb      	ldr	r3, [r7, #12]
 8018a3a:	2200      	movs	r2, #0
 8018a3c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8018a3e:	68fb      	ldr	r3, [r7, #12]
 8018a40:	2200      	movs	r2, #0
 8018a42:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8018a44:	68fb      	ldr	r3, [r7, #12]
 8018a46:	2200      	movs	r2, #0
 8018a48:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8018a4a:	68fb      	ldr	r3, [r7, #12]
 8018a4c:	3330      	adds	r3, #48	; 0x30
 8018a4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8018a52:	2100      	movs	r1, #0
 8018a54:	4618      	mov	r0, r3
 8018a56:	f7fe faae 	bl	8016fb6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8018a5a:	79fb      	ldrb	r3, [r7, #7]
 8018a5c:	f003 0320 	and.w	r3, r3, #32
 8018a60:	2b00      	cmp	r3, #0
 8018a62:	d060      	beq.n	8018b26 <f_open+0x362>
 8018a64:	68fb      	ldr	r3, [r7, #12]
 8018a66:	68db      	ldr	r3, [r3, #12]
 8018a68:	2b00      	cmp	r3, #0
 8018a6a:	d05c      	beq.n	8018b26 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8018a6c:	68fb      	ldr	r3, [r7, #12]
 8018a6e:	68da      	ldr	r2, [r3, #12]
 8018a70:	68fb      	ldr	r3, [r7, #12]
 8018a72:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8018a74:	697b      	ldr	r3, [r7, #20]
 8018a76:	895b      	ldrh	r3, [r3, #10]
 8018a78:	025b      	lsls	r3, r3, #9
 8018a7a:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8018a7c:	68fb      	ldr	r3, [r7, #12]
 8018a7e:	689b      	ldr	r3, [r3, #8]
 8018a80:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8018a82:	68fb      	ldr	r3, [r7, #12]
 8018a84:	68db      	ldr	r3, [r3, #12]
 8018a86:	65fb      	str	r3, [r7, #92]	; 0x5c
 8018a88:	e016      	b.n	8018ab8 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8018a8a:	68fb      	ldr	r3, [r7, #12]
 8018a8c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8018a8e:	4618      	mov	r0, r3
 8018a90:	f7fe fd1d 	bl	80174ce <get_fat>
 8018a94:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8018a96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8018a98:	2b01      	cmp	r3, #1
 8018a9a:	d802      	bhi.n	8018aa2 <f_open+0x2de>
 8018a9c:	2302      	movs	r3, #2
 8018a9e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8018aa2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8018aa4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8018aa8:	d102      	bne.n	8018ab0 <f_open+0x2ec>
 8018aaa:	2301      	movs	r3, #1
 8018aac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8018ab0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8018ab2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018ab4:	1ad3      	subs	r3, r2, r3
 8018ab6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8018ab8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8018abc:	2b00      	cmp	r3, #0
 8018abe:	d103      	bne.n	8018ac8 <f_open+0x304>
 8018ac0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8018ac2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018ac4:	429a      	cmp	r2, r3
 8018ac6:	d8e0      	bhi.n	8018a8a <f_open+0x2c6>
				}
				fp->clust = clst;
 8018ac8:	68fb      	ldr	r3, [r7, #12]
 8018aca:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8018acc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8018ace:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8018ad2:	2b00      	cmp	r3, #0
 8018ad4:	d127      	bne.n	8018b26 <f_open+0x362>
 8018ad6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8018ad8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018adc:	2b00      	cmp	r3, #0
 8018ade:	d022      	beq.n	8018b26 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8018ae0:	697b      	ldr	r3, [r7, #20]
 8018ae2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8018ae4:	4618      	mov	r0, r3
 8018ae6:	f7fe fcd3 	bl	8017490 <clust2sect>
 8018aea:	64f8      	str	r0, [r7, #76]	; 0x4c
 8018aec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018aee:	2b00      	cmp	r3, #0
 8018af0:	d103      	bne.n	8018afa <f_open+0x336>
						res = FR_INT_ERR;
 8018af2:	2302      	movs	r3, #2
 8018af4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8018af8:	e015      	b.n	8018b26 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8018afa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8018afc:	0a5a      	lsrs	r2, r3, #9
 8018afe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018b00:	441a      	add	r2, r3
 8018b02:	68fb      	ldr	r3, [r7, #12]
 8018b04:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8018b06:	697b      	ldr	r3, [r7, #20]
 8018b08:	7858      	ldrb	r0, [r3, #1]
 8018b0a:	68fb      	ldr	r3, [r7, #12]
 8018b0c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8018b10:	68fb      	ldr	r3, [r7, #12]
 8018b12:	6a1a      	ldr	r2, [r3, #32]
 8018b14:	2301      	movs	r3, #1
 8018b16:	f7fe f94d 	bl	8016db4 <disk_read>
 8018b1a:	4603      	mov	r3, r0
 8018b1c:	2b00      	cmp	r3, #0
 8018b1e:	d002      	beq.n	8018b26 <f_open+0x362>
 8018b20:	2301      	movs	r3, #1
 8018b22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8018b26:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8018b2a:	2b00      	cmp	r3, #0
 8018b2c:	d002      	beq.n	8018b34 <f_open+0x370>
 8018b2e:	68fb      	ldr	r3, [r7, #12]
 8018b30:	2200      	movs	r2, #0
 8018b32:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8018b34:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8018b38:	4618      	mov	r0, r3
 8018b3a:	3768      	adds	r7, #104	; 0x68
 8018b3c:	46bd      	mov	sp, r7
 8018b3e:	bd80      	pop	{r7, pc}

08018b40 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8018b40:	b580      	push	{r7, lr}
 8018b42:	b08c      	sub	sp, #48	; 0x30
 8018b44:	af00      	add	r7, sp, #0
 8018b46:	60f8      	str	r0, [r7, #12]
 8018b48:	60b9      	str	r1, [r7, #8]
 8018b4a:	607a      	str	r2, [r7, #4]
 8018b4c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8018b4e:	68bb      	ldr	r3, [r7, #8]
 8018b50:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8018b52:	683b      	ldr	r3, [r7, #0]
 8018b54:	2200      	movs	r2, #0
 8018b56:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8018b58:	68fb      	ldr	r3, [r7, #12]
 8018b5a:	f107 0210 	add.w	r2, r7, #16
 8018b5e:	4611      	mov	r1, r2
 8018b60:	4618      	mov	r0, r3
 8018b62:	f7ff fdb3 	bl	80186cc <validate>
 8018b66:	4603      	mov	r3, r0
 8018b68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8018b6c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018b70:	2b00      	cmp	r3, #0
 8018b72:	d107      	bne.n	8018b84 <f_write+0x44>
 8018b74:	68fb      	ldr	r3, [r7, #12]
 8018b76:	7d5b      	ldrb	r3, [r3, #21]
 8018b78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8018b7c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018b80:	2b00      	cmp	r3, #0
 8018b82:	d002      	beq.n	8018b8a <f_write+0x4a>
 8018b84:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018b88:	e14b      	b.n	8018e22 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8018b8a:	68fb      	ldr	r3, [r7, #12]
 8018b8c:	7d1b      	ldrb	r3, [r3, #20]
 8018b8e:	f003 0302 	and.w	r3, r3, #2
 8018b92:	2b00      	cmp	r3, #0
 8018b94:	d101      	bne.n	8018b9a <f_write+0x5a>
 8018b96:	2307      	movs	r3, #7
 8018b98:	e143      	b.n	8018e22 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8018b9a:	68fb      	ldr	r3, [r7, #12]
 8018b9c:	699a      	ldr	r2, [r3, #24]
 8018b9e:	687b      	ldr	r3, [r7, #4]
 8018ba0:	441a      	add	r2, r3
 8018ba2:	68fb      	ldr	r3, [r7, #12]
 8018ba4:	699b      	ldr	r3, [r3, #24]
 8018ba6:	429a      	cmp	r2, r3
 8018ba8:	f080 812d 	bcs.w	8018e06 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8018bac:	68fb      	ldr	r3, [r7, #12]
 8018bae:	699b      	ldr	r3, [r3, #24]
 8018bb0:	43db      	mvns	r3, r3
 8018bb2:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8018bb4:	e127      	b.n	8018e06 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8018bb6:	68fb      	ldr	r3, [r7, #12]
 8018bb8:	699b      	ldr	r3, [r3, #24]
 8018bba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018bbe:	2b00      	cmp	r3, #0
 8018bc0:	f040 80e3 	bne.w	8018d8a <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8018bc4:	68fb      	ldr	r3, [r7, #12]
 8018bc6:	699b      	ldr	r3, [r3, #24]
 8018bc8:	0a5b      	lsrs	r3, r3, #9
 8018bca:	693a      	ldr	r2, [r7, #16]
 8018bcc:	8952      	ldrh	r2, [r2, #10]
 8018bce:	3a01      	subs	r2, #1
 8018bd0:	4013      	ands	r3, r2
 8018bd2:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8018bd4:	69bb      	ldr	r3, [r7, #24]
 8018bd6:	2b00      	cmp	r3, #0
 8018bd8:	d143      	bne.n	8018c62 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8018bda:	68fb      	ldr	r3, [r7, #12]
 8018bdc:	699b      	ldr	r3, [r3, #24]
 8018bde:	2b00      	cmp	r3, #0
 8018be0:	d10c      	bne.n	8018bfc <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8018be2:	68fb      	ldr	r3, [r7, #12]
 8018be4:	689b      	ldr	r3, [r3, #8]
 8018be6:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8018be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018bea:	2b00      	cmp	r3, #0
 8018bec:	d11a      	bne.n	8018c24 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8018bee:	68fb      	ldr	r3, [r7, #12]
 8018bf0:	2100      	movs	r1, #0
 8018bf2:	4618      	mov	r0, r3
 8018bf4:	f7fe fe64 	bl	80178c0 <create_chain>
 8018bf8:	62b8      	str	r0, [r7, #40]	; 0x28
 8018bfa:	e013      	b.n	8018c24 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8018bfc:	68fb      	ldr	r3, [r7, #12]
 8018bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018c00:	2b00      	cmp	r3, #0
 8018c02:	d007      	beq.n	8018c14 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8018c04:	68fb      	ldr	r3, [r7, #12]
 8018c06:	699b      	ldr	r3, [r3, #24]
 8018c08:	4619      	mov	r1, r3
 8018c0a:	68f8      	ldr	r0, [r7, #12]
 8018c0c:	f7fe fef0 	bl	80179f0 <clmt_clust>
 8018c10:	62b8      	str	r0, [r7, #40]	; 0x28
 8018c12:	e007      	b.n	8018c24 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8018c14:	68fa      	ldr	r2, [r7, #12]
 8018c16:	68fb      	ldr	r3, [r7, #12]
 8018c18:	69db      	ldr	r3, [r3, #28]
 8018c1a:	4619      	mov	r1, r3
 8018c1c:	4610      	mov	r0, r2
 8018c1e:	f7fe fe4f 	bl	80178c0 <create_chain>
 8018c22:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8018c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c26:	2b00      	cmp	r3, #0
 8018c28:	f000 80f2 	beq.w	8018e10 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8018c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c2e:	2b01      	cmp	r3, #1
 8018c30:	d104      	bne.n	8018c3c <f_write+0xfc>
 8018c32:	68fb      	ldr	r3, [r7, #12]
 8018c34:	2202      	movs	r2, #2
 8018c36:	755a      	strb	r2, [r3, #21]
 8018c38:	2302      	movs	r3, #2
 8018c3a:	e0f2      	b.n	8018e22 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8018c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8018c42:	d104      	bne.n	8018c4e <f_write+0x10e>
 8018c44:	68fb      	ldr	r3, [r7, #12]
 8018c46:	2201      	movs	r2, #1
 8018c48:	755a      	strb	r2, [r3, #21]
 8018c4a:	2301      	movs	r3, #1
 8018c4c:	e0e9      	b.n	8018e22 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8018c4e:	68fb      	ldr	r3, [r7, #12]
 8018c50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018c52:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8018c54:	68fb      	ldr	r3, [r7, #12]
 8018c56:	689b      	ldr	r3, [r3, #8]
 8018c58:	2b00      	cmp	r3, #0
 8018c5a:	d102      	bne.n	8018c62 <f_write+0x122>
 8018c5c:	68fb      	ldr	r3, [r7, #12]
 8018c5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018c60:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8018c62:	68fb      	ldr	r3, [r7, #12]
 8018c64:	7d1b      	ldrb	r3, [r3, #20]
 8018c66:	b25b      	sxtb	r3, r3
 8018c68:	2b00      	cmp	r3, #0
 8018c6a:	da18      	bge.n	8018c9e <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8018c6c:	693b      	ldr	r3, [r7, #16]
 8018c6e:	7858      	ldrb	r0, [r3, #1]
 8018c70:	68fb      	ldr	r3, [r7, #12]
 8018c72:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8018c76:	68fb      	ldr	r3, [r7, #12]
 8018c78:	6a1a      	ldr	r2, [r3, #32]
 8018c7a:	2301      	movs	r3, #1
 8018c7c:	f7fe f8ba 	bl	8016df4 <disk_write>
 8018c80:	4603      	mov	r3, r0
 8018c82:	2b00      	cmp	r3, #0
 8018c84:	d004      	beq.n	8018c90 <f_write+0x150>
 8018c86:	68fb      	ldr	r3, [r7, #12]
 8018c88:	2201      	movs	r2, #1
 8018c8a:	755a      	strb	r2, [r3, #21]
 8018c8c:	2301      	movs	r3, #1
 8018c8e:	e0c8      	b.n	8018e22 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8018c90:	68fb      	ldr	r3, [r7, #12]
 8018c92:	7d1b      	ldrb	r3, [r3, #20]
 8018c94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8018c98:	b2da      	uxtb	r2, r3
 8018c9a:	68fb      	ldr	r3, [r7, #12]
 8018c9c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8018c9e:	693a      	ldr	r2, [r7, #16]
 8018ca0:	68fb      	ldr	r3, [r7, #12]
 8018ca2:	69db      	ldr	r3, [r3, #28]
 8018ca4:	4619      	mov	r1, r3
 8018ca6:	4610      	mov	r0, r2
 8018ca8:	f7fe fbf2 	bl	8017490 <clust2sect>
 8018cac:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8018cae:	697b      	ldr	r3, [r7, #20]
 8018cb0:	2b00      	cmp	r3, #0
 8018cb2:	d104      	bne.n	8018cbe <f_write+0x17e>
 8018cb4:	68fb      	ldr	r3, [r7, #12]
 8018cb6:	2202      	movs	r2, #2
 8018cb8:	755a      	strb	r2, [r3, #21]
 8018cba:	2302      	movs	r3, #2
 8018cbc:	e0b1      	b.n	8018e22 <f_write+0x2e2>
			sect += csect;
 8018cbe:	697a      	ldr	r2, [r7, #20]
 8018cc0:	69bb      	ldr	r3, [r7, #24]
 8018cc2:	4413      	add	r3, r2
 8018cc4:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8018cc6:	687b      	ldr	r3, [r7, #4]
 8018cc8:	0a5b      	lsrs	r3, r3, #9
 8018cca:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8018ccc:	6a3b      	ldr	r3, [r7, #32]
 8018cce:	2b00      	cmp	r3, #0
 8018cd0:	d03c      	beq.n	8018d4c <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8018cd2:	69ba      	ldr	r2, [r7, #24]
 8018cd4:	6a3b      	ldr	r3, [r7, #32]
 8018cd6:	4413      	add	r3, r2
 8018cd8:	693a      	ldr	r2, [r7, #16]
 8018cda:	8952      	ldrh	r2, [r2, #10]
 8018cdc:	4293      	cmp	r3, r2
 8018cde:	d905      	bls.n	8018cec <f_write+0x1ac>
					cc = fs->csize - csect;
 8018ce0:	693b      	ldr	r3, [r7, #16]
 8018ce2:	895b      	ldrh	r3, [r3, #10]
 8018ce4:	461a      	mov	r2, r3
 8018ce6:	69bb      	ldr	r3, [r7, #24]
 8018ce8:	1ad3      	subs	r3, r2, r3
 8018cea:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8018cec:	693b      	ldr	r3, [r7, #16]
 8018cee:	7858      	ldrb	r0, [r3, #1]
 8018cf0:	6a3b      	ldr	r3, [r7, #32]
 8018cf2:	697a      	ldr	r2, [r7, #20]
 8018cf4:	69f9      	ldr	r1, [r7, #28]
 8018cf6:	f7fe f87d 	bl	8016df4 <disk_write>
 8018cfa:	4603      	mov	r3, r0
 8018cfc:	2b00      	cmp	r3, #0
 8018cfe:	d004      	beq.n	8018d0a <f_write+0x1ca>
 8018d00:	68fb      	ldr	r3, [r7, #12]
 8018d02:	2201      	movs	r2, #1
 8018d04:	755a      	strb	r2, [r3, #21]
 8018d06:	2301      	movs	r3, #1
 8018d08:	e08b      	b.n	8018e22 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8018d0a:	68fb      	ldr	r3, [r7, #12]
 8018d0c:	6a1a      	ldr	r2, [r3, #32]
 8018d0e:	697b      	ldr	r3, [r7, #20]
 8018d10:	1ad3      	subs	r3, r2, r3
 8018d12:	6a3a      	ldr	r2, [r7, #32]
 8018d14:	429a      	cmp	r2, r3
 8018d16:	d915      	bls.n	8018d44 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8018d18:	68fb      	ldr	r3, [r7, #12]
 8018d1a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8018d1e:	68fb      	ldr	r3, [r7, #12]
 8018d20:	6a1a      	ldr	r2, [r3, #32]
 8018d22:	697b      	ldr	r3, [r7, #20]
 8018d24:	1ad3      	subs	r3, r2, r3
 8018d26:	025b      	lsls	r3, r3, #9
 8018d28:	69fa      	ldr	r2, [r7, #28]
 8018d2a:	4413      	add	r3, r2
 8018d2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8018d30:	4619      	mov	r1, r3
 8018d32:	f7fe f91f 	bl	8016f74 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8018d36:	68fb      	ldr	r3, [r7, #12]
 8018d38:	7d1b      	ldrb	r3, [r3, #20]
 8018d3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8018d3e:	b2da      	uxtb	r2, r3
 8018d40:	68fb      	ldr	r3, [r7, #12]
 8018d42:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8018d44:	6a3b      	ldr	r3, [r7, #32]
 8018d46:	025b      	lsls	r3, r3, #9
 8018d48:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8018d4a:	e03f      	b.n	8018dcc <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8018d4c:	68fb      	ldr	r3, [r7, #12]
 8018d4e:	6a1b      	ldr	r3, [r3, #32]
 8018d50:	697a      	ldr	r2, [r7, #20]
 8018d52:	429a      	cmp	r2, r3
 8018d54:	d016      	beq.n	8018d84 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8018d56:	68fb      	ldr	r3, [r7, #12]
 8018d58:	699a      	ldr	r2, [r3, #24]
 8018d5a:	68fb      	ldr	r3, [r7, #12]
 8018d5c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8018d5e:	429a      	cmp	r2, r3
 8018d60:	d210      	bcs.n	8018d84 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8018d62:	693b      	ldr	r3, [r7, #16]
 8018d64:	7858      	ldrb	r0, [r3, #1]
 8018d66:	68fb      	ldr	r3, [r7, #12]
 8018d68:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8018d6c:	2301      	movs	r3, #1
 8018d6e:	697a      	ldr	r2, [r7, #20]
 8018d70:	f7fe f820 	bl	8016db4 <disk_read>
 8018d74:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8018d76:	2b00      	cmp	r3, #0
 8018d78:	d004      	beq.n	8018d84 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8018d7a:	68fb      	ldr	r3, [r7, #12]
 8018d7c:	2201      	movs	r2, #1
 8018d7e:	755a      	strb	r2, [r3, #21]
 8018d80:	2301      	movs	r3, #1
 8018d82:	e04e      	b.n	8018e22 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8018d84:	68fb      	ldr	r3, [r7, #12]
 8018d86:	697a      	ldr	r2, [r7, #20]
 8018d88:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8018d8a:	68fb      	ldr	r3, [r7, #12]
 8018d8c:	699b      	ldr	r3, [r3, #24]
 8018d8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018d92:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8018d96:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8018d98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018d9a:	687b      	ldr	r3, [r7, #4]
 8018d9c:	429a      	cmp	r2, r3
 8018d9e:	d901      	bls.n	8018da4 <f_write+0x264>
 8018da0:	687b      	ldr	r3, [r7, #4]
 8018da2:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8018da4:	68fb      	ldr	r3, [r7, #12]
 8018da6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8018daa:	68fb      	ldr	r3, [r7, #12]
 8018dac:	699b      	ldr	r3, [r3, #24]
 8018dae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018db2:	4413      	add	r3, r2
 8018db4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018db6:	69f9      	ldr	r1, [r7, #28]
 8018db8:	4618      	mov	r0, r3
 8018dba:	f7fe f8db 	bl	8016f74 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8018dbe:	68fb      	ldr	r3, [r7, #12]
 8018dc0:	7d1b      	ldrb	r3, [r3, #20]
 8018dc2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8018dc6:	b2da      	uxtb	r2, r3
 8018dc8:	68fb      	ldr	r3, [r7, #12]
 8018dca:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8018dcc:	69fa      	ldr	r2, [r7, #28]
 8018dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018dd0:	4413      	add	r3, r2
 8018dd2:	61fb      	str	r3, [r7, #28]
 8018dd4:	68fb      	ldr	r3, [r7, #12]
 8018dd6:	699a      	ldr	r2, [r3, #24]
 8018dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018dda:	441a      	add	r2, r3
 8018ddc:	68fb      	ldr	r3, [r7, #12]
 8018dde:	619a      	str	r2, [r3, #24]
 8018de0:	68fb      	ldr	r3, [r7, #12]
 8018de2:	68da      	ldr	r2, [r3, #12]
 8018de4:	68fb      	ldr	r3, [r7, #12]
 8018de6:	699b      	ldr	r3, [r3, #24]
 8018de8:	429a      	cmp	r2, r3
 8018dea:	bf38      	it	cc
 8018dec:	461a      	movcc	r2, r3
 8018dee:	68fb      	ldr	r3, [r7, #12]
 8018df0:	60da      	str	r2, [r3, #12]
 8018df2:	683b      	ldr	r3, [r7, #0]
 8018df4:	681a      	ldr	r2, [r3, #0]
 8018df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018df8:	441a      	add	r2, r3
 8018dfa:	683b      	ldr	r3, [r7, #0]
 8018dfc:	601a      	str	r2, [r3, #0]
 8018dfe:	687a      	ldr	r2, [r7, #4]
 8018e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018e02:	1ad3      	subs	r3, r2, r3
 8018e04:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8018e06:	687b      	ldr	r3, [r7, #4]
 8018e08:	2b00      	cmp	r3, #0
 8018e0a:	f47f aed4 	bne.w	8018bb6 <f_write+0x76>
 8018e0e:	e000      	b.n	8018e12 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8018e10:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8018e12:	68fb      	ldr	r3, [r7, #12]
 8018e14:	7d1b      	ldrb	r3, [r3, #20]
 8018e16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018e1a:	b2da      	uxtb	r2, r3
 8018e1c:	68fb      	ldr	r3, [r7, #12]
 8018e1e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8018e20:	2300      	movs	r3, #0
}
 8018e22:	4618      	mov	r0, r3
 8018e24:	3730      	adds	r7, #48	; 0x30
 8018e26:	46bd      	mov	sp, r7
 8018e28:	bd80      	pop	{r7, pc}

08018e2a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8018e2a:	b580      	push	{r7, lr}
 8018e2c:	b086      	sub	sp, #24
 8018e2e:	af00      	add	r7, sp, #0
 8018e30:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8018e32:	687b      	ldr	r3, [r7, #4]
 8018e34:	f107 0208 	add.w	r2, r7, #8
 8018e38:	4611      	mov	r1, r2
 8018e3a:	4618      	mov	r0, r3
 8018e3c:	f7ff fc46 	bl	80186cc <validate>
 8018e40:	4603      	mov	r3, r0
 8018e42:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8018e44:	7dfb      	ldrb	r3, [r7, #23]
 8018e46:	2b00      	cmp	r3, #0
 8018e48:	d168      	bne.n	8018f1c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8018e4a:	687b      	ldr	r3, [r7, #4]
 8018e4c:	7d1b      	ldrb	r3, [r3, #20]
 8018e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018e52:	2b00      	cmp	r3, #0
 8018e54:	d062      	beq.n	8018f1c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8018e56:	687b      	ldr	r3, [r7, #4]
 8018e58:	7d1b      	ldrb	r3, [r3, #20]
 8018e5a:	b25b      	sxtb	r3, r3
 8018e5c:	2b00      	cmp	r3, #0
 8018e5e:	da15      	bge.n	8018e8c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8018e60:	68bb      	ldr	r3, [r7, #8]
 8018e62:	7858      	ldrb	r0, [r3, #1]
 8018e64:	687b      	ldr	r3, [r7, #4]
 8018e66:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8018e6a:	687b      	ldr	r3, [r7, #4]
 8018e6c:	6a1a      	ldr	r2, [r3, #32]
 8018e6e:	2301      	movs	r3, #1
 8018e70:	f7fd ffc0 	bl	8016df4 <disk_write>
 8018e74:	4603      	mov	r3, r0
 8018e76:	2b00      	cmp	r3, #0
 8018e78:	d001      	beq.n	8018e7e <f_sync+0x54>
 8018e7a:	2301      	movs	r3, #1
 8018e7c:	e04f      	b.n	8018f1e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8018e7e:	687b      	ldr	r3, [r7, #4]
 8018e80:	7d1b      	ldrb	r3, [r3, #20]
 8018e82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8018e86:	b2da      	uxtb	r2, r3
 8018e88:	687b      	ldr	r3, [r7, #4]
 8018e8a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8018e8c:	f7fb fd4e 	bl	801492c <get_fattime>
 8018e90:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8018e92:	68ba      	ldr	r2, [r7, #8]
 8018e94:	687b      	ldr	r3, [r7, #4]
 8018e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018e98:	4619      	mov	r1, r3
 8018e9a:	4610      	mov	r0, r2
 8018e9c:	f7fe fa5c 	bl	8017358 <move_window>
 8018ea0:	4603      	mov	r3, r0
 8018ea2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8018ea4:	7dfb      	ldrb	r3, [r7, #23]
 8018ea6:	2b00      	cmp	r3, #0
 8018ea8:	d138      	bne.n	8018f1c <f_sync+0xf2>
					dir = fp->dir_ptr;
 8018eaa:	687b      	ldr	r3, [r7, #4]
 8018eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018eae:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8018eb0:	68fb      	ldr	r3, [r7, #12]
 8018eb2:	330b      	adds	r3, #11
 8018eb4:	781a      	ldrb	r2, [r3, #0]
 8018eb6:	68fb      	ldr	r3, [r7, #12]
 8018eb8:	330b      	adds	r3, #11
 8018eba:	f042 0220 	orr.w	r2, r2, #32
 8018ebe:	b2d2      	uxtb	r2, r2
 8018ec0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8018ec2:	687b      	ldr	r3, [r7, #4]
 8018ec4:	6818      	ldr	r0, [r3, #0]
 8018ec6:	687b      	ldr	r3, [r7, #4]
 8018ec8:	689b      	ldr	r3, [r3, #8]
 8018eca:	461a      	mov	r2, r3
 8018ecc:	68f9      	ldr	r1, [r7, #12]
 8018ece:	f7fe ff69 	bl	8017da4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8018ed2:	68fb      	ldr	r3, [r7, #12]
 8018ed4:	f103 021c 	add.w	r2, r3, #28
 8018ed8:	687b      	ldr	r3, [r7, #4]
 8018eda:	68db      	ldr	r3, [r3, #12]
 8018edc:	4619      	mov	r1, r3
 8018ede:	4610      	mov	r0, r2
 8018ee0:	f7fe f81c 	bl	8016f1c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8018ee4:	68fb      	ldr	r3, [r7, #12]
 8018ee6:	3316      	adds	r3, #22
 8018ee8:	6939      	ldr	r1, [r7, #16]
 8018eea:	4618      	mov	r0, r3
 8018eec:	f7fe f816 	bl	8016f1c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8018ef0:	68fb      	ldr	r3, [r7, #12]
 8018ef2:	3312      	adds	r3, #18
 8018ef4:	2100      	movs	r1, #0
 8018ef6:	4618      	mov	r0, r3
 8018ef8:	f7fd fff5 	bl	8016ee6 <st_word>
					fs->wflag = 1;
 8018efc:	68bb      	ldr	r3, [r7, #8]
 8018efe:	2201      	movs	r2, #1
 8018f00:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8018f02:	68bb      	ldr	r3, [r7, #8]
 8018f04:	4618      	mov	r0, r3
 8018f06:	f7fe fa55 	bl	80173b4 <sync_fs>
 8018f0a:	4603      	mov	r3, r0
 8018f0c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8018f0e:	687b      	ldr	r3, [r7, #4]
 8018f10:	7d1b      	ldrb	r3, [r3, #20]
 8018f12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8018f16:	b2da      	uxtb	r2, r3
 8018f18:	687b      	ldr	r3, [r7, #4]
 8018f1a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8018f1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8018f1e:	4618      	mov	r0, r3
 8018f20:	3718      	adds	r7, #24
 8018f22:	46bd      	mov	sp, r7
 8018f24:	bd80      	pop	{r7, pc}
	...

08018f28 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8018f28:	b480      	push	{r7}
 8018f2a:	b087      	sub	sp, #28
 8018f2c:	af00      	add	r7, sp, #0
 8018f2e:	60f8      	str	r0, [r7, #12]
 8018f30:	60b9      	str	r1, [r7, #8]
 8018f32:	4613      	mov	r3, r2
 8018f34:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8018f36:	2301      	movs	r3, #1
 8018f38:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8018f3a:	2300      	movs	r3, #0
 8018f3c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8018f3e:	4b1f      	ldr	r3, [pc, #124]	; (8018fbc <FATFS_LinkDriverEx+0x94>)
 8018f40:	7a5b      	ldrb	r3, [r3, #9]
 8018f42:	b2db      	uxtb	r3, r3
 8018f44:	2b00      	cmp	r3, #0
 8018f46:	d131      	bne.n	8018fac <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8018f48:	4b1c      	ldr	r3, [pc, #112]	; (8018fbc <FATFS_LinkDriverEx+0x94>)
 8018f4a:	7a5b      	ldrb	r3, [r3, #9]
 8018f4c:	b2db      	uxtb	r3, r3
 8018f4e:	461a      	mov	r2, r3
 8018f50:	4b1a      	ldr	r3, [pc, #104]	; (8018fbc <FATFS_LinkDriverEx+0x94>)
 8018f52:	2100      	movs	r1, #0
 8018f54:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8018f56:	4b19      	ldr	r3, [pc, #100]	; (8018fbc <FATFS_LinkDriverEx+0x94>)
 8018f58:	7a5b      	ldrb	r3, [r3, #9]
 8018f5a:	b2db      	uxtb	r3, r3
 8018f5c:	4a17      	ldr	r2, [pc, #92]	; (8018fbc <FATFS_LinkDriverEx+0x94>)
 8018f5e:	009b      	lsls	r3, r3, #2
 8018f60:	4413      	add	r3, r2
 8018f62:	68fa      	ldr	r2, [r7, #12]
 8018f64:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8018f66:	4b15      	ldr	r3, [pc, #84]	; (8018fbc <FATFS_LinkDriverEx+0x94>)
 8018f68:	7a5b      	ldrb	r3, [r3, #9]
 8018f6a:	b2db      	uxtb	r3, r3
 8018f6c:	461a      	mov	r2, r3
 8018f6e:	4b13      	ldr	r3, [pc, #76]	; (8018fbc <FATFS_LinkDriverEx+0x94>)
 8018f70:	4413      	add	r3, r2
 8018f72:	79fa      	ldrb	r2, [r7, #7]
 8018f74:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8018f76:	4b11      	ldr	r3, [pc, #68]	; (8018fbc <FATFS_LinkDriverEx+0x94>)
 8018f78:	7a5b      	ldrb	r3, [r3, #9]
 8018f7a:	b2db      	uxtb	r3, r3
 8018f7c:	1c5a      	adds	r2, r3, #1
 8018f7e:	b2d1      	uxtb	r1, r2
 8018f80:	4a0e      	ldr	r2, [pc, #56]	; (8018fbc <FATFS_LinkDriverEx+0x94>)
 8018f82:	7251      	strb	r1, [r2, #9]
 8018f84:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8018f86:	7dbb      	ldrb	r3, [r7, #22]
 8018f88:	3330      	adds	r3, #48	; 0x30
 8018f8a:	b2da      	uxtb	r2, r3
 8018f8c:	68bb      	ldr	r3, [r7, #8]
 8018f8e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8018f90:	68bb      	ldr	r3, [r7, #8]
 8018f92:	3301      	adds	r3, #1
 8018f94:	223a      	movs	r2, #58	; 0x3a
 8018f96:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8018f98:	68bb      	ldr	r3, [r7, #8]
 8018f9a:	3302      	adds	r3, #2
 8018f9c:	222f      	movs	r2, #47	; 0x2f
 8018f9e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8018fa0:	68bb      	ldr	r3, [r7, #8]
 8018fa2:	3303      	adds	r3, #3
 8018fa4:	2200      	movs	r2, #0
 8018fa6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8018fa8:	2300      	movs	r3, #0
 8018faa:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8018fac:	7dfb      	ldrb	r3, [r7, #23]
}
 8018fae:	4618      	mov	r0, r3
 8018fb0:	371c      	adds	r7, #28
 8018fb2:	46bd      	mov	sp, r7
 8018fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018fb8:	4770      	bx	lr
 8018fba:	bf00      	nop
 8018fbc:	200013a4 	.word	0x200013a4

08018fc0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8018fc0:	b580      	push	{r7, lr}
 8018fc2:	b082      	sub	sp, #8
 8018fc4:	af00      	add	r7, sp, #0
 8018fc6:	6078      	str	r0, [r7, #4]
 8018fc8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8018fca:	2200      	movs	r2, #0
 8018fcc:	6839      	ldr	r1, [r7, #0]
 8018fce:	6878      	ldr	r0, [r7, #4]
 8018fd0:	f7ff ffaa 	bl	8018f28 <FATFS_LinkDriverEx>
 8018fd4:	4603      	mov	r3, r0
}
 8018fd6:	4618      	mov	r0, r3
 8018fd8:	3708      	adds	r7, #8
 8018fda:	46bd      	mov	sp, r7
 8018fdc:	bd80      	pop	{r7, pc}
	...

08018fe0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8018fe0:	b580      	push	{r7, lr}
 8018fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8018fe4:	2200      	movs	r2, #0
 8018fe6:	4912      	ldr	r1, [pc, #72]	; (8019030 <MX_USB_DEVICE_Init+0x50>)
 8018fe8:	4812      	ldr	r0, [pc, #72]	; (8019034 <MX_USB_DEVICE_Init+0x54>)
 8018fea:	f7fc fbab 	bl	8015744 <USBD_Init>
 8018fee:	4603      	mov	r3, r0
 8018ff0:	2b00      	cmp	r3, #0
 8018ff2:	d001      	beq.n	8018ff8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8018ff4:	f7eb fdfe 	bl	8004bf4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8018ff8:	490f      	ldr	r1, [pc, #60]	; (8019038 <MX_USB_DEVICE_Init+0x58>)
 8018ffa:	480e      	ldr	r0, [pc, #56]	; (8019034 <MX_USB_DEVICE_Init+0x54>)
 8018ffc:	f7fc fbd2 	bl	80157a4 <USBD_RegisterClass>
 8019000:	4603      	mov	r3, r0
 8019002:	2b00      	cmp	r3, #0
 8019004:	d001      	beq.n	801900a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8019006:	f7eb fdf5 	bl	8004bf4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801900a:	490c      	ldr	r1, [pc, #48]	; (801903c <MX_USB_DEVICE_Init+0x5c>)
 801900c:	4809      	ldr	r0, [pc, #36]	; (8019034 <MX_USB_DEVICE_Init+0x54>)
 801900e:	f7fc fac9 	bl	80155a4 <USBD_CDC_RegisterInterface>
 8019012:	4603      	mov	r3, r0
 8019014:	2b00      	cmp	r3, #0
 8019016:	d001      	beq.n	801901c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8019018:	f7eb fdec 	bl	8004bf4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801901c:	4805      	ldr	r0, [pc, #20]	; (8019034 <MX_USB_DEVICE_Init+0x54>)
 801901e:	f7fc fbf7 	bl	8015810 <USBD_Start>
 8019022:	4603      	mov	r3, r0
 8019024:	2b00      	cmp	r3, #0
 8019026:	d001      	beq.n	801902c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8019028:	f7eb fde4 	bl	8004bf4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801902c:	bf00      	nop
 801902e:	bd80      	pop	{r7, pc}
 8019030:	200000b0 	.word	0x200000b0
 8019034:	200013b0 	.word	0x200013b0
 8019038:	2000001c 	.word	0x2000001c
 801903c:	2000009c 	.word	0x2000009c

08019040 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8019040:	b580      	push	{r7, lr}
 8019042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8019044:	2200      	movs	r2, #0
 8019046:	4905      	ldr	r1, [pc, #20]	; (801905c <CDC_Init_FS+0x1c>)
 8019048:	4805      	ldr	r0, [pc, #20]	; (8019060 <CDC_Init_FS+0x20>)
 801904a:	f7fc fac5 	bl	80155d8 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801904e:	4905      	ldr	r1, [pc, #20]	; (8019064 <CDC_Init_FS+0x24>)
 8019050:	4803      	ldr	r0, [pc, #12]	; (8019060 <CDC_Init_FS+0x20>)
 8019052:	f7fc fae3 	bl	801561c <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 8019056:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8019058:	4618      	mov	r0, r3
 801905a:	bd80      	pop	{r7, pc}
 801905c:	20001e90 	.word	0x20001e90
 8019060:	200013b0 	.word	0x200013b0
 8019064:	20001690 	.word	0x20001690

08019068 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8019068:	b480      	push	{r7}
 801906a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 801906c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801906e:	4618      	mov	r0, r3
 8019070:	46bd      	mov	sp, r7
 8019072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019076:	4770      	bx	lr

08019078 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8019078:	b480      	push	{r7}
 801907a:	b083      	sub	sp, #12
 801907c:	af00      	add	r7, sp, #0
 801907e:	4603      	mov	r3, r0
 8019080:	6039      	str	r1, [r7, #0]
 8019082:	71fb      	strb	r3, [r7, #7]
 8019084:	4613      	mov	r3, r2
 8019086:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch(cmd)
 8019088:	79fb      	ldrb	r3, [r7, #7]
 801908a:	2b23      	cmp	r3, #35	; 0x23
 801908c:	d84a      	bhi.n	8019124 <CDC_Control_FS+0xac>
 801908e:	a201      	add	r2, pc, #4	; (adr r2, 8019094 <CDC_Control_FS+0x1c>)
 8019090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019094:	08019125 	.word	0x08019125
 8019098:	08019125 	.word	0x08019125
 801909c:	08019125 	.word	0x08019125
 80190a0:	08019125 	.word	0x08019125
 80190a4:	08019125 	.word	0x08019125
 80190a8:	08019125 	.word	0x08019125
 80190ac:	08019125 	.word	0x08019125
 80190b0:	08019125 	.word	0x08019125
 80190b4:	08019125 	.word	0x08019125
 80190b8:	08019125 	.word	0x08019125
 80190bc:	08019125 	.word	0x08019125
 80190c0:	08019125 	.word	0x08019125
 80190c4:	08019125 	.word	0x08019125
 80190c8:	08019125 	.word	0x08019125
 80190cc:	08019125 	.word	0x08019125
 80190d0:	08019125 	.word	0x08019125
 80190d4:	08019125 	.word	0x08019125
 80190d8:	08019125 	.word	0x08019125
 80190dc:	08019125 	.word	0x08019125
 80190e0:	08019125 	.word	0x08019125
 80190e4:	08019125 	.word	0x08019125
 80190e8:	08019125 	.word	0x08019125
 80190ec:	08019125 	.word	0x08019125
 80190f0:	08019125 	.word	0x08019125
 80190f4:	08019125 	.word	0x08019125
 80190f8:	08019125 	.word	0x08019125
 80190fc:	08019125 	.word	0x08019125
 8019100:	08019125 	.word	0x08019125
 8019104:	08019125 	.word	0x08019125
 8019108:	08019125 	.word	0x08019125
 801910c:	08019125 	.word	0x08019125
 8019110:	08019125 	.word	0x08019125
 8019114:	08019125 	.word	0x08019125
 8019118:	08019125 	.word	0x08019125
 801911c:	08019125 	.word	0x08019125
 8019120:	08019125 	.word	0x08019125
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8019124:	bf00      	nop
	}

	return (USBD_OK);
 8019126:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8019128:	4618      	mov	r0, r3
 801912a:	370c      	adds	r7, #12
 801912c:	46bd      	mov	sp, r7
 801912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019132:	4770      	bx	lr

08019134 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8019134:	b580      	push	{r7, lr}
 8019136:	b084      	sub	sp, #16
 8019138:	af00      	add	r7, sp, #0
 801913a:	6078      	str	r0, [r7, #4]
 801913c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801913e:	6879      	ldr	r1, [r7, #4]
 8019140:	480b      	ldr	r0, [pc, #44]	; (8019170 <CDC_Receive_FS+0x3c>)
 8019142:	f7fc fa6b 	bl	801561c <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8019146:	480a      	ldr	r0, [pc, #40]	; (8019170 <CDC_Receive_FS+0x3c>)
 8019148:	f7fc fac6 	bl	80156d8 <USBD_CDC_ReceivePacket>

	uint8_t len = (uint8_t)*Len;
 801914c:	683b      	ldr	r3, [r7, #0]
 801914e:	681b      	ldr	r3, [r3, #0]
 8019150:	73fb      	strb	r3, [r7, #15]
	memcpy(usb_Rx_buffer, Buf, len);  // copy the data to the buffer
 8019152:	7bfb      	ldrb	r3, [r7, #15]
 8019154:	461a      	mov	r2, r3
 8019156:	6879      	ldr	r1, [r7, #4]
 8019158:	4806      	ldr	r0, [pc, #24]	; (8019174 <CDC_Receive_FS+0x40>)
 801915a:	f000 fd71 	bl	8019c40 <memcpy>

	usb_Rx_ready = 1;
 801915e:	4b06      	ldr	r3, [pc, #24]	; (8019178 <CDC_Receive_FS+0x44>)
 8019160:	2201      	movs	r2, #1
 8019162:	701a      	strb	r2, [r3, #0]

	return (USBD_OK);
 8019164:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8019166:	4618      	mov	r0, r3
 8019168:	3710      	adds	r7, #16
 801916a:	46bd      	mov	sp, r7
 801916c:	bd80      	pop	{r7, pc}
 801916e:	bf00      	nop
 8019170:	200013b0 	.word	0x200013b0
 8019174:	2000168c 	.word	0x2000168c
 8019178:	2000168e 	.word	0x2000168e

0801917c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 801917c:	b580      	push	{r7, lr}
 801917e:	b084      	sub	sp, #16
 8019180:	af00      	add	r7, sp, #0
 8019182:	6078      	str	r0, [r7, #4]
 8019184:	460b      	mov	r3, r1
 8019186:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8019188:	2300      	movs	r3, #0
 801918a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 801918c:	4b0d      	ldr	r3, [pc, #52]	; (80191c4 <CDC_Transmit_FS+0x48>)
 801918e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8019192:	60bb      	str	r3, [r7, #8]
	if (hcdc->TxState != 0){
 8019194:	68bb      	ldr	r3, [r7, #8]
 8019196:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801919a:	2b00      	cmp	r3, #0
 801919c:	d001      	beq.n	80191a2 <CDC_Transmit_FS+0x26>
		return USBD_BUSY;
 801919e:	2301      	movs	r3, #1
 80191a0:	e00b      	b.n	80191ba <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80191a2:	887b      	ldrh	r3, [r7, #2]
 80191a4:	461a      	mov	r2, r3
 80191a6:	6879      	ldr	r1, [r7, #4]
 80191a8:	4806      	ldr	r0, [pc, #24]	; (80191c4 <CDC_Transmit_FS+0x48>)
 80191aa:	f7fc fa15 	bl	80155d8 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80191ae:	4805      	ldr	r0, [pc, #20]	; (80191c4 <CDC_Transmit_FS+0x48>)
 80191b0:	f7fc fa52 	bl	8015658 <USBD_CDC_TransmitPacket>
 80191b4:	4603      	mov	r3, r0
 80191b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80191b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80191ba:	4618      	mov	r0, r3
 80191bc:	3710      	adds	r7, #16
 80191be:	46bd      	mov	sp, r7
 80191c0:	bd80      	pop	{r7, pc}
 80191c2:	bf00      	nop
 80191c4:	200013b0 	.word	0x200013b0

080191c8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80191c8:	b480      	push	{r7}
 80191ca:	b087      	sub	sp, #28
 80191cc:	af00      	add	r7, sp, #0
 80191ce:	60f8      	str	r0, [r7, #12]
 80191d0:	60b9      	str	r1, [r7, #8]
 80191d2:	4613      	mov	r3, r2
 80191d4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80191d6:	2300      	movs	r3, #0
 80191d8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
	UNUSED(Buf);
	UNUSED(Len);
	UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80191da:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80191de:	4618      	mov	r0, r3
 80191e0:	371c      	adds	r7, #28
 80191e2:	46bd      	mov	sp, r7
 80191e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80191e8:	4770      	bx	lr
	...

080191ec <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80191ec:	b480      	push	{r7}
 80191ee:	b083      	sub	sp, #12
 80191f0:	af00      	add	r7, sp, #0
 80191f2:	4603      	mov	r3, r0
 80191f4:	6039      	str	r1, [r7, #0]
 80191f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80191f8:	683b      	ldr	r3, [r7, #0]
 80191fa:	2212      	movs	r2, #18
 80191fc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80191fe:	4b03      	ldr	r3, [pc, #12]	; (801920c <USBD_FS_DeviceDescriptor+0x20>)
}
 8019200:	4618      	mov	r0, r3
 8019202:	370c      	adds	r7, #12
 8019204:	46bd      	mov	sp, r7
 8019206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801920a:	4770      	bx	lr
 801920c:	200000cc 	.word	0x200000cc

08019210 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019210:	b480      	push	{r7}
 8019212:	b083      	sub	sp, #12
 8019214:	af00      	add	r7, sp, #0
 8019216:	4603      	mov	r3, r0
 8019218:	6039      	str	r1, [r7, #0]
 801921a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801921c:	683b      	ldr	r3, [r7, #0]
 801921e:	2204      	movs	r2, #4
 8019220:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8019222:	4b03      	ldr	r3, [pc, #12]	; (8019230 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8019224:	4618      	mov	r0, r3
 8019226:	370c      	adds	r7, #12
 8019228:	46bd      	mov	sp, r7
 801922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801922e:	4770      	bx	lr
 8019230:	200000e0 	.word	0x200000e0

08019234 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019234:	b580      	push	{r7, lr}
 8019236:	b082      	sub	sp, #8
 8019238:	af00      	add	r7, sp, #0
 801923a:	4603      	mov	r3, r0
 801923c:	6039      	str	r1, [r7, #0]
 801923e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8019240:	79fb      	ldrb	r3, [r7, #7]
 8019242:	2b00      	cmp	r3, #0
 8019244:	d105      	bne.n	8019252 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8019246:	683a      	ldr	r2, [r7, #0]
 8019248:	4907      	ldr	r1, [pc, #28]	; (8019268 <USBD_FS_ProductStrDescriptor+0x34>)
 801924a:	4808      	ldr	r0, [pc, #32]	; (801926c <USBD_FS_ProductStrDescriptor+0x38>)
 801924c:	f7fd fc92 	bl	8016b74 <USBD_GetString>
 8019250:	e004      	b.n	801925c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8019252:	683a      	ldr	r2, [r7, #0]
 8019254:	4904      	ldr	r1, [pc, #16]	; (8019268 <USBD_FS_ProductStrDescriptor+0x34>)
 8019256:	4805      	ldr	r0, [pc, #20]	; (801926c <USBD_FS_ProductStrDescriptor+0x38>)
 8019258:	f7fd fc8c 	bl	8016b74 <USBD_GetString>
  }
  return USBD_StrDesc;
 801925c:	4b02      	ldr	r3, [pc, #8]	; (8019268 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801925e:	4618      	mov	r0, r3
 8019260:	3708      	adds	r7, #8
 8019262:	46bd      	mov	sp, r7
 8019264:	bd80      	pop	{r7, pc}
 8019266:	bf00      	nop
 8019268:	20002690 	.word	0x20002690
 801926c:	0801cf40 	.word	0x0801cf40

08019270 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019270:	b580      	push	{r7, lr}
 8019272:	b082      	sub	sp, #8
 8019274:	af00      	add	r7, sp, #0
 8019276:	4603      	mov	r3, r0
 8019278:	6039      	str	r1, [r7, #0]
 801927a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801927c:	683a      	ldr	r2, [r7, #0]
 801927e:	4904      	ldr	r1, [pc, #16]	; (8019290 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8019280:	4804      	ldr	r0, [pc, #16]	; (8019294 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8019282:	f7fd fc77 	bl	8016b74 <USBD_GetString>
  return USBD_StrDesc;
 8019286:	4b02      	ldr	r3, [pc, #8]	; (8019290 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8019288:	4618      	mov	r0, r3
 801928a:	3708      	adds	r7, #8
 801928c:	46bd      	mov	sp, r7
 801928e:	bd80      	pop	{r7, pc}
 8019290:	20002690 	.word	0x20002690
 8019294:	0801cf58 	.word	0x0801cf58

08019298 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019298:	b580      	push	{r7, lr}
 801929a:	b082      	sub	sp, #8
 801929c:	af00      	add	r7, sp, #0
 801929e:	4603      	mov	r3, r0
 80192a0:	6039      	str	r1, [r7, #0]
 80192a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80192a4:	683b      	ldr	r3, [r7, #0]
 80192a6:	221a      	movs	r2, #26
 80192a8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80192aa:	f000 f843 	bl	8019334 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80192ae:	4b02      	ldr	r3, [pc, #8]	; (80192b8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80192b0:	4618      	mov	r0, r3
 80192b2:	3708      	adds	r7, #8
 80192b4:	46bd      	mov	sp, r7
 80192b6:	bd80      	pop	{r7, pc}
 80192b8:	200000e4 	.word	0x200000e4

080192bc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80192bc:	b580      	push	{r7, lr}
 80192be:	b082      	sub	sp, #8
 80192c0:	af00      	add	r7, sp, #0
 80192c2:	4603      	mov	r3, r0
 80192c4:	6039      	str	r1, [r7, #0]
 80192c6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80192c8:	79fb      	ldrb	r3, [r7, #7]
 80192ca:	2b00      	cmp	r3, #0
 80192cc:	d105      	bne.n	80192da <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80192ce:	683a      	ldr	r2, [r7, #0]
 80192d0:	4907      	ldr	r1, [pc, #28]	; (80192f0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80192d2:	4808      	ldr	r0, [pc, #32]	; (80192f4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80192d4:	f7fd fc4e 	bl	8016b74 <USBD_GetString>
 80192d8:	e004      	b.n	80192e4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80192da:	683a      	ldr	r2, [r7, #0]
 80192dc:	4904      	ldr	r1, [pc, #16]	; (80192f0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80192de:	4805      	ldr	r0, [pc, #20]	; (80192f4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80192e0:	f7fd fc48 	bl	8016b74 <USBD_GetString>
  }
  return USBD_StrDesc;
 80192e4:	4b02      	ldr	r3, [pc, #8]	; (80192f0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80192e6:	4618      	mov	r0, r3
 80192e8:	3708      	adds	r7, #8
 80192ea:	46bd      	mov	sp, r7
 80192ec:	bd80      	pop	{r7, pc}
 80192ee:	bf00      	nop
 80192f0:	20002690 	.word	0x20002690
 80192f4:	0801cf6c 	.word	0x0801cf6c

080192f8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80192f8:	b580      	push	{r7, lr}
 80192fa:	b082      	sub	sp, #8
 80192fc:	af00      	add	r7, sp, #0
 80192fe:	4603      	mov	r3, r0
 8019300:	6039      	str	r1, [r7, #0]
 8019302:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8019304:	79fb      	ldrb	r3, [r7, #7]
 8019306:	2b00      	cmp	r3, #0
 8019308:	d105      	bne.n	8019316 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801930a:	683a      	ldr	r2, [r7, #0]
 801930c:	4907      	ldr	r1, [pc, #28]	; (801932c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801930e:	4808      	ldr	r0, [pc, #32]	; (8019330 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8019310:	f7fd fc30 	bl	8016b74 <USBD_GetString>
 8019314:	e004      	b.n	8019320 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8019316:	683a      	ldr	r2, [r7, #0]
 8019318:	4904      	ldr	r1, [pc, #16]	; (801932c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801931a:	4805      	ldr	r0, [pc, #20]	; (8019330 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801931c:	f7fd fc2a 	bl	8016b74 <USBD_GetString>
  }
  return USBD_StrDesc;
 8019320:	4b02      	ldr	r3, [pc, #8]	; (801932c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8019322:	4618      	mov	r0, r3
 8019324:	3708      	adds	r7, #8
 8019326:	46bd      	mov	sp, r7
 8019328:	bd80      	pop	{r7, pc}
 801932a:	bf00      	nop
 801932c:	20002690 	.word	0x20002690
 8019330:	0801cf78 	.word	0x0801cf78

08019334 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8019334:	b580      	push	{r7, lr}
 8019336:	b084      	sub	sp, #16
 8019338:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801933a:	4b0f      	ldr	r3, [pc, #60]	; (8019378 <Get_SerialNum+0x44>)
 801933c:	681b      	ldr	r3, [r3, #0]
 801933e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8019340:	4b0e      	ldr	r3, [pc, #56]	; (801937c <Get_SerialNum+0x48>)
 8019342:	681b      	ldr	r3, [r3, #0]
 8019344:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8019346:	4b0e      	ldr	r3, [pc, #56]	; (8019380 <Get_SerialNum+0x4c>)
 8019348:	681b      	ldr	r3, [r3, #0]
 801934a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801934c:	68fa      	ldr	r2, [r7, #12]
 801934e:	687b      	ldr	r3, [r7, #4]
 8019350:	4413      	add	r3, r2
 8019352:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8019354:	68fb      	ldr	r3, [r7, #12]
 8019356:	2b00      	cmp	r3, #0
 8019358:	d009      	beq.n	801936e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801935a:	2208      	movs	r2, #8
 801935c:	4909      	ldr	r1, [pc, #36]	; (8019384 <Get_SerialNum+0x50>)
 801935e:	68f8      	ldr	r0, [r7, #12]
 8019360:	f000 f814 	bl	801938c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8019364:	2204      	movs	r2, #4
 8019366:	4908      	ldr	r1, [pc, #32]	; (8019388 <Get_SerialNum+0x54>)
 8019368:	68b8      	ldr	r0, [r7, #8]
 801936a:	f000 f80f 	bl	801938c <IntToUnicode>
  }
}
 801936e:	bf00      	nop
 8019370:	3710      	adds	r7, #16
 8019372:	46bd      	mov	sp, r7
 8019374:	bd80      	pop	{r7, pc}
 8019376:	bf00      	nop
 8019378:	1fff7590 	.word	0x1fff7590
 801937c:	1fff7594 	.word	0x1fff7594
 8019380:	1fff7598 	.word	0x1fff7598
 8019384:	200000e6 	.word	0x200000e6
 8019388:	200000f6 	.word	0x200000f6

0801938c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801938c:	b480      	push	{r7}
 801938e:	b087      	sub	sp, #28
 8019390:	af00      	add	r7, sp, #0
 8019392:	60f8      	str	r0, [r7, #12]
 8019394:	60b9      	str	r1, [r7, #8]
 8019396:	4613      	mov	r3, r2
 8019398:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801939a:	2300      	movs	r3, #0
 801939c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801939e:	2300      	movs	r3, #0
 80193a0:	75fb      	strb	r3, [r7, #23]
 80193a2:	e027      	b.n	80193f4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80193a4:	68fb      	ldr	r3, [r7, #12]
 80193a6:	0f1b      	lsrs	r3, r3, #28
 80193a8:	2b09      	cmp	r3, #9
 80193aa:	d80b      	bhi.n	80193c4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80193ac:	68fb      	ldr	r3, [r7, #12]
 80193ae:	0f1b      	lsrs	r3, r3, #28
 80193b0:	b2da      	uxtb	r2, r3
 80193b2:	7dfb      	ldrb	r3, [r7, #23]
 80193b4:	005b      	lsls	r3, r3, #1
 80193b6:	4619      	mov	r1, r3
 80193b8:	68bb      	ldr	r3, [r7, #8]
 80193ba:	440b      	add	r3, r1
 80193bc:	3230      	adds	r2, #48	; 0x30
 80193be:	b2d2      	uxtb	r2, r2
 80193c0:	701a      	strb	r2, [r3, #0]
 80193c2:	e00a      	b.n	80193da <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80193c4:	68fb      	ldr	r3, [r7, #12]
 80193c6:	0f1b      	lsrs	r3, r3, #28
 80193c8:	b2da      	uxtb	r2, r3
 80193ca:	7dfb      	ldrb	r3, [r7, #23]
 80193cc:	005b      	lsls	r3, r3, #1
 80193ce:	4619      	mov	r1, r3
 80193d0:	68bb      	ldr	r3, [r7, #8]
 80193d2:	440b      	add	r3, r1
 80193d4:	3237      	adds	r2, #55	; 0x37
 80193d6:	b2d2      	uxtb	r2, r2
 80193d8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80193da:	68fb      	ldr	r3, [r7, #12]
 80193dc:	011b      	lsls	r3, r3, #4
 80193de:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80193e0:	7dfb      	ldrb	r3, [r7, #23]
 80193e2:	005b      	lsls	r3, r3, #1
 80193e4:	3301      	adds	r3, #1
 80193e6:	68ba      	ldr	r2, [r7, #8]
 80193e8:	4413      	add	r3, r2
 80193ea:	2200      	movs	r2, #0
 80193ec:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80193ee:	7dfb      	ldrb	r3, [r7, #23]
 80193f0:	3301      	adds	r3, #1
 80193f2:	75fb      	strb	r3, [r7, #23]
 80193f4:	7dfa      	ldrb	r2, [r7, #23]
 80193f6:	79fb      	ldrb	r3, [r7, #7]
 80193f8:	429a      	cmp	r2, r3
 80193fa:	d3d3      	bcc.n	80193a4 <IntToUnicode+0x18>
  }
}
 80193fc:	bf00      	nop
 80193fe:	bf00      	nop
 8019400:	371c      	adds	r7, #28
 8019402:	46bd      	mov	sp, r7
 8019404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019408:	4770      	bx	lr
	...

0801940c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801940c:	b580      	push	{r7, lr}
 801940e:	b0b0      	sub	sp, #192	; 0xc0
 8019410:	af00      	add	r7, sp, #0
 8019412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019414:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8019418:	2200      	movs	r2, #0
 801941a:	601a      	str	r2, [r3, #0]
 801941c:	605a      	str	r2, [r3, #4]
 801941e:	609a      	str	r2, [r3, #8]
 8019420:	60da      	str	r2, [r3, #12]
 8019422:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8019424:	f107 0318 	add.w	r3, r7, #24
 8019428:	2294      	movs	r2, #148	; 0x94
 801942a:	2100      	movs	r1, #0
 801942c:	4618      	mov	r0, r3
 801942e:	f000 fc15 	bl	8019c5c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8019432:	687b      	ldr	r3, [r7, #4]
 8019434:	681b      	ldr	r3, [r3, #0]
 8019436:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801943a:	d163      	bne.n	8019504 <HAL_PCD_MspInit+0xf8>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801943c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8019440:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8019442:	2300      	movs	r3, #0
 8019444:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8019448:	f107 0318 	add.w	r3, r7, #24
 801944c:	4618      	mov	r0, r3
 801944e:	f7f2 fb59 	bl	800bb04 <HAL_RCCEx_PeriphCLKConfig>
 8019452:	4603      	mov	r3, r0
 8019454:	2b00      	cmp	r3, #0
 8019456:	d001      	beq.n	801945c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8019458:	f7eb fbcc 	bl	8004bf4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801945c:	4b2b      	ldr	r3, [pc, #172]	; (801950c <HAL_PCD_MspInit+0x100>)
 801945e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8019460:	4a2a      	ldr	r2, [pc, #168]	; (801950c <HAL_PCD_MspInit+0x100>)
 8019462:	f043 0301 	orr.w	r3, r3, #1
 8019466:	64d3      	str	r3, [r2, #76]	; 0x4c
 8019468:	4b28      	ldr	r3, [pc, #160]	; (801950c <HAL_PCD_MspInit+0x100>)
 801946a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801946c:	f003 0301 	and.w	r3, r3, #1
 8019470:	617b      	str	r3, [r7, #20]
 8019472:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8019474:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8019478:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801947c:	2302      	movs	r3, #2
 801947e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8019482:	2300      	movs	r3, #0
 8019484:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8019488:	2303      	movs	r3, #3
 801948a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801948e:	230a      	movs	r3, #10
 8019490:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8019494:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8019498:	4619      	mov	r1, r3
 801949a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 801949e:	f7ee fcdd 	bl	8007e5c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80194a2:	4b1a      	ldr	r3, [pc, #104]	; (801950c <HAL_PCD_MspInit+0x100>)
 80194a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80194a6:	4a19      	ldr	r2, [pc, #100]	; (801950c <HAL_PCD_MspInit+0x100>)
 80194a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80194ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80194ae:	4b17      	ldr	r3, [pc, #92]	; (801950c <HAL_PCD_MspInit+0x100>)
 80194b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80194b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80194b6:	613b      	str	r3, [r7, #16]
 80194b8:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80194ba:	4b14      	ldr	r3, [pc, #80]	; (801950c <HAL_PCD_MspInit+0x100>)
 80194bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80194be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80194c2:	2b00      	cmp	r3, #0
 80194c4:	d114      	bne.n	80194f0 <HAL_PCD_MspInit+0xe4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80194c6:	4b11      	ldr	r3, [pc, #68]	; (801950c <HAL_PCD_MspInit+0x100>)
 80194c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80194ca:	4a10      	ldr	r2, [pc, #64]	; (801950c <HAL_PCD_MspInit+0x100>)
 80194cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80194d0:	6593      	str	r3, [r2, #88]	; 0x58
 80194d2:	4b0e      	ldr	r3, [pc, #56]	; (801950c <HAL_PCD_MspInit+0x100>)
 80194d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80194d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80194da:	60fb      	str	r3, [r7, #12]
 80194dc:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 80194de:	f7f1 fbfd 	bl	800acdc <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80194e2:	4b0a      	ldr	r3, [pc, #40]	; (801950c <HAL_PCD_MspInit+0x100>)
 80194e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80194e6:	4a09      	ldr	r2, [pc, #36]	; (801950c <HAL_PCD_MspInit+0x100>)
 80194e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80194ec:	6593      	str	r3, [r2, #88]	; 0x58
 80194ee:	e001      	b.n	80194f4 <HAL_PCD_MspInit+0xe8>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 80194f0:	f7f1 fbf4 	bl	800acdc <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80194f4:	2200      	movs	r2, #0
 80194f6:	2100      	movs	r1, #0
 80194f8:	2043      	movs	r0, #67	; 0x43
 80194fa:	f7ee f94a 	bl	8007792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80194fe:	2043      	movs	r0, #67	; 0x43
 8019500:	f7ee f963 	bl	80077ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8019504:	bf00      	nop
 8019506:	37c0      	adds	r7, #192	; 0xc0
 8019508:	46bd      	mov	sp, r7
 801950a:	bd80      	pop	{r7, pc}
 801950c:	40021000 	.word	0x40021000

08019510 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019510:	b580      	push	{r7, lr}
 8019512:	b082      	sub	sp, #8
 8019514:	af00      	add	r7, sp, #0
 8019516:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8019518:	687b      	ldr	r3, [r7, #4]
 801951a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 801951e:	687b      	ldr	r3, [r7, #4]
 8019520:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8019524:	4619      	mov	r1, r3
 8019526:	4610      	mov	r0, r2
 8019528:	f7fc f9bf 	bl	80158aa <USBD_LL_SetupStage>
}
 801952c:	bf00      	nop
 801952e:	3708      	adds	r7, #8
 8019530:	46bd      	mov	sp, r7
 8019532:	bd80      	pop	{r7, pc}

08019534 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019534:	b580      	push	{r7, lr}
 8019536:	b082      	sub	sp, #8
 8019538:	af00      	add	r7, sp, #0
 801953a:	6078      	str	r0, [r7, #4]
 801953c:	460b      	mov	r3, r1
 801953e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8019540:	687b      	ldr	r3, [r7, #4]
 8019542:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8019546:	78fa      	ldrb	r2, [r7, #3]
 8019548:	6879      	ldr	r1, [r7, #4]
 801954a:	4613      	mov	r3, r2
 801954c:	00db      	lsls	r3, r3, #3
 801954e:	4413      	add	r3, r2
 8019550:	009b      	lsls	r3, r3, #2
 8019552:	440b      	add	r3, r1
 8019554:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8019558:	681a      	ldr	r2, [r3, #0]
 801955a:	78fb      	ldrb	r3, [r7, #3]
 801955c:	4619      	mov	r1, r3
 801955e:	f7fc f9f9 	bl	8015954 <USBD_LL_DataOutStage>
}
 8019562:	bf00      	nop
 8019564:	3708      	adds	r7, #8
 8019566:	46bd      	mov	sp, r7
 8019568:	bd80      	pop	{r7, pc}

0801956a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801956a:	b580      	push	{r7, lr}
 801956c:	b082      	sub	sp, #8
 801956e:	af00      	add	r7, sp, #0
 8019570:	6078      	str	r0, [r7, #4]
 8019572:	460b      	mov	r3, r1
 8019574:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8019576:	687b      	ldr	r3, [r7, #4]
 8019578:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 801957c:	78fa      	ldrb	r2, [r7, #3]
 801957e:	6879      	ldr	r1, [r7, #4]
 8019580:	4613      	mov	r3, r2
 8019582:	00db      	lsls	r3, r3, #3
 8019584:	4413      	add	r3, r2
 8019586:	009b      	lsls	r3, r3, #2
 8019588:	440b      	add	r3, r1
 801958a:	3348      	adds	r3, #72	; 0x48
 801958c:	681a      	ldr	r2, [r3, #0]
 801958e:	78fb      	ldrb	r3, [r7, #3]
 8019590:	4619      	mov	r1, r3
 8019592:	f7fc fa92 	bl	8015aba <USBD_LL_DataInStage>
}
 8019596:	bf00      	nop
 8019598:	3708      	adds	r7, #8
 801959a:	46bd      	mov	sp, r7
 801959c:	bd80      	pop	{r7, pc}

0801959e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801959e:	b580      	push	{r7, lr}
 80195a0:	b082      	sub	sp, #8
 80195a2:	af00      	add	r7, sp, #0
 80195a4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80195a6:	687b      	ldr	r3, [r7, #4]
 80195a8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80195ac:	4618      	mov	r0, r3
 80195ae:	f7fc fbcc 	bl	8015d4a <USBD_LL_SOF>
}
 80195b2:	bf00      	nop
 80195b4:	3708      	adds	r7, #8
 80195b6:	46bd      	mov	sp, r7
 80195b8:	bd80      	pop	{r7, pc}

080195ba <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80195ba:	b580      	push	{r7, lr}
 80195bc:	b084      	sub	sp, #16
 80195be:	af00      	add	r7, sp, #0
 80195c0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80195c2:	2301      	movs	r3, #1
 80195c4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80195c6:	687b      	ldr	r3, [r7, #4]
 80195c8:	691b      	ldr	r3, [r3, #16]
 80195ca:	2b02      	cmp	r3, #2
 80195cc:	d001      	beq.n	80195d2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80195ce:	f7eb fb11 	bl	8004bf4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80195d2:	687b      	ldr	r3, [r7, #4]
 80195d4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80195d8:	7bfa      	ldrb	r2, [r7, #15]
 80195da:	4611      	mov	r1, r2
 80195dc:	4618      	mov	r0, r3
 80195de:	f7fc fb70 	bl	8015cc2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80195e2:	687b      	ldr	r3, [r7, #4]
 80195e4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80195e8:	4618      	mov	r0, r3
 80195ea:	f7fc fb18 	bl	8015c1e <USBD_LL_Reset>
}
 80195ee:	bf00      	nop
 80195f0:	3710      	adds	r7, #16
 80195f2:	46bd      	mov	sp, r7
 80195f4:	bd80      	pop	{r7, pc}
	...

080195f8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80195f8:	b580      	push	{r7, lr}
 80195fa:	b082      	sub	sp, #8
 80195fc:	af00      	add	r7, sp, #0
 80195fe:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8019600:	687b      	ldr	r3, [r7, #4]
 8019602:	681b      	ldr	r3, [r3, #0]
 8019604:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8019608:	681b      	ldr	r3, [r3, #0]
 801960a:	687a      	ldr	r2, [r7, #4]
 801960c:	6812      	ldr	r2, [r2, #0]
 801960e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8019612:	f043 0301 	orr.w	r3, r3, #1
 8019616:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8019618:	687b      	ldr	r3, [r7, #4]
 801961a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801961e:	4618      	mov	r0, r3
 8019620:	f7fc fb5f 	bl	8015ce2 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8019624:	687b      	ldr	r3, [r7, #4]
 8019626:	6a1b      	ldr	r3, [r3, #32]
 8019628:	2b00      	cmp	r3, #0
 801962a:	d005      	beq.n	8019638 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801962c:	4b04      	ldr	r3, [pc, #16]	; (8019640 <HAL_PCD_SuspendCallback+0x48>)
 801962e:	691b      	ldr	r3, [r3, #16]
 8019630:	4a03      	ldr	r2, [pc, #12]	; (8019640 <HAL_PCD_SuspendCallback+0x48>)
 8019632:	f043 0306 	orr.w	r3, r3, #6
 8019636:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8019638:	bf00      	nop
 801963a:	3708      	adds	r7, #8
 801963c:	46bd      	mov	sp, r7
 801963e:	bd80      	pop	{r7, pc}
 8019640:	e000ed00 	.word	0xe000ed00

08019644 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019644:	b580      	push	{r7, lr}
 8019646:	b082      	sub	sp, #8
 8019648:	af00      	add	r7, sp, #0
 801964a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801964c:	687b      	ldr	r3, [r7, #4]
 801964e:	681b      	ldr	r3, [r3, #0]
 8019650:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8019654:	681b      	ldr	r3, [r3, #0]
 8019656:	687a      	ldr	r2, [r7, #4]
 8019658:	6812      	ldr	r2, [r2, #0]
 801965a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801965e:	f023 0301 	bic.w	r3, r3, #1
 8019662:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8019664:	687b      	ldr	r3, [r7, #4]
 8019666:	6a1b      	ldr	r3, [r3, #32]
 8019668:	2b00      	cmp	r3, #0
 801966a:	d007      	beq.n	801967c <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801966c:	4b08      	ldr	r3, [pc, #32]	; (8019690 <HAL_PCD_ResumeCallback+0x4c>)
 801966e:	691b      	ldr	r3, [r3, #16]
 8019670:	4a07      	ldr	r2, [pc, #28]	; (8019690 <HAL_PCD_ResumeCallback+0x4c>)
 8019672:	f023 0306 	bic.w	r3, r3, #6
 8019676:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8019678:	f000 faa8 	bl	8019bcc <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801967c:	687b      	ldr	r3, [r7, #4]
 801967e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8019682:	4618      	mov	r0, r3
 8019684:	f7fc fb49 	bl	8015d1a <USBD_LL_Resume>
}
 8019688:	bf00      	nop
 801968a:	3708      	adds	r7, #8
 801968c:	46bd      	mov	sp, r7
 801968e:	bd80      	pop	{r7, pc}
 8019690:	e000ed00 	.word	0xe000ed00

08019694 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019694:	b580      	push	{r7, lr}
 8019696:	b082      	sub	sp, #8
 8019698:	af00      	add	r7, sp, #0
 801969a:	6078      	str	r0, [r7, #4]
 801969c:	460b      	mov	r3, r1
 801969e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80196a0:	687b      	ldr	r3, [r7, #4]
 80196a2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80196a6:	78fa      	ldrb	r2, [r7, #3]
 80196a8:	4611      	mov	r1, r2
 80196aa:	4618      	mov	r0, r3
 80196ac:	f7fc fb9f 	bl	8015dee <USBD_LL_IsoOUTIncomplete>
}
 80196b0:	bf00      	nop
 80196b2:	3708      	adds	r7, #8
 80196b4:	46bd      	mov	sp, r7
 80196b6:	bd80      	pop	{r7, pc}

080196b8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80196b8:	b580      	push	{r7, lr}
 80196ba:	b082      	sub	sp, #8
 80196bc:	af00      	add	r7, sp, #0
 80196be:	6078      	str	r0, [r7, #4]
 80196c0:	460b      	mov	r3, r1
 80196c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80196c4:	687b      	ldr	r3, [r7, #4]
 80196c6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80196ca:	78fa      	ldrb	r2, [r7, #3]
 80196cc:	4611      	mov	r1, r2
 80196ce:	4618      	mov	r0, r3
 80196d0:	f7fc fb5b 	bl	8015d8a <USBD_LL_IsoINIncomplete>
}
 80196d4:	bf00      	nop
 80196d6:	3708      	adds	r7, #8
 80196d8:	46bd      	mov	sp, r7
 80196da:	bd80      	pop	{r7, pc}

080196dc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80196dc:	b580      	push	{r7, lr}
 80196de:	b082      	sub	sp, #8
 80196e0:	af00      	add	r7, sp, #0
 80196e2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80196e4:	687b      	ldr	r3, [r7, #4]
 80196e6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80196ea:	4618      	mov	r0, r3
 80196ec:	f7fc fbb1 	bl	8015e52 <USBD_LL_DevConnected>
}
 80196f0:	bf00      	nop
 80196f2:	3708      	adds	r7, #8
 80196f4:	46bd      	mov	sp, r7
 80196f6:	bd80      	pop	{r7, pc}

080196f8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80196f8:	b580      	push	{r7, lr}
 80196fa:	b082      	sub	sp, #8
 80196fc:	af00      	add	r7, sp, #0
 80196fe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8019700:	687b      	ldr	r3, [r7, #4]
 8019702:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8019706:	4618      	mov	r0, r3
 8019708:	f7fc fbae 	bl	8015e68 <USBD_LL_DevDisconnected>
}
 801970c:	bf00      	nop
 801970e:	3708      	adds	r7, #8
 8019710:	46bd      	mov	sp, r7
 8019712:	bd80      	pop	{r7, pc}

08019714 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8019714:	b580      	push	{r7, lr}
 8019716:	b082      	sub	sp, #8
 8019718:	af00      	add	r7, sp, #0
 801971a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801971c:	687b      	ldr	r3, [r7, #4]
 801971e:	781b      	ldrb	r3, [r3, #0]
 8019720:	2b00      	cmp	r3, #0
 8019722:	d13c      	bne.n	801979e <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8019724:	4a20      	ldr	r2, [pc, #128]	; (80197a8 <USBD_LL_Init+0x94>)
 8019726:	687b      	ldr	r3, [r7, #4]
 8019728:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 801972c:	687b      	ldr	r3, [r7, #4]
 801972e:	4a1e      	ldr	r2, [pc, #120]	; (80197a8 <USBD_LL_Init+0x94>)
 8019730:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8019734:	4b1c      	ldr	r3, [pc, #112]	; (80197a8 <USBD_LL_Init+0x94>)
 8019736:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801973a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801973c:	4b1a      	ldr	r3, [pc, #104]	; (80197a8 <USBD_LL_Init+0x94>)
 801973e:	2206      	movs	r2, #6
 8019740:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8019742:	4b19      	ldr	r3, [pc, #100]	; (80197a8 <USBD_LL_Init+0x94>)
 8019744:	2202      	movs	r2, #2
 8019746:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8019748:	4b17      	ldr	r3, [pc, #92]	; (80197a8 <USBD_LL_Init+0x94>)
 801974a:	2202      	movs	r2, #2
 801974c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801974e:	4b16      	ldr	r3, [pc, #88]	; (80197a8 <USBD_LL_Init+0x94>)
 8019750:	2200      	movs	r2, #0
 8019752:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8019754:	4b14      	ldr	r3, [pc, #80]	; (80197a8 <USBD_LL_Init+0x94>)
 8019756:	2200      	movs	r2, #0
 8019758:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801975a:	4b13      	ldr	r3, [pc, #76]	; (80197a8 <USBD_LL_Init+0x94>)
 801975c:	2200      	movs	r2, #0
 801975e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8019760:	4b11      	ldr	r3, [pc, #68]	; (80197a8 <USBD_LL_Init+0x94>)
 8019762:	2200      	movs	r2, #0
 8019764:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8019766:	4b10      	ldr	r3, [pc, #64]	; (80197a8 <USBD_LL_Init+0x94>)
 8019768:	2200      	movs	r2, #0
 801976a:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801976c:	4b0e      	ldr	r3, [pc, #56]	; (80197a8 <USBD_LL_Init+0x94>)
 801976e:	2200      	movs	r2, #0
 8019770:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8019772:	480d      	ldr	r0, [pc, #52]	; (80197a8 <USBD_LL_Init+0x94>)
 8019774:	f7f0 f83b 	bl	80097ee <HAL_PCD_Init>
 8019778:	4603      	mov	r3, r0
 801977a:	2b00      	cmp	r3, #0
 801977c:	d001      	beq.n	8019782 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801977e:	f7eb fa39 	bl	8004bf4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8019782:	2180      	movs	r1, #128	; 0x80
 8019784:	4808      	ldr	r0, [pc, #32]	; (80197a8 <USBD_LL_Init+0x94>)
 8019786:	f7f1 f9a4 	bl	800aad2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801978a:	2240      	movs	r2, #64	; 0x40
 801978c:	2100      	movs	r1, #0
 801978e:	4806      	ldr	r0, [pc, #24]	; (80197a8 <USBD_LL_Init+0x94>)
 8019790:	f7f1 f958 	bl	800aa44 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8019794:	2280      	movs	r2, #128	; 0x80
 8019796:	2101      	movs	r1, #1
 8019798:	4803      	ldr	r0, [pc, #12]	; (80197a8 <USBD_LL_Init+0x94>)
 801979a:	f7f1 f953 	bl	800aa44 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801979e:	2300      	movs	r3, #0
}
 80197a0:	4618      	mov	r0, r3
 80197a2:	3708      	adds	r7, #8
 80197a4:	46bd      	mov	sp, r7
 80197a6:	bd80      	pop	{r7, pc}
 80197a8:	20002890 	.word	0x20002890

080197ac <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80197ac:	b580      	push	{r7, lr}
 80197ae:	b084      	sub	sp, #16
 80197b0:	af00      	add	r7, sp, #0
 80197b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80197b4:	2300      	movs	r3, #0
 80197b6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80197b8:	2300      	movs	r3, #0
 80197ba:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 80197bc:	687b      	ldr	r3, [r7, #4]
 80197be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80197c2:	4618      	mov	r0, r3
 80197c4:	f7f0 f937 	bl	8009a36 <HAL_PCD_Start>
 80197c8:	4603      	mov	r3, r0
 80197ca:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80197cc:	7bbb      	ldrb	r3, [r7, #14]
 80197ce:	2b03      	cmp	r3, #3
 80197d0:	d816      	bhi.n	8019800 <USBD_LL_Start+0x54>
 80197d2:	a201      	add	r2, pc, #4	; (adr r2, 80197d8 <USBD_LL_Start+0x2c>)
 80197d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80197d8:	080197e9 	.word	0x080197e9
 80197dc:	080197ef 	.word	0x080197ef
 80197e0:	080197f5 	.word	0x080197f5
 80197e4:	080197fb 	.word	0x080197fb
    case HAL_OK :
      usb_status = USBD_OK;
 80197e8:	2300      	movs	r3, #0
 80197ea:	73fb      	strb	r3, [r7, #15]
    break;
 80197ec:	e00b      	b.n	8019806 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80197ee:	2303      	movs	r3, #3
 80197f0:	73fb      	strb	r3, [r7, #15]
    break;
 80197f2:	e008      	b.n	8019806 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80197f4:	2301      	movs	r3, #1
 80197f6:	73fb      	strb	r3, [r7, #15]
    break;
 80197f8:	e005      	b.n	8019806 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80197fa:	2303      	movs	r3, #3
 80197fc:	73fb      	strb	r3, [r7, #15]
    break;
 80197fe:	e002      	b.n	8019806 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8019800:	2303      	movs	r3, #3
 8019802:	73fb      	strb	r3, [r7, #15]
    break;
 8019804:	bf00      	nop
  }
  return usb_status;
 8019806:	7bfb      	ldrb	r3, [r7, #15]
}
 8019808:	4618      	mov	r0, r3
 801980a:	3710      	adds	r7, #16
 801980c:	46bd      	mov	sp, r7
 801980e:	bd80      	pop	{r7, pc}

08019810 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8019810:	b580      	push	{r7, lr}
 8019812:	b084      	sub	sp, #16
 8019814:	af00      	add	r7, sp, #0
 8019816:	6078      	str	r0, [r7, #4]
 8019818:	4608      	mov	r0, r1
 801981a:	4611      	mov	r1, r2
 801981c:	461a      	mov	r2, r3
 801981e:	4603      	mov	r3, r0
 8019820:	70fb      	strb	r3, [r7, #3]
 8019822:	460b      	mov	r3, r1
 8019824:	70bb      	strb	r3, [r7, #2]
 8019826:	4613      	mov	r3, r2
 8019828:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801982a:	2300      	movs	r3, #0
 801982c:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801982e:	2300      	movs	r3, #0
 8019830:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8019832:	687b      	ldr	r3, [r7, #4]
 8019834:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8019838:	78bb      	ldrb	r3, [r7, #2]
 801983a:	883a      	ldrh	r2, [r7, #0]
 801983c:	78f9      	ldrb	r1, [r7, #3]
 801983e:	f7f0 fde1 	bl	800a404 <HAL_PCD_EP_Open>
 8019842:	4603      	mov	r3, r0
 8019844:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8019846:	7bbb      	ldrb	r3, [r7, #14]
 8019848:	2b03      	cmp	r3, #3
 801984a:	d817      	bhi.n	801987c <USBD_LL_OpenEP+0x6c>
 801984c:	a201      	add	r2, pc, #4	; (adr r2, 8019854 <USBD_LL_OpenEP+0x44>)
 801984e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019852:	bf00      	nop
 8019854:	08019865 	.word	0x08019865
 8019858:	0801986b 	.word	0x0801986b
 801985c:	08019871 	.word	0x08019871
 8019860:	08019877 	.word	0x08019877
    case HAL_OK :
      usb_status = USBD_OK;
 8019864:	2300      	movs	r3, #0
 8019866:	73fb      	strb	r3, [r7, #15]
    break;
 8019868:	e00b      	b.n	8019882 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801986a:	2303      	movs	r3, #3
 801986c:	73fb      	strb	r3, [r7, #15]
    break;
 801986e:	e008      	b.n	8019882 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8019870:	2301      	movs	r3, #1
 8019872:	73fb      	strb	r3, [r7, #15]
    break;
 8019874:	e005      	b.n	8019882 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8019876:	2303      	movs	r3, #3
 8019878:	73fb      	strb	r3, [r7, #15]
    break;
 801987a:	e002      	b.n	8019882 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 801987c:	2303      	movs	r3, #3
 801987e:	73fb      	strb	r3, [r7, #15]
    break;
 8019880:	bf00      	nop
  }
  return usb_status;
 8019882:	7bfb      	ldrb	r3, [r7, #15]
}
 8019884:	4618      	mov	r0, r3
 8019886:	3710      	adds	r7, #16
 8019888:	46bd      	mov	sp, r7
 801988a:	bd80      	pop	{r7, pc}

0801988c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801988c:	b580      	push	{r7, lr}
 801988e:	b084      	sub	sp, #16
 8019890:	af00      	add	r7, sp, #0
 8019892:	6078      	str	r0, [r7, #4]
 8019894:	460b      	mov	r3, r1
 8019896:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019898:	2300      	movs	r3, #0
 801989a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801989c:	2300      	movs	r3, #0
 801989e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80198a0:	687b      	ldr	r3, [r7, #4]
 80198a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80198a6:	78fa      	ldrb	r2, [r7, #3]
 80198a8:	4611      	mov	r1, r2
 80198aa:	4618      	mov	r0, r3
 80198ac:	f7f0 fe12 	bl	800a4d4 <HAL_PCD_EP_Close>
 80198b0:	4603      	mov	r3, r0
 80198b2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80198b4:	7bbb      	ldrb	r3, [r7, #14]
 80198b6:	2b03      	cmp	r3, #3
 80198b8:	d816      	bhi.n	80198e8 <USBD_LL_CloseEP+0x5c>
 80198ba:	a201      	add	r2, pc, #4	; (adr r2, 80198c0 <USBD_LL_CloseEP+0x34>)
 80198bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80198c0:	080198d1 	.word	0x080198d1
 80198c4:	080198d7 	.word	0x080198d7
 80198c8:	080198dd 	.word	0x080198dd
 80198cc:	080198e3 	.word	0x080198e3
    case HAL_OK :
      usb_status = USBD_OK;
 80198d0:	2300      	movs	r3, #0
 80198d2:	73fb      	strb	r3, [r7, #15]
    break;
 80198d4:	e00b      	b.n	80198ee <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80198d6:	2303      	movs	r3, #3
 80198d8:	73fb      	strb	r3, [r7, #15]
    break;
 80198da:	e008      	b.n	80198ee <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80198dc:	2301      	movs	r3, #1
 80198de:	73fb      	strb	r3, [r7, #15]
    break;
 80198e0:	e005      	b.n	80198ee <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80198e2:	2303      	movs	r3, #3
 80198e4:	73fb      	strb	r3, [r7, #15]
    break;
 80198e6:	e002      	b.n	80198ee <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80198e8:	2303      	movs	r3, #3
 80198ea:	73fb      	strb	r3, [r7, #15]
    break;
 80198ec:	bf00      	nop
  }
  return usb_status;
 80198ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80198f0:	4618      	mov	r0, r3
 80198f2:	3710      	adds	r7, #16
 80198f4:	46bd      	mov	sp, r7
 80198f6:	bd80      	pop	{r7, pc}

080198f8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80198f8:	b580      	push	{r7, lr}
 80198fa:	b084      	sub	sp, #16
 80198fc:	af00      	add	r7, sp, #0
 80198fe:	6078      	str	r0, [r7, #4]
 8019900:	460b      	mov	r3, r1
 8019902:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019904:	2300      	movs	r3, #0
 8019906:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019908:	2300      	movs	r3, #0
 801990a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801990c:	687b      	ldr	r3, [r7, #4]
 801990e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8019912:	78fa      	ldrb	r2, [r7, #3]
 8019914:	4611      	mov	r1, r2
 8019916:	4618      	mov	r0, r3
 8019918:	f7f0 fea1 	bl	800a65e <HAL_PCD_EP_SetStall>
 801991c:	4603      	mov	r3, r0
 801991e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8019920:	7bbb      	ldrb	r3, [r7, #14]
 8019922:	2b03      	cmp	r3, #3
 8019924:	d816      	bhi.n	8019954 <USBD_LL_StallEP+0x5c>
 8019926:	a201      	add	r2, pc, #4	; (adr r2, 801992c <USBD_LL_StallEP+0x34>)
 8019928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801992c:	0801993d 	.word	0x0801993d
 8019930:	08019943 	.word	0x08019943
 8019934:	08019949 	.word	0x08019949
 8019938:	0801994f 	.word	0x0801994f
    case HAL_OK :
      usb_status = USBD_OK;
 801993c:	2300      	movs	r3, #0
 801993e:	73fb      	strb	r3, [r7, #15]
    break;
 8019940:	e00b      	b.n	801995a <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8019942:	2303      	movs	r3, #3
 8019944:	73fb      	strb	r3, [r7, #15]
    break;
 8019946:	e008      	b.n	801995a <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8019948:	2301      	movs	r3, #1
 801994a:	73fb      	strb	r3, [r7, #15]
    break;
 801994c:	e005      	b.n	801995a <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801994e:	2303      	movs	r3, #3
 8019950:	73fb      	strb	r3, [r7, #15]
    break;
 8019952:	e002      	b.n	801995a <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8019954:	2303      	movs	r3, #3
 8019956:	73fb      	strb	r3, [r7, #15]
    break;
 8019958:	bf00      	nop
  }
  return usb_status;
 801995a:	7bfb      	ldrb	r3, [r7, #15]
}
 801995c:	4618      	mov	r0, r3
 801995e:	3710      	adds	r7, #16
 8019960:	46bd      	mov	sp, r7
 8019962:	bd80      	pop	{r7, pc}

08019964 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019964:	b580      	push	{r7, lr}
 8019966:	b084      	sub	sp, #16
 8019968:	af00      	add	r7, sp, #0
 801996a:	6078      	str	r0, [r7, #4]
 801996c:	460b      	mov	r3, r1
 801996e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019970:	2300      	movs	r3, #0
 8019972:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019974:	2300      	movs	r3, #0
 8019976:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8019978:	687b      	ldr	r3, [r7, #4]
 801997a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801997e:	78fa      	ldrb	r2, [r7, #3]
 8019980:	4611      	mov	r1, r2
 8019982:	4618      	mov	r0, r3
 8019984:	f7f0 fecd 	bl	800a722 <HAL_PCD_EP_ClrStall>
 8019988:	4603      	mov	r3, r0
 801998a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801998c:	7bbb      	ldrb	r3, [r7, #14]
 801998e:	2b03      	cmp	r3, #3
 8019990:	d816      	bhi.n	80199c0 <USBD_LL_ClearStallEP+0x5c>
 8019992:	a201      	add	r2, pc, #4	; (adr r2, 8019998 <USBD_LL_ClearStallEP+0x34>)
 8019994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019998:	080199a9 	.word	0x080199a9
 801999c:	080199af 	.word	0x080199af
 80199a0:	080199b5 	.word	0x080199b5
 80199a4:	080199bb 	.word	0x080199bb
    case HAL_OK :
      usb_status = USBD_OK;
 80199a8:	2300      	movs	r3, #0
 80199aa:	73fb      	strb	r3, [r7, #15]
    break;
 80199ac:	e00b      	b.n	80199c6 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80199ae:	2303      	movs	r3, #3
 80199b0:	73fb      	strb	r3, [r7, #15]
    break;
 80199b2:	e008      	b.n	80199c6 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80199b4:	2301      	movs	r3, #1
 80199b6:	73fb      	strb	r3, [r7, #15]
    break;
 80199b8:	e005      	b.n	80199c6 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80199ba:	2303      	movs	r3, #3
 80199bc:	73fb      	strb	r3, [r7, #15]
    break;
 80199be:	e002      	b.n	80199c6 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80199c0:	2303      	movs	r3, #3
 80199c2:	73fb      	strb	r3, [r7, #15]
    break;
 80199c4:	bf00      	nop
  }
  return usb_status;
 80199c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80199c8:	4618      	mov	r0, r3
 80199ca:	3710      	adds	r7, #16
 80199cc:	46bd      	mov	sp, r7
 80199ce:	bd80      	pop	{r7, pc}

080199d0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80199d0:	b480      	push	{r7}
 80199d2:	b085      	sub	sp, #20
 80199d4:	af00      	add	r7, sp, #0
 80199d6:	6078      	str	r0, [r7, #4]
 80199d8:	460b      	mov	r3, r1
 80199da:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80199dc:	687b      	ldr	r3, [r7, #4]
 80199de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80199e2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80199e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80199e8:	2b00      	cmp	r3, #0
 80199ea:	da0b      	bge.n	8019a04 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80199ec:	78fb      	ldrb	r3, [r7, #3]
 80199ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80199f2:	68f9      	ldr	r1, [r7, #12]
 80199f4:	4613      	mov	r3, r2
 80199f6:	00db      	lsls	r3, r3, #3
 80199f8:	4413      	add	r3, r2
 80199fa:	009b      	lsls	r3, r3, #2
 80199fc:	440b      	add	r3, r1
 80199fe:	333e      	adds	r3, #62	; 0x3e
 8019a00:	781b      	ldrb	r3, [r3, #0]
 8019a02:	e00b      	b.n	8019a1c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8019a04:	78fb      	ldrb	r3, [r7, #3]
 8019a06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8019a0a:	68f9      	ldr	r1, [r7, #12]
 8019a0c:	4613      	mov	r3, r2
 8019a0e:	00db      	lsls	r3, r3, #3
 8019a10:	4413      	add	r3, r2
 8019a12:	009b      	lsls	r3, r3, #2
 8019a14:	440b      	add	r3, r1
 8019a16:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8019a1a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8019a1c:	4618      	mov	r0, r3
 8019a1e:	3714      	adds	r7, #20
 8019a20:	46bd      	mov	sp, r7
 8019a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a26:	4770      	bx	lr

08019a28 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8019a28:	b580      	push	{r7, lr}
 8019a2a:	b084      	sub	sp, #16
 8019a2c:	af00      	add	r7, sp, #0
 8019a2e:	6078      	str	r0, [r7, #4]
 8019a30:	460b      	mov	r3, r1
 8019a32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019a34:	2300      	movs	r3, #0
 8019a36:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019a38:	2300      	movs	r3, #0
 8019a3a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8019a3c:	687b      	ldr	r3, [r7, #4]
 8019a3e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8019a42:	78fa      	ldrb	r2, [r7, #3]
 8019a44:	4611      	mov	r1, r2
 8019a46:	4618      	mov	r0, r3
 8019a48:	f7f0 fcb7 	bl	800a3ba <HAL_PCD_SetAddress>
 8019a4c:	4603      	mov	r3, r0
 8019a4e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8019a50:	7bbb      	ldrb	r3, [r7, #14]
 8019a52:	2b03      	cmp	r3, #3
 8019a54:	d816      	bhi.n	8019a84 <USBD_LL_SetUSBAddress+0x5c>
 8019a56:	a201      	add	r2, pc, #4	; (adr r2, 8019a5c <USBD_LL_SetUSBAddress+0x34>)
 8019a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019a5c:	08019a6d 	.word	0x08019a6d
 8019a60:	08019a73 	.word	0x08019a73
 8019a64:	08019a79 	.word	0x08019a79
 8019a68:	08019a7f 	.word	0x08019a7f
    case HAL_OK :
      usb_status = USBD_OK;
 8019a6c:	2300      	movs	r3, #0
 8019a6e:	73fb      	strb	r3, [r7, #15]
    break;
 8019a70:	e00b      	b.n	8019a8a <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8019a72:	2303      	movs	r3, #3
 8019a74:	73fb      	strb	r3, [r7, #15]
    break;
 8019a76:	e008      	b.n	8019a8a <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8019a78:	2301      	movs	r3, #1
 8019a7a:	73fb      	strb	r3, [r7, #15]
    break;
 8019a7c:	e005      	b.n	8019a8a <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8019a7e:	2303      	movs	r3, #3
 8019a80:	73fb      	strb	r3, [r7, #15]
    break;
 8019a82:	e002      	b.n	8019a8a <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8019a84:	2303      	movs	r3, #3
 8019a86:	73fb      	strb	r3, [r7, #15]
    break;
 8019a88:	bf00      	nop
  }
  return usb_status;
 8019a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8019a8c:	4618      	mov	r0, r3
 8019a8e:	3710      	adds	r7, #16
 8019a90:	46bd      	mov	sp, r7
 8019a92:	bd80      	pop	{r7, pc}

08019a94 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8019a94:	b580      	push	{r7, lr}
 8019a96:	b086      	sub	sp, #24
 8019a98:	af00      	add	r7, sp, #0
 8019a9a:	60f8      	str	r0, [r7, #12]
 8019a9c:	607a      	str	r2, [r7, #4]
 8019a9e:	603b      	str	r3, [r7, #0]
 8019aa0:	460b      	mov	r3, r1
 8019aa2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019aa4:	2300      	movs	r3, #0
 8019aa6:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019aa8:	2300      	movs	r3, #0
 8019aaa:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8019aac:	68fb      	ldr	r3, [r7, #12]
 8019aae:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8019ab2:	7af9      	ldrb	r1, [r7, #11]
 8019ab4:	683b      	ldr	r3, [r7, #0]
 8019ab6:	687a      	ldr	r2, [r7, #4]
 8019ab8:	f7f0 fda0 	bl	800a5fc <HAL_PCD_EP_Transmit>
 8019abc:	4603      	mov	r3, r0
 8019abe:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8019ac0:	7dbb      	ldrb	r3, [r7, #22]
 8019ac2:	2b03      	cmp	r3, #3
 8019ac4:	d816      	bhi.n	8019af4 <USBD_LL_Transmit+0x60>
 8019ac6:	a201      	add	r2, pc, #4	; (adr r2, 8019acc <USBD_LL_Transmit+0x38>)
 8019ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019acc:	08019add 	.word	0x08019add
 8019ad0:	08019ae3 	.word	0x08019ae3
 8019ad4:	08019ae9 	.word	0x08019ae9
 8019ad8:	08019aef 	.word	0x08019aef
    case HAL_OK :
      usb_status = USBD_OK;
 8019adc:	2300      	movs	r3, #0
 8019ade:	75fb      	strb	r3, [r7, #23]
    break;
 8019ae0:	e00b      	b.n	8019afa <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8019ae2:	2303      	movs	r3, #3
 8019ae4:	75fb      	strb	r3, [r7, #23]
    break;
 8019ae6:	e008      	b.n	8019afa <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8019ae8:	2301      	movs	r3, #1
 8019aea:	75fb      	strb	r3, [r7, #23]
    break;
 8019aec:	e005      	b.n	8019afa <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8019aee:	2303      	movs	r3, #3
 8019af0:	75fb      	strb	r3, [r7, #23]
    break;
 8019af2:	e002      	b.n	8019afa <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8019af4:	2303      	movs	r3, #3
 8019af6:	75fb      	strb	r3, [r7, #23]
    break;
 8019af8:	bf00      	nop
  }
  return usb_status;
 8019afa:	7dfb      	ldrb	r3, [r7, #23]
}
 8019afc:	4618      	mov	r0, r3
 8019afe:	3718      	adds	r7, #24
 8019b00:	46bd      	mov	sp, r7
 8019b02:	bd80      	pop	{r7, pc}

08019b04 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8019b04:	b580      	push	{r7, lr}
 8019b06:	b086      	sub	sp, #24
 8019b08:	af00      	add	r7, sp, #0
 8019b0a:	60f8      	str	r0, [r7, #12]
 8019b0c:	607a      	str	r2, [r7, #4]
 8019b0e:	603b      	str	r3, [r7, #0]
 8019b10:	460b      	mov	r3, r1
 8019b12:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019b14:	2300      	movs	r3, #0
 8019b16:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019b18:	2300      	movs	r3, #0
 8019b1a:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8019b1c:	68fb      	ldr	r3, [r7, #12]
 8019b1e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8019b22:	7af9      	ldrb	r1, [r7, #11]
 8019b24:	683b      	ldr	r3, [r7, #0]
 8019b26:	687a      	ldr	r2, [r7, #4]
 8019b28:	f7f0 fd1e 	bl	800a568 <HAL_PCD_EP_Receive>
 8019b2c:	4603      	mov	r3, r0
 8019b2e:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8019b30:	7dbb      	ldrb	r3, [r7, #22]
 8019b32:	2b03      	cmp	r3, #3
 8019b34:	d816      	bhi.n	8019b64 <USBD_LL_PrepareReceive+0x60>
 8019b36:	a201      	add	r2, pc, #4	; (adr r2, 8019b3c <USBD_LL_PrepareReceive+0x38>)
 8019b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019b3c:	08019b4d 	.word	0x08019b4d
 8019b40:	08019b53 	.word	0x08019b53
 8019b44:	08019b59 	.word	0x08019b59
 8019b48:	08019b5f 	.word	0x08019b5f
    case HAL_OK :
      usb_status = USBD_OK;
 8019b4c:	2300      	movs	r3, #0
 8019b4e:	75fb      	strb	r3, [r7, #23]
    break;
 8019b50:	e00b      	b.n	8019b6a <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8019b52:	2303      	movs	r3, #3
 8019b54:	75fb      	strb	r3, [r7, #23]
    break;
 8019b56:	e008      	b.n	8019b6a <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8019b58:	2301      	movs	r3, #1
 8019b5a:	75fb      	strb	r3, [r7, #23]
    break;
 8019b5c:	e005      	b.n	8019b6a <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8019b5e:	2303      	movs	r3, #3
 8019b60:	75fb      	strb	r3, [r7, #23]
    break;
 8019b62:	e002      	b.n	8019b6a <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8019b64:	2303      	movs	r3, #3
 8019b66:	75fb      	strb	r3, [r7, #23]
    break;
 8019b68:	bf00      	nop
  }
  return usb_status;
 8019b6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8019b6c:	4618      	mov	r0, r3
 8019b6e:	3718      	adds	r7, #24
 8019b70:	46bd      	mov	sp, r7
 8019b72:	bd80      	pop	{r7, pc}

08019b74 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019b74:	b580      	push	{r7, lr}
 8019b76:	b082      	sub	sp, #8
 8019b78:	af00      	add	r7, sp, #0
 8019b7a:	6078      	str	r0, [r7, #4]
 8019b7c:	460b      	mov	r3, r1
 8019b7e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8019b80:	687b      	ldr	r3, [r7, #4]
 8019b82:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8019b86:	78fa      	ldrb	r2, [r7, #3]
 8019b88:	4611      	mov	r1, r2
 8019b8a:	4618      	mov	r0, r3
 8019b8c:	f7f0 fd1e 	bl	800a5cc <HAL_PCD_EP_GetRxCount>
 8019b90:	4603      	mov	r3, r0
}
 8019b92:	4618      	mov	r0, r3
 8019b94:	3708      	adds	r7, #8
 8019b96:	46bd      	mov	sp, r7
 8019b98:	bd80      	pop	{r7, pc}
	...

08019b9c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8019b9c:	b480      	push	{r7}
 8019b9e:	b083      	sub	sp, #12
 8019ba0:	af00      	add	r7, sp, #0
 8019ba2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8019ba4:	4b03      	ldr	r3, [pc, #12]	; (8019bb4 <USBD_static_malloc+0x18>)
}
 8019ba6:	4618      	mov	r0, r3
 8019ba8:	370c      	adds	r7, #12
 8019baa:	46bd      	mov	sp, r7
 8019bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019bb0:	4770      	bx	lr
 8019bb2:	bf00      	nop
 8019bb4:	20002d9c 	.word	0x20002d9c

08019bb8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8019bb8:	b480      	push	{r7}
 8019bba:	b083      	sub	sp, #12
 8019bbc:	af00      	add	r7, sp, #0
 8019bbe:	6078      	str	r0, [r7, #4]

}
 8019bc0:	bf00      	nop
 8019bc2:	370c      	adds	r7, #12
 8019bc4:	46bd      	mov	sp, r7
 8019bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019bca:	4770      	bx	lr

08019bcc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8019bcc:	b580      	push	{r7, lr}
 8019bce:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8019bd0:	f7ea fcde 	bl	8004590 <SystemClock_Config>
}
 8019bd4:	bf00      	nop
 8019bd6:	bd80      	pop	{r7, pc}

08019bd8 <__libc_init_array>:
 8019bd8:	b570      	push	{r4, r5, r6, lr}
 8019bda:	4d0d      	ldr	r5, [pc, #52]	; (8019c10 <__libc_init_array+0x38>)
 8019bdc:	4c0d      	ldr	r4, [pc, #52]	; (8019c14 <__libc_init_array+0x3c>)
 8019bde:	1b64      	subs	r4, r4, r5
 8019be0:	10a4      	asrs	r4, r4, #2
 8019be2:	2600      	movs	r6, #0
 8019be4:	42a6      	cmp	r6, r4
 8019be6:	d109      	bne.n	8019bfc <__libc_init_array+0x24>
 8019be8:	4d0b      	ldr	r5, [pc, #44]	; (8019c18 <__libc_init_array+0x40>)
 8019bea:	4c0c      	ldr	r4, [pc, #48]	; (8019c1c <__libc_init_array+0x44>)
 8019bec:	f003 f808 	bl	801cc00 <_init>
 8019bf0:	1b64      	subs	r4, r4, r5
 8019bf2:	10a4      	asrs	r4, r4, #2
 8019bf4:	2600      	movs	r6, #0
 8019bf6:	42a6      	cmp	r6, r4
 8019bf8:	d105      	bne.n	8019c06 <__libc_init_array+0x2e>
 8019bfa:	bd70      	pop	{r4, r5, r6, pc}
 8019bfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8019c00:	4798      	blx	r3
 8019c02:	3601      	adds	r6, #1
 8019c04:	e7ee      	b.n	8019be4 <__libc_init_array+0xc>
 8019c06:	f855 3b04 	ldr.w	r3, [r5], #4
 8019c0a:	4798      	blx	r3
 8019c0c:	3601      	adds	r6, #1
 8019c0e:	e7f2      	b.n	8019bf6 <__libc_init_array+0x1e>
 8019c10:	0801d6d0 	.word	0x0801d6d0
 8019c14:	0801d6d0 	.word	0x0801d6d0
 8019c18:	0801d6d0 	.word	0x0801d6d0
 8019c1c:	0801d6d4 	.word	0x0801d6d4

08019c20 <malloc>:
 8019c20:	4b02      	ldr	r3, [pc, #8]	; (8019c2c <malloc+0xc>)
 8019c22:	4601      	mov	r1, r0
 8019c24:	6818      	ldr	r0, [r3, #0]
 8019c26:	f000 b88d 	b.w	8019d44 <_malloc_r>
 8019c2a:	bf00      	nop
 8019c2c:	20000100 	.word	0x20000100

08019c30 <free>:
 8019c30:	4b02      	ldr	r3, [pc, #8]	; (8019c3c <free+0xc>)
 8019c32:	4601      	mov	r1, r0
 8019c34:	6818      	ldr	r0, [r3, #0]
 8019c36:	f000 b819 	b.w	8019c6c <_free_r>
 8019c3a:	bf00      	nop
 8019c3c:	20000100 	.word	0x20000100

08019c40 <memcpy>:
 8019c40:	440a      	add	r2, r1
 8019c42:	4291      	cmp	r1, r2
 8019c44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8019c48:	d100      	bne.n	8019c4c <memcpy+0xc>
 8019c4a:	4770      	bx	lr
 8019c4c:	b510      	push	{r4, lr}
 8019c4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019c52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019c56:	4291      	cmp	r1, r2
 8019c58:	d1f9      	bne.n	8019c4e <memcpy+0xe>
 8019c5a:	bd10      	pop	{r4, pc}

08019c5c <memset>:
 8019c5c:	4402      	add	r2, r0
 8019c5e:	4603      	mov	r3, r0
 8019c60:	4293      	cmp	r3, r2
 8019c62:	d100      	bne.n	8019c66 <memset+0xa>
 8019c64:	4770      	bx	lr
 8019c66:	f803 1b01 	strb.w	r1, [r3], #1
 8019c6a:	e7f9      	b.n	8019c60 <memset+0x4>

08019c6c <_free_r>:
 8019c6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8019c6e:	2900      	cmp	r1, #0
 8019c70:	d044      	beq.n	8019cfc <_free_r+0x90>
 8019c72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019c76:	9001      	str	r0, [sp, #4]
 8019c78:	2b00      	cmp	r3, #0
 8019c7a:	f1a1 0404 	sub.w	r4, r1, #4
 8019c7e:	bfb8      	it	lt
 8019c80:	18e4      	addlt	r4, r4, r3
 8019c82:	f001 fdd1 	bl	801b828 <__malloc_lock>
 8019c86:	4a1e      	ldr	r2, [pc, #120]	; (8019d00 <_free_r+0x94>)
 8019c88:	9801      	ldr	r0, [sp, #4]
 8019c8a:	6813      	ldr	r3, [r2, #0]
 8019c8c:	b933      	cbnz	r3, 8019c9c <_free_r+0x30>
 8019c8e:	6063      	str	r3, [r4, #4]
 8019c90:	6014      	str	r4, [r2, #0]
 8019c92:	b003      	add	sp, #12
 8019c94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019c98:	f001 bdcc 	b.w	801b834 <__malloc_unlock>
 8019c9c:	42a3      	cmp	r3, r4
 8019c9e:	d908      	bls.n	8019cb2 <_free_r+0x46>
 8019ca0:	6825      	ldr	r5, [r4, #0]
 8019ca2:	1961      	adds	r1, r4, r5
 8019ca4:	428b      	cmp	r3, r1
 8019ca6:	bf01      	itttt	eq
 8019ca8:	6819      	ldreq	r1, [r3, #0]
 8019caa:	685b      	ldreq	r3, [r3, #4]
 8019cac:	1949      	addeq	r1, r1, r5
 8019cae:	6021      	streq	r1, [r4, #0]
 8019cb0:	e7ed      	b.n	8019c8e <_free_r+0x22>
 8019cb2:	461a      	mov	r2, r3
 8019cb4:	685b      	ldr	r3, [r3, #4]
 8019cb6:	b10b      	cbz	r3, 8019cbc <_free_r+0x50>
 8019cb8:	42a3      	cmp	r3, r4
 8019cba:	d9fa      	bls.n	8019cb2 <_free_r+0x46>
 8019cbc:	6811      	ldr	r1, [r2, #0]
 8019cbe:	1855      	adds	r5, r2, r1
 8019cc0:	42a5      	cmp	r5, r4
 8019cc2:	d10b      	bne.n	8019cdc <_free_r+0x70>
 8019cc4:	6824      	ldr	r4, [r4, #0]
 8019cc6:	4421      	add	r1, r4
 8019cc8:	1854      	adds	r4, r2, r1
 8019cca:	42a3      	cmp	r3, r4
 8019ccc:	6011      	str	r1, [r2, #0]
 8019cce:	d1e0      	bne.n	8019c92 <_free_r+0x26>
 8019cd0:	681c      	ldr	r4, [r3, #0]
 8019cd2:	685b      	ldr	r3, [r3, #4]
 8019cd4:	6053      	str	r3, [r2, #4]
 8019cd6:	4421      	add	r1, r4
 8019cd8:	6011      	str	r1, [r2, #0]
 8019cda:	e7da      	b.n	8019c92 <_free_r+0x26>
 8019cdc:	d902      	bls.n	8019ce4 <_free_r+0x78>
 8019cde:	230c      	movs	r3, #12
 8019ce0:	6003      	str	r3, [r0, #0]
 8019ce2:	e7d6      	b.n	8019c92 <_free_r+0x26>
 8019ce4:	6825      	ldr	r5, [r4, #0]
 8019ce6:	1961      	adds	r1, r4, r5
 8019ce8:	428b      	cmp	r3, r1
 8019cea:	bf04      	itt	eq
 8019cec:	6819      	ldreq	r1, [r3, #0]
 8019cee:	685b      	ldreq	r3, [r3, #4]
 8019cf0:	6063      	str	r3, [r4, #4]
 8019cf2:	bf04      	itt	eq
 8019cf4:	1949      	addeq	r1, r1, r5
 8019cf6:	6021      	streq	r1, [r4, #0]
 8019cf8:	6054      	str	r4, [r2, #4]
 8019cfa:	e7ca      	b.n	8019c92 <_free_r+0x26>
 8019cfc:	b003      	add	sp, #12
 8019cfe:	bd30      	pop	{r4, r5, pc}
 8019d00:	20002fbc 	.word	0x20002fbc

08019d04 <sbrk_aligned>:
 8019d04:	b570      	push	{r4, r5, r6, lr}
 8019d06:	4e0e      	ldr	r6, [pc, #56]	; (8019d40 <sbrk_aligned+0x3c>)
 8019d08:	460c      	mov	r4, r1
 8019d0a:	6831      	ldr	r1, [r6, #0]
 8019d0c:	4605      	mov	r5, r0
 8019d0e:	b911      	cbnz	r1, 8019d16 <sbrk_aligned+0x12>
 8019d10:	f000 fd0e 	bl	801a730 <_sbrk_r>
 8019d14:	6030      	str	r0, [r6, #0]
 8019d16:	4621      	mov	r1, r4
 8019d18:	4628      	mov	r0, r5
 8019d1a:	f000 fd09 	bl	801a730 <_sbrk_r>
 8019d1e:	1c43      	adds	r3, r0, #1
 8019d20:	d00a      	beq.n	8019d38 <sbrk_aligned+0x34>
 8019d22:	1cc4      	adds	r4, r0, #3
 8019d24:	f024 0403 	bic.w	r4, r4, #3
 8019d28:	42a0      	cmp	r0, r4
 8019d2a:	d007      	beq.n	8019d3c <sbrk_aligned+0x38>
 8019d2c:	1a21      	subs	r1, r4, r0
 8019d2e:	4628      	mov	r0, r5
 8019d30:	f000 fcfe 	bl	801a730 <_sbrk_r>
 8019d34:	3001      	adds	r0, #1
 8019d36:	d101      	bne.n	8019d3c <sbrk_aligned+0x38>
 8019d38:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8019d3c:	4620      	mov	r0, r4
 8019d3e:	bd70      	pop	{r4, r5, r6, pc}
 8019d40:	20002fc0 	.word	0x20002fc0

08019d44 <_malloc_r>:
 8019d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019d48:	1ccd      	adds	r5, r1, #3
 8019d4a:	f025 0503 	bic.w	r5, r5, #3
 8019d4e:	3508      	adds	r5, #8
 8019d50:	2d0c      	cmp	r5, #12
 8019d52:	bf38      	it	cc
 8019d54:	250c      	movcc	r5, #12
 8019d56:	2d00      	cmp	r5, #0
 8019d58:	4607      	mov	r7, r0
 8019d5a:	db01      	blt.n	8019d60 <_malloc_r+0x1c>
 8019d5c:	42a9      	cmp	r1, r5
 8019d5e:	d905      	bls.n	8019d6c <_malloc_r+0x28>
 8019d60:	230c      	movs	r3, #12
 8019d62:	603b      	str	r3, [r7, #0]
 8019d64:	2600      	movs	r6, #0
 8019d66:	4630      	mov	r0, r6
 8019d68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019d6c:	4e2e      	ldr	r6, [pc, #184]	; (8019e28 <_malloc_r+0xe4>)
 8019d6e:	f001 fd5b 	bl	801b828 <__malloc_lock>
 8019d72:	6833      	ldr	r3, [r6, #0]
 8019d74:	461c      	mov	r4, r3
 8019d76:	bb34      	cbnz	r4, 8019dc6 <_malloc_r+0x82>
 8019d78:	4629      	mov	r1, r5
 8019d7a:	4638      	mov	r0, r7
 8019d7c:	f7ff ffc2 	bl	8019d04 <sbrk_aligned>
 8019d80:	1c43      	adds	r3, r0, #1
 8019d82:	4604      	mov	r4, r0
 8019d84:	d14d      	bne.n	8019e22 <_malloc_r+0xde>
 8019d86:	6834      	ldr	r4, [r6, #0]
 8019d88:	4626      	mov	r6, r4
 8019d8a:	2e00      	cmp	r6, #0
 8019d8c:	d140      	bne.n	8019e10 <_malloc_r+0xcc>
 8019d8e:	6823      	ldr	r3, [r4, #0]
 8019d90:	4631      	mov	r1, r6
 8019d92:	4638      	mov	r0, r7
 8019d94:	eb04 0803 	add.w	r8, r4, r3
 8019d98:	f000 fcca 	bl	801a730 <_sbrk_r>
 8019d9c:	4580      	cmp	r8, r0
 8019d9e:	d13a      	bne.n	8019e16 <_malloc_r+0xd2>
 8019da0:	6821      	ldr	r1, [r4, #0]
 8019da2:	3503      	adds	r5, #3
 8019da4:	1a6d      	subs	r5, r5, r1
 8019da6:	f025 0503 	bic.w	r5, r5, #3
 8019daa:	3508      	adds	r5, #8
 8019dac:	2d0c      	cmp	r5, #12
 8019dae:	bf38      	it	cc
 8019db0:	250c      	movcc	r5, #12
 8019db2:	4629      	mov	r1, r5
 8019db4:	4638      	mov	r0, r7
 8019db6:	f7ff ffa5 	bl	8019d04 <sbrk_aligned>
 8019dba:	3001      	adds	r0, #1
 8019dbc:	d02b      	beq.n	8019e16 <_malloc_r+0xd2>
 8019dbe:	6823      	ldr	r3, [r4, #0]
 8019dc0:	442b      	add	r3, r5
 8019dc2:	6023      	str	r3, [r4, #0]
 8019dc4:	e00e      	b.n	8019de4 <_malloc_r+0xa0>
 8019dc6:	6822      	ldr	r2, [r4, #0]
 8019dc8:	1b52      	subs	r2, r2, r5
 8019dca:	d41e      	bmi.n	8019e0a <_malloc_r+0xc6>
 8019dcc:	2a0b      	cmp	r2, #11
 8019dce:	d916      	bls.n	8019dfe <_malloc_r+0xba>
 8019dd0:	1961      	adds	r1, r4, r5
 8019dd2:	42a3      	cmp	r3, r4
 8019dd4:	6025      	str	r5, [r4, #0]
 8019dd6:	bf18      	it	ne
 8019dd8:	6059      	strne	r1, [r3, #4]
 8019dda:	6863      	ldr	r3, [r4, #4]
 8019ddc:	bf08      	it	eq
 8019dde:	6031      	streq	r1, [r6, #0]
 8019de0:	5162      	str	r2, [r4, r5]
 8019de2:	604b      	str	r3, [r1, #4]
 8019de4:	4638      	mov	r0, r7
 8019de6:	f104 060b 	add.w	r6, r4, #11
 8019dea:	f001 fd23 	bl	801b834 <__malloc_unlock>
 8019dee:	f026 0607 	bic.w	r6, r6, #7
 8019df2:	1d23      	adds	r3, r4, #4
 8019df4:	1af2      	subs	r2, r6, r3
 8019df6:	d0b6      	beq.n	8019d66 <_malloc_r+0x22>
 8019df8:	1b9b      	subs	r3, r3, r6
 8019dfa:	50a3      	str	r3, [r4, r2]
 8019dfc:	e7b3      	b.n	8019d66 <_malloc_r+0x22>
 8019dfe:	6862      	ldr	r2, [r4, #4]
 8019e00:	42a3      	cmp	r3, r4
 8019e02:	bf0c      	ite	eq
 8019e04:	6032      	streq	r2, [r6, #0]
 8019e06:	605a      	strne	r2, [r3, #4]
 8019e08:	e7ec      	b.n	8019de4 <_malloc_r+0xa0>
 8019e0a:	4623      	mov	r3, r4
 8019e0c:	6864      	ldr	r4, [r4, #4]
 8019e0e:	e7b2      	b.n	8019d76 <_malloc_r+0x32>
 8019e10:	4634      	mov	r4, r6
 8019e12:	6876      	ldr	r6, [r6, #4]
 8019e14:	e7b9      	b.n	8019d8a <_malloc_r+0x46>
 8019e16:	230c      	movs	r3, #12
 8019e18:	603b      	str	r3, [r7, #0]
 8019e1a:	4638      	mov	r0, r7
 8019e1c:	f001 fd0a 	bl	801b834 <__malloc_unlock>
 8019e20:	e7a1      	b.n	8019d66 <_malloc_r+0x22>
 8019e22:	6025      	str	r5, [r4, #0]
 8019e24:	e7de      	b.n	8019de4 <_malloc_r+0xa0>
 8019e26:	bf00      	nop
 8019e28:	20002fbc 	.word	0x20002fbc

08019e2c <__cvt>:
 8019e2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019e30:	ec55 4b10 	vmov	r4, r5, d0
 8019e34:	2d00      	cmp	r5, #0
 8019e36:	460e      	mov	r6, r1
 8019e38:	4619      	mov	r1, r3
 8019e3a:	462b      	mov	r3, r5
 8019e3c:	bfbb      	ittet	lt
 8019e3e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8019e42:	461d      	movlt	r5, r3
 8019e44:	2300      	movge	r3, #0
 8019e46:	232d      	movlt	r3, #45	; 0x2d
 8019e48:	700b      	strb	r3, [r1, #0]
 8019e4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019e4c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8019e50:	4691      	mov	r9, r2
 8019e52:	f023 0820 	bic.w	r8, r3, #32
 8019e56:	bfbc      	itt	lt
 8019e58:	4622      	movlt	r2, r4
 8019e5a:	4614      	movlt	r4, r2
 8019e5c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8019e60:	d005      	beq.n	8019e6e <__cvt+0x42>
 8019e62:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8019e66:	d100      	bne.n	8019e6a <__cvt+0x3e>
 8019e68:	3601      	adds	r6, #1
 8019e6a:	2102      	movs	r1, #2
 8019e6c:	e000      	b.n	8019e70 <__cvt+0x44>
 8019e6e:	2103      	movs	r1, #3
 8019e70:	ab03      	add	r3, sp, #12
 8019e72:	9301      	str	r3, [sp, #4]
 8019e74:	ab02      	add	r3, sp, #8
 8019e76:	9300      	str	r3, [sp, #0]
 8019e78:	ec45 4b10 	vmov	d0, r4, r5
 8019e7c:	4653      	mov	r3, sl
 8019e7e:	4632      	mov	r2, r6
 8019e80:	f000 fdc2 	bl	801aa08 <_dtoa_r>
 8019e84:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8019e88:	4607      	mov	r7, r0
 8019e8a:	d102      	bne.n	8019e92 <__cvt+0x66>
 8019e8c:	f019 0f01 	tst.w	r9, #1
 8019e90:	d022      	beq.n	8019ed8 <__cvt+0xac>
 8019e92:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8019e96:	eb07 0906 	add.w	r9, r7, r6
 8019e9a:	d110      	bne.n	8019ebe <__cvt+0x92>
 8019e9c:	783b      	ldrb	r3, [r7, #0]
 8019e9e:	2b30      	cmp	r3, #48	; 0x30
 8019ea0:	d10a      	bne.n	8019eb8 <__cvt+0x8c>
 8019ea2:	2200      	movs	r2, #0
 8019ea4:	2300      	movs	r3, #0
 8019ea6:	4620      	mov	r0, r4
 8019ea8:	4629      	mov	r1, r5
 8019eaa:	f7e6 fe25 	bl	8000af8 <__aeabi_dcmpeq>
 8019eae:	b918      	cbnz	r0, 8019eb8 <__cvt+0x8c>
 8019eb0:	f1c6 0601 	rsb	r6, r6, #1
 8019eb4:	f8ca 6000 	str.w	r6, [sl]
 8019eb8:	f8da 3000 	ldr.w	r3, [sl]
 8019ebc:	4499      	add	r9, r3
 8019ebe:	2200      	movs	r2, #0
 8019ec0:	2300      	movs	r3, #0
 8019ec2:	4620      	mov	r0, r4
 8019ec4:	4629      	mov	r1, r5
 8019ec6:	f7e6 fe17 	bl	8000af8 <__aeabi_dcmpeq>
 8019eca:	b108      	cbz	r0, 8019ed0 <__cvt+0xa4>
 8019ecc:	f8cd 900c 	str.w	r9, [sp, #12]
 8019ed0:	2230      	movs	r2, #48	; 0x30
 8019ed2:	9b03      	ldr	r3, [sp, #12]
 8019ed4:	454b      	cmp	r3, r9
 8019ed6:	d307      	bcc.n	8019ee8 <__cvt+0xbc>
 8019ed8:	9b03      	ldr	r3, [sp, #12]
 8019eda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019edc:	1bdb      	subs	r3, r3, r7
 8019ede:	4638      	mov	r0, r7
 8019ee0:	6013      	str	r3, [r2, #0]
 8019ee2:	b004      	add	sp, #16
 8019ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019ee8:	1c59      	adds	r1, r3, #1
 8019eea:	9103      	str	r1, [sp, #12]
 8019eec:	701a      	strb	r2, [r3, #0]
 8019eee:	e7f0      	b.n	8019ed2 <__cvt+0xa6>

08019ef0 <__exponent>:
 8019ef0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019ef2:	4603      	mov	r3, r0
 8019ef4:	2900      	cmp	r1, #0
 8019ef6:	bfb8      	it	lt
 8019ef8:	4249      	neglt	r1, r1
 8019efa:	f803 2b02 	strb.w	r2, [r3], #2
 8019efe:	bfb4      	ite	lt
 8019f00:	222d      	movlt	r2, #45	; 0x2d
 8019f02:	222b      	movge	r2, #43	; 0x2b
 8019f04:	2909      	cmp	r1, #9
 8019f06:	7042      	strb	r2, [r0, #1]
 8019f08:	dd2a      	ble.n	8019f60 <__exponent+0x70>
 8019f0a:	f10d 0407 	add.w	r4, sp, #7
 8019f0e:	46a4      	mov	ip, r4
 8019f10:	270a      	movs	r7, #10
 8019f12:	46a6      	mov	lr, r4
 8019f14:	460a      	mov	r2, r1
 8019f16:	fb91 f6f7 	sdiv	r6, r1, r7
 8019f1a:	fb07 1516 	mls	r5, r7, r6, r1
 8019f1e:	3530      	adds	r5, #48	; 0x30
 8019f20:	2a63      	cmp	r2, #99	; 0x63
 8019f22:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8019f26:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8019f2a:	4631      	mov	r1, r6
 8019f2c:	dcf1      	bgt.n	8019f12 <__exponent+0x22>
 8019f2e:	3130      	adds	r1, #48	; 0x30
 8019f30:	f1ae 0502 	sub.w	r5, lr, #2
 8019f34:	f804 1c01 	strb.w	r1, [r4, #-1]
 8019f38:	1c44      	adds	r4, r0, #1
 8019f3a:	4629      	mov	r1, r5
 8019f3c:	4561      	cmp	r1, ip
 8019f3e:	d30a      	bcc.n	8019f56 <__exponent+0x66>
 8019f40:	f10d 0209 	add.w	r2, sp, #9
 8019f44:	eba2 020e 	sub.w	r2, r2, lr
 8019f48:	4565      	cmp	r5, ip
 8019f4a:	bf88      	it	hi
 8019f4c:	2200      	movhi	r2, #0
 8019f4e:	4413      	add	r3, r2
 8019f50:	1a18      	subs	r0, r3, r0
 8019f52:	b003      	add	sp, #12
 8019f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019f56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019f5a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8019f5e:	e7ed      	b.n	8019f3c <__exponent+0x4c>
 8019f60:	2330      	movs	r3, #48	; 0x30
 8019f62:	3130      	adds	r1, #48	; 0x30
 8019f64:	7083      	strb	r3, [r0, #2]
 8019f66:	70c1      	strb	r1, [r0, #3]
 8019f68:	1d03      	adds	r3, r0, #4
 8019f6a:	e7f1      	b.n	8019f50 <__exponent+0x60>

08019f6c <_printf_float>:
 8019f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019f70:	ed2d 8b02 	vpush	{d8}
 8019f74:	b08d      	sub	sp, #52	; 0x34
 8019f76:	460c      	mov	r4, r1
 8019f78:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8019f7c:	4616      	mov	r6, r2
 8019f7e:	461f      	mov	r7, r3
 8019f80:	4605      	mov	r5, r0
 8019f82:	f001 fc37 	bl	801b7f4 <_localeconv_r>
 8019f86:	f8d0 a000 	ldr.w	sl, [r0]
 8019f8a:	4650      	mov	r0, sl
 8019f8c:	f7e6 f938 	bl	8000200 <strlen>
 8019f90:	2300      	movs	r3, #0
 8019f92:	930a      	str	r3, [sp, #40]	; 0x28
 8019f94:	6823      	ldr	r3, [r4, #0]
 8019f96:	9305      	str	r3, [sp, #20]
 8019f98:	f8d8 3000 	ldr.w	r3, [r8]
 8019f9c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8019fa0:	3307      	adds	r3, #7
 8019fa2:	f023 0307 	bic.w	r3, r3, #7
 8019fa6:	f103 0208 	add.w	r2, r3, #8
 8019faa:	f8c8 2000 	str.w	r2, [r8]
 8019fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019fb2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8019fb6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8019fba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8019fbe:	9307      	str	r3, [sp, #28]
 8019fc0:	f8cd 8018 	str.w	r8, [sp, #24]
 8019fc4:	ee08 0a10 	vmov	s16, r0
 8019fc8:	4b9f      	ldr	r3, [pc, #636]	; (801a248 <_printf_float+0x2dc>)
 8019fca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019fce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8019fd2:	f7e6 fdc3 	bl	8000b5c <__aeabi_dcmpun>
 8019fd6:	bb88      	cbnz	r0, 801a03c <_printf_float+0xd0>
 8019fd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019fdc:	4b9a      	ldr	r3, [pc, #616]	; (801a248 <_printf_float+0x2dc>)
 8019fde:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8019fe2:	f7e6 fd9d 	bl	8000b20 <__aeabi_dcmple>
 8019fe6:	bb48      	cbnz	r0, 801a03c <_printf_float+0xd0>
 8019fe8:	2200      	movs	r2, #0
 8019fea:	2300      	movs	r3, #0
 8019fec:	4640      	mov	r0, r8
 8019fee:	4649      	mov	r1, r9
 8019ff0:	f7e6 fd8c 	bl	8000b0c <__aeabi_dcmplt>
 8019ff4:	b110      	cbz	r0, 8019ffc <_printf_float+0x90>
 8019ff6:	232d      	movs	r3, #45	; 0x2d
 8019ff8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019ffc:	4b93      	ldr	r3, [pc, #588]	; (801a24c <_printf_float+0x2e0>)
 8019ffe:	4894      	ldr	r0, [pc, #592]	; (801a250 <_printf_float+0x2e4>)
 801a000:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801a004:	bf94      	ite	ls
 801a006:	4698      	movls	r8, r3
 801a008:	4680      	movhi	r8, r0
 801a00a:	2303      	movs	r3, #3
 801a00c:	6123      	str	r3, [r4, #16]
 801a00e:	9b05      	ldr	r3, [sp, #20]
 801a010:	f023 0204 	bic.w	r2, r3, #4
 801a014:	6022      	str	r2, [r4, #0]
 801a016:	f04f 0900 	mov.w	r9, #0
 801a01a:	9700      	str	r7, [sp, #0]
 801a01c:	4633      	mov	r3, r6
 801a01e:	aa0b      	add	r2, sp, #44	; 0x2c
 801a020:	4621      	mov	r1, r4
 801a022:	4628      	mov	r0, r5
 801a024:	f000 f9d8 	bl	801a3d8 <_printf_common>
 801a028:	3001      	adds	r0, #1
 801a02a:	f040 8090 	bne.w	801a14e <_printf_float+0x1e2>
 801a02e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a032:	b00d      	add	sp, #52	; 0x34
 801a034:	ecbd 8b02 	vpop	{d8}
 801a038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a03c:	4642      	mov	r2, r8
 801a03e:	464b      	mov	r3, r9
 801a040:	4640      	mov	r0, r8
 801a042:	4649      	mov	r1, r9
 801a044:	f7e6 fd8a 	bl	8000b5c <__aeabi_dcmpun>
 801a048:	b140      	cbz	r0, 801a05c <_printf_float+0xf0>
 801a04a:	464b      	mov	r3, r9
 801a04c:	2b00      	cmp	r3, #0
 801a04e:	bfbc      	itt	lt
 801a050:	232d      	movlt	r3, #45	; 0x2d
 801a052:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801a056:	487f      	ldr	r0, [pc, #508]	; (801a254 <_printf_float+0x2e8>)
 801a058:	4b7f      	ldr	r3, [pc, #508]	; (801a258 <_printf_float+0x2ec>)
 801a05a:	e7d1      	b.n	801a000 <_printf_float+0x94>
 801a05c:	6863      	ldr	r3, [r4, #4]
 801a05e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801a062:	9206      	str	r2, [sp, #24]
 801a064:	1c5a      	adds	r2, r3, #1
 801a066:	d13f      	bne.n	801a0e8 <_printf_float+0x17c>
 801a068:	2306      	movs	r3, #6
 801a06a:	6063      	str	r3, [r4, #4]
 801a06c:	9b05      	ldr	r3, [sp, #20]
 801a06e:	6861      	ldr	r1, [r4, #4]
 801a070:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801a074:	2300      	movs	r3, #0
 801a076:	9303      	str	r3, [sp, #12]
 801a078:	ab0a      	add	r3, sp, #40	; 0x28
 801a07a:	e9cd b301 	strd	fp, r3, [sp, #4]
 801a07e:	ab09      	add	r3, sp, #36	; 0x24
 801a080:	ec49 8b10 	vmov	d0, r8, r9
 801a084:	9300      	str	r3, [sp, #0]
 801a086:	6022      	str	r2, [r4, #0]
 801a088:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801a08c:	4628      	mov	r0, r5
 801a08e:	f7ff fecd 	bl	8019e2c <__cvt>
 801a092:	9b06      	ldr	r3, [sp, #24]
 801a094:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a096:	2b47      	cmp	r3, #71	; 0x47
 801a098:	4680      	mov	r8, r0
 801a09a:	d108      	bne.n	801a0ae <_printf_float+0x142>
 801a09c:	1cc8      	adds	r0, r1, #3
 801a09e:	db02      	blt.n	801a0a6 <_printf_float+0x13a>
 801a0a0:	6863      	ldr	r3, [r4, #4]
 801a0a2:	4299      	cmp	r1, r3
 801a0a4:	dd41      	ble.n	801a12a <_printf_float+0x1be>
 801a0a6:	f1ab 0b02 	sub.w	fp, fp, #2
 801a0aa:	fa5f fb8b 	uxtb.w	fp, fp
 801a0ae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801a0b2:	d820      	bhi.n	801a0f6 <_printf_float+0x18a>
 801a0b4:	3901      	subs	r1, #1
 801a0b6:	465a      	mov	r2, fp
 801a0b8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801a0bc:	9109      	str	r1, [sp, #36]	; 0x24
 801a0be:	f7ff ff17 	bl	8019ef0 <__exponent>
 801a0c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a0c4:	1813      	adds	r3, r2, r0
 801a0c6:	2a01      	cmp	r2, #1
 801a0c8:	4681      	mov	r9, r0
 801a0ca:	6123      	str	r3, [r4, #16]
 801a0cc:	dc02      	bgt.n	801a0d4 <_printf_float+0x168>
 801a0ce:	6822      	ldr	r2, [r4, #0]
 801a0d0:	07d2      	lsls	r2, r2, #31
 801a0d2:	d501      	bpl.n	801a0d8 <_printf_float+0x16c>
 801a0d4:	3301      	adds	r3, #1
 801a0d6:	6123      	str	r3, [r4, #16]
 801a0d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801a0dc:	2b00      	cmp	r3, #0
 801a0de:	d09c      	beq.n	801a01a <_printf_float+0xae>
 801a0e0:	232d      	movs	r3, #45	; 0x2d
 801a0e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a0e6:	e798      	b.n	801a01a <_printf_float+0xae>
 801a0e8:	9a06      	ldr	r2, [sp, #24]
 801a0ea:	2a47      	cmp	r2, #71	; 0x47
 801a0ec:	d1be      	bne.n	801a06c <_printf_float+0x100>
 801a0ee:	2b00      	cmp	r3, #0
 801a0f0:	d1bc      	bne.n	801a06c <_printf_float+0x100>
 801a0f2:	2301      	movs	r3, #1
 801a0f4:	e7b9      	b.n	801a06a <_printf_float+0xfe>
 801a0f6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801a0fa:	d118      	bne.n	801a12e <_printf_float+0x1c2>
 801a0fc:	2900      	cmp	r1, #0
 801a0fe:	6863      	ldr	r3, [r4, #4]
 801a100:	dd0b      	ble.n	801a11a <_printf_float+0x1ae>
 801a102:	6121      	str	r1, [r4, #16]
 801a104:	b913      	cbnz	r3, 801a10c <_printf_float+0x1a0>
 801a106:	6822      	ldr	r2, [r4, #0]
 801a108:	07d0      	lsls	r0, r2, #31
 801a10a:	d502      	bpl.n	801a112 <_printf_float+0x1a6>
 801a10c:	3301      	adds	r3, #1
 801a10e:	440b      	add	r3, r1
 801a110:	6123      	str	r3, [r4, #16]
 801a112:	65a1      	str	r1, [r4, #88]	; 0x58
 801a114:	f04f 0900 	mov.w	r9, #0
 801a118:	e7de      	b.n	801a0d8 <_printf_float+0x16c>
 801a11a:	b913      	cbnz	r3, 801a122 <_printf_float+0x1b6>
 801a11c:	6822      	ldr	r2, [r4, #0]
 801a11e:	07d2      	lsls	r2, r2, #31
 801a120:	d501      	bpl.n	801a126 <_printf_float+0x1ba>
 801a122:	3302      	adds	r3, #2
 801a124:	e7f4      	b.n	801a110 <_printf_float+0x1a4>
 801a126:	2301      	movs	r3, #1
 801a128:	e7f2      	b.n	801a110 <_printf_float+0x1a4>
 801a12a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801a12e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a130:	4299      	cmp	r1, r3
 801a132:	db05      	blt.n	801a140 <_printf_float+0x1d4>
 801a134:	6823      	ldr	r3, [r4, #0]
 801a136:	6121      	str	r1, [r4, #16]
 801a138:	07d8      	lsls	r0, r3, #31
 801a13a:	d5ea      	bpl.n	801a112 <_printf_float+0x1a6>
 801a13c:	1c4b      	adds	r3, r1, #1
 801a13e:	e7e7      	b.n	801a110 <_printf_float+0x1a4>
 801a140:	2900      	cmp	r1, #0
 801a142:	bfd4      	ite	le
 801a144:	f1c1 0202 	rsble	r2, r1, #2
 801a148:	2201      	movgt	r2, #1
 801a14a:	4413      	add	r3, r2
 801a14c:	e7e0      	b.n	801a110 <_printf_float+0x1a4>
 801a14e:	6823      	ldr	r3, [r4, #0]
 801a150:	055a      	lsls	r2, r3, #21
 801a152:	d407      	bmi.n	801a164 <_printf_float+0x1f8>
 801a154:	6923      	ldr	r3, [r4, #16]
 801a156:	4642      	mov	r2, r8
 801a158:	4631      	mov	r1, r6
 801a15a:	4628      	mov	r0, r5
 801a15c:	47b8      	blx	r7
 801a15e:	3001      	adds	r0, #1
 801a160:	d12c      	bne.n	801a1bc <_printf_float+0x250>
 801a162:	e764      	b.n	801a02e <_printf_float+0xc2>
 801a164:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801a168:	f240 80e0 	bls.w	801a32c <_printf_float+0x3c0>
 801a16c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801a170:	2200      	movs	r2, #0
 801a172:	2300      	movs	r3, #0
 801a174:	f7e6 fcc0 	bl	8000af8 <__aeabi_dcmpeq>
 801a178:	2800      	cmp	r0, #0
 801a17a:	d034      	beq.n	801a1e6 <_printf_float+0x27a>
 801a17c:	4a37      	ldr	r2, [pc, #220]	; (801a25c <_printf_float+0x2f0>)
 801a17e:	2301      	movs	r3, #1
 801a180:	4631      	mov	r1, r6
 801a182:	4628      	mov	r0, r5
 801a184:	47b8      	blx	r7
 801a186:	3001      	adds	r0, #1
 801a188:	f43f af51 	beq.w	801a02e <_printf_float+0xc2>
 801a18c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a190:	429a      	cmp	r2, r3
 801a192:	db02      	blt.n	801a19a <_printf_float+0x22e>
 801a194:	6823      	ldr	r3, [r4, #0]
 801a196:	07d8      	lsls	r0, r3, #31
 801a198:	d510      	bpl.n	801a1bc <_printf_float+0x250>
 801a19a:	ee18 3a10 	vmov	r3, s16
 801a19e:	4652      	mov	r2, sl
 801a1a0:	4631      	mov	r1, r6
 801a1a2:	4628      	mov	r0, r5
 801a1a4:	47b8      	blx	r7
 801a1a6:	3001      	adds	r0, #1
 801a1a8:	f43f af41 	beq.w	801a02e <_printf_float+0xc2>
 801a1ac:	f04f 0800 	mov.w	r8, #0
 801a1b0:	f104 091a 	add.w	r9, r4, #26
 801a1b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a1b6:	3b01      	subs	r3, #1
 801a1b8:	4543      	cmp	r3, r8
 801a1ba:	dc09      	bgt.n	801a1d0 <_printf_float+0x264>
 801a1bc:	6823      	ldr	r3, [r4, #0]
 801a1be:	079b      	lsls	r3, r3, #30
 801a1c0:	f100 8105 	bmi.w	801a3ce <_printf_float+0x462>
 801a1c4:	68e0      	ldr	r0, [r4, #12]
 801a1c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a1c8:	4298      	cmp	r0, r3
 801a1ca:	bfb8      	it	lt
 801a1cc:	4618      	movlt	r0, r3
 801a1ce:	e730      	b.n	801a032 <_printf_float+0xc6>
 801a1d0:	2301      	movs	r3, #1
 801a1d2:	464a      	mov	r2, r9
 801a1d4:	4631      	mov	r1, r6
 801a1d6:	4628      	mov	r0, r5
 801a1d8:	47b8      	blx	r7
 801a1da:	3001      	adds	r0, #1
 801a1dc:	f43f af27 	beq.w	801a02e <_printf_float+0xc2>
 801a1e0:	f108 0801 	add.w	r8, r8, #1
 801a1e4:	e7e6      	b.n	801a1b4 <_printf_float+0x248>
 801a1e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a1e8:	2b00      	cmp	r3, #0
 801a1ea:	dc39      	bgt.n	801a260 <_printf_float+0x2f4>
 801a1ec:	4a1b      	ldr	r2, [pc, #108]	; (801a25c <_printf_float+0x2f0>)
 801a1ee:	2301      	movs	r3, #1
 801a1f0:	4631      	mov	r1, r6
 801a1f2:	4628      	mov	r0, r5
 801a1f4:	47b8      	blx	r7
 801a1f6:	3001      	adds	r0, #1
 801a1f8:	f43f af19 	beq.w	801a02e <_printf_float+0xc2>
 801a1fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a200:	4313      	orrs	r3, r2
 801a202:	d102      	bne.n	801a20a <_printf_float+0x29e>
 801a204:	6823      	ldr	r3, [r4, #0]
 801a206:	07d9      	lsls	r1, r3, #31
 801a208:	d5d8      	bpl.n	801a1bc <_printf_float+0x250>
 801a20a:	ee18 3a10 	vmov	r3, s16
 801a20e:	4652      	mov	r2, sl
 801a210:	4631      	mov	r1, r6
 801a212:	4628      	mov	r0, r5
 801a214:	47b8      	blx	r7
 801a216:	3001      	adds	r0, #1
 801a218:	f43f af09 	beq.w	801a02e <_printf_float+0xc2>
 801a21c:	f04f 0900 	mov.w	r9, #0
 801a220:	f104 0a1a 	add.w	sl, r4, #26
 801a224:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a226:	425b      	negs	r3, r3
 801a228:	454b      	cmp	r3, r9
 801a22a:	dc01      	bgt.n	801a230 <_printf_float+0x2c4>
 801a22c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a22e:	e792      	b.n	801a156 <_printf_float+0x1ea>
 801a230:	2301      	movs	r3, #1
 801a232:	4652      	mov	r2, sl
 801a234:	4631      	mov	r1, r6
 801a236:	4628      	mov	r0, r5
 801a238:	47b8      	blx	r7
 801a23a:	3001      	adds	r0, #1
 801a23c:	f43f aef7 	beq.w	801a02e <_printf_float+0xc2>
 801a240:	f109 0901 	add.w	r9, r9, #1
 801a244:	e7ee      	b.n	801a224 <_printf_float+0x2b8>
 801a246:	bf00      	nop
 801a248:	7fefffff 	.word	0x7fefffff
 801a24c:	0801d290 	.word	0x0801d290
 801a250:	0801d294 	.word	0x0801d294
 801a254:	0801d29c 	.word	0x0801d29c
 801a258:	0801d298 	.word	0x0801d298
 801a25c:	0801d2a0 	.word	0x0801d2a0
 801a260:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a262:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a264:	429a      	cmp	r2, r3
 801a266:	bfa8      	it	ge
 801a268:	461a      	movge	r2, r3
 801a26a:	2a00      	cmp	r2, #0
 801a26c:	4691      	mov	r9, r2
 801a26e:	dc37      	bgt.n	801a2e0 <_printf_float+0x374>
 801a270:	f04f 0b00 	mov.w	fp, #0
 801a274:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a278:	f104 021a 	add.w	r2, r4, #26
 801a27c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a27e:	9305      	str	r3, [sp, #20]
 801a280:	eba3 0309 	sub.w	r3, r3, r9
 801a284:	455b      	cmp	r3, fp
 801a286:	dc33      	bgt.n	801a2f0 <_printf_float+0x384>
 801a288:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a28c:	429a      	cmp	r2, r3
 801a28e:	db3b      	blt.n	801a308 <_printf_float+0x39c>
 801a290:	6823      	ldr	r3, [r4, #0]
 801a292:	07da      	lsls	r2, r3, #31
 801a294:	d438      	bmi.n	801a308 <_printf_float+0x39c>
 801a296:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a298:	9a05      	ldr	r2, [sp, #20]
 801a29a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a29c:	1a9a      	subs	r2, r3, r2
 801a29e:	eba3 0901 	sub.w	r9, r3, r1
 801a2a2:	4591      	cmp	r9, r2
 801a2a4:	bfa8      	it	ge
 801a2a6:	4691      	movge	r9, r2
 801a2a8:	f1b9 0f00 	cmp.w	r9, #0
 801a2ac:	dc35      	bgt.n	801a31a <_printf_float+0x3ae>
 801a2ae:	f04f 0800 	mov.w	r8, #0
 801a2b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a2b6:	f104 0a1a 	add.w	sl, r4, #26
 801a2ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a2be:	1a9b      	subs	r3, r3, r2
 801a2c0:	eba3 0309 	sub.w	r3, r3, r9
 801a2c4:	4543      	cmp	r3, r8
 801a2c6:	f77f af79 	ble.w	801a1bc <_printf_float+0x250>
 801a2ca:	2301      	movs	r3, #1
 801a2cc:	4652      	mov	r2, sl
 801a2ce:	4631      	mov	r1, r6
 801a2d0:	4628      	mov	r0, r5
 801a2d2:	47b8      	blx	r7
 801a2d4:	3001      	adds	r0, #1
 801a2d6:	f43f aeaa 	beq.w	801a02e <_printf_float+0xc2>
 801a2da:	f108 0801 	add.w	r8, r8, #1
 801a2de:	e7ec      	b.n	801a2ba <_printf_float+0x34e>
 801a2e0:	4613      	mov	r3, r2
 801a2e2:	4631      	mov	r1, r6
 801a2e4:	4642      	mov	r2, r8
 801a2e6:	4628      	mov	r0, r5
 801a2e8:	47b8      	blx	r7
 801a2ea:	3001      	adds	r0, #1
 801a2ec:	d1c0      	bne.n	801a270 <_printf_float+0x304>
 801a2ee:	e69e      	b.n	801a02e <_printf_float+0xc2>
 801a2f0:	2301      	movs	r3, #1
 801a2f2:	4631      	mov	r1, r6
 801a2f4:	4628      	mov	r0, r5
 801a2f6:	9205      	str	r2, [sp, #20]
 801a2f8:	47b8      	blx	r7
 801a2fa:	3001      	adds	r0, #1
 801a2fc:	f43f ae97 	beq.w	801a02e <_printf_float+0xc2>
 801a300:	9a05      	ldr	r2, [sp, #20]
 801a302:	f10b 0b01 	add.w	fp, fp, #1
 801a306:	e7b9      	b.n	801a27c <_printf_float+0x310>
 801a308:	ee18 3a10 	vmov	r3, s16
 801a30c:	4652      	mov	r2, sl
 801a30e:	4631      	mov	r1, r6
 801a310:	4628      	mov	r0, r5
 801a312:	47b8      	blx	r7
 801a314:	3001      	adds	r0, #1
 801a316:	d1be      	bne.n	801a296 <_printf_float+0x32a>
 801a318:	e689      	b.n	801a02e <_printf_float+0xc2>
 801a31a:	9a05      	ldr	r2, [sp, #20]
 801a31c:	464b      	mov	r3, r9
 801a31e:	4442      	add	r2, r8
 801a320:	4631      	mov	r1, r6
 801a322:	4628      	mov	r0, r5
 801a324:	47b8      	blx	r7
 801a326:	3001      	adds	r0, #1
 801a328:	d1c1      	bne.n	801a2ae <_printf_float+0x342>
 801a32a:	e680      	b.n	801a02e <_printf_float+0xc2>
 801a32c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a32e:	2a01      	cmp	r2, #1
 801a330:	dc01      	bgt.n	801a336 <_printf_float+0x3ca>
 801a332:	07db      	lsls	r3, r3, #31
 801a334:	d538      	bpl.n	801a3a8 <_printf_float+0x43c>
 801a336:	2301      	movs	r3, #1
 801a338:	4642      	mov	r2, r8
 801a33a:	4631      	mov	r1, r6
 801a33c:	4628      	mov	r0, r5
 801a33e:	47b8      	blx	r7
 801a340:	3001      	adds	r0, #1
 801a342:	f43f ae74 	beq.w	801a02e <_printf_float+0xc2>
 801a346:	ee18 3a10 	vmov	r3, s16
 801a34a:	4652      	mov	r2, sl
 801a34c:	4631      	mov	r1, r6
 801a34e:	4628      	mov	r0, r5
 801a350:	47b8      	blx	r7
 801a352:	3001      	adds	r0, #1
 801a354:	f43f ae6b 	beq.w	801a02e <_printf_float+0xc2>
 801a358:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801a35c:	2200      	movs	r2, #0
 801a35e:	2300      	movs	r3, #0
 801a360:	f7e6 fbca 	bl	8000af8 <__aeabi_dcmpeq>
 801a364:	b9d8      	cbnz	r0, 801a39e <_printf_float+0x432>
 801a366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a368:	f108 0201 	add.w	r2, r8, #1
 801a36c:	3b01      	subs	r3, #1
 801a36e:	4631      	mov	r1, r6
 801a370:	4628      	mov	r0, r5
 801a372:	47b8      	blx	r7
 801a374:	3001      	adds	r0, #1
 801a376:	d10e      	bne.n	801a396 <_printf_float+0x42a>
 801a378:	e659      	b.n	801a02e <_printf_float+0xc2>
 801a37a:	2301      	movs	r3, #1
 801a37c:	4652      	mov	r2, sl
 801a37e:	4631      	mov	r1, r6
 801a380:	4628      	mov	r0, r5
 801a382:	47b8      	blx	r7
 801a384:	3001      	adds	r0, #1
 801a386:	f43f ae52 	beq.w	801a02e <_printf_float+0xc2>
 801a38a:	f108 0801 	add.w	r8, r8, #1
 801a38e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a390:	3b01      	subs	r3, #1
 801a392:	4543      	cmp	r3, r8
 801a394:	dcf1      	bgt.n	801a37a <_printf_float+0x40e>
 801a396:	464b      	mov	r3, r9
 801a398:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801a39c:	e6dc      	b.n	801a158 <_printf_float+0x1ec>
 801a39e:	f04f 0800 	mov.w	r8, #0
 801a3a2:	f104 0a1a 	add.w	sl, r4, #26
 801a3a6:	e7f2      	b.n	801a38e <_printf_float+0x422>
 801a3a8:	2301      	movs	r3, #1
 801a3aa:	4642      	mov	r2, r8
 801a3ac:	e7df      	b.n	801a36e <_printf_float+0x402>
 801a3ae:	2301      	movs	r3, #1
 801a3b0:	464a      	mov	r2, r9
 801a3b2:	4631      	mov	r1, r6
 801a3b4:	4628      	mov	r0, r5
 801a3b6:	47b8      	blx	r7
 801a3b8:	3001      	adds	r0, #1
 801a3ba:	f43f ae38 	beq.w	801a02e <_printf_float+0xc2>
 801a3be:	f108 0801 	add.w	r8, r8, #1
 801a3c2:	68e3      	ldr	r3, [r4, #12]
 801a3c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801a3c6:	1a5b      	subs	r3, r3, r1
 801a3c8:	4543      	cmp	r3, r8
 801a3ca:	dcf0      	bgt.n	801a3ae <_printf_float+0x442>
 801a3cc:	e6fa      	b.n	801a1c4 <_printf_float+0x258>
 801a3ce:	f04f 0800 	mov.w	r8, #0
 801a3d2:	f104 0919 	add.w	r9, r4, #25
 801a3d6:	e7f4      	b.n	801a3c2 <_printf_float+0x456>

0801a3d8 <_printf_common>:
 801a3d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a3dc:	4616      	mov	r6, r2
 801a3de:	4699      	mov	r9, r3
 801a3e0:	688a      	ldr	r2, [r1, #8]
 801a3e2:	690b      	ldr	r3, [r1, #16]
 801a3e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801a3e8:	4293      	cmp	r3, r2
 801a3ea:	bfb8      	it	lt
 801a3ec:	4613      	movlt	r3, r2
 801a3ee:	6033      	str	r3, [r6, #0]
 801a3f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801a3f4:	4607      	mov	r7, r0
 801a3f6:	460c      	mov	r4, r1
 801a3f8:	b10a      	cbz	r2, 801a3fe <_printf_common+0x26>
 801a3fa:	3301      	adds	r3, #1
 801a3fc:	6033      	str	r3, [r6, #0]
 801a3fe:	6823      	ldr	r3, [r4, #0]
 801a400:	0699      	lsls	r1, r3, #26
 801a402:	bf42      	ittt	mi
 801a404:	6833      	ldrmi	r3, [r6, #0]
 801a406:	3302      	addmi	r3, #2
 801a408:	6033      	strmi	r3, [r6, #0]
 801a40a:	6825      	ldr	r5, [r4, #0]
 801a40c:	f015 0506 	ands.w	r5, r5, #6
 801a410:	d106      	bne.n	801a420 <_printf_common+0x48>
 801a412:	f104 0a19 	add.w	sl, r4, #25
 801a416:	68e3      	ldr	r3, [r4, #12]
 801a418:	6832      	ldr	r2, [r6, #0]
 801a41a:	1a9b      	subs	r3, r3, r2
 801a41c:	42ab      	cmp	r3, r5
 801a41e:	dc26      	bgt.n	801a46e <_printf_common+0x96>
 801a420:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801a424:	1e13      	subs	r3, r2, #0
 801a426:	6822      	ldr	r2, [r4, #0]
 801a428:	bf18      	it	ne
 801a42a:	2301      	movne	r3, #1
 801a42c:	0692      	lsls	r2, r2, #26
 801a42e:	d42b      	bmi.n	801a488 <_printf_common+0xb0>
 801a430:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801a434:	4649      	mov	r1, r9
 801a436:	4638      	mov	r0, r7
 801a438:	47c0      	blx	r8
 801a43a:	3001      	adds	r0, #1
 801a43c:	d01e      	beq.n	801a47c <_printf_common+0xa4>
 801a43e:	6823      	ldr	r3, [r4, #0]
 801a440:	68e5      	ldr	r5, [r4, #12]
 801a442:	6832      	ldr	r2, [r6, #0]
 801a444:	f003 0306 	and.w	r3, r3, #6
 801a448:	2b04      	cmp	r3, #4
 801a44a:	bf08      	it	eq
 801a44c:	1aad      	subeq	r5, r5, r2
 801a44e:	68a3      	ldr	r3, [r4, #8]
 801a450:	6922      	ldr	r2, [r4, #16]
 801a452:	bf0c      	ite	eq
 801a454:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a458:	2500      	movne	r5, #0
 801a45a:	4293      	cmp	r3, r2
 801a45c:	bfc4      	itt	gt
 801a45e:	1a9b      	subgt	r3, r3, r2
 801a460:	18ed      	addgt	r5, r5, r3
 801a462:	2600      	movs	r6, #0
 801a464:	341a      	adds	r4, #26
 801a466:	42b5      	cmp	r5, r6
 801a468:	d11a      	bne.n	801a4a0 <_printf_common+0xc8>
 801a46a:	2000      	movs	r0, #0
 801a46c:	e008      	b.n	801a480 <_printf_common+0xa8>
 801a46e:	2301      	movs	r3, #1
 801a470:	4652      	mov	r2, sl
 801a472:	4649      	mov	r1, r9
 801a474:	4638      	mov	r0, r7
 801a476:	47c0      	blx	r8
 801a478:	3001      	adds	r0, #1
 801a47a:	d103      	bne.n	801a484 <_printf_common+0xac>
 801a47c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a484:	3501      	adds	r5, #1
 801a486:	e7c6      	b.n	801a416 <_printf_common+0x3e>
 801a488:	18e1      	adds	r1, r4, r3
 801a48a:	1c5a      	adds	r2, r3, #1
 801a48c:	2030      	movs	r0, #48	; 0x30
 801a48e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801a492:	4422      	add	r2, r4
 801a494:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801a498:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801a49c:	3302      	adds	r3, #2
 801a49e:	e7c7      	b.n	801a430 <_printf_common+0x58>
 801a4a0:	2301      	movs	r3, #1
 801a4a2:	4622      	mov	r2, r4
 801a4a4:	4649      	mov	r1, r9
 801a4a6:	4638      	mov	r0, r7
 801a4a8:	47c0      	blx	r8
 801a4aa:	3001      	adds	r0, #1
 801a4ac:	d0e6      	beq.n	801a47c <_printf_common+0xa4>
 801a4ae:	3601      	adds	r6, #1
 801a4b0:	e7d9      	b.n	801a466 <_printf_common+0x8e>
	...

0801a4b4 <_printf_i>:
 801a4b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a4b8:	7e0f      	ldrb	r7, [r1, #24]
 801a4ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801a4bc:	2f78      	cmp	r7, #120	; 0x78
 801a4be:	4691      	mov	r9, r2
 801a4c0:	4680      	mov	r8, r0
 801a4c2:	460c      	mov	r4, r1
 801a4c4:	469a      	mov	sl, r3
 801a4c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801a4ca:	d807      	bhi.n	801a4dc <_printf_i+0x28>
 801a4cc:	2f62      	cmp	r7, #98	; 0x62
 801a4ce:	d80a      	bhi.n	801a4e6 <_printf_i+0x32>
 801a4d0:	2f00      	cmp	r7, #0
 801a4d2:	f000 80d8 	beq.w	801a686 <_printf_i+0x1d2>
 801a4d6:	2f58      	cmp	r7, #88	; 0x58
 801a4d8:	f000 80a3 	beq.w	801a622 <_printf_i+0x16e>
 801a4dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a4e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801a4e4:	e03a      	b.n	801a55c <_printf_i+0xa8>
 801a4e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801a4ea:	2b15      	cmp	r3, #21
 801a4ec:	d8f6      	bhi.n	801a4dc <_printf_i+0x28>
 801a4ee:	a101      	add	r1, pc, #4	; (adr r1, 801a4f4 <_printf_i+0x40>)
 801a4f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801a4f4:	0801a54d 	.word	0x0801a54d
 801a4f8:	0801a561 	.word	0x0801a561
 801a4fc:	0801a4dd 	.word	0x0801a4dd
 801a500:	0801a4dd 	.word	0x0801a4dd
 801a504:	0801a4dd 	.word	0x0801a4dd
 801a508:	0801a4dd 	.word	0x0801a4dd
 801a50c:	0801a561 	.word	0x0801a561
 801a510:	0801a4dd 	.word	0x0801a4dd
 801a514:	0801a4dd 	.word	0x0801a4dd
 801a518:	0801a4dd 	.word	0x0801a4dd
 801a51c:	0801a4dd 	.word	0x0801a4dd
 801a520:	0801a66d 	.word	0x0801a66d
 801a524:	0801a591 	.word	0x0801a591
 801a528:	0801a64f 	.word	0x0801a64f
 801a52c:	0801a4dd 	.word	0x0801a4dd
 801a530:	0801a4dd 	.word	0x0801a4dd
 801a534:	0801a68f 	.word	0x0801a68f
 801a538:	0801a4dd 	.word	0x0801a4dd
 801a53c:	0801a591 	.word	0x0801a591
 801a540:	0801a4dd 	.word	0x0801a4dd
 801a544:	0801a4dd 	.word	0x0801a4dd
 801a548:	0801a657 	.word	0x0801a657
 801a54c:	682b      	ldr	r3, [r5, #0]
 801a54e:	1d1a      	adds	r2, r3, #4
 801a550:	681b      	ldr	r3, [r3, #0]
 801a552:	602a      	str	r2, [r5, #0]
 801a554:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a558:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a55c:	2301      	movs	r3, #1
 801a55e:	e0a3      	b.n	801a6a8 <_printf_i+0x1f4>
 801a560:	6820      	ldr	r0, [r4, #0]
 801a562:	6829      	ldr	r1, [r5, #0]
 801a564:	0606      	lsls	r6, r0, #24
 801a566:	f101 0304 	add.w	r3, r1, #4
 801a56a:	d50a      	bpl.n	801a582 <_printf_i+0xce>
 801a56c:	680e      	ldr	r6, [r1, #0]
 801a56e:	602b      	str	r3, [r5, #0]
 801a570:	2e00      	cmp	r6, #0
 801a572:	da03      	bge.n	801a57c <_printf_i+0xc8>
 801a574:	232d      	movs	r3, #45	; 0x2d
 801a576:	4276      	negs	r6, r6
 801a578:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a57c:	485e      	ldr	r0, [pc, #376]	; (801a6f8 <_printf_i+0x244>)
 801a57e:	230a      	movs	r3, #10
 801a580:	e019      	b.n	801a5b6 <_printf_i+0x102>
 801a582:	680e      	ldr	r6, [r1, #0]
 801a584:	602b      	str	r3, [r5, #0]
 801a586:	f010 0f40 	tst.w	r0, #64	; 0x40
 801a58a:	bf18      	it	ne
 801a58c:	b236      	sxthne	r6, r6
 801a58e:	e7ef      	b.n	801a570 <_printf_i+0xbc>
 801a590:	682b      	ldr	r3, [r5, #0]
 801a592:	6820      	ldr	r0, [r4, #0]
 801a594:	1d19      	adds	r1, r3, #4
 801a596:	6029      	str	r1, [r5, #0]
 801a598:	0601      	lsls	r1, r0, #24
 801a59a:	d501      	bpl.n	801a5a0 <_printf_i+0xec>
 801a59c:	681e      	ldr	r6, [r3, #0]
 801a59e:	e002      	b.n	801a5a6 <_printf_i+0xf2>
 801a5a0:	0646      	lsls	r6, r0, #25
 801a5a2:	d5fb      	bpl.n	801a59c <_printf_i+0xe8>
 801a5a4:	881e      	ldrh	r6, [r3, #0]
 801a5a6:	4854      	ldr	r0, [pc, #336]	; (801a6f8 <_printf_i+0x244>)
 801a5a8:	2f6f      	cmp	r7, #111	; 0x6f
 801a5aa:	bf0c      	ite	eq
 801a5ac:	2308      	moveq	r3, #8
 801a5ae:	230a      	movne	r3, #10
 801a5b0:	2100      	movs	r1, #0
 801a5b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801a5b6:	6865      	ldr	r5, [r4, #4]
 801a5b8:	60a5      	str	r5, [r4, #8]
 801a5ba:	2d00      	cmp	r5, #0
 801a5bc:	bfa2      	ittt	ge
 801a5be:	6821      	ldrge	r1, [r4, #0]
 801a5c0:	f021 0104 	bicge.w	r1, r1, #4
 801a5c4:	6021      	strge	r1, [r4, #0]
 801a5c6:	b90e      	cbnz	r6, 801a5cc <_printf_i+0x118>
 801a5c8:	2d00      	cmp	r5, #0
 801a5ca:	d04d      	beq.n	801a668 <_printf_i+0x1b4>
 801a5cc:	4615      	mov	r5, r2
 801a5ce:	fbb6 f1f3 	udiv	r1, r6, r3
 801a5d2:	fb03 6711 	mls	r7, r3, r1, r6
 801a5d6:	5dc7      	ldrb	r7, [r0, r7]
 801a5d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801a5dc:	4637      	mov	r7, r6
 801a5de:	42bb      	cmp	r3, r7
 801a5e0:	460e      	mov	r6, r1
 801a5e2:	d9f4      	bls.n	801a5ce <_printf_i+0x11a>
 801a5e4:	2b08      	cmp	r3, #8
 801a5e6:	d10b      	bne.n	801a600 <_printf_i+0x14c>
 801a5e8:	6823      	ldr	r3, [r4, #0]
 801a5ea:	07de      	lsls	r6, r3, #31
 801a5ec:	d508      	bpl.n	801a600 <_printf_i+0x14c>
 801a5ee:	6923      	ldr	r3, [r4, #16]
 801a5f0:	6861      	ldr	r1, [r4, #4]
 801a5f2:	4299      	cmp	r1, r3
 801a5f4:	bfde      	ittt	le
 801a5f6:	2330      	movle	r3, #48	; 0x30
 801a5f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 801a5fc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801a600:	1b52      	subs	r2, r2, r5
 801a602:	6122      	str	r2, [r4, #16]
 801a604:	f8cd a000 	str.w	sl, [sp]
 801a608:	464b      	mov	r3, r9
 801a60a:	aa03      	add	r2, sp, #12
 801a60c:	4621      	mov	r1, r4
 801a60e:	4640      	mov	r0, r8
 801a610:	f7ff fee2 	bl	801a3d8 <_printf_common>
 801a614:	3001      	adds	r0, #1
 801a616:	d14c      	bne.n	801a6b2 <_printf_i+0x1fe>
 801a618:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a61c:	b004      	add	sp, #16
 801a61e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a622:	4835      	ldr	r0, [pc, #212]	; (801a6f8 <_printf_i+0x244>)
 801a624:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801a628:	6829      	ldr	r1, [r5, #0]
 801a62a:	6823      	ldr	r3, [r4, #0]
 801a62c:	f851 6b04 	ldr.w	r6, [r1], #4
 801a630:	6029      	str	r1, [r5, #0]
 801a632:	061d      	lsls	r5, r3, #24
 801a634:	d514      	bpl.n	801a660 <_printf_i+0x1ac>
 801a636:	07df      	lsls	r7, r3, #31
 801a638:	bf44      	itt	mi
 801a63a:	f043 0320 	orrmi.w	r3, r3, #32
 801a63e:	6023      	strmi	r3, [r4, #0]
 801a640:	b91e      	cbnz	r6, 801a64a <_printf_i+0x196>
 801a642:	6823      	ldr	r3, [r4, #0]
 801a644:	f023 0320 	bic.w	r3, r3, #32
 801a648:	6023      	str	r3, [r4, #0]
 801a64a:	2310      	movs	r3, #16
 801a64c:	e7b0      	b.n	801a5b0 <_printf_i+0xfc>
 801a64e:	6823      	ldr	r3, [r4, #0]
 801a650:	f043 0320 	orr.w	r3, r3, #32
 801a654:	6023      	str	r3, [r4, #0]
 801a656:	2378      	movs	r3, #120	; 0x78
 801a658:	4828      	ldr	r0, [pc, #160]	; (801a6fc <_printf_i+0x248>)
 801a65a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801a65e:	e7e3      	b.n	801a628 <_printf_i+0x174>
 801a660:	0659      	lsls	r1, r3, #25
 801a662:	bf48      	it	mi
 801a664:	b2b6      	uxthmi	r6, r6
 801a666:	e7e6      	b.n	801a636 <_printf_i+0x182>
 801a668:	4615      	mov	r5, r2
 801a66a:	e7bb      	b.n	801a5e4 <_printf_i+0x130>
 801a66c:	682b      	ldr	r3, [r5, #0]
 801a66e:	6826      	ldr	r6, [r4, #0]
 801a670:	6961      	ldr	r1, [r4, #20]
 801a672:	1d18      	adds	r0, r3, #4
 801a674:	6028      	str	r0, [r5, #0]
 801a676:	0635      	lsls	r5, r6, #24
 801a678:	681b      	ldr	r3, [r3, #0]
 801a67a:	d501      	bpl.n	801a680 <_printf_i+0x1cc>
 801a67c:	6019      	str	r1, [r3, #0]
 801a67e:	e002      	b.n	801a686 <_printf_i+0x1d2>
 801a680:	0670      	lsls	r0, r6, #25
 801a682:	d5fb      	bpl.n	801a67c <_printf_i+0x1c8>
 801a684:	8019      	strh	r1, [r3, #0]
 801a686:	2300      	movs	r3, #0
 801a688:	6123      	str	r3, [r4, #16]
 801a68a:	4615      	mov	r5, r2
 801a68c:	e7ba      	b.n	801a604 <_printf_i+0x150>
 801a68e:	682b      	ldr	r3, [r5, #0]
 801a690:	1d1a      	adds	r2, r3, #4
 801a692:	602a      	str	r2, [r5, #0]
 801a694:	681d      	ldr	r5, [r3, #0]
 801a696:	6862      	ldr	r2, [r4, #4]
 801a698:	2100      	movs	r1, #0
 801a69a:	4628      	mov	r0, r5
 801a69c:	f7e5 fdb8 	bl	8000210 <memchr>
 801a6a0:	b108      	cbz	r0, 801a6a6 <_printf_i+0x1f2>
 801a6a2:	1b40      	subs	r0, r0, r5
 801a6a4:	6060      	str	r0, [r4, #4]
 801a6a6:	6863      	ldr	r3, [r4, #4]
 801a6a8:	6123      	str	r3, [r4, #16]
 801a6aa:	2300      	movs	r3, #0
 801a6ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a6b0:	e7a8      	b.n	801a604 <_printf_i+0x150>
 801a6b2:	6923      	ldr	r3, [r4, #16]
 801a6b4:	462a      	mov	r2, r5
 801a6b6:	4649      	mov	r1, r9
 801a6b8:	4640      	mov	r0, r8
 801a6ba:	47d0      	blx	sl
 801a6bc:	3001      	adds	r0, #1
 801a6be:	d0ab      	beq.n	801a618 <_printf_i+0x164>
 801a6c0:	6823      	ldr	r3, [r4, #0]
 801a6c2:	079b      	lsls	r3, r3, #30
 801a6c4:	d413      	bmi.n	801a6ee <_printf_i+0x23a>
 801a6c6:	68e0      	ldr	r0, [r4, #12]
 801a6c8:	9b03      	ldr	r3, [sp, #12]
 801a6ca:	4298      	cmp	r0, r3
 801a6cc:	bfb8      	it	lt
 801a6ce:	4618      	movlt	r0, r3
 801a6d0:	e7a4      	b.n	801a61c <_printf_i+0x168>
 801a6d2:	2301      	movs	r3, #1
 801a6d4:	4632      	mov	r2, r6
 801a6d6:	4649      	mov	r1, r9
 801a6d8:	4640      	mov	r0, r8
 801a6da:	47d0      	blx	sl
 801a6dc:	3001      	adds	r0, #1
 801a6de:	d09b      	beq.n	801a618 <_printf_i+0x164>
 801a6e0:	3501      	adds	r5, #1
 801a6e2:	68e3      	ldr	r3, [r4, #12]
 801a6e4:	9903      	ldr	r1, [sp, #12]
 801a6e6:	1a5b      	subs	r3, r3, r1
 801a6e8:	42ab      	cmp	r3, r5
 801a6ea:	dcf2      	bgt.n	801a6d2 <_printf_i+0x21e>
 801a6ec:	e7eb      	b.n	801a6c6 <_printf_i+0x212>
 801a6ee:	2500      	movs	r5, #0
 801a6f0:	f104 0619 	add.w	r6, r4, #25
 801a6f4:	e7f5      	b.n	801a6e2 <_printf_i+0x22e>
 801a6f6:	bf00      	nop
 801a6f8:	0801d2a2 	.word	0x0801d2a2
 801a6fc:	0801d2b3 	.word	0x0801d2b3

0801a700 <iprintf>:
 801a700:	b40f      	push	{r0, r1, r2, r3}
 801a702:	4b0a      	ldr	r3, [pc, #40]	; (801a72c <iprintf+0x2c>)
 801a704:	b513      	push	{r0, r1, r4, lr}
 801a706:	681c      	ldr	r4, [r3, #0]
 801a708:	b124      	cbz	r4, 801a714 <iprintf+0x14>
 801a70a:	69a3      	ldr	r3, [r4, #24]
 801a70c:	b913      	cbnz	r3, 801a714 <iprintf+0x14>
 801a70e:	4620      	mov	r0, r4
 801a710:	f000 ffc0 	bl	801b694 <__sinit>
 801a714:	ab05      	add	r3, sp, #20
 801a716:	9a04      	ldr	r2, [sp, #16]
 801a718:	68a1      	ldr	r1, [r4, #8]
 801a71a:	9301      	str	r3, [sp, #4]
 801a71c:	4620      	mov	r0, r4
 801a71e:	f001 fdaf 	bl	801c280 <_vfiprintf_r>
 801a722:	b002      	add	sp, #8
 801a724:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a728:	b004      	add	sp, #16
 801a72a:	4770      	bx	lr
 801a72c:	20000100 	.word	0x20000100

0801a730 <_sbrk_r>:
 801a730:	b538      	push	{r3, r4, r5, lr}
 801a732:	4d06      	ldr	r5, [pc, #24]	; (801a74c <_sbrk_r+0x1c>)
 801a734:	2300      	movs	r3, #0
 801a736:	4604      	mov	r4, r0
 801a738:	4608      	mov	r0, r1
 801a73a:	602b      	str	r3, [r5, #0]
 801a73c:	f002 fa48 	bl	801cbd0 <_sbrk>
 801a740:	1c43      	adds	r3, r0, #1
 801a742:	d102      	bne.n	801a74a <_sbrk_r+0x1a>
 801a744:	682b      	ldr	r3, [r5, #0]
 801a746:	b103      	cbz	r3, 801a74a <_sbrk_r+0x1a>
 801a748:	6023      	str	r3, [r4, #0]
 801a74a:	bd38      	pop	{r3, r4, r5, pc}
 801a74c:	20002fc8 	.word	0x20002fc8

0801a750 <siprintf>:
 801a750:	b40e      	push	{r1, r2, r3}
 801a752:	b500      	push	{lr}
 801a754:	b09c      	sub	sp, #112	; 0x70
 801a756:	ab1d      	add	r3, sp, #116	; 0x74
 801a758:	9002      	str	r0, [sp, #8]
 801a75a:	9006      	str	r0, [sp, #24]
 801a75c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801a760:	4809      	ldr	r0, [pc, #36]	; (801a788 <siprintf+0x38>)
 801a762:	9107      	str	r1, [sp, #28]
 801a764:	9104      	str	r1, [sp, #16]
 801a766:	4909      	ldr	r1, [pc, #36]	; (801a78c <siprintf+0x3c>)
 801a768:	f853 2b04 	ldr.w	r2, [r3], #4
 801a76c:	9105      	str	r1, [sp, #20]
 801a76e:	6800      	ldr	r0, [r0, #0]
 801a770:	9301      	str	r3, [sp, #4]
 801a772:	a902      	add	r1, sp, #8
 801a774:	f001 fc5a 	bl	801c02c <_svfiprintf_r>
 801a778:	9b02      	ldr	r3, [sp, #8]
 801a77a:	2200      	movs	r2, #0
 801a77c:	701a      	strb	r2, [r3, #0]
 801a77e:	b01c      	add	sp, #112	; 0x70
 801a780:	f85d eb04 	ldr.w	lr, [sp], #4
 801a784:	b003      	add	sp, #12
 801a786:	4770      	bx	lr
 801a788:	20000100 	.word	0x20000100
 801a78c:	ffff0208 	.word	0xffff0208

0801a790 <strdup>:
 801a790:	4b02      	ldr	r3, [pc, #8]	; (801a79c <strdup+0xc>)
 801a792:	4601      	mov	r1, r0
 801a794:	6818      	ldr	r0, [r3, #0]
 801a796:	f000 b803 	b.w	801a7a0 <_strdup_r>
 801a79a:	bf00      	nop
 801a79c:	20000100 	.word	0x20000100

0801a7a0 <_strdup_r>:
 801a7a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801a7a2:	4604      	mov	r4, r0
 801a7a4:	4608      	mov	r0, r1
 801a7a6:	460d      	mov	r5, r1
 801a7a8:	f7e5 fd2a 	bl	8000200 <strlen>
 801a7ac:	1c42      	adds	r2, r0, #1
 801a7ae:	4611      	mov	r1, r2
 801a7b0:	4620      	mov	r0, r4
 801a7b2:	9201      	str	r2, [sp, #4]
 801a7b4:	f7ff fac6 	bl	8019d44 <_malloc_r>
 801a7b8:	4604      	mov	r4, r0
 801a7ba:	b118      	cbz	r0, 801a7c4 <_strdup_r+0x24>
 801a7bc:	9a01      	ldr	r2, [sp, #4]
 801a7be:	4629      	mov	r1, r5
 801a7c0:	f7ff fa3e 	bl	8019c40 <memcpy>
 801a7c4:	4620      	mov	r0, r4
 801a7c6:	b003      	add	sp, #12
 801a7c8:	bd30      	pop	{r4, r5, pc}

0801a7ca <strstr>:
 801a7ca:	780a      	ldrb	r2, [r1, #0]
 801a7cc:	b570      	push	{r4, r5, r6, lr}
 801a7ce:	b96a      	cbnz	r2, 801a7ec <strstr+0x22>
 801a7d0:	bd70      	pop	{r4, r5, r6, pc}
 801a7d2:	429a      	cmp	r2, r3
 801a7d4:	d109      	bne.n	801a7ea <strstr+0x20>
 801a7d6:	460c      	mov	r4, r1
 801a7d8:	4605      	mov	r5, r0
 801a7da:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801a7de:	2b00      	cmp	r3, #0
 801a7e0:	d0f6      	beq.n	801a7d0 <strstr+0x6>
 801a7e2:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801a7e6:	429e      	cmp	r6, r3
 801a7e8:	d0f7      	beq.n	801a7da <strstr+0x10>
 801a7ea:	3001      	adds	r0, #1
 801a7ec:	7803      	ldrb	r3, [r0, #0]
 801a7ee:	2b00      	cmp	r3, #0
 801a7f0:	d1ef      	bne.n	801a7d2 <strstr+0x8>
 801a7f2:	4618      	mov	r0, r3
 801a7f4:	e7ec      	b.n	801a7d0 <strstr+0x6>
	...

0801a7f8 <strtok>:
 801a7f8:	4b16      	ldr	r3, [pc, #88]	; (801a854 <strtok+0x5c>)
 801a7fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a7fc:	681e      	ldr	r6, [r3, #0]
 801a7fe:	6db4      	ldr	r4, [r6, #88]	; 0x58
 801a800:	4605      	mov	r5, r0
 801a802:	b9fc      	cbnz	r4, 801a844 <strtok+0x4c>
 801a804:	2050      	movs	r0, #80	; 0x50
 801a806:	9101      	str	r1, [sp, #4]
 801a808:	f7ff fa0a 	bl	8019c20 <malloc>
 801a80c:	9901      	ldr	r1, [sp, #4]
 801a80e:	65b0      	str	r0, [r6, #88]	; 0x58
 801a810:	4602      	mov	r2, r0
 801a812:	b920      	cbnz	r0, 801a81e <strtok+0x26>
 801a814:	4b10      	ldr	r3, [pc, #64]	; (801a858 <strtok+0x60>)
 801a816:	4811      	ldr	r0, [pc, #68]	; (801a85c <strtok+0x64>)
 801a818:	2157      	movs	r1, #87	; 0x57
 801a81a:	f000 f849 	bl	801a8b0 <__assert_func>
 801a81e:	e9c0 4400 	strd	r4, r4, [r0]
 801a822:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801a826:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801a82a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 801a82e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 801a832:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 801a836:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 801a83a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 801a83e:	6184      	str	r4, [r0, #24]
 801a840:	7704      	strb	r4, [r0, #28]
 801a842:	6244      	str	r4, [r0, #36]	; 0x24
 801a844:	6db2      	ldr	r2, [r6, #88]	; 0x58
 801a846:	2301      	movs	r3, #1
 801a848:	4628      	mov	r0, r5
 801a84a:	b002      	add	sp, #8
 801a84c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a850:	f000 b806 	b.w	801a860 <__strtok_r>
 801a854:	20000100 	.word	0x20000100
 801a858:	0801d2c4 	.word	0x0801d2c4
 801a85c:	0801d2db 	.word	0x0801d2db

0801a860 <__strtok_r>:
 801a860:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a862:	b908      	cbnz	r0, 801a868 <__strtok_r+0x8>
 801a864:	6810      	ldr	r0, [r2, #0]
 801a866:	b188      	cbz	r0, 801a88c <__strtok_r+0x2c>
 801a868:	4604      	mov	r4, r0
 801a86a:	4620      	mov	r0, r4
 801a86c:	f814 5b01 	ldrb.w	r5, [r4], #1
 801a870:	460f      	mov	r7, r1
 801a872:	f817 6b01 	ldrb.w	r6, [r7], #1
 801a876:	b91e      	cbnz	r6, 801a880 <__strtok_r+0x20>
 801a878:	b965      	cbnz	r5, 801a894 <__strtok_r+0x34>
 801a87a:	6015      	str	r5, [r2, #0]
 801a87c:	4628      	mov	r0, r5
 801a87e:	e005      	b.n	801a88c <__strtok_r+0x2c>
 801a880:	42b5      	cmp	r5, r6
 801a882:	d1f6      	bne.n	801a872 <__strtok_r+0x12>
 801a884:	2b00      	cmp	r3, #0
 801a886:	d1f0      	bne.n	801a86a <__strtok_r+0xa>
 801a888:	6014      	str	r4, [r2, #0]
 801a88a:	7003      	strb	r3, [r0, #0]
 801a88c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a88e:	461c      	mov	r4, r3
 801a890:	e00c      	b.n	801a8ac <__strtok_r+0x4c>
 801a892:	b915      	cbnz	r5, 801a89a <__strtok_r+0x3a>
 801a894:	f814 3b01 	ldrb.w	r3, [r4], #1
 801a898:	460e      	mov	r6, r1
 801a89a:	f816 5b01 	ldrb.w	r5, [r6], #1
 801a89e:	42ab      	cmp	r3, r5
 801a8a0:	d1f7      	bne.n	801a892 <__strtok_r+0x32>
 801a8a2:	2b00      	cmp	r3, #0
 801a8a4:	d0f3      	beq.n	801a88e <__strtok_r+0x2e>
 801a8a6:	2300      	movs	r3, #0
 801a8a8:	f804 3c01 	strb.w	r3, [r4, #-1]
 801a8ac:	6014      	str	r4, [r2, #0]
 801a8ae:	e7ed      	b.n	801a88c <__strtok_r+0x2c>

0801a8b0 <__assert_func>:
 801a8b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a8b2:	4614      	mov	r4, r2
 801a8b4:	461a      	mov	r2, r3
 801a8b6:	4b09      	ldr	r3, [pc, #36]	; (801a8dc <__assert_func+0x2c>)
 801a8b8:	681b      	ldr	r3, [r3, #0]
 801a8ba:	4605      	mov	r5, r0
 801a8bc:	68d8      	ldr	r0, [r3, #12]
 801a8be:	b14c      	cbz	r4, 801a8d4 <__assert_func+0x24>
 801a8c0:	4b07      	ldr	r3, [pc, #28]	; (801a8e0 <__assert_func+0x30>)
 801a8c2:	9100      	str	r1, [sp, #0]
 801a8c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a8c8:	4906      	ldr	r1, [pc, #24]	; (801a8e4 <__assert_func+0x34>)
 801a8ca:	462b      	mov	r3, r5
 801a8cc:	f000 ff60 	bl	801b790 <fiprintf>
 801a8d0:	f001 ff2a 	bl	801c728 <abort>
 801a8d4:	4b04      	ldr	r3, [pc, #16]	; (801a8e8 <__assert_func+0x38>)
 801a8d6:	461c      	mov	r4, r3
 801a8d8:	e7f3      	b.n	801a8c2 <__assert_func+0x12>
 801a8da:	bf00      	nop
 801a8dc:	20000100 	.word	0x20000100
 801a8e0:	0801d338 	.word	0x0801d338
 801a8e4:	0801d345 	.word	0x0801d345
 801a8e8:	0801d373 	.word	0x0801d373

0801a8ec <quorem>:
 801a8ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a8f0:	6903      	ldr	r3, [r0, #16]
 801a8f2:	690c      	ldr	r4, [r1, #16]
 801a8f4:	42a3      	cmp	r3, r4
 801a8f6:	4607      	mov	r7, r0
 801a8f8:	f2c0 8081 	blt.w	801a9fe <quorem+0x112>
 801a8fc:	3c01      	subs	r4, #1
 801a8fe:	f101 0814 	add.w	r8, r1, #20
 801a902:	f100 0514 	add.w	r5, r0, #20
 801a906:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a90a:	9301      	str	r3, [sp, #4]
 801a90c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801a910:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a914:	3301      	adds	r3, #1
 801a916:	429a      	cmp	r2, r3
 801a918:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801a91c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801a920:	fbb2 f6f3 	udiv	r6, r2, r3
 801a924:	d331      	bcc.n	801a98a <quorem+0x9e>
 801a926:	f04f 0e00 	mov.w	lr, #0
 801a92a:	4640      	mov	r0, r8
 801a92c:	46ac      	mov	ip, r5
 801a92e:	46f2      	mov	sl, lr
 801a930:	f850 2b04 	ldr.w	r2, [r0], #4
 801a934:	b293      	uxth	r3, r2
 801a936:	fb06 e303 	mla	r3, r6, r3, lr
 801a93a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801a93e:	b29b      	uxth	r3, r3
 801a940:	ebaa 0303 	sub.w	r3, sl, r3
 801a944:	f8dc a000 	ldr.w	sl, [ip]
 801a948:	0c12      	lsrs	r2, r2, #16
 801a94a:	fa13 f38a 	uxtah	r3, r3, sl
 801a94e:	fb06 e202 	mla	r2, r6, r2, lr
 801a952:	9300      	str	r3, [sp, #0]
 801a954:	9b00      	ldr	r3, [sp, #0]
 801a956:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801a95a:	b292      	uxth	r2, r2
 801a95c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801a960:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801a964:	f8bd 3000 	ldrh.w	r3, [sp]
 801a968:	4581      	cmp	r9, r0
 801a96a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a96e:	f84c 3b04 	str.w	r3, [ip], #4
 801a972:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801a976:	d2db      	bcs.n	801a930 <quorem+0x44>
 801a978:	f855 300b 	ldr.w	r3, [r5, fp]
 801a97c:	b92b      	cbnz	r3, 801a98a <quorem+0x9e>
 801a97e:	9b01      	ldr	r3, [sp, #4]
 801a980:	3b04      	subs	r3, #4
 801a982:	429d      	cmp	r5, r3
 801a984:	461a      	mov	r2, r3
 801a986:	d32e      	bcc.n	801a9e6 <quorem+0xfa>
 801a988:	613c      	str	r4, [r7, #16]
 801a98a:	4638      	mov	r0, r7
 801a98c:	f001 f9da 	bl	801bd44 <__mcmp>
 801a990:	2800      	cmp	r0, #0
 801a992:	db24      	blt.n	801a9de <quorem+0xf2>
 801a994:	3601      	adds	r6, #1
 801a996:	4628      	mov	r0, r5
 801a998:	f04f 0c00 	mov.w	ip, #0
 801a99c:	f858 2b04 	ldr.w	r2, [r8], #4
 801a9a0:	f8d0 e000 	ldr.w	lr, [r0]
 801a9a4:	b293      	uxth	r3, r2
 801a9a6:	ebac 0303 	sub.w	r3, ip, r3
 801a9aa:	0c12      	lsrs	r2, r2, #16
 801a9ac:	fa13 f38e 	uxtah	r3, r3, lr
 801a9b0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801a9b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801a9b8:	b29b      	uxth	r3, r3
 801a9ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a9be:	45c1      	cmp	r9, r8
 801a9c0:	f840 3b04 	str.w	r3, [r0], #4
 801a9c4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801a9c8:	d2e8      	bcs.n	801a99c <quorem+0xb0>
 801a9ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a9ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a9d2:	b922      	cbnz	r2, 801a9de <quorem+0xf2>
 801a9d4:	3b04      	subs	r3, #4
 801a9d6:	429d      	cmp	r5, r3
 801a9d8:	461a      	mov	r2, r3
 801a9da:	d30a      	bcc.n	801a9f2 <quorem+0x106>
 801a9dc:	613c      	str	r4, [r7, #16]
 801a9de:	4630      	mov	r0, r6
 801a9e0:	b003      	add	sp, #12
 801a9e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a9e6:	6812      	ldr	r2, [r2, #0]
 801a9e8:	3b04      	subs	r3, #4
 801a9ea:	2a00      	cmp	r2, #0
 801a9ec:	d1cc      	bne.n	801a988 <quorem+0x9c>
 801a9ee:	3c01      	subs	r4, #1
 801a9f0:	e7c7      	b.n	801a982 <quorem+0x96>
 801a9f2:	6812      	ldr	r2, [r2, #0]
 801a9f4:	3b04      	subs	r3, #4
 801a9f6:	2a00      	cmp	r2, #0
 801a9f8:	d1f0      	bne.n	801a9dc <quorem+0xf0>
 801a9fa:	3c01      	subs	r4, #1
 801a9fc:	e7eb      	b.n	801a9d6 <quorem+0xea>
 801a9fe:	2000      	movs	r0, #0
 801aa00:	e7ee      	b.n	801a9e0 <quorem+0xf4>
 801aa02:	0000      	movs	r0, r0
 801aa04:	0000      	movs	r0, r0
	...

0801aa08 <_dtoa_r>:
 801aa08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aa0c:	ed2d 8b04 	vpush	{d8-d9}
 801aa10:	ec57 6b10 	vmov	r6, r7, d0
 801aa14:	b093      	sub	sp, #76	; 0x4c
 801aa16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801aa18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801aa1c:	9106      	str	r1, [sp, #24]
 801aa1e:	ee10 aa10 	vmov	sl, s0
 801aa22:	4604      	mov	r4, r0
 801aa24:	9209      	str	r2, [sp, #36]	; 0x24
 801aa26:	930c      	str	r3, [sp, #48]	; 0x30
 801aa28:	46bb      	mov	fp, r7
 801aa2a:	b975      	cbnz	r5, 801aa4a <_dtoa_r+0x42>
 801aa2c:	2010      	movs	r0, #16
 801aa2e:	f7ff f8f7 	bl	8019c20 <malloc>
 801aa32:	4602      	mov	r2, r0
 801aa34:	6260      	str	r0, [r4, #36]	; 0x24
 801aa36:	b920      	cbnz	r0, 801aa42 <_dtoa_r+0x3a>
 801aa38:	4ba7      	ldr	r3, [pc, #668]	; (801acd8 <_dtoa_r+0x2d0>)
 801aa3a:	21ea      	movs	r1, #234	; 0xea
 801aa3c:	48a7      	ldr	r0, [pc, #668]	; (801acdc <_dtoa_r+0x2d4>)
 801aa3e:	f7ff ff37 	bl	801a8b0 <__assert_func>
 801aa42:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801aa46:	6005      	str	r5, [r0, #0]
 801aa48:	60c5      	str	r5, [r0, #12]
 801aa4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801aa4c:	6819      	ldr	r1, [r3, #0]
 801aa4e:	b151      	cbz	r1, 801aa66 <_dtoa_r+0x5e>
 801aa50:	685a      	ldr	r2, [r3, #4]
 801aa52:	604a      	str	r2, [r1, #4]
 801aa54:	2301      	movs	r3, #1
 801aa56:	4093      	lsls	r3, r2
 801aa58:	608b      	str	r3, [r1, #8]
 801aa5a:	4620      	mov	r0, r4
 801aa5c:	f000 ff30 	bl	801b8c0 <_Bfree>
 801aa60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801aa62:	2200      	movs	r2, #0
 801aa64:	601a      	str	r2, [r3, #0]
 801aa66:	1e3b      	subs	r3, r7, #0
 801aa68:	bfaa      	itet	ge
 801aa6a:	2300      	movge	r3, #0
 801aa6c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 801aa70:	f8c8 3000 	strge.w	r3, [r8]
 801aa74:	4b9a      	ldr	r3, [pc, #616]	; (801ace0 <_dtoa_r+0x2d8>)
 801aa76:	bfbc      	itt	lt
 801aa78:	2201      	movlt	r2, #1
 801aa7a:	f8c8 2000 	strlt.w	r2, [r8]
 801aa7e:	ea33 030b 	bics.w	r3, r3, fp
 801aa82:	d11b      	bne.n	801aabc <_dtoa_r+0xb4>
 801aa84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801aa86:	f242 730f 	movw	r3, #9999	; 0x270f
 801aa8a:	6013      	str	r3, [r2, #0]
 801aa8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801aa90:	4333      	orrs	r3, r6
 801aa92:	f000 8592 	beq.w	801b5ba <_dtoa_r+0xbb2>
 801aa96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801aa98:	b963      	cbnz	r3, 801aab4 <_dtoa_r+0xac>
 801aa9a:	4b92      	ldr	r3, [pc, #584]	; (801ace4 <_dtoa_r+0x2dc>)
 801aa9c:	e022      	b.n	801aae4 <_dtoa_r+0xdc>
 801aa9e:	4b92      	ldr	r3, [pc, #584]	; (801ace8 <_dtoa_r+0x2e0>)
 801aaa0:	9301      	str	r3, [sp, #4]
 801aaa2:	3308      	adds	r3, #8
 801aaa4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801aaa6:	6013      	str	r3, [r2, #0]
 801aaa8:	9801      	ldr	r0, [sp, #4]
 801aaaa:	b013      	add	sp, #76	; 0x4c
 801aaac:	ecbd 8b04 	vpop	{d8-d9}
 801aab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aab4:	4b8b      	ldr	r3, [pc, #556]	; (801ace4 <_dtoa_r+0x2dc>)
 801aab6:	9301      	str	r3, [sp, #4]
 801aab8:	3303      	adds	r3, #3
 801aaba:	e7f3      	b.n	801aaa4 <_dtoa_r+0x9c>
 801aabc:	2200      	movs	r2, #0
 801aabe:	2300      	movs	r3, #0
 801aac0:	4650      	mov	r0, sl
 801aac2:	4659      	mov	r1, fp
 801aac4:	f7e6 f818 	bl	8000af8 <__aeabi_dcmpeq>
 801aac8:	ec4b ab19 	vmov	d9, sl, fp
 801aacc:	4680      	mov	r8, r0
 801aace:	b158      	cbz	r0, 801aae8 <_dtoa_r+0xe0>
 801aad0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801aad2:	2301      	movs	r3, #1
 801aad4:	6013      	str	r3, [r2, #0]
 801aad6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801aad8:	2b00      	cmp	r3, #0
 801aada:	f000 856b 	beq.w	801b5b4 <_dtoa_r+0xbac>
 801aade:	4883      	ldr	r0, [pc, #524]	; (801acec <_dtoa_r+0x2e4>)
 801aae0:	6018      	str	r0, [r3, #0]
 801aae2:	1e43      	subs	r3, r0, #1
 801aae4:	9301      	str	r3, [sp, #4]
 801aae6:	e7df      	b.n	801aaa8 <_dtoa_r+0xa0>
 801aae8:	ec4b ab10 	vmov	d0, sl, fp
 801aaec:	aa10      	add	r2, sp, #64	; 0x40
 801aaee:	a911      	add	r1, sp, #68	; 0x44
 801aaf0:	4620      	mov	r0, r4
 801aaf2:	f001 f9cd 	bl	801be90 <__d2b>
 801aaf6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 801aafa:	ee08 0a10 	vmov	s16, r0
 801aafe:	2d00      	cmp	r5, #0
 801ab00:	f000 8084 	beq.w	801ac0c <_dtoa_r+0x204>
 801ab04:	ee19 3a90 	vmov	r3, s19
 801ab08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801ab0c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801ab10:	4656      	mov	r6, sl
 801ab12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801ab16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801ab1a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 801ab1e:	4b74      	ldr	r3, [pc, #464]	; (801acf0 <_dtoa_r+0x2e8>)
 801ab20:	2200      	movs	r2, #0
 801ab22:	4630      	mov	r0, r6
 801ab24:	4639      	mov	r1, r7
 801ab26:	f7e5 fbc7 	bl	80002b8 <__aeabi_dsub>
 801ab2a:	a365      	add	r3, pc, #404	; (adr r3, 801acc0 <_dtoa_r+0x2b8>)
 801ab2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab30:	f7e5 fd7a 	bl	8000628 <__aeabi_dmul>
 801ab34:	a364      	add	r3, pc, #400	; (adr r3, 801acc8 <_dtoa_r+0x2c0>)
 801ab36:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab3a:	f7e5 fbbf 	bl	80002bc <__adddf3>
 801ab3e:	4606      	mov	r6, r0
 801ab40:	4628      	mov	r0, r5
 801ab42:	460f      	mov	r7, r1
 801ab44:	f7e5 fd06 	bl	8000554 <__aeabi_i2d>
 801ab48:	a361      	add	r3, pc, #388	; (adr r3, 801acd0 <_dtoa_r+0x2c8>)
 801ab4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab4e:	f7e5 fd6b 	bl	8000628 <__aeabi_dmul>
 801ab52:	4602      	mov	r2, r0
 801ab54:	460b      	mov	r3, r1
 801ab56:	4630      	mov	r0, r6
 801ab58:	4639      	mov	r1, r7
 801ab5a:	f7e5 fbaf 	bl	80002bc <__adddf3>
 801ab5e:	4606      	mov	r6, r0
 801ab60:	460f      	mov	r7, r1
 801ab62:	f7e6 f811 	bl	8000b88 <__aeabi_d2iz>
 801ab66:	2200      	movs	r2, #0
 801ab68:	9000      	str	r0, [sp, #0]
 801ab6a:	2300      	movs	r3, #0
 801ab6c:	4630      	mov	r0, r6
 801ab6e:	4639      	mov	r1, r7
 801ab70:	f7e5 ffcc 	bl	8000b0c <__aeabi_dcmplt>
 801ab74:	b150      	cbz	r0, 801ab8c <_dtoa_r+0x184>
 801ab76:	9800      	ldr	r0, [sp, #0]
 801ab78:	f7e5 fcec 	bl	8000554 <__aeabi_i2d>
 801ab7c:	4632      	mov	r2, r6
 801ab7e:	463b      	mov	r3, r7
 801ab80:	f7e5 ffba 	bl	8000af8 <__aeabi_dcmpeq>
 801ab84:	b910      	cbnz	r0, 801ab8c <_dtoa_r+0x184>
 801ab86:	9b00      	ldr	r3, [sp, #0]
 801ab88:	3b01      	subs	r3, #1
 801ab8a:	9300      	str	r3, [sp, #0]
 801ab8c:	9b00      	ldr	r3, [sp, #0]
 801ab8e:	2b16      	cmp	r3, #22
 801ab90:	d85a      	bhi.n	801ac48 <_dtoa_r+0x240>
 801ab92:	9a00      	ldr	r2, [sp, #0]
 801ab94:	4b57      	ldr	r3, [pc, #348]	; (801acf4 <_dtoa_r+0x2ec>)
 801ab96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ab9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab9e:	ec51 0b19 	vmov	r0, r1, d9
 801aba2:	f7e5 ffb3 	bl	8000b0c <__aeabi_dcmplt>
 801aba6:	2800      	cmp	r0, #0
 801aba8:	d050      	beq.n	801ac4c <_dtoa_r+0x244>
 801abaa:	9b00      	ldr	r3, [sp, #0]
 801abac:	3b01      	subs	r3, #1
 801abae:	9300      	str	r3, [sp, #0]
 801abb0:	2300      	movs	r3, #0
 801abb2:	930b      	str	r3, [sp, #44]	; 0x2c
 801abb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801abb6:	1b5d      	subs	r5, r3, r5
 801abb8:	1e6b      	subs	r3, r5, #1
 801abba:	9305      	str	r3, [sp, #20]
 801abbc:	bf45      	ittet	mi
 801abbe:	f1c5 0301 	rsbmi	r3, r5, #1
 801abc2:	9304      	strmi	r3, [sp, #16]
 801abc4:	2300      	movpl	r3, #0
 801abc6:	2300      	movmi	r3, #0
 801abc8:	bf4c      	ite	mi
 801abca:	9305      	strmi	r3, [sp, #20]
 801abcc:	9304      	strpl	r3, [sp, #16]
 801abce:	9b00      	ldr	r3, [sp, #0]
 801abd0:	2b00      	cmp	r3, #0
 801abd2:	db3d      	blt.n	801ac50 <_dtoa_r+0x248>
 801abd4:	9b05      	ldr	r3, [sp, #20]
 801abd6:	9a00      	ldr	r2, [sp, #0]
 801abd8:	920a      	str	r2, [sp, #40]	; 0x28
 801abda:	4413      	add	r3, r2
 801abdc:	9305      	str	r3, [sp, #20]
 801abde:	2300      	movs	r3, #0
 801abe0:	9307      	str	r3, [sp, #28]
 801abe2:	9b06      	ldr	r3, [sp, #24]
 801abe4:	2b09      	cmp	r3, #9
 801abe6:	f200 8089 	bhi.w	801acfc <_dtoa_r+0x2f4>
 801abea:	2b05      	cmp	r3, #5
 801abec:	bfc4      	itt	gt
 801abee:	3b04      	subgt	r3, #4
 801abf0:	9306      	strgt	r3, [sp, #24]
 801abf2:	9b06      	ldr	r3, [sp, #24]
 801abf4:	f1a3 0302 	sub.w	r3, r3, #2
 801abf8:	bfcc      	ite	gt
 801abfa:	2500      	movgt	r5, #0
 801abfc:	2501      	movle	r5, #1
 801abfe:	2b03      	cmp	r3, #3
 801ac00:	f200 8087 	bhi.w	801ad12 <_dtoa_r+0x30a>
 801ac04:	e8df f003 	tbb	[pc, r3]
 801ac08:	59383a2d 	.word	0x59383a2d
 801ac0c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 801ac10:	441d      	add	r5, r3
 801ac12:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801ac16:	2b20      	cmp	r3, #32
 801ac18:	bfc1      	itttt	gt
 801ac1a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801ac1e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801ac22:	fa0b f303 	lslgt.w	r3, fp, r3
 801ac26:	fa26 f000 	lsrgt.w	r0, r6, r0
 801ac2a:	bfda      	itte	le
 801ac2c:	f1c3 0320 	rsble	r3, r3, #32
 801ac30:	fa06 f003 	lslle.w	r0, r6, r3
 801ac34:	4318      	orrgt	r0, r3
 801ac36:	f7e5 fc7d 	bl	8000534 <__aeabi_ui2d>
 801ac3a:	2301      	movs	r3, #1
 801ac3c:	4606      	mov	r6, r0
 801ac3e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801ac42:	3d01      	subs	r5, #1
 801ac44:	930e      	str	r3, [sp, #56]	; 0x38
 801ac46:	e76a      	b.n	801ab1e <_dtoa_r+0x116>
 801ac48:	2301      	movs	r3, #1
 801ac4a:	e7b2      	b.n	801abb2 <_dtoa_r+0x1aa>
 801ac4c:	900b      	str	r0, [sp, #44]	; 0x2c
 801ac4e:	e7b1      	b.n	801abb4 <_dtoa_r+0x1ac>
 801ac50:	9b04      	ldr	r3, [sp, #16]
 801ac52:	9a00      	ldr	r2, [sp, #0]
 801ac54:	1a9b      	subs	r3, r3, r2
 801ac56:	9304      	str	r3, [sp, #16]
 801ac58:	4253      	negs	r3, r2
 801ac5a:	9307      	str	r3, [sp, #28]
 801ac5c:	2300      	movs	r3, #0
 801ac5e:	930a      	str	r3, [sp, #40]	; 0x28
 801ac60:	e7bf      	b.n	801abe2 <_dtoa_r+0x1da>
 801ac62:	2300      	movs	r3, #0
 801ac64:	9308      	str	r3, [sp, #32]
 801ac66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ac68:	2b00      	cmp	r3, #0
 801ac6a:	dc55      	bgt.n	801ad18 <_dtoa_r+0x310>
 801ac6c:	2301      	movs	r3, #1
 801ac6e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801ac72:	461a      	mov	r2, r3
 801ac74:	9209      	str	r2, [sp, #36]	; 0x24
 801ac76:	e00c      	b.n	801ac92 <_dtoa_r+0x28a>
 801ac78:	2301      	movs	r3, #1
 801ac7a:	e7f3      	b.n	801ac64 <_dtoa_r+0x25c>
 801ac7c:	2300      	movs	r3, #0
 801ac7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ac80:	9308      	str	r3, [sp, #32]
 801ac82:	9b00      	ldr	r3, [sp, #0]
 801ac84:	4413      	add	r3, r2
 801ac86:	9302      	str	r3, [sp, #8]
 801ac88:	3301      	adds	r3, #1
 801ac8a:	2b01      	cmp	r3, #1
 801ac8c:	9303      	str	r3, [sp, #12]
 801ac8e:	bfb8      	it	lt
 801ac90:	2301      	movlt	r3, #1
 801ac92:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801ac94:	2200      	movs	r2, #0
 801ac96:	6042      	str	r2, [r0, #4]
 801ac98:	2204      	movs	r2, #4
 801ac9a:	f102 0614 	add.w	r6, r2, #20
 801ac9e:	429e      	cmp	r6, r3
 801aca0:	6841      	ldr	r1, [r0, #4]
 801aca2:	d93d      	bls.n	801ad20 <_dtoa_r+0x318>
 801aca4:	4620      	mov	r0, r4
 801aca6:	f000 fdcb 	bl	801b840 <_Balloc>
 801acaa:	9001      	str	r0, [sp, #4]
 801acac:	2800      	cmp	r0, #0
 801acae:	d13b      	bne.n	801ad28 <_dtoa_r+0x320>
 801acb0:	4b11      	ldr	r3, [pc, #68]	; (801acf8 <_dtoa_r+0x2f0>)
 801acb2:	4602      	mov	r2, r0
 801acb4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801acb8:	e6c0      	b.n	801aa3c <_dtoa_r+0x34>
 801acba:	2301      	movs	r3, #1
 801acbc:	e7df      	b.n	801ac7e <_dtoa_r+0x276>
 801acbe:	bf00      	nop
 801acc0:	636f4361 	.word	0x636f4361
 801acc4:	3fd287a7 	.word	0x3fd287a7
 801acc8:	8b60c8b3 	.word	0x8b60c8b3
 801accc:	3fc68a28 	.word	0x3fc68a28
 801acd0:	509f79fb 	.word	0x509f79fb
 801acd4:	3fd34413 	.word	0x3fd34413
 801acd8:	0801d2c4 	.word	0x0801d2c4
 801acdc:	0801d482 	.word	0x0801d482
 801ace0:	7ff00000 	.word	0x7ff00000
 801ace4:	0801d47e 	.word	0x0801d47e
 801ace8:	0801d475 	.word	0x0801d475
 801acec:	0801d2a1 	.word	0x0801d2a1
 801acf0:	3ff80000 	.word	0x3ff80000
 801acf4:	0801d5e0 	.word	0x0801d5e0
 801acf8:	0801d4dd 	.word	0x0801d4dd
 801acfc:	2501      	movs	r5, #1
 801acfe:	2300      	movs	r3, #0
 801ad00:	9306      	str	r3, [sp, #24]
 801ad02:	9508      	str	r5, [sp, #32]
 801ad04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801ad08:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801ad0c:	2200      	movs	r2, #0
 801ad0e:	2312      	movs	r3, #18
 801ad10:	e7b0      	b.n	801ac74 <_dtoa_r+0x26c>
 801ad12:	2301      	movs	r3, #1
 801ad14:	9308      	str	r3, [sp, #32]
 801ad16:	e7f5      	b.n	801ad04 <_dtoa_r+0x2fc>
 801ad18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ad1a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801ad1e:	e7b8      	b.n	801ac92 <_dtoa_r+0x28a>
 801ad20:	3101      	adds	r1, #1
 801ad22:	6041      	str	r1, [r0, #4]
 801ad24:	0052      	lsls	r2, r2, #1
 801ad26:	e7b8      	b.n	801ac9a <_dtoa_r+0x292>
 801ad28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801ad2a:	9a01      	ldr	r2, [sp, #4]
 801ad2c:	601a      	str	r2, [r3, #0]
 801ad2e:	9b03      	ldr	r3, [sp, #12]
 801ad30:	2b0e      	cmp	r3, #14
 801ad32:	f200 809d 	bhi.w	801ae70 <_dtoa_r+0x468>
 801ad36:	2d00      	cmp	r5, #0
 801ad38:	f000 809a 	beq.w	801ae70 <_dtoa_r+0x468>
 801ad3c:	9b00      	ldr	r3, [sp, #0]
 801ad3e:	2b00      	cmp	r3, #0
 801ad40:	dd32      	ble.n	801ada8 <_dtoa_r+0x3a0>
 801ad42:	4ab7      	ldr	r2, [pc, #732]	; (801b020 <_dtoa_r+0x618>)
 801ad44:	f003 030f 	and.w	r3, r3, #15
 801ad48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801ad4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 801ad50:	9b00      	ldr	r3, [sp, #0]
 801ad52:	05d8      	lsls	r0, r3, #23
 801ad54:	ea4f 1723 	mov.w	r7, r3, asr #4
 801ad58:	d516      	bpl.n	801ad88 <_dtoa_r+0x380>
 801ad5a:	4bb2      	ldr	r3, [pc, #712]	; (801b024 <_dtoa_r+0x61c>)
 801ad5c:	ec51 0b19 	vmov	r0, r1, d9
 801ad60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801ad64:	f7e5 fd8a 	bl	800087c <__aeabi_ddiv>
 801ad68:	f007 070f 	and.w	r7, r7, #15
 801ad6c:	4682      	mov	sl, r0
 801ad6e:	468b      	mov	fp, r1
 801ad70:	2503      	movs	r5, #3
 801ad72:	4eac      	ldr	r6, [pc, #688]	; (801b024 <_dtoa_r+0x61c>)
 801ad74:	b957      	cbnz	r7, 801ad8c <_dtoa_r+0x384>
 801ad76:	4642      	mov	r2, r8
 801ad78:	464b      	mov	r3, r9
 801ad7a:	4650      	mov	r0, sl
 801ad7c:	4659      	mov	r1, fp
 801ad7e:	f7e5 fd7d 	bl	800087c <__aeabi_ddiv>
 801ad82:	4682      	mov	sl, r0
 801ad84:	468b      	mov	fp, r1
 801ad86:	e028      	b.n	801adda <_dtoa_r+0x3d2>
 801ad88:	2502      	movs	r5, #2
 801ad8a:	e7f2      	b.n	801ad72 <_dtoa_r+0x36a>
 801ad8c:	07f9      	lsls	r1, r7, #31
 801ad8e:	d508      	bpl.n	801ada2 <_dtoa_r+0x39a>
 801ad90:	4640      	mov	r0, r8
 801ad92:	4649      	mov	r1, r9
 801ad94:	e9d6 2300 	ldrd	r2, r3, [r6]
 801ad98:	f7e5 fc46 	bl	8000628 <__aeabi_dmul>
 801ad9c:	3501      	adds	r5, #1
 801ad9e:	4680      	mov	r8, r0
 801ada0:	4689      	mov	r9, r1
 801ada2:	107f      	asrs	r7, r7, #1
 801ada4:	3608      	adds	r6, #8
 801ada6:	e7e5      	b.n	801ad74 <_dtoa_r+0x36c>
 801ada8:	f000 809b 	beq.w	801aee2 <_dtoa_r+0x4da>
 801adac:	9b00      	ldr	r3, [sp, #0]
 801adae:	4f9d      	ldr	r7, [pc, #628]	; (801b024 <_dtoa_r+0x61c>)
 801adb0:	425e      	negs	r6, r3
 801adb2:	4b9b      	ldr	r3, [pc, #620]	; (801b020 <_dtoa_r+0x618>)
 801adb4:	f006 020f 	and.w	r2, r6, #15
 801adb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801adbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801adc0:	ec51 0b19 	vmov	r0, r1, d9
 801adc4:	f7e5 fc30 	bl	8000628 <__aeabi_dmul>
 801adc8:	1136      	asrs	r6, r6, #4
 801adca:	4682      	mov	sl, r0
 801adcc:	468b      	mov	fp, r1
 801adce:	2300      	movs	r3, #0
 801add0:	2502      	movs	r5, #2
 801add2:	2e00      	cmp	r6, #0
 801add4:	d17a      	bne.n	801aecc <_dtoa_r+0x4c4>
 801add6:	2b00      	cmp	r3, #0
 801add8:	d1d3      	bne.n	801ad82 <_dtoa_r+0x37a>
 801adda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801addc:	2b00      	cmp	r3, #0
 801adde:	f000 8082 	beq.w	801aee6 <_dtoa_r+0x4de>
 801ade2:	4b91      	ldr	r3, [pc, #580]	; (801b028 <_dtoa_r+0x620>)
 801ade4:	2200      	movs	r2, #0
 801ade6:	4650      	mov	r0, sl
 801ade8:	4659      	mov	r1, fp
 801adea:	f7e5 fe8f 	bl	8000b0c <__aeabi_dcmplt>
 801adee:	2800      	cmp	r0, #0
 801adf0:	d079      	beq.n	801aee6 <_dtoa_r+0x4de>
 801adf2:	9b03      	ldr	r3, [sp, #12]
 801adf4:	2b00      	cmp	r3, #0
 801adf6:	d076      	beq.n	801aee6 <_dtoa_r+0x4de>
 801adf8:	9b02      	ldr	r3, [sp, #8]
 801adfa:	2b00      	cmp	r3, #0
 801adfc:	dd36      	ble.n	801ae6c <_dtoa_r+0x464>
 801adfe:	9b00      	ldr	r3, [sp, #0]
 801ae00:	4650      	mov	r0, sl
 801ae02:	4659      	mov	r1, fp
 801ae04:	1e5f      	subs	r7, r3, #1
 801ae06:	2200      	movs	r2, #0
 801ae08:	4b88      	ldr	r3, [pc, #544]	; (801b02c <_dtoa_r+0x624>)
 801ae0a:	f7e5 fc0d 	bl	8000628 <__aeabi_dmul>
 801ae0e:	9e02      	ldr	r6, [sp, #8]
 801ae10:	4682      	mov	sl, r0
 801ae12:	468b      	mov	fp, r1
 801ae14:	3501      	adds	r5, #1
 801ae16:	4628      	mov	r0, r5
 801ae18:	f7e5 fb9c 	bl	8000554 <__aeabi_i2d>
 801ae1c:	4652      	mov	r2, sl
 801ae1e:	465b      	mov	r3, fp
 801ae20:	f7e5 fc02 	bl	8000628 <__aeabi_dmul>
 801ae24:	4b82      	ldr	r3, [pc, #520]	; (801b030 <_dtoa_r+0x628>)
 801ae26:	2200      	movs	r2, #0
 801ae28:	f7e5 fa48 	bl	80002bc <__adddf3>
 801ae2c:	46d0      	mov	r8, sl
 801ae2e:	46d9      	mov	r9, fp
 801ae30:	4682      	mov	sl, r0
 801ae32:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801ae36:	2e00      	cmp	r6, #0
 801ae38:	d158      	bne.n	801aeec <_dtoa_r+0x4e4>
 801ae3a:	4b7e      	ldr	r3, [pc, #504]	; (801b034 <_dtoa_r+0x62c>)
 801ae3c:	2200      	movs	r2, #0
 801ae3e:	4640      	mov	r0, r8
 801ae40:	4649      	mov	r1, r9
 801ae42:	f7e5 fa39 	bl	80002b8 <__aeabi_dsub>
 801ae46:	4652      	mov	r2, sl
 801ae48:	465b      	mov	r3, fp
 801ae4a:	4680      	mov	r8, r0
 801ae4c:	4689      	mov	r9, r1
 801ae4e:	f7e5 fe7b 	bl	8000b48 <__aeabi_dcmpgt>
 801ae52:	2800      	cmp	r0, #0
 801ae54:	f040 8295 	bne.w	801b382 <_dtoa_r+0x97a>
 801ae58:	4652      	mov	r2, sl
 801ae5a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801ae5e:	4640      	mov	r0, r8
 801ae60:	4649      	mov	r1, r9
 801ae62:	f7e5 fe53 	bl	8000b0c <__aeabi_dcmplt>
 801ae66:	2800      	cmp	r0, #0
 801ae68:	f040 8289 	bne.w	801b37e <_dtoa_r+0x976>
 801ae6c:	ec5b ab19 	vmov	sl, fp, d9
 801ae70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801ae72:	2b00      	cmp	r3, #0
 801ae74:	f2c0 8148 	blt.w	801b108 <_dtoa_r+0x700>
 801ae78:	9a00      	ldr	r2, [sp, #0]
 801ae7a:	2a0e      	cmp	r2, #14
 801ae7c:	f300 8144 	bgt.w	801b108 <_dtoa_r+0x700>
 801ae80:	4b67      	ldr	r3, [pc, #412]	; (801b020 <_dtoa_r+0x618>)
 801ae82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ae86:	e9d3 8900 	ldrd	r8, r9, [r3]
 801ae8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ae8c:	2b00      	cmp	r3, #0
 801ae8e:	f280 80d5 	bge.w	801b03c <_dtoa_r+0x634>
 801ae92:	9b03      	ldr	r3, [sp, #12]
 801ae94:	2b00      	cmp	r3, #0
 801ae96:	f300 80d1 	bgt.w	801b03c <_dtoa_r+0x634>
 801ae9a:	f040 826f 	bne.w	801b37c <_dtoa_r+0x974>
 801ae9e:	4b65      	ldr	r3, [pc, #404]	; (801b034 <_dtoa_r+0x62c>)
 801aea0:	2200      	movs	r2, #0
 801aea2:	4640      	mov	r0, r8
 801aea4:	4649      	mov	r1, r9
 801aea6:	f7e5 fbbf 	bl	8000628 <__aeabi_dmul>
 801aeaa:	4652      	mov	r2, sl
 801aeac:	465b      	mov	r3, fp
 801aeae:	f7e5 fe41 	bl	8000b34 <__aeabi_dcmpge>
 801aeb2:	9e03      	ldr	r6, [sp, #12]
 801aeb4:	4637      	mov	r7, r6
 801aeb6:	2800      	cmp	r0, #0
 801aeb8:	f040 8245 	bne.w	801b346 <_dtoa_r+0x93e>
 801aebc:	9d01      	ldr	r5, [sp, #4]
 801aebe:	2331      	movs	r3, #49	; 0x31
 801aec0:	f805 3b01 	strb.w	r3, [r5], #1
 801aec4:	9b00      	ldr	r3, [sp, #0]
 801aec6:	3301      	adds	r3, #1
 801aec8:	9300      	str	r3, [sp, #0]
 801aeca:	e240      	b.n	801b34e <_dtoa_r+0x946>
 801aecc:	07f2      	lsls	r2, r6, #31
 801aece:	d505      	bpl.n	801aedc <_dtoa_r+0x4d4>
 801aed0:	e9d7 2300 	ldrd	r2, r3, [r7]
 801aed4:	f7e5 fba8 	bl	8000628 <__aeabi_dmul>
 801aed8:	3501      	adds	r5, #1
 801aeda:	2301      	movs	r3, #1
 801aedc:	1076      	asrs	r6, r6, #1
 801aede:	3708      	adds	r7, #8
 801aee0:	e777      	b.n	801add2 <_dtoa_r+0x3ca>
 801aee2:	2502      	movs	r5, #2
 801aee4:	e779      	b.n	801adda <_dtoa_r+0x3d2>
 801aee6:	9f00      	ldr	r7, [sp, #0]
 801aee8:	9e03      	ldr	r6, [sp, #12]
 801aeea:	e794      	b.n	801ae16 <_dtoa_r+0x40e>
 801aeec:	9901      	ldr	r1, [sp, #4]
 801aeee:	4b4c      	ldr	r3, [pc, #304]	; (801b020 <_dtoa_r+0x618>)
 801aef0:	4431      	add	r1, r6
 801aef2:	910d      	str	r1, [sp, #52]	; 0x34
 801aef4:	9908      	ldr	r1, [sp, #32]
 801aef6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801aefa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801aefe:	2900      	cmp	r1, #0
 801af00:	d043      	beq.n	801af8a <_dtoa_r+0x582>
 801af02:	494d      	ldr	r1, [pc, #308]	; (801b038 <_dtoa_r+0x630>)
 801af04:	2000      	movs	r0, #0
 801af06:	f7e5 fcb9 	bl	800087c <__aeabi_ddiv>
 801af0a:	4652      	mov	r2, sl
 801af0c:	465b      	mov	r3, fp
 801af0e:	f7e5 f9d3 	bl	80002b8 <__aeabi_dsub>
 801af12:	9d01      	ldr	r5, [sp, #4]
 801af14:	4682      	mov	sl, r0
 801af16:	468b      	mov	fp, r1
 801af18:	4649      	mov	r1, r9
 801af1a:	4640      	mov	r0, r8
 801af1c:	f7e5 fe34 	bl	8000b88 <__aeabi_d2iz>
 801af20:	4606      	mov	r6, r0
 801af22:	f7e5 fb17 	bl	8000554 <__aeabi_i2d>
 801af26:	4602      	mov	r2, r0
 801af28:	460b      	mov	r3, r1
 801af2a:	4640      	mov	r0, r8
 801af2c:	4649      	mov	r1, r9
 801af2e:	f7e5 f9c3 	bl	80002b8 <__aeabi_dsub>
 801af32:	3630      	adds	r6, #48	; 0x30
 801af34:	f805 6b01 	strb.w	r6, [r5], #1
 801af38:	4652      	mov	r2, sl
 801af3a:	465b      	mov	r3, fp
 801af3c:	4680      	mov	r8, r0
 801af3e:	4689      	mov	r9, r1
 801af40:	f7e5 fde4 	bl	8000b0c <__aeabi_dcmplt>
 801af44:	2800      	cmp	r0, #0
 801af46:	d163      	bne.n	801b010 <_dtoa_r+0x608>
 801af48:	4642      	mov	r2, r8
 801af4a:	464b      	mov	r3, r9
 801af4c:	4936      	ldr	r1, [pc, #216]	; (801b028 <_dtoa_r+0x620>)
 801af4e:	2000      	movs	r0, #0
 801af50:	f7e5 f9b2 	bl	80002b8 <__aeabi_dsub>
 801af54:	4652      	mov	r2, sl
 801af56:	465b      	mov	r3, fp
 801af58:	f7e5 fdd8 	bl	8000b0c <__aeabi_dcmplt>
 801af5c:	2800      	cmp	r0, #0
 801af5e:	f040 80b5 	bne.w	801b0cc <_dtoa_r+0x6c4>
 801af62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801af64:	429d      	cmp	r5, r3
 801af66:	d081      	beq.n	801ae6c <_dtoa_r+0x464>
 801af68:	4b30      	ldr	r3, [pc, #192]	; (801b02c <_dtoa_r+0x624>)
 801af6a:	2200      	movs	r2, #0
 801af6c:	4650      	mov	r0, sl
 801af6e:	4659      	mov	r1, fp
 801af70:	f7e5 fb5a 	bl	8000628 <__aeabi_dmul>
 801af74:	4b2d      	ldr	r3, [pc, #180]	; (801b02c <_dtoa_r+0x624>)
 801af76:	4682      	mov	sl, r0
 801af78:	468b      	mov	fp, r1
 801af7a:	4640      	mov	r0, r8
 801af7c:	4649      	mov	r1, r9
 801af7e:	2200      	movs	r2, #0
 801af80:	f7e5 fb52 	bl	8000628 <__aeabi_dmul>
 801af84:	4680      	mov	r8, r0
 801af86:	4689      	mov	r9, r1
 801af88:	e7c6      	b.n	801af18 <_dtoa_r+0x510>
 801af8a:	4650      	mov	r0, sl
 801af8c:	4659      	mov	r1, fp
 801af8e:	f7e5 fb4b 	bl	8000628 <__aeabi_dmul>
 801af92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801af94:	9d01      	ldr	r5, [sp, #4]
 801af96:	930f      	str	r3, [sp, #60]	; 0x3c
 801af98:	4682      	mov	sl, r0
 801af9a:	468b      	mov	fp, r1
 801af9c:	4649      	mov	r1, r9
 801af9e:	4640      	mov	r0, r8
 801afa0:	f7e5 fdf2 	bl	8000b88 <__aeabi_d2iz>
 801afa4:	4606      	mov	r6, r0
 801afa6:	f7e5 fad5 	bl	8000554 <__aeabi_i2d>
 801afaa:	3630      	adds	r6, #48	; 0x30
 801afac:	4602      	mov	r2, r0
 801afae:	460b      	mov	r3, r1
 801afb0:	4640      	mov	r0, r8
 801afb2:	4649      	mov	r1, r9
 801afb4:	f7e5 f980 	bl	80002b8 <__aeabi_dsub>
 801afb8:	f805 6b01 	strb.w	r6, [r5], #1
 801afbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801afbe:	429d      	cmp	r5, r3
 801afc0:	4680      	mov	r8, r0
 801afc2:	4689      	mov	r9, r1
 801afc4:	f04f 0200 	mov.w	r2, #0
 801afc8:	d124      	bne.n	801b014 <_dtoa_r+0x60c>
 801afca:	4b1b      	ldr	r3, [pc, #108]	; (801b038 <_dtoa_r+0x630>)
 801afcc:	4650      	mov	r0, sl
 801afce:	4659      	mov	r1, fp
 801afd0:	f7e5 f974 	bl	80002bc <__adddf3>
 801afd4:	4602      	mov	r2, r0
 801afd6:	460b      	mov	r3, r1
 801afd8:	4640      	mov	r0, r8
 801afda:	4649      	mov	r1, r9
 801afdc:	f7e5 fdb4 	bl	8000b48 <__aeabi_dcmpgt>
 801afe0:	2800      	cmp	r0, #0
 801afe2:	d173      	bne.n	801b0cc <_dtoa_r+0x6c4>
 801afe4:	4652      	mov	r2, sl
 801afe6:	465b      	mov	r3, fp
 801afe8:	4913      	ldr	r1, [pc, #76]	; (801b038 <_dtoa_r+0x630>)
 801afea:	2000      	movs	r0, #0
 801afec:	f7e5 f964 	bl	80002b8 <__aeabi_dsub>
 801aff0:	4602      	mov	r2, r0
 801aff2:	460b      	mov	r3, r1
 801aff4:	4640      	mov	r0, r8
 801aff6:	4649      	mov	r1, r9
 801aff8:	f7e5 fd88 	bl	8000b0c <__aeabi_dcmplt>
 801affc:	2800      	cmp	r0, #0
 801affe:	f43f af35 	beq.w	801ae6c <_dtoa_r+0x464>
 801b002:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801b004:	1e6b      	subs	r3, r5, #1
 801b006:	930f      	str	r3, [sp, #60]	; 0x3c
 801b008:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801b00c:	2b30      	cmp	r3, #48	; 0x30
 801b00e:	d0f8      	beq.n	801b002 <_dtoa_r+0x5fa>
 801b010:	9700      	str	r7, [sp, #0]
 801b012:	e049      	b.n	801b0a8 <_dtoa_r+0x6a0>
 801b014:	4b05      	ldr	r3, [pc, #20]	; (801b02c <_dtoa_r+0x624>)
 801b016:	f7e5 fb07 	bl	8000628 <__aeabi_dmul>
 801b01a:	4680      	mov	r8, r0
 801b01c:	4689      	mov	r9, r1
 801b01e:	e7bd      	b.n	801af9c <_dtoa_r+0x594>
 801b020:	0801d5e0 	.word	0x0801d5e0
 801b024:	0801d5b8 	.word	0x0801d5b8
 801b028:	3ff00000 	.word	0x3ff00000
 801b02c:	40240000 	.word	0x40240000
 801b030:	401c0000 	.word	0x401c0000
 801b034:	40140000 	.word	0x40140000
 801b038:	3fe00000 	.word	0x3fe00000
 801b03c:	9d01      	ldr	r5, [sp, #4]
 801b03e:	4656      	mov	r6, sl
 801b040:	465f      	mov	r7, fp
 801b042:	4642      	mov	r2, r8
 801b044:	464b      	mov	r3, r9
 801b046:	4630      	mov	r0, r6
 801b048:	4639      	mov	r1, r7
 801b04a:	f7e5 fc17 	bl	800087c <__aeabi_ddiv>
 801b04e:	f7e5 fd9b 	bl	8000b88 <__aeabi_d2iz>
 801b052:	4682      	mov	sl, r0
 801b054:	f7e5 fa7e 	bl	8000554 <__aeabi_i2d>
 801b058:	4642      	mov	r2, r8
 801b05a:	464b      	mov	r3, r9
 801b05c:	f7e5 fae4 	bl	8000628 <__aeabi_dmul>
 801b060:	4602      	mov	r2, r0
 801b062:	460b      	mov	r3, r1
 801b064:	4630      	mov	r0, r6
 801b066:	4639      	mov	r1, r7
 801b068:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 801b06c:	f7e5 f924 	bl	80002b8 <__aeabi_dsub>
 801b070:	f805 6b01 	strb.w	r6, [r5], #1
 801b074:	9e01      	ldr	r6, [sp, #4]
 801b076:	9f03      	ldr	r7, [sp, #12]
 801b078:	1bae      	subs	r6, r5, r6
 801b07a:	42b7      	cmp	r7, r6
 801b07c:	4602      	mov	r2, r0
 801b07e:	460b      	mov	r3, r1
 801b080:	d135      	bne.n	801b0ee <_dtoa_r+0x6e6>
 801b082:	f7e5 f91b 	bl	80002bc <__adddf3>
 801b086:	4642      	mov	r2, r8
 801b088:	464b      	mov	r3, r9
 801b08a:	4606      	mov	r6, r0
 801b08c:	460f      	mov	r7, r1
 801b08e:	f7e5 fd5b 	bl	8000b48 <__aeabi_dcmpgt>
 801b092:	b9d0      	cbnz	r0, 801b0ca <_dtoa_r+0x6c2>
 801b094:	4642      	mov	r2, r8
 801b096:	464b      	mov	r3, r9
 801b098:	4630      	mov	r0, r6
 801b09a:	4639      	mov	r1, r7
 801b09c:	f7e5 fd2c 	bl	8000af8 <__aeabi_dcmpeq>
 801b0a0:	b110      	cbz	r0, 801b0a8 <_dtoa_r+0x6a0>
 801b0a2:	f01a 0f01 	tst.w	sl, #1
 801b0a6:	d110      	bne.n	801b0ca <_dtoa_r+0x6c2>
 801b0a8:	4620      	mov	r0, r4
 801b0aa:	ee18 1a10 	vmov	r1, s16
 801b0ae:	f000 fc07 	bl	801b8c0 <_Bfree>
 801b0b2:	2300      	movs	r3, #0
 801b0b4:	9800      	ldr	r0, [sp, #0]
 801b0b6:	702b      	strb	r3, [r5, #0]
 801b0b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801b0ba:	3001      	adds	r0, #1
 801b0bc:	6018      	str	r0, [r3, #0]
 801b0be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b0c0:	2b00      	cmp	r3, #0
 801b0c2:	f43f acf1 	beq.w	801aaa8 <_dtoa_r+0xa0>
 801b0c6:	601d      	str	r5, [r3, #0]
 801b0c8:	e4ee      	b.n	801aaa8 <_dtoa_r+0xa0>
 801b0ca:	9f00      	ldr	r7, [sp, #0]
 801b0cc:	462b      	mov	r3, r5
 801b0ce:	461d      	mov	r5, r3
 801b0d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801b0d4:	2a39      	cmp	r2, #57	; 0x39
 801b0d6:	d106      	bne.n	801b0e6 <_dtoa_r+0x6de>
 801b0d8:	9a01      	ldr	r2, [sp, #4]
 801b0da:	429a      	cmp	r2, r3
 801b0dc:	d1f7      	bne.n	801b0ce <_dtoa_r+0x6c6>
 801b0de:	9901      	ldr	r1, [sp, #4]
 801b0e0:	2230      	movs	r2, #48	; 0x30
 801b0e2:	3701      	adds	r7, #1
 801b0e4:	700a      	strb	r2, [r1, #0]
 801b0e6:	781a      	ldrb	r2, [r3, #0]
 801b0e8:	3201      	adds	r2, #1
 801b0ea:	701a      	strb	r2, [r3, #0]
 801b0ec:	e790      	b.n	801b010 <_dtoa_r+0x608>
 801b0ee:	4ba6      	ldr	r3, [pc, #664]	; (801b388 <_dtoa_r+0x980>)
 801b0f0:	2200      	movs	r2, #0
 801b0f2:	f7e5 fa99 	bl	8000628 <__aeabi_dmul>
 801b0f6:	2200      	movs	r2, #0
 801b0f8:	2300      	movs	r3, #0
 801b0fa:	4606      	mov	r6, r0
 801b0fc:	460f      	mov	r7, r1
 801b0fe:	f7e5 fcfb 	bl	8000af8 <__aeabi_dcmpeq>
 801b102:	2800      	cmp	r0, #0
 801b104:	d09d      	beq.n	801b042 <_dtoa_r+0x63a>
 801b106:	e7cf      	b.n	801b0a8 <_dtoa_r+0x6a0>
 801b108:	9a08      	ldr	r2, [sp, #32]
 801b10a:	2a00      	cmp	r2, #0
 801b10c:	f000 80d7 	beq.w	801b2be <_dtoa_r+0x8b6>
 801b110:	9a06      	ldr	r2, [sp, #24]
 801b112:	2a01      	cmp	r2, #1
 801b114:	f300 80ba 	bgt.w	801b28c <_dtoa_r+0x884>
 801b118:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801b11a:	2a00      	cmp	r2, #0
 801b11c:	f000 80b2 	beq.w	801b284 <_dtoa_r+0x87c>
 801b120:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801b124:	9e07      	ldr	r6, [sp, #28]
 801b126:	9d04      	ldr	r5, [sp, #16]
 801b128:	9a04      	ldr	r2, [sp, #16]
 801b12a:	441a      	add	r2, r3
 801b12c:	9204      	str	r2, [sp, #16]
 801b12e:	9a05      	ldr	r2, [sp, #20]
 801b130:	2101      	movs	r1, #1
 801b132:	441a      	add	r2, r3
 801b134:	4620      	mov	r0, r4
 801b136:	9205      	str	r2, [sp, #20]
 801b138:	f000 fc7a 	bl	801ba30 <__i2b>
 801b13c:	4607      	mov	r7, r0
 801b13e:	2d00      	cmp	r5, #0
 801b140:	dd0c      	ble.n	801b15c <_dtoa_r+0x754>
 801b142:	9b05      	ldr	r3, [sp, #20]
 801b144:	2b00      	cmp	r3, #0
 801b146:	dd09      	ble.n	801b15c <_dtoa_r+0x754>
 801b148:	42ab      	cmp	r3, r5
 801b14a:	9a04      	ldr	r2, [sp, #16]
 801b14c:	bfa8      	it	ge
 801b14e:	462b      	movge	r3, r5
 801b150:	1ad2      	subs	r2, r2, r3
 801b152:	9204      	str	r2, [sp, #16]
 801b154:	9a05      	ldr	r2, [sp, #20]
 801b156:	1aed      	subs	r5, r5, r3
 801b158:	1ad3      	subs	r3, r2, r3
 801b15a:	9305      	str	r3, [sp, #20]
 801b15c:	9b07      	ldr	r3, [sp, #28]
 801b15e:	b31b      	cbz	r3, 801b1a8 <_dtoa_r+0x7a0>
 801b160:	9b08      	ldr	r3, [sp, #32]
 801b162:	2b00      	cmp	r3, #0
 801b164:	f000 80af 	beq.w	801b2c6 <_dtoa_r+0x8be>
 801b168:	2e00      	cmp	r6, #0
 801b16a:	dd13      	ble.n	801b194 <_dtoa_r+0x78c>
 801b16c:	4639      	mov	r1, r7
 801b16e:	4632      	mov	r2, r6
 801b170:	4620      	mov	r0, r4
 801b172:	f000 fd1d 	bl	801bbb0 <__pow5mult>
 801b176:	ee18 2a10 	vmov	r2, s16
 801b17a:	4601      	mov	r1, r0
 801b17c:	4607      	mov	r7, r0
 801b17e:	4620      	mov	r0, r4
 801b180:	f000 fc6c 	bl	801ba5c <__multiply>
 801b184:	ee18 1a10 	vmov	r1, s16
 801b188:	4680      	mov	r8, r0
 801b18a:	4620      	mov	r0, r4
 801b18c:	f000 fb98 	bl	801b8c0 <_Bfree>
 801b190:	ee08 8a10 	vmov	s16, r8
 801b194:	9b07      	ldr	r3, [sp, #28]
 801b196:	1b9a      	subs	r2, r3, r6
 801b198:	d006      	beq.n	801b1a8 <_dtoa_r+0x7a0>
 801b19a:	ee18 1a10 	vmov	r1, s16
 801b19e:	4620      	mov	r0, r4
 801b1a0:	f000 fd06 	bl	801bbb0 <__pow5mult>
 801b1a4:	ee08 0a10 	vmov	s16, r0
 801b1a8:	2101      	movs	r1, #1
 801b1aa:	4620      	mov	r0, r4
 801b1ac:	f000 fc40 	bl	801ba30 <__i2b>
 801b1b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b1b2:	2b00      	cmp	r3, #0
 801b1b4:	4606      	mov	r6, r0
 801b1b6:	f340 8088 	ble.w	801b2ca <_dtoa_r+0x8c2>
 801b1ba:	461a      	mov	r2, r3
 801b1bc:	4601      	mov	r1, r0
 801b1be:	4620      	mov	r0, r4
 801b1c0:	f000 fcf6 	bl	801bbb0 <__pow5mult>
 801b1c4:	9b06      	ldr	r3, [sp, #24]
 801b1c6:	2b01      	cmp	r3, #1
 801b1c8:	4606      	mov	r6, r0
 801b1ca:	f340 8081 	ble.w	801b2d0 <_dtoa_r+0x8c8>
 801b1ce:	f04f 0800 	mov.w	r8, #0
 801b1d2:	6933      	ldr	r3, [r6, #16]
 801b1d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801b1d8:	6918      	ldr	r0, [r3, #16]
 801b1da:	f000 fbd9 	bl	801b990 <__hi0bits>
 801b1de:	f1c0 0020 	rsb	r0, r0, #32
 801b1e2:	9b05      	ldr	r3, [sp, #20]
 801b1e4:	4418      	add	r0, r3
 801b1e6:	f010 001f 	ands.w	r0, r0, #31
 801b1ea:	f000 8092 	beq.w	801b312 <_dtoa_r+0x90a>
 801b1ee:	f1c0 0320 	rsb	r3, r0, #32
 801b1f2:	2b04      	cmp	r3, #4
 801b1f4:	f340 808a 	ble.w	801b30c <_dtoa_r+0x904>
 801b1f8:	f1c0 001c 	rsb	r0, r0, #28
 801b1fc:	9b04      	ldr	r3, [sp, #16]
 801b1fe:	4403      	add	r3, r0
 801b200:	9304      	str	r3, [sp, #16]
 801b202:	9b05      	ldr	r3, [sp, #20]
 801b204:	4403      	add	r3, r0
 801b206:	4405      	add	r5, r0
 801b208:	9305      	str	r3, [sp, #20]
 801b20a:	9b04      	ldr	r3, [sp, #16]
 801b20c:	2b00      	cmp	r3, #0
 801b20e:	dd07      	ble.n	801b220 <_dtoa_r+0x818>
 801b210:	ee18 1a10 	vmov	r1, s16
 801b214:	461a      	mov	r2, r3
 801b216:	4620      	mov	r0, r4
 801b218:	f000 fd24 	bl	801bc64 <__lshift>
 801b21c:	ee08 0a10 	vmov	s16, r0
 801b220:	9b05      	ldr	r3, [sp, #20]
 801b222:	2b00      	cmp	r3, #0
 801b224:	dd05      	ble.n	801b232 <_dtoa_r+0x82a>
 801b226:	4631      	mov	r1, r6
 801b228:	461a      	mov	r2, r3
 801b22a:	4620      	mov	r0, r4
 801b22c:	f000 fd1a 	bl	801bc64 <__lshift>
 801b230:	4606      	mov	r6, r0
 801b232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b234:	2b00      	cmp	r3, #0
 801b236:	d06e      	beq.n	801b316 <_dtoa_r+0x90e>
 801b238:	ee18 0a10 	vmov	r0, s16
 801b23c:	4631      	mov	r1, r6
 801b23e:	f000 fd81 	bl	801bd44 <__mcmp>
 801b242:	2800      	cmp	r0, #0
 801b244:	da67      	bge.n	801b316 <_dtoa_r+0x90e>
 801b246:	9b00      	ldr	r3, [sp, #0]
 801b248:	3b01      	subs	r3, #1
 801b24a:	ee18 1a10 	vmov	r1, s16
 801b24e:	9300      	str	r3, [sp, #0]
 801b250:	220a      	movs	r2, #10
 801b252:	2300      	movs	r3, #0
 801b254:	4620      	mov	r0, r4
 801b256:	f000 fb55 	bl	801b904 <__multadd>
 801b25a:	9b08      	ldr	r3, [sp, #32]
 801b25c:	ee08 0a10 	vmov	s16, r0
 801b260:	2b00      	cmp	r3, #0
 801b262:	f000 81b1 	beq.w	801b5c8 <_dtoa_r+0xbc0>
 801b266:	2300      	movs	r3, #0
 801b268:	4639      	mov	r1, r7
 801b26a:	220a      	movs	r2, #10
 801b26c:	4620      	mov	r0, r4
 801b26e:	f000 fb49 	bl	801b904 <__multadd>
 801b272:	9b02      	ldr	r3, [sp, #8]
 801b274:	2b00      	cmp	r3, #0
 801b276:	4607      	mov	r7, r0
 801b278:	f300 808e 	bgt.w	801b398 <_dtoa_r+0x990>
 801b27c:	9b06      	ldr	r3, [sp, #24]
 801b27e:	2b02      	cmp	r3, #2
 801b280:	dc51      	bgt.n	801b326 <_dtoa_r+0x91e>
 801b282:	e089      	b.n	801b398 <_dtoa_r+0x990>
 801b284:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801b286:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801b28a:	e74b      	b.n	801b124 <_dtoa_r+0x71c>
 801b28c:	9b03      	ldr	r3, [sp, #12]
 801b28e:	1e5e      	subs	r6, r3, #1
 801b290:	9b07      	ldr	r3, [sp, #28]
 801b292:	42b3      	cmp	r3, r6
 801b294:	bfbf      	itttt	lt
 801b296:	9b07      	ldrlt	r3, [sp, #28]
 801b298:	9607      	strlt	r6, [sp, #28]
 801b29a:	1af2      	sublt	r2, r6, r3
 801b29c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801b29e:	bfb6      	itet	lt
 801b2a0:	189b      	addlt	r3, r3, r2
 801b2a2:	1b9e      	subge	r6, r3, r6
 801b2a4:	930a      	strlt	r3, [sp, #40]	; 0x28
 801b2a6:	9b03      	ldr	r3, [sp, #12]
 801b2a8:	bfb8      	it	lt
 801b2aa:	2600      	movlt	r6, #0
 801b2ac:	2b00      	cmp	r3, #0
 801b2ae:	bfb7      	itett	lt
 801b2b0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801b2b4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 801b2b8:	1a9d      	sublt	r5, r3, r2
 801b2ba:	2300      	movlt	r3, #0
 801b2bc:	e734      	b.n	801b128 <_dtoa_r+0x720>
 801b2be:	9e07      	ldr	r6, [sp, #28]
 801b2c0:	9d04      	ldr	r5, [sp, #16]
 801b2c2:	9f08      	ldr	r7, [sp, #32]
 801b2c4:	e73b      	b.n	801b13e <_dtoa_r+0x736>
 801b2c6:	9a07      	ldr	r2, [sp, #28]
 801b2c8:	e767      	b.n	801b19a <_dtoa_r+0x792>
 801b2ca:	9b06      	ldr	r3, [sp, #24]
 801b2cc:	2b01      	cmp	r3, #1
 801b2ce:	dc18      	bgt.n	801b302 <_dtoa_r+0x8fa>
 801b2d0:	f1ba 0f00 	cmp.w	sl, #0
 801b2d4:	d115      	bne.n	801b302 <_dtoa_r+0x8fa>
 801b2d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b2da:	b993      	cbnz	r3, 801b302 <_dtoa_r+0x8fa>
 801b2dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801b2e0:	0d1b      	lsrs	r3, r3, #20
 801b2e2:	051b      	lsls	r3, r3, #20
 801b2e4:	b183      	cbz	r3, 801b308 <_dtoa_r+0x900>
 801b2e6:	9b04      	ldr	r3, [sp, #16]
 801b2e8:	3301      	adds	r3, #1
 801b2ea:	9304      	str	r3, [sp, #16]
 801b2ec:	9b05      	ldr	r3, [sp, #20]
 801b2ee:	3301      	adds	r3, #1
 801b2f0:	9305      	str	r3, [sp, #20]
 801b2f2:	f04f 0801 	mov.w	r8, #1
 801b2f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b2f8:	2b00      	cmp	r3, #0
 801b2fa:	f47f af6a 	bne.w	801b1d2 <_dtoa_r+0x7ca>
 801b2fe:	2001      	movs	r0, #1
 801b300:	e76f      	b.n	801b1e2 <_dtoa_r+0x7da>
 801b302:	f04f 0800 	mov.w	r8, #0
 801b306:	e7f6      	b.n	801b2f6 <_dtoa_r+0x8ee>
 801b308:	4698      	mov	r8, r3
 801b30a:	e7f4      	b.n	801b2f6 <_dtoa_r+0x8ee>
 801b30c:	f43f af7d 	beq.w	801b20a <_dtoa_r+0x802>
 801b310:	4618      	mov	r0, r3
 801b312:	301c      	adds	r0, #28
 801b314:	e772      	b.n	801b1fc <_dtoa_r+0x7f4>
 801b316:	9b03      	ldr	r3, [sp, #12]
 801b318:	2b00      	cmp	r3, #0
 801b31a:	dc37      	bgt.n	801b38c <_dtoa_r+0x984>
 801b31c:	9b06      	ldr	r3, [sp, #24]
 801b31e:	2b02      	cmp	r3, #2
 801b320:	dd34      	ble.n	801b38c <_dtoa_r+0x984>
 801b322:	9b03      	ldr	r3, [sp, #12]
 801b324:	9302      	str	r3, [sp, #8]
 801b326:	9b02      	ldr	r3, [sp, #8]
 801b328:	b96b      	cbnz	r3, 801b346 <_dtoa_r+0x93e>
 801b32a:	4631      	mov	r1, r6
 801b32c:	2205      	movs	r2, #5
 801b32e:	4620      	mov	r0, r4
 801b330:	f000 fae8 	bl	801b904 <__multadd>
 801b334:	4601      	mov	r1, r0
 801b336:	4606      	mov	r6, r0
 801b338:	ee18 0a10 	vmov	r0, s16
 801b33c:	f000 fd02 	bl	801bd44 <__mcmp>
 801b340:	2800      	cmp	r0, #0
 801b342:	f73f adbb 	bgt.w	801aebc <_dtoa_r+0x4b4>
 801b346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b348:	9d01      	ldr	r5, [sp, #4]
 801b34a:	43db      	mvns	r3, r3
 801b34c:	9300      	str	r3, [sp, #0]
 801b34e:	f04f 0800 	mov.w	r8, #0
 801b352:	4631      	mov	r1, r6
 801b354:	4620      	mov	r0, r4
 801b356:	f000 fab3 	bl	801b8c0 <_Bfree>
 801b35a:	2f00      	cmp	r7, #0
 801b35c:	f43f aea4 	beq.w	801b0a8 <_dtoa_r+0x6a0>
 801b360:	f1b8 0f00 	cmp.w	r8, #0
 801b364:	d005      	beq.n	801b372 <_dtoa_r+0x96a>
 801b366:	45b8      	cmp	r8, r7
 801b368:	d003      	beq.n	801b372 <_dtoa_r+0x96a>
 801b36a:	4641      	mov	r1, r8
 801b36c:	4620      	mov	r0, r4
 801b36e:	f000 faa7 	bl	801b8c0 <_Bfree>
 801b372:	4639      	mov	r1, r7
 801b374:	4620      	mov	r0, r4
 801b376:	f000 faa3 	bl	801b8c0 <_Bfree>
 801b37a:	e695      	b.n	801b0a8 <_dtoa_r+0x6a0>
 801b37c:	2600      	movs	r6, #0
 801b37e:	4637      	mov	r7, r6
 801b380:	e7e1      	b.n	801b346 <_dtoa_r+0x93e>
 801b382:	9700      	str	r7, [sp, #0]
 801b384:	4637      	mov	r7, r6
 801b386:	e599      	b.n	801aebc <_dtoa_r+0x4b4>
 801b388:	40240000 	.word	0x40240000
 801b38c:	9b08      	ldr	r3, [sp, #32]
 801b38e:	2b00      	cmp	r3, #0
 801b390:	f000 80ca 	beq.w	801b528 <_dtoa_r+0xb20>
 801b394:	9b03      	ldr	r3, [sp, #12]
 801b396:	9302      	str	r3, [sp, #8]
 801b398:	2d00      	cmp	r5, #0
 801b39a:	dd05      	ble.n	801b3a8 <_dtoa_r+0x9a0>
 801b39c:	4639      	mov	r1, r7
 801b39e:	462a      	mov	r2, r5
 801b3a0:	4620      	mov	r0, r4
 801b3a2:	f000 fc5f 	bl	801bc64 <__lshift>
 801b3a6:	4607      	mov	r7, r0
 801b3a8:	f1b8 0f00 	cmp.w	r8, #0
 801b3ac:	d05b      	beq.n	801b466 <_dtoa_r+0xa5e>
 801b3ae:	6879      	ldr	r1, [r7, #4]
 801b3b0:	4620      	mov	r0, r4
 801b3b2:	f000 fa45 	bl	801b840 <_Balloc>
 801b3b6:	4605      	mov	r5, r0
 801b3b8:	b928      	cbnz	r0, 801b3c6 <_dtoa_r+0x9be>
 801b3ba:	4b87      	ldr	r3, [pc, #540]	; (801b5d8 <_dtoa_r+0xbd0>)
 801b3bc:	4602      	mov	r2, r0
 801b3be:	f240 21ea 	movw	r1, #746	; 0x2ea
 801b3c2:	f7ff bb3b 	b.w	801aa3c <_dtoa_r+0x34>
 801b3c6:	693a      	ldr	r2, [r7, #16]
 801b3c8:	3202      	adds	r2, #2
 801b3ca:	0092      	lsls	r2, r2, #2
 801b3cc:	f107 010c 	add.w	r1, r7, #12
 801b3d0:	300c      	adds	r0, #12
 801b3d2:	f7fe fc35 	bl	8019c40 <memcpy>
 801b3d6:	2201      	movs	r2, #1
 801b3d8:	4629      	mov	r1, r5
 801b3da:	4620      	mov	r0, r4
 801b3dc:	f000 fc42 	bl	801bc64 <__lshift>
 801b3e0:	9b01      	ldr	r3, [sp, #4]
 801b3e2:	f103 0901 	add.w	r9, r3, #1
 801b3e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801b3ea:	4413      	add	r3, r2
 801b3ec:	9305      	str	r3, [sp, #20]
 801b3ee:	f00a 0301 	and.w	r3, sl, #1
 801b3f2:	46b8      	mov	r8, r7
 801b3f4:	9304      	str	r3, [sp, #16]
 801b3f6:	4607      	mov	r7, r0
 801b3f8:	4631      	mov	r1, r6
 801b3fa:	ee18 0a10 	vmov	r0, s16
 801b3fe:	f7ff fa75 	bl	801a8ec <quorem>
 801b402:	4641      	mov	r1, r8
 801b404:	9002      	str	r0, [sp, #8]
 801b406:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801b40a:	ee18 0a10 	vmov	r0, s16
 801b40e:	f000 fc99 	bl	801bd44 <__mcmp>
 801b412:	463a      	mov	r2, r7
 801b414:	9003      	str	r0, [sp, #12]
 801b416:	4631      	mov	r1, r6
 801b418:	4620      	mov	r0, r4
 801b41a:	f000 fcaf 	bl	801bd7c <__mdiff>
 801b41e:	68c2      	ldr	r2, [r0, #12]
 801b420:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 801b424:	4605      	mov	r5, r0
 801b426:	bb02      	cbnz	r2, 801b46a <_dtoa_r+0xa62>
 801b428:	4601      	mov	r1, r0
 801b42a:	ee18 0a10 	vmov	r0, s16
 801b42e:	f000 fc89 	bl	801bd44 <__mcmp>
 801b432:	4602      	mov	r2, r0
 801b434:	4629      	mov	r1, r5
 801b436:	4620      	mov	r0, r4
 801b438:	9207      	str	r2, [sp, #28]
 801b43a:	f000 fa41 	bl	801b8c0 <_Bfree>
 801b43e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801b442:	ea43 0102 	orr.w	r1, r3, r2
 801b446:	9b04      	ldr	r3, [sp, #16]
 801b448:	430b      	orrs	r3, r1
 801b44a:	464d      	mov	r5, r9
 801b44c:	d10f      	bne.n	801b46e <_dtoa_r+0xa66>
 801b44e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801b452:	d02a      	beq.n	801b4aa <_dtoa_r+0xaa2>
 801b454:	9b03      	ldr	r3, [sp, #12]
 801b456:	2b00      	cmp	r3, #0
 801b458:	dd02      	ble.n	801b460 <_dtoa_r+0xa58>
 801b45a:	9b02      	ldr	r3, [sp, #8]
 801b45c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 801b460:	f88b a000 	strb.w	sl, [fp]
 801b464:	e775      	b.n	801b352 <_dtoa_r+0x94a>
 801b466:	4638      	mov	r0, r7
 801b468:	e7ba      	b.n	801b3e0 <_dtoa_r+0x9d8>
 801b46a:	2201      	movs	r2, #1
 801b46c:	e7e2      	b.n	801b434 <_dtoa_r+0xa2c>
 801b46e:	9b03      	ldr	r3, [sp, #12]
 801b470:	2b00      	cmp	r3, #0
 801b472:	db04      	blt.n	801b47e <_dtoa_r+0xa76>
 801b474:	9906      	ldr	r1, [sp, #24]
 801b476:	430b      	orrs	r3, r1
 801b478:	9904      	ldr	r1, [sp, #16]
 801b47a:	430b      	orrs	r3, r1
 801b47c:	d122      	bne.n	801b4c4 <_dtoa_r+0xabc>
 801b47e:	2a00      	cmp	r2, #0
 801b480:	ddee      	ble.n	801b460 <_dtoa_r+0xa58>
 801b482:	ee18 1a10 	vmov	r1, s16
 801b486:	2201      	movs	r2, #1
 801b488:	4620      	mov	r0, r4
 801b48a:	f000 fbeb 	bl	801bc64 <__lshift>
 801b48e:	4631      	mov	r1, r6
 801b490:	ee08 0a10 	vmov	s16, r0
 801b494:	f000 fc56 	bl	801bd44 <__mcmp>
 801b498:	2800      	cmp	r0, #0
 801b49a:	dc03      	bgt.n	801b4a4 <_dtoa_r+0xa9c>
 801b49c:	d1e0      	bne.n	801b460 <_dtoa_r+0xa58>
 801b49e:	f01a 0f01 	tst.w	sl, #1
 801b4a2:	d0dd      	beq.n	801b460 <_dtoa_r+0xa58>
 801b4a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801b4a8:	d1d7      	bne.n	801b45a <_dtoa_r+0xa52>
 801b4aa:	2339      	movs	r3, #57	; 0x39
 801b4ac:	f88b 3000 	strb.w	r3, [fp]
 801b4b0:	462b      	mov	r3, r5
 801b4b2:	461d      	mov	r5, r3
 801b4b4:	3b01      	subs	r3, #1
 801b4b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801b4ba:	2a39      	cmp	r2, #57	; 0x39
 801b4bc:	d071      	beq.n	801b5a2 <_dtoa_r+0xb9a>
 801b4be:	3201      	adds	r2, #1
 801b4c0:	701a      	strb	r2, [r3, #0]
 801b4c2:	e746      	b.n	801b352 <_dtoa_r+0x94a>
 801b4c4:	2a00      	cmp	r2, #0
 801b4c6:	dd07      	ble.n	801b4d8 <_dtoa_r+0xad0>
 801b4c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801b4cc:	d0ed      	beq.n	801b4aa <_dtoa_r+0xaa2>
 801b4ce:	f10a 0301 	add.w	r3, sl, #1
 801b4d2:	f88b 3000 	strb.w	r3, [fp]
 801b4d6:	e73c      	b.n	801b352 <_dtoa_r+0x94a>
 801b4d8:	9b05      	ldr	r3, [sp, #20]
 801b4da:	f809 ac01 	strb.w	sl, [r9, #-1]
 801b4de:	4599      	cmp	r9, r3
 801b4e0:	d047      	beq.n	801b572 <_dtoa_r+0xb6a>
 801b4e2:	ee18 1a10 	vmov	r1, s16
 801b4e6:	2300      	movs	r3, #0
 801b4e8:	220a      	movs	r2, #10
 801b4ea:	4620      	mov	r0, r4
 801b4ec:	f000 fa0a 	bl	801b904 <__multadd>
 801b4f0:	45b8      	cmp	r8, r7
 801b4f2:	ee08 0a10 	vmov	s16, r0
 801b4f6:	f04f 0300 	mov.w	r3, #0
 801b4fa:	f04f 020a 	mov.w	r2, #10
 801b4fe:	4641      	mov	r1, r8
 801b500:	4620      	mov	r0, r4
 801b502:	d106      	bne.n	801b512 <_dtoa_r+0xb0a>
 801b504:	f000 f9fe 	bl	801b904 <__multadd>
 801b508:	4680      	mov	r8, r0
 801b50a:	4607      	mov	r7, r0
 801b50c:	f109 0901 	add.w	r9, r9, #1
 801b510:	e772      	b.n	801b3f8 <_dtoa_r+0x9f0>
 801b512:	f000 f9f7 	bl	801b904 <__multadd>
 801b516:	4639      	mov	r1, r7
 801b518:	4680      	mov	r8, r0
 801b51a:	2300      	movs	r3, #0
 801b51c:	220a      	movs	r2, #10
 801b51e:	4620      	mov	r0, r4
 801b520:	f000 f9f0 	bl	801b904 <__multadd>
 801b524:	4607      	mov	r7, r0
 801b526:	e7f1      	b.n	801b50c <_dtoa_r+0xb04>
 801b528:	9b03      	ldr	r3, [sp, #12]
 801b52a:	9302      	str	r3, [sp, #8]
 801b52c:	9d01      	ldr	r5, [sp, #4]
 801b52e:	ee18 0a10 	vmov	r0, s16
 801b532:	4631      	mov	r1, r6
 801b534:	f7ff f9da 	bl	801a8ec <quorem>
 801b538:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801b53c:	9b01      	ldr	r3, [sp, #4]
 801b53e:	f805 ab01 	strb.w	sl, [r5], #1
 801b542:	1aea      	subs	r2, r5, r3
 801b544:	9b02      	ldr	r3, [sp, #8]
 801b546:	4293      	cmp	r3, r2
 801b548:	dd09      	ble.n	801b55e <_dtoa_r+0xb56>
 801b54a:	ee18 1a10 	vmov	r1, s16
 801b54e:	2300      	movs	r3, #0
 801b550:	220a      	movs	r2, #10
 801b552:	4620      	mov	r0, r4
 801b554:	f000 f9d6 	bl	801b904 <__multadd>
 801b558:	ee08 0a10 	vmov	s16, r0
 801b55c:	e7e7      	b.n	801b52e <_dtoa_r+0xb26>
 801b55e:	9b02      	ldr	r3, [sp, #8]
 801b560:	2b00      	cmp	r3, #0
 801b562:	bfc8      	it	gt
 801b564:	461d      	movgt	r5, r3
 801b566:	9b01      	ldr	r3, [sp, #4]
 801b568:	bfd8      	it	le
 801b56a:	2501      	movle	r5, #1
 801b56c:	441d      	add	r5, r3
 801b56e:	f04f 0800 	mov.w	r8, #0
 801b572:	ee18 1a10 	vmov	r1, s16
 801b576:	2201      	movs	r2, #1
 801b578:	4620      	mov	r0, r4
 801b57a:	f000 fb73 	bl	801bc64 <__lshift>
 801b57e:	4631      	mov	r1, r6
 801b580:	ee08 0a10 	vmov	s16, r0
 801b584:	f000 fbde 	bl	801bd44 <__mcmp>
 801b588:	2800      	cmp	r0, #0
 801b58a:	dc91      	bgt.n	801b4b0 <_dtoa_r+0xaa8>
 801b58c:	d102      	bne.n	801b594 <_dtoa_r+0xb8c>
 801b58e:	f01a 0f01 	tst.w	sl, #1
 801b592:	d18d      	bne.n	801b4b0 <_dtoa_r+0xaa8>
 801b594:	462b      	mov	r3, r5
 801b596:	461d      	mov	r5, r3
 801b598:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801b59c:	2a30      	cmp	r2, #48	; 0x30
 801b59e:	d0fa      	beq.n	801b596 <_dtoa_r+0xb8e>
 801b5a0:	e6d7      	b.n	801b352 <_dtoa_r+0x94a>
 801b5a2:	9a01      	ldr	r2, [sp, #4]
 801b5a4:	429a      	cmp	r2, r3
 801b5a6:	d184      	bne.n	801b4b2 <_dtoa_r+0xaaa>
 801b5a8:	9b00      	ldr	r3, [sp, #0]
 801b5aa:	3301      	adds	r3, #1
 801b5ac:	9300      	str	r3, [sp, #0]
 801b5ae:	2331      	movs	r3, #49	; 0x31
 801b5b0:	7013      	strb	r3, [r2, #0]
 801b5b2:	e6ce      	b.n	801b352 <_dtoa_r+0x94a>
 801b5b4:	4b09      	ldr	r3, [pc, #36]	; (801b5dc <_dtoa_r+0xbd4>)
 801b5b6:	f7ff ba95 	b.w	801aae4 <_dtoa_r+0xdc>
 801b5ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b5bc:	2b00      	cmp	r3, #0
 801b5be:	f47f aa6e 	bne.w	801aa9e <_dtoa_r+0x96>
 801b5c2:	4b07      	ldr	r3, [pc, #28]	; (801b5e0 <_dtoa_r+0xbd8>)
 801b5c4:	f7ff ba8e 	b.w	801aae4 <_dtoa_r+0xdc>
 801b5c8:	9b02      	ldr	r3, [sp, #8]
 801b5ca:	2b00      	cmp	r3, #0
 801b5cc:	dcae      	bgt.n	801b52c <_dtoa_r+0xb24>
 801b5ce:	9b06      	ldr	r3, [sp, #24]
 801b5d0:	2b02      	cmp	r3, #2
 801b5d2:	f73f aea8 	bgt.w	801b326 <_dtoa_r+0x91e>
 801b5d6:	e7a9      	b.n	801b52c <_dtoa_r+0xb24>
 801b5d8:	0801d4dd 	.word	0x0801d4dd
 801b5dc:	0801d2a0 	.word	0x0801d2a0
 801b5e0:	0801d475 	.word	0x0801d475

0801b5e4 <std>:
 801b5e4:	2300      	movs	r3, #0
 801b5e6:	b510      	push	{r4, lr}
 801b5e8:	4604      	mov	r4, r0
 801b5ea:	e9c0 3300 	strd	r3, r3, [r0]
 801b5ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b5f2:	6083      	str	r3, [r0, #8]
 801b5f4:	8181      	strh	r1, [r0, #12]
 801b5f6:	6643      	str	r3, [r0, #100]	; 0x64
 801b5f8:	81c2      	strh	r2, [r0, #14]
 801b5fa:	6183      	str	r3, [r0, #24]
 801b5fc:	4619      	mov	r1, r3
 801b5fe:	2208      	movs	r2, #8
 801b600:	305c      	adds	r0, #92	; 0x5c
 801b602:	f7fe fb2b 	bl	8019c5c <memset>
 801b606:	4b05      	ldr	r3, [pc, #20]	; (801b61c <std+0x38>)
 801b608:	6263      	str	r3, [r4, #36]	; 0x24
 801b60a:	4b05      	ldr	r3, [pc, #20]	; (801b620 <std+0x3c>)
 801b60c:	62a3      	str	r3, [r4, #40]	; 0x28
 801b60e:	4b05      	ldr	r3, [pc, #20]	; (801b624 <std+0x40>)
 801b610:	62e3      	str	r3, [r4, #44]	; 0x2c
 801b612:	4b05      	ldr	r3, [pc, #20]	; (801b628 <std+0x44>)
 801b614:	6224      	str	r4, [r4, #32]
 801b616:	6323      	str	r3, [r4, #48]	; 0x30
 801b618:	bd10      	pop	{r4, pc}
 801b61a:	bf00      	nop
 801b61c:	0801c4e1 	.word	0x0801c4e1
 801b620:	0801c503 	.word	0x0801c503
 801b624:	0801c53b 	.word	0x0801c53b
 801b628:	0801c55f 	.word	0x0801c55f

0801b62c <_cleanup_r>:
 801b62c:	4901      	ldr	r1, [pc, #4]	; (801b634 <_cleanup_r+0x8>)
 801b62e:	f000 b8c1 	b.w	801b7b4 <_fwalk_reent>
 801b632:	bf00      	nop
 801b634:	0801c865 	.word	0x0801c865

0801b638 <__sfmoreglue>:
 801b638:	b570      	push	{r4, r5, r6, lr}
 801b63a:	2268      	movs	r2, #104	; 0x68
 801b63c:	1e4d      	subs	r5, r1, #1
 801b63e:	4355      	muls	r5, r2
 801b640:	460e      	mov	r6, r1
 801b642:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801b646:	f7fe fb7d 	bl	8019d44 <_malloc_r>
 801b64a:	4604      	mov	r4, r0
 801b64c:	b140      	cbz	r0, 801b660 <__sfmoreglue+0x28>
 801b64e:	2100      	movs	r1, #0
 801b650:	e9c0 1600 	strd	r1, r6, [r0]
 801b654:	300c      	adds	r0, #12
 801b656:	60a0      	str	r0, [r4, #8]
 801b658:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801b65c:	f7fe fafe 	bl	8019c5c <memset>
 801b660:	4620      	mov	r0, r4
 801b662:	bd70      	pop	{r4, r5, r6, pc}

0801b664 <__sfp_lock_acquire>:
 801b664:	4801      	ldr	r0, [pc, #4]	; (801b66c <__sfp_lock_acquire+0x8>)
 801b666:	f000 b8ca 	b.w	801b7fe <__retarget_lock_acquire_recursive>
 801b66a:	bf00      	nop
 801b66c:	20002fc5 	.word	0x20002fc5

0801b670 <__sfp_lock_release>:
 801b670:	4801      	ldr	r0, [pc, #4]	; (801b678 <__sfp_lock_release+0x8>)
 801b672:	f000 b8c5 	b.w	801b800 <__retarget_lock_release_recursive>
 801b676:	bf00      	nop
 801b678:	20002fc5 	.word	0x20002fc5

0801b67c <__sinit_lock_acquire>:
 801b67c:	4801      	ldr	r0, [pc, #4]	; (801b684 <__sinit_lock_acquire+0x8>)
 801b67e:	f000 b8be 	b.w	801b7fe <__retarget_lock_acquire_recursive>
 801b682:	bf00      	nop
 801b684:	20002fc6 	.word	0x20002fc6

0801b688 <__sinit_lock_release>:
 801b688:	4801      	ldr	r0, [pc, #4]	; (801b690 <__sinit_lock_release+0x8>)
 801b68a:	f000 b8b9 	b.w	801b800 <__retarget_lock_release_recursive>
 801b68e:	bf00      	nop
 801b690:	20002fc6 	.word	0x20002fc6

0801b694 <__sinit>:
 801b694:	b510      	push	{r4, lr}
 801b696:	4604      	mov	r4, r0
 801b698:	f7ff fff0 	bl	801b67c <__sinit_lock_acquire>
 801b69c:	69a3      	ldr	r3, [r4, #24]
 801b69e:	b11b      	cbz	r3, 801b6a8 <__sinit+0x14>
 801b6a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b6a4:	f7ff bff0 	b.w	801b688 <__sinit_lock_release>
 801b6a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801b6ac:	6523      	str	r3, [r4, #80]	; 0x50
 801b6ae:	4b13      	ldr	r3, [pc, #76]	; (801b6fc <__sinit+0x68>)
 801b6b0:	4a13      	ldr	r2, [pc, #76]	; (801b700 <__sinit+0x6c>)
 801b6b2:	681b      	ldr	r3, [r3, #0]
 801b6b4:	62a2      	str	r2, [r4, #40]	; 0x28
 801b6b6:	42a3      	cmp	r3, r4
 801b6b8:	bf04      	itt	eq
 801b6ba:	2301      	moveq	r3, #1
 801b6bc:	61a3      	streq	r3, [r4, #24]
 801b6be:	4620      	mov	r0, r4
 801b6c0:	f000 f820 	bl	801b704 <__sfp>
 801b6c4:	6060      	str	r0, [r4, #4]
 801b6c6:	4620      	mov	r0, r4
 801b6c8:	f000 f81c 	bl	801b704 <__sfp>
 801b6cc:	60a0      	str	r0, [r4, #8]
 801b6ce:	4620      	mov	r0, r4
 801b6d0:	f000 f818 	bl	801b704 <__sfp>
 801b6d4:	2200      	movs	r2, #0
 801b6d6:	60e0      	str	r0, [r4, #12]
 801b6d8:	2104      	movs	r1, #4
 801b6da:	6860      	ldr	r0, [r4, #4]
 801b6dc:	f7ff ff82 	bl	801b5e4 <std>
 801b6e0:	68a0      	ldr	r0, [r4, #8]
 801b6e2:	2201      	movs	r2, #1
 801b6e4:	2109      	movs	r1, #9
 801b6e6:	f7ff ff7d 	bl	801b5e4 <std>
 801b6ea:	68e0      	ldr	r0, [r4, #12]
 801b6ec:	2202      	movs	r2, #2
 801b6ee:	2112      	movs	r1, #18
 801b6f0:	f7ff ff78 	bl	801b5e4 <std>
 801b6f4:	2301      	movs	r3, #1
 801b6f6:	61a3      	str	r3, [r4, #24]
 801b6f8:	e7d2      	b.n	801b6a0 <__sinit+0xc>
 801b6fa:	bf00      	nop
 801b6fc:	0801d28c 	.word	0x0801d28c
 801b700:	0801b62d 	.word	0x0801b62d

0801b704 <__sfp>:
 801b704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b706:	4607      	mov	r7, r0
 801b708:	f7ff ffac 	bl	801b664 <__sfp_lock_acquire>
 801b70c:	4b1e      	ldr	r3, [pc, #120]	; (801b788 <__sfp+0x84>)
 801b70e:	681e      	ldr	r6, [r3, #0]
 801b710:	69b3      	ldr	r3, [r6, #24]
 801b712:	b913      	cbnz	r3, 801b71a <__sfp+0x16>
 801b714:	4630      	mov	r0, r6
 801b716:	f7ff ffbd 	bl	801b694 <__sinit>
 801b71a:	3648      	adds	r6, #72	; 0x48
 801b71c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801b720:	3b01      	subs	r3, #1
 801b722:	d503      	bpl.n	801b72c <__sfp+0x28>
 801b724:	6833      	ldr	r3, [r6, #0]
 801b726:	b30b      	cbz	r3, 801b76c <__sfp+0x68>
 801b728:	6836      	ldr	r6, [r6, #0]
 801b72a:	e7f7      	b.n	801b71c <__sfp+0x18>
 801b72c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801b730:	b9d5      	cbnz	r5, 801b768 <__sfp+0x64>
 801b732:	4b16      	ldr	r3, [pc, #88]	; (801b78c <__sfp+0x88>)
 801b734:	60e3      	str	r3, [r4, #12]
 801b736:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801b73a:	6665      	str	r5, [r4, #100]	; 0x64
 801b73c:	f000 f85e 	bl	801b7fc <__retarget_lock_init_recursive>
 801b740:	f7ff ff96 	bl	801b670 <__sfp_lock_release>
 801b744:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801b748:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801b74c:	6025      	str	r5, [r4, #0]
 801b74e:	61a5      	str	r5, [r4, #24]
 801b750:	2208      	movs	r2, #8
 801b752:	4629      	mov	r1, r5
 801b754:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801b758:	f7fe fa80 	bl	8019c5c <memset>
 801b75c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801b760:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801b764:	4620      	mov	r0, r4
 801b766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b768:	3468      	adds	r4, #104	; 0x68
 801b76a:	e7d9      	b.n	801b720 <__sfp+0x1c>
 801b76c:	2104      	movs	r1, #4
 801b76e:	4638      	mov	r0, r7
 801b770:	f7ff ff62 	bl	801b638 <__sfmoreglue>
 801b774:	4604      	mov	r4, r0
 801b776:	6030      	str	r0, [r6, #0]
 801b778:	2800      	cmp	r0, #0
 801b77a:	d1d5      	bne.n	801b728 <__sfp+0x24>
 801b77c:	f7ff ff78 	bl	801b670 <__sfp_lock_release>
 801b780:	230c      	movs	r3, #12
 801b782:	603b      	str	r3, [r7, #0]
 801b784:	e7ee      	b.n	801b764 <__sfp+0x60>
 801b786:	bf00      	nop
 801b788:	0801d28c 	.word	0x0801d28c
 801b78c:	ffff0001 	.word	0xffff0001

0801b790 <fiprintf>:
 801b790:	b40e      	push	{r1, r2, r3}
 801b792:	b503      	push	{r0, r1, lr}
 801b794:	4601      	mov	r1, r0
 801b796:	ab03      	add	r3, sp, #12
 801b798:	4805      	ldr	r0, [pc, #20]	; (801b7b0 <fiprintf+0x20>)
 801b79a:	f853 2b04 	ldr.w	r2, [r3], #4
 801b79e:	6800      	ldr	r0, [r0, #0]
 801b7a0:	9301      	str	r3, [sp, #4]
 801b7a2:	f000 fd6d 	bl	801c280 <_vfiprintf_r>
 801b7a6:	b002      	add	sp, #8
 801b7a8:	f85d eb04 	ldr.w	lr, [sp], #4
 801b7ac:	b003      	add	sp, #12
 801b7ae:	4770      	bx	lr
 801b7b0:	20000100 	.word	0x20000100

0801b7b4 <_fwalk_reent>:
 801b7b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b7b8:	4606      	mov	r6, r0
 801b7ba:	4688      	mov	r8, r1
 801b7bc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801b7c0:	2700      	movs	r7, #0
 801b7c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b7c6:	f1b9 0901 	subs.w	r9, r9, #1
 801b7ca:	d505      	bpl.n	801b7d8 <_fwalk_reent+0x24>
 801b7cc:	6824      	ldr	r4, [r4, #0]
 801b7ce:	2c00      	cmp	r4, #0
 801b7d0:	d1f7      	bne.n	801b7c2 <_fwalk_reent+0xe>
 801b7d2:	4638      	mov	r0, r7
 801b7d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b7d8:	89ab      	ldrh	r3, [r5, #12]
 801b7da:	2b01      	cmp	r3, #1
 801b7dc:	d907      	bls.n	801b7ee <_fwalk_reent+0x3a>
 801b7de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b7e2:	3301      	adds	r3, #1
 801b7e4:	d003      	beq.n	801b7ee <_fwalk_reent+0x3a>
 801b7e6:	4629      	mov	r1, r5
 801b7e8:	4630      	mov	r0, r6
 801b7ea:	47c0      	blx	r8
 801b7ec:	4307      	orrs	r7, r0
 801b7ee:	3568      	adds	r5, #104	; 0x68
 801b7f0:	e7e9      	b.n	801b7c6 <_fwalk_reent+0x12>
	...

0801b7f4 <_localeconv_r>:
 801b7f4:	4800      	ldr	r0, [pc, #0]	; (801b7f8 <_localeconv_r+0x4>)
 801b7f6:	4770      	bx	lr
 801b7f8:	20000254 	.word	0x20000254

0801b7fc <__retarget_lock_init_recursive>:
 801b7fc:	4770      	bx	lr

0801b7fe <__retarget_lock_acquire_recursive>:
 801b7fe:	4770      	bx	lr

0801b800 <__retarget_lock_release_recursive>:
 801b800:	4770      	bx	lr

0801b802 <__ascii_mbtowc>:
 801b802:	b082      	sub	sp, #8
 801b804:	b901      	cbnz	r1, 801b808 <__ascii_mbtowc+0x6>
 801b806:	a901      	add	r1, sp, #4
 801b808:	b142      	cbz	r2, 801b81c <__ascii_mbtowc+0x1a>
 801b80a:	b14b      	cbz	r3, 801b820 <__ascii_mbtowc+0x1e>
 801b80c:	7813      	ldrb	r3, [r2, #0]
 801b80e:	600b      	str	r3, [r1, #0]
 801b810:	7812      	ldrb	r2, [r2, #0]
 801b812:	1e10      	subs	r0, r2, #0
 801b814:	bf18      	it	ne
 801b816:	2001      	movne	r0, #1
 801b818:	b002      	add	sp, #8
 801b81a:	4770      	bx	lr
 801b81c:	4610      	mov	r0, r2
 801b81e:	e7fb      	b.n	801b818 <__ascii_mbtowc+0x16>
 801b820:	f06f 0001 	mvn.w	r0, #1
 801b824:	e7f8      	b.n	801b818 <__ascii_mbtowc+0x16>
	...

0801b828 <__malloc_lock>:
 801b828:	4801      	ldr	r0, [pc, #4]	; (801b830 <__malloc_lock+0x8>)
 801b82a:	f7ff bfe8 	b.w	801b7fe <__retarget_lock_acquire_recursive>
 801b82e:	bf00      	nop
 801b830:	20002fc4 	.word	0x20002fc4

0801b834 <__malloc_unlock>:
 801b834:	4801      	ldr	r0, [pc, #4]	; (801b83c <__malloc_unlock+0x8>)
 801b836:	f7ff bfe3 	b.w	801b800 <__retarget_lock_release_recursive>
 801b83a:	bf00      	nop
 801b83c:	20002fc4 	.word	0x20002fc4

0801b840 <_Balloc>:
 801b840:	b570      	push	{r4, r5, r6, lr}
 801b842:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801b844:	4604      	mov	r4, r0
 801b846:	460d      	mov	r5, r1
 801b848:	b976      	cbnz	r6, 801b868 <_Balloc+0x28>
 801b84a:	2010      	movs	r0, #16
 801b84c:	f7fe f9e8 	bl	8019c20 <malloc>
 801b850:	4602      	mov	r2, r0
 801b852:	6260      	str	r0, [r4, #36]	; 0x24
 801b854:	b920      	cbnz	r0, 801b860 <_Balloc+0x20>
 801b856:	4b18      	ldr	r3, [pc, #96]	; (801b8b8 <_Balloc+0x78>)
 801b858:	4818      	ldr	r0, [pc, #96]	; (801b8bc <_Balloc+0x7c>)
 801b85a:	2166      	movs	r1, #102	; 0x66
 801b85c:	f7ff f828 	bl	801a8b0 <__assert_func>
 801b860:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b864:	6006      	str	r6, [r0, #0]
 801b866:	60c6      	str	r6, [r0, #12]
 801b868:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801b86a:	68f3      	ldr	r3, [r6, #12]
 801b86c:	b183      	cbz	r3, 801b890 <_Balloc+0x50>
 801b86e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b870:	68db      	ldr	r3, [r3, #12]
 801b872:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b876:	b9b8      	cbnz	r0, 801b8a8 <_Balloc+0x68>
 801b878:	2101      	movs	r1, #1
 801b87a:	fa01 f605 	lsl.w	r6, r1, r5
 801b87e:	1d72      	adds	r2, r6, #5
 801b880:	0092      	lsls	r2, r2, #2
 801b882:	4620      	mov	r0, r4
 801b884:	f000 fb60 	bl	801bf48 <_calloc_r>
 801b888:	b160      	cbz	r0, 801b8a4 <_Balloc+0x64>
 801b88a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801b88e:	e00e      	b.n	801b8ae <_Balloc+0x6e>
 801b890:	2221      	movs	r2, #33	; 0x21
 801b892:	2104      	movs	r1, #4
 801b894:	4620      	mov	r0, r4
 801b896:	f000 fb57 	bl	801bf48 <_calloc_r>
 801b89a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b89c:	60f0      	str	r0, [r6, #12]
 801b89e:	68db      	ldr	r3, [r3, #12]
 801b8a0:	2b00      	cmp	r3, #0
 801b8a2:	d1e4      	bne.n	801b86e <_Balloc+0x2e>
 801b8a4:	2000      	movs	r0, #0
 801b8a6:	bd70      	pop	{r4, r5, r6, pc}
 801b8a8:	6802      	ldr	r2, [r0, #0]
 801b8aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b8ae:	2300      	movs	r3, #0
 801b8b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801b8b4:	e7f7      	b.n	801b8a6 <_Balloc+0x66>
 801b8b6:	bf00      	nop
 801b8b8:	0801d2c4 	.word	0x0801d2c4
 801b8bc:	0801d55a 	.word	0x0801d55a

0801b8c0 <_Bfree>:
 801b8c0:	b570      	push	{r4, r5, r6, lr}
 801b8c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801b8c4:	4605      	mov	r5, r0
 801b8c6:	460c      	mov	r4, r1
 801b8c8:	b976      	cbnz	r6, 801b8e8 <_Bfree+0x28>
 801b8ca:	2010      	movs	r0, #16
 801b8cc:	f7fe f9a8 	bl	8019c20 <malloc>
 801b8d0:	4602      	mov	r2, r0
 801b8d2:	6268      	str	r0, [r5, #36]	; 0x24
 801b8d4:	b920      	cbnz	r0, 801b8e0 <_Bfree+0x20>
 801b8d6:	4b09      	ldr	r3, [pc, #36]	; (801b8fc <_Bfree+0x3c>)
 801b8d8:	4809      	ldr	r0, [pc, #36]	; (801b900 <_Bfree+0x40>)
 801b8da:	218a      	movs	r1, #138	; 0x8a
 801b8dc:	f7fe ffe8 	bl	801a8b0 <__assert_func>
 801b8e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b8e4:	6006      	str	r6, [r0, #0]
 801b8e6:	60c6      	str	r6, [r0, #12]
 801b8e8:	b13c      	cbz	r4, 801b8fa <_Bfree+0x3a>
 801b8ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801b8ec:	6862      	ldr	r2, [r4, #4]
 801b8ee:	68db      	ldr	r3, [r3, #12]
 801b8f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801b8f4:	6021      	str	r1, [r4, #0]
 801b8f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801b8fa:	bd70      	pop	{r4, r5, r6, pc}
 801b8fc:	0801d2c4 	.word	0x0801d2c4
 801b900:	0801d55a 	.word	0x0801d55a

0801b904 <__multadd>:
 801b904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b908:	690d      	ldr	r5, [r1, #16]
 801b90a:	4607      	mov	r7, r0
 801b90c:	460c      	mov	r4, r1
 801b90e:	461e      	mov	r6, r3
 801b910:	f101 0c14 	add.w	ip, r1, #20
 801b914:	2000      	movs	r0, #0
 801b916:	f8dc 3000 	ldr.w	r3, [ip]
 801b91a:	b299      	uxth	r1, r3
 801b91c:	fb02 6101 	mla	r1, r2, r1, r6
 801b920:	0c1e      	lsrs	r6, r3, #16
 801b922:	0c0b      	lsrs	r3, r1, #16
 801b924:	fb02 3306 	mla	r3, r2, r6, r3
 801b928:	b289      	uxth	r1, r1
 801b92a:	3001      	adds	r0, #1
 801b92c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801b930:	4285      	cmp	r5, r0
 801b932:	f84c 1b04 	str.w	r1, [ip], #4
 801b936:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801b93a:	dcec      	bgt.n	801b916 <__multadd+0x12>
 801b93c:	b30e      	cbz	r6, 801b982 <__multadd+0x7e>
 801b93e:	68a3      	ldr	r3, [r4, #8]
 801b940:	42ab      	cmp	r3, r5
 801b942:	dc19      	bgt.n	801b978 <__multadd+0x74>
 801b944:	6861      	ldr	r1, [r4, #4]
 801b946:	4638      	mov	r0, r7
 801b948:	3101      	adds	r1, #1
 801b94a:	f7ff ff79 	bl	801b840 <_Balloc>
 801b94e:	4680      	mov	r8, r0
 801b950:	b928      	cbnz	r0, 801b95e <__multadd+0x5a>
 801b952:	4602      	mov	r2, r0
 801b954:	4b0c      	ldr	r3, [pc, #48]	; (801b988 <__multadd+0x84>)
 801b956:	480d      	ldr	r0, [pc, #52]	; (801b98c <__multadd+0x88>)
 801b958:	21b5      	movs	r1, #181	; 0xb5
 801b95a:	f7fe ffa9 	bl	801a8b0 <__assert_func>
 801b95e:	6922      	ldr	r2, [r4, #16]
 801b960:	3202      	adds	r2, #2
 801b962:	f104 010c 	add.w	r1, r4, #12
 801b966:	0092      	lsls	r2, r2, #2
 801b968:	300c      	adds	r0, #12
 801b96a:	f7fe f969 	bl	8019c40 <memcpy>
 801b96e:	4621      	mov	r1, r4
 801b970:	4638      	mov	r0, r7
 801b972:	f7ff ffa5 	bl	801b8c0 <_Bfree>
 801b976:	4644      	mov	r4, r8
 801b978:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801b97c:	3501      	adds	r5, #1
 801b97e:	615e      	str	r6, [r3, #20]
 801b980:	6125      	str	r5, [r4, #16]
 801b982:	4620      	mov	r0, r4
 801b984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b988:	0801d4dd 	.word	0x0801d4dd
 801b98c:	0801d55a 	.word	0x0801d55a

0801b990 <__hi0bits>:
 801b990:	0c03      	lsrs	r3, r0, #16
 801b992:	041b      	lsls	r3, r3, #16
 801b994:	b9d3      	cbnz	r3, 801b9cc <__hi0bits+0x3c>
 801b996:	0400      	lsls	r0, r0, #16
 801b998:	2310      	movs	r3, #16
 801b99a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801b99e:	bf04      	itt	eq
 801b9a0:	0200      	lsleq	r0, r0, #8
 801b9a2:	3308      	addeq	r3, #8
 801b9a4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801b9a8:	bf04      	itt	eq
 801b9aa:	0100      	lsleq	r0, r0, #4
 801b9ac:	3304      	addeq	r3, #4
 801b9ae:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801b9b2:	bf04      	itt	eq
 801b9b4:	0080      	lsleq	r0, r0, #2
 801b9b6:	3302      	addeq	r3, #2
 801b9b8:	2800      	cmp	r0, #0
 801b9ba:	db05      	blt.n	801b9c8 <__hi0bits+0x38>
 801b9bc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801b9c0:	f103 0301 	add.w	r3, r3, #1
 801b9c4:	bf08      	it	eq
 801b9c6:	2320      	moveq	r3, #32
 801b9c8:	4618      	mov	r0, r3
 801b9ca:	4770      	bx	lr
 801b9cc:	2300      	movs	r3, #0
 801b9ce:	e7e4      	b.n	801b99a <__hi0bits+0xa>

0801b9d0 <__lo0bits>:
 801b9d0:	6803      	ldr	r3, [r0, #0]
 801b9d2:	f013 0207 	ands.w	r2, r3, #7
 801b9d6:	4601      	mov	r1, r0
 801b9d8:	d00b      	beq.n	801b9f2 <__lo0bits+0x22>
 801b9da:	07da      	lsls	r2, r3, #31
 801b9dc:	d423      	bmi.n	801ba26 <__lo0bits+0x56>
 801b9de:	0798      	lsls	r0, r3, #30
 801b9e0:	bf49      	itett	mi
 801b9e2:	085b      	lsrmi	r3, r3, #1
 801b9e4:	089b      	lsrpl	r3, r3, #2
 801b9e6:	2001      	movmi	r0, #1
 801b9e8:	600b      	strmi	r3, [r1, #0]
 801b9ea:	bf5c      	itt	pl
 801b9ec:	600b      	strpl	r3, [r1, #0]
 801b9ee:	2002      	movpl	r0, #2
 801b9f0:	4770      	bx	lr
 801b9f2:	b298      	uxth	r0, r3
 801b9f4:	b9a8      	cbnz	r0, 801ba22 <__lo0bits+0x52>
 801b9f6:	0c1b      	lsrs	r3, r3, #16
 801b9f8:	2010      	movs	r0, #16
 801b9fa:	b2da      	uxtb	r2, r3
 801b9fc:	b90a      	cbnz	r2, 801ba02 <__lo0bits+0x32>
 801b9fe:	3008      	adds	r0, #8
 801ba00:	0a1b      	lsrs	r3, r3, #8
 801ba02:	071a      	lsls	r2, r3, #28
 801ba04:	bf04      	itt	eq
 801ba06:	091b      	lsreq	r3, r3, #4
 801ba08:	3004      	addeq	r0, #4
 801ba0a:	079a      	lsls	r2, r3, #30
 801ba0c:	bf04      	itt	eq
 801ba0e:	089b      	lsreq	r3, r3, #2
 801ba10:	3002      	addeq	r0, #2
 801ba12:	07da      	lsls	r2, r3, #31
 801ba14:	d403      	bmi.n	801ba1e <__lo0bits+0x4e>
 801ba16:	085b      	lsrs	r3, r3, #1
 801ba18:	f100 0001 	add.w	r0, r0, #1
 801ba1c:	d005      	beq.n	801ba2a <__lo0bits+0x5a>
 801ba1e:	600b      	str	r3, [r1, #0]
 801ba20:	4770      	bx	lr
 801ba22:	4610      	mov	r0, r2
 801ba24:	e7e9      	b.n	801b9fa <__lo0bits+0x2a>
 801ba26:	2000      	movs	r0, #0
 801ba28:	4770      	bx	lr
 801ba2a:	2020      	movs	r0, #32
 801ba2c:	4770      	bx	lr
	...

0801ba30 <__i2b>:
 801ba30:	b510      	push	{r4, lr}
 801ba32:	460c      	mov	r4, r1
 801ba34:	2101      	movs	r1, #1
 801ba36:	f7ff ff03 	bl	801b840 <_Balloc>
 801ba3a:	4602      	mov	r2, r0
 801ba3c:	b928      	cbnz	r0, 801ba4a <__i2b+0x1a>
 801ba3e:	4b05      	ldr	r3, [pc, #20]	; (801ba54 <__i2b+0x24>)
 801ba40:	4805      	ldr	r0, [pc, #20]	; (801ba58 <__i2b+0x28>)
 801ba42:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801ba46:	f7fe ff33 	bl	801a8b0 <__assert_func>
 801ba4a:	2301      	movs	r3, #1
 801ba4c:	6144      	str	r4, [r0, #20]
 801ba4e:	6103      	str	r3, [r0, #16]
 801ba50:	bd10      	pop	{r4, pc}
 801ba52:	bf00      	nop
 801ba54:	0801d4dd 	.word	0x0801d4dd
 801ba58:	0801d55a 	.word	0x0801d55a

0801ba5c <__multiply>:
 801ba5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ba60:	4691      	mov	r9, r2
 801ba62:	690a      	ldr	r2, [r1, #16]
 801ba64:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801ba68:	429a      	cmp	r2, r3
 801ba6a:	bfb8      	it	lt
 801ba6c:	460b      	movlt	r3, r1
 801ba6e:	460c      	mov	r4, r1
 801ba70:	bfbc      	itt	lt
 801ba72:	464c      	movlt	r4, r9
 801ba74:	4699      	movlt	r9, r3
 801ba76:	6927      	ldr	r7, [r4, #16]
 801ba78:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801ba7c:	68a3      	ldr	r3, [r4, #8]
 801ba7e:	6861      	ldr	r1, [r4, #4]
 801ba80:	eb07 060a 	add.w	r6, r7, sl
 801ba84:	42b3      	cmp	r3, r6
 801ba86:	b085      	sub	sp, #20
 801ba88:	bfb8      	it	lt
 801ba8a:	3101      	addlt	r1, #1
 801ba8c:	f7ff fed8 	bl	801b840 <_Balloc>
 801ba90:	b930      	cbnz	r0, 801baa0 <__multiply+0x44>
 801ba92:	4602      	mov	r2, r0
 801ba94:	4b44      	ldr	r3, [pc, #272]	; (801bba8 <__multiply+0x14c>)
 801ba96:	4845      	ldr	r0, [pc, #276]	; (801bbac <__multiply+0x150>)
 801ba98:	f240 115d 	movw	r1, #349	; 0x15d
 801ba9c:	f7fe ff08 	bl	801a8b0 <__assert_func>
 801baa0:	f100 0514 	add.w	r5, r0, #20
 801baa4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801baa8:	462b      	mov	r3, r5
 801baaa:	2200      	movs	r2, #0
 801baac:	4543      	cmp	r3, r8
 801baae:	d321      	bcc.n	801baf4 <__multiply+0x98>
 801bab0:	f104 0314 	add.w	r3, r4, #20
 801bab4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801bab8:	f109 0314 	add.w	r3, r9, #20
 801babc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801bac0:	9202      	str	r2, [sp, #8]
 801bac2:	1b3a      	subs	r2, r7, r4
 801bac4:	3a15      	subs	r2, #21
 801bac6:	f022 0203 	bic.w	r2, r2, #3
 801baca:	3204      	adds	r2, #4
 801bacc:	f104 0115 	add.w	r1, r4, #21
 801bad0:	428f      	cmp	r7, r1
 801bad2:	bf38      	it	cc
 801bad4:	2204      	movcc	r2, #4
 801bad6:	9201      	str	r2, [sp, #4]
 801bad8:	9a02      	ldr	r2, [sp, #8]
 801bada:	9303      	str	r3, [sp, #12]
 801badc:	429a      	cmp	r2, r3
 801bade:	d80c      	bhi.n	801bafa <__multiply+0x9e>
 801bae0:	2e00      	cmp	r6, #0
 801bae2:	dd03      	ble.n	801baec <__multiply+0x90>
 801bae4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801bae8:	2b00      	cmp	r3, #0
 801baea:	d05a      	beq.n	801bba2 <__multiply+0x146>
 801baec:	6106      	str	r6, [r0, #16]
 801baee:	b005      	add	sp, #20
 801baf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801baf4:	f843 2b04 	str.w	r2, [r3], #4
 801baf8:	e7d8      	b.n	801baac <__multiply+0x50>
 801bafa:	f8b3 a000 	ldrh.w	sl, [r3]
 801bafe:	f1ba 0f00 	cmp.w	sl, #0
 801bb02:	d024      	beq.n	801bb4e <__multiply+0xf2>
 801bb04:	f104 0e14 	add.w	lr, r4, #20
 801bb08:	46a9      	mov	r9, r5
 801bb0a:	f04f 0c00 	mov.w	ip, #0
 801bb0e:	f85e 2b04 	ldr.w	r2, [lr], #4
 801bb12:	f8d9 1000 	ldr.w	r1, [r9]
 801bb16:	fa1f fb82 	uxth.w	fp, r2
 801bb1a:	b289      	uxth	r1, r1
 801bb1c:	fb0a 110b 	mla	r1, sl, fp, r1
 801bb20:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801bb24:	f8d9 2000 	ldr.w	r2, [r9]
 801bb28:	4461      	add	r1, ip
 801bb2a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801bb2e:	fb0a c20b 	mla	r2, sl, fp, ip
 801bb32:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801bb36:	b289      	uxth	r1, r1
 801bb38:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801bb3c:	4577      	cmp	r7, lr
 801bb3e:	f849 1b04 	str.w	r1, [r9], #4
 801bb42:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801bb46:	d8e2      	bhi.n	801bb0e <__multiply+0xb2>
 801bb48:	9a01      	ldr	r2, [sp, #4]
 801bb4a:	f845 c002 	str.w	ip, [r5, r2]
 801bb4e:	9a03      	ldr	r2, [sp, #12]
 801bb50:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801bb54:	3304      	adds	r3, #4
 801bb56:	f1b9 0f00 	cmp.w	r9, #0
 801bb5a:	d020      	beq.n	801bb9e <__multiply+0x142>
 801bb5c:	6829      	ldr	r1, [r5, #0]
 801bb5e:	f104 0c14 	add.w	ip, r4, #20
 801bb62:	46ae      	mov	lr, r5
 801bb64:	f04f 0a00 	mov.w	sl, #0
 801bb68:	f8bc b000 	ldrh.w	fp, [ip]
 801bb6c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801bb70:	fb09 220b 	mla	r2, r9, fp, r2
 801bb74:	4492      	add	sl, r2
 801bb76:	b289      	uxth	r1, r1
 801bb78:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801bb7c:	f84e 1b04 	str.w	r1, [lr], #4
 801bb80:	f85c 2b04 	ldr.w	r2, [ip], #4
 801bb84:	f8be 1000 	ldrh.w	r1, [lr]
 801bb88:	0c12      	lsrs	r2, r2, #16
 801bb8a:	fb09 1102 	mla	r1, r9, r2, r1
 801bb8e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801bb92:	4567      	cmp	r7, ip
 801bb94:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801bb98:	d8e6      	bhi.n	801bb68 <__multiply+0x10c>
 801bb9a:	9a01      	ldr	r2, [sp, #4]
 801bb9c:	50a9      	str	r1, [r5, r2]
 801bb9e:	3504      	adds	r5, #4
 801bba0:	e79a      	b.n	801bad8 <__multiply+0x7c>
 801bba2:	3e01      	subs	r6, #1
 801bba4:	e79c      	b.n	801bae0 <__multiply+0x84>
 801bba6:	bf00      	nop
 801bba8:	0801d4dd 	.word	0x0801d4dd
 801bbac:	0801d55a 	.word	0x0801d55a

0801bbb0 <__pow5mult>:
 801bbb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bbb4:	4615      	mov	r5, r2
 801bbb6:	f012 0203 	ands.w	r2, r2, #3
 801bbba:	4606      	mov	r6, r0
 801bbbc:	460f      	mov	r7, r1
 801bbbe:	d007      	beq.n	801bbd0 <__pow5mult+0x20>
 801bbc0:	4c25      	ldr	r4, [pc, #148]	; (801bc58 <__pow5mult+0xa8>)
 801bbc2:	3a01      	subs	r2, #1
 801bbc4:	2300      	movs	r3, #0
 801bbc6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801bbca:	f7ff fe9b 	bl	801b904 <__multadd>
 801bbce:	4607      	mov	r7, r0
 801bbd0:	10ad      	asrs	r5, r5, #2
 801bbd2:	d03d      	beq.n	801bc50 <__pow5mult+0xa0>
 801bbd4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801bbd6:	b97c      	cbnz	r4, 801bbf8 <__pow5mult+0x48>
 801bbd8:	2010      	movs	r0, #16
 801bbda:	f7fe f821 	bl	8019c20 <malloc>
 801bbde:	4602      	mov	r2, r0
 801bbe0:	6270      	str	r0, [r6, #36]	; 0x24
 801bbe2:	b928      	cbnz	r0, 801bbf0 <__pow5mult+0x40>
 801bbe4:	4b1d      	ldr	r3, [pc, #116]	; (801bc5c <__pow5mult+0xac>)
 801bbe6:	481e      	ldr	r0, [pc, #120]	; (801bc60 <__pow5mult+0xb0>)
 801bbe8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801bbec:	f7fe fe60 	bl	801a8b0 <__assert_func>
 801bbf0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801bbf4:	6004      	str	r4, [r0, #0]
 801bbf6:	60c4      	str	r4, [r0, #12]
 801bbf8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801bbfc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801bc00:	b94c      	cbnz	r4, 801bc16 <__pow5mult+0x66>
 801bc02:	f240 2171 	movw	r1, #625	; 0x271
 801bc06:	4630      	mov	r0, r6
 801bc08:	f7ff ff12 	bl	801ba30 <__i2b>
 801bc0c:	2300      	movs	r3, #0
 801bc0e:	f8c8 0008 	str.w	r0, [r8, #8]
 801bc12:	4604      	mov	r4, r0
 801bc14:	6003      	str	r3, [r0, #0]
 801bc16:	f04f 0900 	mov.w	r9, #0
 801bc1a:	07eb      	lsls	r3, r5, #31
 801bc1c:	d50a      	bpl.n	801bc34 <__pow5mult+0x84>
 801bc1e:	4639      	mov	r1, r7
 801bc20:	4622      	mov	r2, r4
 801bc22:	4630      	mov	r0, r6
 801bc24:	f7ff ff1a 	bl	801ba5c <__multiply>
 801bc28:	4639      	mov	r1, r7
 801bc2a:	4680      	mov	r8, r0
 801bc2c:	4630      	mov	r0, r6
 801bc2e:	f7ff fe47 	bl	801b8c0 <_Bfree>
 801bc32:	4647      	mov	r7, r8
 801bc34:	106d      	asrs	r5, r5, #1
 801bc36:	d00b      	beq.n	801bc50 <__pow5mult+0xa0>
 801bc38:	6820      	ldr	r0, [r4, #0]
 801bc3a:	b938      	cbnz	r0, 801bc4c <__pow5mult+0x9c>
 801bc3c:	4622      	mov	r2, r4
 801bc3e:	4621      	mov	r1, r4
 801bc40:	4630      	mov	r0, r6
 801bc42:	f7ff ff0b 	bl	801ba5c <__multiply>
 801bc46:	6020      	str	r0, [r4, #0]
 801bc48:	f8c0 9000 	str.w	r9, [r0]
 801bc4c:	4604      	mov	r4, r0
 801bc4e:	e7e4      	b.n	801bc1a <__pow5mult+0x6a>
 801bc50:	4638      	mov	r0, r7
 801bc52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bc56:	bf00      	nop
 801bc58:	0801d6a8 	.word	0x0801d6a8
 801bc5c:	0801d2c4 	.word	0x0801d2c4
 801bc60:	0801d55a 	.word	0x0801d55a

0801bc64 <__lshift>:
 801bc64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bc68:	460c      	mov	r4, r1
 801bc6a:	6849      	ldr	r1, [r1, #4]
 801bc6c:	6923      	ldr	r3, [r4, #16]
 801bc6e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801bc72:	68a3      	ldr	r3, [r4, #8]
 801bc74:	4607      	mov	r7, r0
 801bc76:	4691      	mov	r9, r2
 801bc78:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801bc7c:	f108 0601 	add.w	r6, r8, #1
 801bc80:	42b3      	cmp	r3, r6
 801bc82:	db0b      	blt.n	801bc9c <__lshift+0x38>
 801bc84:	4638      	mov	r0, r7
 801bc86:	f7ff fddb 	bl	801b840 <_Balloc>
 801bc8a:	4605      	mov	r5, r0
 801bc8c:	b948      	cbnz	r0, 801bca2 <__lshift+0x3e>
 801bc8e:	4602      	mov	r2, r0
 801bc90:	4b2a      	ldr	r3, [pc, #168]	; (801bd3c <__lshift+0xd8>)
 801bc92:	482b      	ldr	r0, [pc, #172]	; (801bd40 <__lshift+0xdc>)
 801bc94:	f240 11d9 	movw	r1, #473	; 0x1d9
 801bc98:	f7fe fe0a 	bl	801a8b0 <__assert_func>
 801bc9c:	3101      	adds	r1, #1
 801bc9e:	005b      	lsls	r3, r3, #1
 801bca0:	e7ee      	b.n	801bc80 <__lshift+0x1c>
 801bca2:	2300      	movs	r3, #0
 801bca4:	f100 0114 	add.w	r1, r0, #20
 801bca8:	f100 0210 	add.w	r2, r0, #16
 801bcac:	4618      	mov	r0, r3
 801bcae:	4553      	cmp	r3, sl
 801bcb0:	db37      	blt.n	801bd22 <__lshift+0xbe>
 801bcb2:	6920      	ldr	r0, [r4, #16]
 801bcb4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801bcb8:	f104 0314 	add.w	r3, r4, #20
 801bcbc:	f019 091f 	ands.w	r9, r9, #31
 801bcc0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801bcc4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801bcc8:	d02f      	beq.n	801bd2a <__lshift+0xc6>
 801bcca:	f1c9 0e20 	rsb	lr, r9, #32
 801bcce:	468a      	mov	sl, r1
 801bcd0:	f04f 0c00 	mov.w	ip, #0
 801bcd4:	681a      	ldr	r2, [r3, #0]
 801bcd6:	fa02 f209 	lsl.w	r2, r2, r9
 801bcda:	ea42 020c 	orr.w	r2, r2, ip
 801bcde:	f84a 2b04 	str.w	r2, [sl], #4
 801bce2:	f853 2b04 	ldr.w	r2, [r3], #4
 801bce6:	4298      	cmp	r0, r3
 801bce8:	fa22 fc0e 	lsr.w	ip, r2, lr
 801bcec:	d8f2      	bhi.n	801bcd4 <__lshift+0x70>
 801bcee:	1b03      	subs	r3, r0, r4
 801bcf0:	3b15      	subs	r3, #21
 801bcf2:	f023 0303 	bic.w	r3, r3, #3
 801bcf6:	3304      	adds	r3, #4
 801bcf8:	f104 0215 	add.w	r2, r4, #21
 801bcfc:	4290      	cmp	r0, r2
 801bcfe:	bf38      	it	cc
 801bd00:	2304      	movcc	r3, #4
 801bd02:	f841 c003 	str.w	ip, [r1, r3]
 801bd06:	f1bc 0f00 	cmp.w	ip, #0
 801bd0a:	d001      	beq.n	801bd10 <__lshift+0xac>
 801bd0c:	f108 0602 	add.w	r6, r8, #2
 801bd10:	3e01      	subs	r6, #1
 801bd12:	4638      	mov	r0, r7
 801bd14:	612e      	str	r6, [r5, #16]
 801bd16:	4621      	mov	r1, r4
 801bd18:	f7ff fdd2 	bl	801b8c0 <_Bfree>
 801bd1c:	4628      	mov	r0, r5
 801bd1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bd22:	f842 0f04 	str.w	r0, [r2, #4]!
 801bd26:	3301      	adds	r3, #1
 801bd28:	e7c1      	b.n	801bcae <__lshift+0x4a>
 801bd2a:	3904      	subs	r1, #4
 801bd2c:	f853 2b04 	ldr.w	r2, [r3], #4
 801bd30:	f841 2f04 	str.w	r2, [r1, #4]!
 801bd34:	4298      	cmp	r0, r3
 801bd36:	d8f9      	bhi.n	801bd2c <__lshift+0xc8>
 801bd38:	e7ea      	b.n	801bd10 <__lshift+0xac>
 801bd3a:	bf00      	nop
 801bd3c:	0801d4dd 	.word	0x0801d4dd
 801bd40:	0801d55a 	.word	0x0801d55a

0801bd44 <__mcmp>:
 801bd44:	b530      	push	{r4, r5, lr}
 801bd46:	6902      	ldr	r2, [r0, #16]
 801bd48:	690c      	ldr	r4, [r1, #16]
 801bd4a:	1b12      	subs	r2, r2, r4
 801bd4c:	d10e      	bne.n	801bd6c <__mcmp+0x28>
 801bd4e:	f100 0314 	add.w	r3, r0, #20
 801bd52:	3114      	adds	r1, #20
 801bd54:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801bd58:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801bd5c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801bd60:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801bd64:	42a5      	cmp	r5, r4
 801bd66:	d003      	beq.n	801bd70 <__mcmp+0x2c>
 801bd68:	d305      	bcc.n	801bd76 <__mcmp+0x32>
 801bd6a:	2201      	movs	r2, #1
 801bd6c:	4610      	mov	r0, r2
 801bd6e:	bd30      	pop	{r4, r5, pc}
 801bd70:	4283      	cmp	r3, r0
 801bd72:	d3f3      	bcc.n	801bd5c <__mcmp+0x18>
 801bd74:	e7fa      	b.n	801bd6c <__mcmp+0x28>
 801bd76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801bd7a:	e7f7      	b.n	801bd6c <__mcmp+0x28>

0801bd7c <__mdiff>:
 801bd7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bd80:	460c      	mov	r4, r1
 801bd82:	4606      	mov	r6, r0
 801bd84:	4611      	mov	r1, r2
 801bd86:	4620      	mov	r0, r4
 801bd88:	4690      	mov	r8, r2
 801bd8a:	f7ff ffdb 	bl	801bd44 <__mcmp>
 801bd8e:	1e05      	subs	r5, r0, #0
 801bd90:	d110      	bne.n	801bdb4 <__mdiff+0x38>
 801bd92:	4629      	mov	r1, r5
 801bd94:	4630      	mov	r0, r6
 801bd96:	f7ff fd53 	bl	801b840 <_Balloc>
 801bd9a:	b930      	cbnz	r0, 801bdaa <__mdiff+0x2e>
 801bd9c:	4b3a      	ldr	r3, [pc, #232]	; (801be88 <__mdiff+0x10c>)
 801bd9e:	4602      	mov	r2, r0
 801bda0:	f240 2132 	movw	r1, #562	; 0x232
 801bda4:	4839      	ldr	r0, [pc, #228]	; (801be8c <__mdiff+0x110>)
 801bda6:	f7fe fd83 	bl	801a8b0 <__assert_func>
 801bdaa:	2301      	movs	r3, #1
 801bdac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801bdb0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bdb4:	bfa4      	itt	ge
 801bdb6:	4643      	movge	r3, r8
 801bdb8:	46a0      	movge	r8, r4
 801bdba:	4630      	mov	r0, r6
 801bdbc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801bdc0:	bfa6      	itte	ge
 801bdc2:	461c      	movge	r4, r3
 801bdc4:	2500      	movge	r5, #0
 801bdc6:	2501      	movlt	r5, #1
 801bdc8:	f7ff fd3a 	bl	801b840 <_Balloc>
 801bdcc:	b920      	cbnz	r0, 801bdd8 <__mdiff+0x5c>
 801bdce:	4b2e      	ldr	r3, [pc, #184]	; (801be88 <__mdiff+0x10c>)
 801bdd0:	4602      	mov	r2, r0
 801bdd2:	f44f 7110 	mov.w	r1, #576	; 0x240
 801bdd6:	e7e5      	b.n	801bda4 <__mdiff+0x28>
 801bdd8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801bddc:	6926      	ldr	r6, [r4, #16]
 801bdde:	60c5      	str	r5, [r0, #12]
 801bde0:	f104 0914 	add.w	r9, r4, #20
 801bde4:	f108 0514 	add.w	r5, r8, #20
 801bde8:	f100 0e14 	add.w	lr, r0, #20
 801bdec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801bdf0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801bdf4:	f108 0210 	add.w	r2, r8, #16
 801bdf8:	46f2      	mov	sl, lr
 801bdfa:	2100      	movs	r1, #0
 801bdfc:	f859 3b04 	ldr.w	r3, [r9], #4
 801be00:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801be04:	fa1f f883 	uxth.w	r8, r3
 801be08:	fa11 f18b 	uxtah	r1, r1, fp
 801be0c:	0c1b      	lsrs	r3, r3, #16
 801be0e:	eba1 0808 	sub.w	r8, r1, r8
 801be12:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801be16:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801be1a:	fa1f f888 	uxth.w	r8, r8
 801be1e:	1419      	asrs	r1, r3, #16
 801be20:	454e      	cmp	r6, r9
 801be22:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801be26:	f84a 3b04 	str.w	r3, [sl], #4
 801be2a:	d8e7      	bhi.n	801bdfc <__mdiff+0x80>
 801be2c:	1b33      	subs	r3, r6, r4
 801be2e:	3b15      	subs	r3, #21
 801be30:	f023 0303 	bic.w	r3, r3, #3
 801be34:	3304      	adds	r3, #4
 801be36:	3415      	adds	r4, #21
 801be38:	42a6      	cmp	r6, r4
 801be3a:	bf38      	it	cc
 801be3c:	2304      	movcc	r3, #4
 801be3e:	441d      	add	r5, r3
 801be40:	4473      	add	r3, lr
 801be42:	469e      	mov	lr, r3
 801be44:	462e      	mov	r6, r5
 801be46:	4566      	cmp	r6, ip
 801be48:	d30e      	bcc.n	801be68 <__mdiff+0xec>
 801be4a:	f10c 0203 	add.w	r2, ip, #3
 801be4e:	1b52      	subs	r2, r2, r5
 801be50:	f022 0203 	bic.w	r2, r2, #3
 801be54:	3d03      	subs	r5, #3
 801be56:	45ac      	cmp	ip, r5
 801be58:	bf38      	it	cc
 801be5a:	2200      	movcc	r2, #0
 801be5c:	441a      	add	r2, r3
 801be5e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801be62:	b17b      	cbz	r3, 801be84 <__mdiff+0x108>
 801be64:	6107      	str	r7, [r0, #16]
 801be66:	e7a3      	b.n	801bdb0 <__mdiff+0x34>
 801be68:	f856 8b04 	ldr.w	r8, [r6], #4
 801be6c:	fa11 f288 	uxtah	r2, r1, r8
 801be70:	1414      	asrs	r4, r2, #16
 801be72:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801be76:	b292      	uxth	r2, r2
 801be78:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801be7c:	f84e 2b04 	str.w	r2, [lr], #4
 801be80:	1421      	asrs	r1, r4, #16
 801be82:	e7e0      	b.n	801be46 <__mdiff+0xca>
 801be84:	3f01      	subs	r7, #1
 801be86:	e7ea      	b.n	801be5e <__mdiff+0xe2>
 801be88:	0801d4dd 	.word	0x0801d4dd
 801be8c:	0801d55a 	.word	0x0801d55a

0801be90 <__d2b>:
 801be90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801be94:	4689      	mov	r9, r1
 801be96:	2101      	movs	r1, #1
 801be98:	ec57 6b10 	vmov	r6, r7, d0
 801be9c:	4690      	mov	r8, r2
 801be9e:	f7ff fccf 	bl	801b840 <_Balloc>
 801bea2:	4604      	mov	r4, r0
 801bea4:	b930      	cbnz	r0, 801beb4 <__d2b+0x24>
 801bea6:	4602      	mov	r2, r0
 801bea8:	4b25      	ldr	r3, [pc, #148]	; (801bf40 <__d2b+0xb0>)
 801beaa:	4826      	ldr	r0, [pc, #152]	; (801bf44 <__d2b+0xb4>)
 801beac:	f240 310a 	movw	r1, #778	; 0x30a
 801beb0:	f7fe fcfe 	bl	801a8b0 <__assert_func>
 801beb4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801beb8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801bebc:	bb35      	cbnz	r5, 801bf0c <__d2b+0x7c>
 801bebe:	2e00      	cmp	r6, #0
 801bec0:	9301      	str	r3, [sp, #4]
 801bec2:	d028      	beq.n	801bf16 <__d2b+0x86>
 801bec4:	4668      	mov	r0, sp
 801bec6:	9600      	str	r6, [sp, #0]
 801bec8:	f7ff fd82 	bl	801b9d0 <__lo0bits>
 801becc:	9900      	ldr	r1, [sp, #0]
 801bece:	b300      	cbz	r0, 801bf12 <__d2b+0x82>
 801bed0:	9a01      	ldr	r2, [sp, #4]
 801bed2:	f1c0 0320 	rsb	r3, r0, #32
 801bed6:	fa02 f303 	lsl.w	r3, r2, r3
 801beda:	430b      	orrs	r3, r1
 801bedc:	40c2      	lsrs	r2, r0
 801bede:	6163      	str	r3, [r4, #20]
 801bee0:	9201      	str	r2, [sp, #4]
 801bee2:	9b01      	ldr	r3, [sp, #4]
 801bee4:	61a3      	str	r3, [r4, #24]
 801bee6:	2b00      	cmp	r3, #0
 801bee8:	bf14      	ite	ne
 801beea:	2202      	movne	r2, #2
 801beec:	2201      	moveq	r2, #1
 801beee:	6122      	str	r2, [r4, #16]
 801bef0:	b1d5      	cbz	r5, 801bf28 <__d2b+0x98>
 801bef2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801bef6:	4405      	add	r5, r0
 801bef8:	f8c9 5000 	str.w	r5, [r9]
 801befc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801bf00:	f8c8 0000 	str.w	r0, [r8]
 801bf04:	4620      	mov	r0, r4
 801bf06:	b003      	add	sp, #12
 801bf08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bf0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801bf10:	e7d5      	b.n	801bebe <__d2b+0x2e>
 801bf12:	6161      	str	r1, [r4, #20]
 801bf14:	e7e5      	b.n	801bee2 <__d2b+0x52>
 801bf16:	a801      	add	r0, sp, #4
 801bf18:	f7ff fd5a 	bl	801b9d0 <__lo0bits>
 801bf1c:	9b01      	ldr	r3, [sp, #4]
 801bf1e:	6163      	str	r3, [r4, #20]
 801bf20:	2201      	movs	r2, #1
 801bf22:	6122      	str	r2, [r4, #16]
 801bf24:	3020      	adds	r0, #32
 801bf26:	e7e3      	b.n	801bef0 <__d2b+0x60>
 801bf28:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801bf2c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801bf30:	f8c9 0000 	str.w	r0, [r9]
 801bf34:	6918      	ldr	r0, [r3, #16]
 801bf36:	f7ff fd2b 	bl	801b990 <__hi0bits>
 801bf3a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801bf3e:	e7df      	b.n	801bf00 <__d2b+0x70>
 801bf40:	0801d4dd 	.word	0x0801d4dd
 801bf44:	0801d55a 	.word	0x0801d55a

0801bf48 <_calloc_r>:
 801bf48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801bf4a:	fba1 2402 	umull	r2, r4, r1, r2
 801bf4e:	b94c      	cbnz	r4, 801bf64 <_calloc_r+0x1c>
 801bf50:	4611      	mov	r1, r2
 801bf52:	9201      	str	r2, [sp, #4]
 801bf54:	f7fd fef6 	bl	8019d44 <_malloc_r>
 801bf58:	9a01      	ldr	r2, [sp, #4]
 801bf5a:	4605      	mov	r5, r0
 801bf5c:	b930      	cbnz	r0, 801bf6c <_calloc_r+0x24>
 801bf5e:	4628      	mov	r0, r5
 801bf60:	b003      	add	sp, #12
 801bf62:	bd30      	pop	{r4, r5, pc}
 801bf64:	220c      	movs	r2, #12
 801bf66:	6002      	str	r2, [r0, #0]
 801bf68:	2500      	movs	r5, #0
 801bf6a:	e7f8      	b.n	801bf5e <_calloc_r+0x16>
 801bf6c:	4621      	mov	r1, r4
 801bf6e:	f7fd fe75 	bl	8019c5c <memset>
 801bf72:	e7f4      	b.n	801bf5e <_calloc_r+0x16>

0801bf74 <__ssputs_r>:
 801bf74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bf78:	688e      	ldr	r6, [r1, #8]
 801bf7a:	429e      	cmp	r6, r3
 801bf7c:	4682      	mov	sl, r0
 801bf7e:	460c      	mov	r4, r1
 801bf80:	4690      	mov	r8, r2
 801bf82:	461f      	mov	r7, r3
 801bf84:	d838      	bhi.n	801bff8 <__ssputs_r+0x84>
 801bf86:	898a      	ldrh	r2, [r1, #12]
 801bf88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801bf8c:	d032      	beq.n	801bff4 <__ssputs_r+0x80>
 801bf8e:	6825      	ldr	r5, [r4, #0]
 801bf90:	6909      	ldr	r1, [r1, #16]
 801bf92:	eba5 0901 	sub.w	r9, r5, r1
 801bf96:	6965      	ldr	r5, [r4, #20]
 801bf98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801bf9c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801bfa0:	3301      	adds	r3, #1
 801bfa2:	444b      	add	r3, r9
 801bfa4:	106d      	asrs	r5, r5, #1
 801bfa6:	429d      	cmp	r5, r3
 801bfa8:	bf38      	it	cc
 801bfaa:	461d      	movcc	r5, r3
 801bfac:	0553      	lsls	r3, r2, #21
 801bfae:	d531      	bpl.n	801c014 <__ssputs_r+0xa0>
 801bfb0:	4629      	mov	r1, r5
 801bfb2:	f7fd fec7 	bl	8019d44 <_malloc_r>
 801bfb6:	4606      	mov	r6, r0
 801bfb8:	b950      	cbnz	r0, 801bfd0 <__ssputs_r+0x5c>
 801bfba:	230c      	movs	r3, #12
 801bfbc:	f8ca 3000 	str.w	r3, [sl]
 801bfc0:	89a3      	ldrh	r3, [r4, #12]
 801bfc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bfc6:	81a3      	strh	r3, [r4, #12]
 801bfc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bfcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bfd0:	6921      	ldr	r1, [r4, #16]
 801bfd2:	464a      	mov	r2, r9
 801bfd4:	f7fd fe34 	bl	8019c40 <memcpy>
 801bfd8:	89a3      	ldrh	r3, [r4, #12]
 801bfda:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801bfde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bfe2:	81a3      	strh	r3, [r4, #12]
 801bfe4:	6126      	str	r6, [r4, #16]
 801bfe6:	6165      	str	r5, [r4, #20]
 801bfe8:	444e      	add	r6, r9
 801bfea:	eba5 0509 	sub.w	r5, r5, r9
 801bfee:	6026      	str	r6, [r4, #0]
 801bff0:	60a5      	str	r5, [r4, #8]
 801bff2:	463e      	mov	r6, r7
 801bff4:	42be      	cmp	r6, r7
 801bff6:	d900      	bls.n	801bffa <__ssputs_r+0x86>
 801bff8:	463e      	mov	r6, r7
 801bffa:	6820      	ldr	r0, [r4, #0]
 801bffc:	4632      	mov	r2, r6
 801bffe:	4641      	mov	r1, r8
 801c000:	f000 fce4 	bl	801c9cc <memmove>
 801c004:	68a3      	ldr	r3, [r4, #8]
 801c006:	1b9b      	subs	r3, r3, r6
 801c008:	60a3      	str	r3, [r4, #8]
 801c00a:	6823      	ldr	r3, [r4, #0]
 801c00c:	4433      	add	r3, r6
 801c00e:	6023      	str	r3, [r4, #0]
 801c010:	2000      	movs	r0, #0
 801c012:	e7db      	b.n	801bfcc <__ssputs_r+0x58>
 801c014:	462a      	mov	r2, r5
 801c016:	f000 fcf3 	bl	801ca00 <_realloc_r>
 801c01a:	4606      	mov	r6, r0
 801c01c:	2800      	cmp	r0, #0
 801c01e:	d1e1      	bne.n	801bfe4 <__ssputs_r+0x70>
 801c020:	6921      	ldr	r1, [r4, #16]
 801c022:	4650      	mov	r0, sl
 801c024:	f7fd fe22 	bl	8019c6c <_free_r>
 801c028:	e7c7      	b.n	801bfba <__ssputs_r+0x46>
	...

0801c02c <_svfiprintf_r>:
 801c02c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c030:	4698      	mov	r8, r3
 801c032:	898b      	ldrh	r3, [r1, #12]
 801c034:	061b      	lsls	r3, r3, #24
 801c036:	b09d      	sub	sp, #116	; 0x74
 801c038:	4607      	mov	r7, r0
 801c03a:	460d      	mov	r5, r1
 801c03c:	4614      	mov	r4, r2
 801c03e:	d50e      	bpl.n	801c05e <_svfiprintf_r+0x32>
 801c040:	690b      	ldr	r3, [r1, #16]
 801c042:	b963      	cbnz	r3, 801c05e <_svfiprintf_r+0x32>
 801c044:	2140      	movs	r1, #64	; 0x40
 801c046:	f7fd fe7d 	bl	8019d44 <_malloc_r>
 801c04a:	6028      	str	r0, [r5, #0]
 801c04c:	6128      	str	r0, [r5, #16]
 801c04e:	b920      	cbnz	r0, 801c05a <_svfiprintf_r+0x2e>
 801c050:	230c      	movs	r3, #12
 801c052:	603b      	str	r3, [r7, #0]
 801c054:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c058:	e0d1      	b.n	801c1fe <_svfiprintf_r+0x1d2>
 801c05a:	2340      	movs	r3, #64	; 0x40
 801c05c:	616b      	str	r3, [r5, #20]
 801c05e:	2300      	movs	r3, #0
 801c060:	9309      	str	r3, [sp, #36]	; 0x24
 801c062:	2320      	movs	r3, #32
 801c064:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801c068:	f8cd 800c 	str.w	r8, [sp, #12]
 801c06c:	2330      	movs	r3, #48	; 0x30
 801c06e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801c218 <_svfiprintf_r+0x1ec>
 801c072:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801c076:	f04f 0901 	mov.w	r9, #1
 801c07a:	4623      	mov	r3, r4
 801c07c:	469a      	mov	sl, r3
 801c07e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c082:	b10a      	cbz	r2, 801c088 <_svfiprintf_r+0x5c>
 801c084:	2a25      	cmp	r2, #37	; 0x25
 801c086:	d1f9      	bne.n	801c07c <_svfiprintf_r+0x50>
 801c088:	ebba 0b04 	subs.w	fp, sl, r4
 801c08c:	d00b      	beq.n	801c0a6 <_svfiprintf_r+0x7a>
 801c08e:	465b      	mov	r3, fp
 801c090:	4622      	mov	r2, r4
 801c092:	4629      	mov	r1, r5
 801c094:	4638      	mov	r0, r7
 801c096:	f7ff ff6d 	bl	801bf74 <__ssputs_r>
 801c09a:	3001      	adds	r0, #1
 801c09c:	f000 80aa 	beq.w	801c1f4 <_svfiprintf_r+0x1c8>
 801c0a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c0a2:	445a      	add	r2, fp
 801c0a4:	9209      	str	r2, [sp, #36]	; 0x24
 801c0a6:	f89a 3000 	ldrb.w	r3, [sl]
 801c0aa:	2b00      	cmp	r3, #0
 801c0ac:	f000 80a2 	beq.w	801c1f4 <_svfiprintf_r+0x1c8>
 801c0b0:	2300      	movs	r3, #0
 801c0b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801c0b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c0ba:	f10a 0a01 	add.w	sl, sl, #1
 801c0be:	9304      	str	r3, [sp, #16]
 801c0c0:	9307      	str	r3, [sp, #28]
 801c0c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c0c6:	931a      	str	r3, [sp, #104]	; 0x68
 801c0c8:	4654      	mov	r4, sl
 801c0ca:	2205      	movs	r2, #5
 801c0cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c0d0:	4851      	ldr	r0, [pc, #324]	; (801c218 <_svfiprintf_r+0x1ec>)
 801c0d2:	f7e4 f89d 	bl	8000210 <memchr>
 801c0d6:	9a04      	ldr	r2, [sp, #16]
 801c0d8:	b9d8      	cbnz	r0, 801c112 <_svfiprintf_r+0xe6>
 801c0da:	06d0      	lsls	r0, r2, #27
 801c0dc:	bf44      	itt	mi
 801c0de:	2320      	movmi	r3, #32
 801c0e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c0e4:	0711      	lsls	r1, r2, #28
 801c0e6:	bf44      	itt	mi
 801c0e8:	232b      	movmi	r3, #43	; 0x2b
 801c0ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c0ee:	f89a 3000 	ldrb.w	r3, [sl]
 801c0f2:	2b2a      	cmp	r3, #42	; 0x2a
 801c0f4:	d015      	beq.n	801c122 <_svfiprintf_r+0xf6>
 801c0f6:	9a07      	ldr	r2, [sp, #28]
 801c0f8:	4654      	mov	r4, sl
 801c0fa:	2000      	movs	r0, #0
 801c0fc:	f04f 0c0a 	mov.w	ip, #10
 801c100:	4621      	mov	r1, r4
 801c102:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c106:	3b30      	subs	r3, #48	; 0x30
 801c108:	2b09      	cmp	r3, #9
 801c10a:	d94e      	bls.n	801c1aa <_svfiprintf_r+0x17e>
 801c10c:	b1b0      	cbz	r0, 801c13c <_svfiprintf_r+0x110>
 801c10e:	9207      	str	r2, [sp, #28]
 801c110:	e014      	b.n	801c13c <_svfiprintf_r+0x110>
 801c112:	eba0 0308 	sub.w	r3, r0, r8
 801c116:	fa09 f303 	lsl.w	r3, r9, r3
 801c11a:	4313      	orrs	r3, r2
 801c11c:	9304      	str	r3, [sp, #16]
 801c11e:	46a2      	mov	sl, r4
 801c120:	e7d2      	b.n	801c0c8 <_svfiprintf_r+0x9c>
 801c122:	9b03      	ldr	r3, [sp, #12]
 801c124:	1d19      	adds	r1, r3, #4
 801c126:	681b      	ldr	r3, [r3, #0]
 801c128:	9103      	str	r1, [sp, #12]
 801c12a:	2b00      	cmp	r3, #0
 801c12c:	bfbb      	ittet	lt
 801c12e:	425b      	neglt	r3, r3
 801c130:	f042 0202 	orrlt.w	r2, r2, #2
 801c134:	9307      	strge	r3, [sp, #28]
 801c136:	9307      	strlt	r3, [sp, #28]
 801c138:	bfb8      	it	lt
 801c13a:	9204      	strlt	r2, [sp, #16]
 801c13c:	7823      	ldrb	r3, [r4, #0]
 801c13e:	2b2e      	cmp	r3, #46	; 0x2e
 801c140:	d10c      	bne.n	801c15c <_svfiprintf_r+0x130>
 801c142:	7863      	ldrb	r3, [r4, #1]
 801c144:	2b2a      	cmp	r3, #42	; 0x2a
 801c146:	d135      	bne.n	801c1b4 <_svfiprintf_r+0x188>
 801c148:	9b03      	ldr	r3, [sp, #12]
 801c14a:	1d1a      	adds	r2, r3, #4
 801c14c:	681b      	ldr	r3, [r3, #0]
 801c14e:	9203      	str	r2, [sp, #12]
 801c150:	2b00      	cmp	r3, #0
 801c152:	bfb8      	it	lt
 801c154:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801c158:	3402      	adds	r4, #2
 801c15a:	9305      	str	r3, [sp, #20]
 801c15c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801c228 <_svfiprintf_r+0x1fc>
 801c160:	7821      	ldrb	r1, [r4, #0]
 801c162:	2203      	movs	r2, #3
 801c164:	4650      	mov	r0, sl
 801c166:	f7e4 f853 	bl	8000210 <memchr>
 801c16a:	b140      	cbz	r0, 801c17e <_svfiprintf_r+0x152>
 801c16c:	2340      	movs	r3, #64	; 0x40
 801c16e:	eba0 000a 	sub.w	r0, r0, sl
 801c172:	fa03 f000 	lsl.w	r0, r3, r0
 801c176:	9b04      	ldr	r3, [sp, #16]
 801c178:	4303      	orrs	r3, r0
 801c17a:	3401      	adds	r4, #1
 801c17c:	9304      	str	r3, [sp, #16]
 801c17e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c182:	4826      	ldr	r0, [pc, #152]	; (801c21c <_svfiprintf_r+0x1f0>)
 801c184:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c188:	2206      	movs	r2, #6
 801c18a:	f7e4 f841 	bl	8000210 <memchr>
 801c18e:	2800      	cmp	r0, #0
 801c190:	d038      	beq.n	801c204 <_svfiprintf_r+0x1d8>
 801c192:	4b23      	ldr	r3, [pc, #140]	; (801c220 <_svfiprintf_r+0x1f4>)
 801c194:	bb1b      	cbnz	r3, 801c1de <_svfiprintf_r+0x1b2>
 801c196:	9b03      	ldr	r3, [sp, #12]
 801c198:	3307      	adds	r3, #7
 801c19a:	f023 0307 	bic.w	r3, r3, #7
 801c19e:	3308      	adds	r3, #8
 801c1a0:	9303      	str	r3, [sp, #12]
 801c1a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c1a4:	4433      	add	r3, r6
 801c1a6:	9309      	str	r3, [sp, #36]	; 0x24
 801c1a8:	e767      	b.n	801c07a <_svfiprintf_r+0x4e>
 801c1aa:	fb0c 3202 	mla	r2, ip, r2, r3
 801c1ae:	460c      	mov	r4, r1
 801c1b0:	2001      	movs	r0, #1
 801c1b2:	e7a5      	b.n	801c100 <_svfiprintf_r+0xd4>
 801c1b4:	2300      	movs	r3, #0
 801c1b6:	3401      	adds	r4, #1
 801c1b8:	9305      	str	r3, [sp, #20]
 801c1ba:	4619      	mov	r1, r3
 801c1bc:	f04f 0c0a 	mov.w	ip, #10
 801c1c0:	4620      	mov	r0, r4
 801c1c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c1c6:	3a30      	subs	r2, #48	; 0x30
 801c1c8:	2a09      	cmp	r2, #9
 801c1ca:	d903      	bls.n	801c1d4 <_svfiprintf_r+0x1a8>
 801c1cc:	2b00      	cmp	r3, #0
 801c1ce:	d0c5      	beq.n	801c15c <_svfiprintf_r+0x130>
 801c1d0:	9105      	str	r1, [sp, #20]
 801c1d2:	e7c3      	b.n	801c15c <_svfiprintf_r+0x130>
 801c1d4:	fb0c 2101 	mla	r1, ip, r1, r2
 801c1d8:	4604      	mov	r4, r0
 801c1da:	2301      	movs	r3, #1
 801c1dc:	e7f0      	b.n	801c1c0 <_svfiprintf_r+0x194>
 801c1de:	ab03      	add	r3, sp, #12
 801c1e0:	9300      	str	r3, [sp, #0]
 801c1e2:	462a      	mov	r2, r5
 801c1e4:	4b0f      	ldr	r3, [pc, #60]	; (801c224 <_svfiprintf_r+0x1f8>)
 801c1e6:	a904      	add	r1, sp, #16
 801c1e8:	4638      	mov	r0, r7
 801c1ea:	f7fd febf 	bl	8019f6c <_printf_float>
 801c1ee:	1c42      	adds	r2, r0, #1
 801c1f0:	4606      	mov	r6, r0
 801c1f2:	d1d6      	bne.n	801c1a2 <_svfiprintf_r+0x176>
 801c1f4:	89ab      	ldrh	r3, [r5, #12]
 801c1f6:	065b      	lsls	r3, r3, #25
 801c1f8:	f53f af2c 	bmi.w	801c054 <_svfiprintf_r+0x28>
 801c1fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c1fe:	b01d      	add	sp, #116	; 0x74
 801c200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c204:	ab03      	add	r3, sp, #12
 801c206:	9300      	str	r3, [sp, #0]
 801c208:	462a      	mov	r2, r5
 801c20a:	4b06      	ldr	r3, [pc, #24]	; (801c224 <_svfiprintf_r+0x1f8>)
 801c20c:	a904      	add	r1, sp, #16
 801c20e:	4638      	mov	r0, r7
 801c210:	f7fe f950 	bl	801a4b4 <_printf_i>
 801c214:	e7eb      	b.n	801c1ee <_svfiprintf_r+0x1c2>
 801c216:	bf00      	nop
 801c218:	0801d6b4 	.word	0x0801d6b4
 801c21c:	0801d6be 	.word	0x0801d6be
 801c220:	08019f6d 	.word	0x08019f6d
 801c224:	0801bf75 	.word	0x0801bf75
 801c228:	0801d6ba 	.word	0x0801d6ba

0801c22c <__sfputc_r>:
 801c22c:	6893      	ldr	r3, [r2, #8]
 801c22e:	3b01      	subs	r3, #1
 801c230:	2b00      	cmp	r3, #0
 801c232:	b410      	push	{r4}
 801c234:	6093      	str	r3, [r2, #8]
 801c236:	da08      	bge.n	801c24a <__sfputc_r+0x1e>
 801c238:	6994      	ldr	r4, [r2, #24]
 801c23a:	42a3      	cmp	r3, r4
 801c23c:	db01      	blt.n	801c242 <__sfputc_r+0x16>
 801c23e:	290a      	cmp	r1, #10
 801c240:	d103      	bne.n	801c24a <__sfputc_r+0x1e>
 801c242:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c246:	f000 b98f 	b.w	801c568 <__swbuf_r>
 801c24a:	6813      	ldr	r3, [r2, #0]
 801c24c:	1c58      	adds	r0, r3, #1
 801c24e:	6010      	str	r0, [r2, #0]
 801c250:	7019      	strb	r1, [r3, #0]
 801c252:	4608      	mov	r0, r1
 801c254:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c258:	4770      	bx	lr

0801c25a <__sfputs_r>:
 801c25a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c25c:	4606      	mov	r6, r0
 801c25e:	460f      	mov	r7, r1
 801c260:	4614      	mov	r4, r2
 801c262:	18d5      	adds	r5, r2, r3
 801c264:	42ac      	cmp	r4, r5
 801c266:	d101      	bne.n	801c26c <__sfputs_r+0x12>
 801c268:	2000      	movs	r0, #0
 801c26a:	e007      	b.n	801c27c <__sfputs_r+0x22>
 801c26c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c270:	463a      	mov	r2, r7
 801c272:	4630      	mov	r0, r6
 801c274:	f7ff ffda 	bl	801c22c <__sfputc_r>
 801c278:	1c43      	adds	r3, r0, #1
 801c27a:	d1f3      	bne.n	801c264 <__sfputs_r+0xa>
 801c27c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801c280 <_vfiprintf_r>:
 801c280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c284:	460d      	mov	r5, r1
 801c286:	b09d      	sub	sp, #116	; 0x74
 801c288:	4614      	mov	r4, r2
 801c28a:	4698      	mov	r8, r3
 801c28c:	4606      	mov	r6, r0
 801c28e:	b118      	cbz	r0, 801c298 <_vfiprintf_r+0x18>
 801c290:	6983      	ldr	r3, [r0, #24]
 801c292:	b90b      	cbnz	r3, 801c298 <_vfiprintf_r+0x18>
 801c294:	f7ff f9fe 	bl	801b694 <__sinit>
 801c298:	4b89      	ldr	r3, [pc, #548]	; (801c4c0 <_vfiprintf_r+0x240>)
 801c29a:	429d      	cmp	r5, r3
 801c29c:	d11b      	bne.n	801c2d6 <_vfiprintf_r+0x56>
 801c29e:	6875      	ldr	r5, [r6, #4]
 801c2a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c2a2:	07d9      	lsls	r1, r3, #31
 801c2a4:	d405      	bmi.n	801c2b2 <_vfiprintf_r+0x32>
 801c2a6:	89ab      	ldrh	r3, [r5, #12]
 801c2a8:	059a      	lsls	r2, r3, #22
 801c2aa:	d402      	bmi.n	801c2b2 <_vfiprintf_r+0x32>
 801c2ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c2ae:	f7ff faa6 	bl	801b7fe <__retarget_lock_acquire_recursive>
 801c2b2:	89ab      	ldrh	r3, [r5, #12]
 801c2b4:	071b      	lsls	r3, r3, #28
 801c2b6:	d501      	bpl.n	801c2bc <_vfiprintf_r+0x3c>
 801c2b8:	692b      	ldr	r3, [r5, #16]
 801c2ba:	b9eb      	cbnz	r3, 801c2f8 <_vfiprintf_r+0x78>
 801c2bc:	4629      	mov	r1, r5
 801c2be:	4630      	mov	r0, r6
 801c2c0:	f000 f9c4 	bl	801c64c <__swsetup_r>
 801c2c4:	b1c0      	cbz	r0, 801c2f8 <_vfiprintf_r+0x78>
 801c2c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c2c8:	07dc      	lsls	r4, r3, #31
 801c2ca:	d50e      	bpl.n	801c2ea <_vfiprintf_r+0x6a>
 801c2cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c2d0:	b01d      	add	sp, #116	; 0x74
 801c2d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c2d6:	4b7b      	ldr	r3, [pc, #492]	; (801c4c4 <_vfiprintf_r+0x244>)
 801c2d8:	429d      	cmp	r5, r3
 801c2da:	d101      	bne.n	801c2e0 <_vfiprintf_r+0x60>
 801c2dc:	68b5      	ldr	r5, [r6, #8]
 801c2de:	e7df      	b.n	801c2a0 <_vfiprintf_r+0x20>
 801c2e0:	4b79      	ldr	r3, [pc, #484]	; (801c4c8 <_vfiprintf_r+0x248>)
 801c2e2:	429d      	cmp	r5, r3
 801c2e4:	bf08      	it	eq
 801c2e6:	68f5      	ldreq	r5, [r6, #12]
 801c2e8:	e7da      	b.n	801c2a0 <_vfiprintf_r+0x20>
 801c2ea:	89ab      	ldrh	r3, [r5, #12]
 801c2ec:	0598      	lsls	r0, r3, #22
 801c2ee:	d4ed      	bmi.n	801c2cc <_vfiprintf_r+0x4c>
 801c2f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c2f2:	f7ff fa85 	bl	801b800 <__retarget_lock_release_recursive>
 801c2f6:	e7e9      	b.n	801c2cc <_vfiprintf_r+0x4c>
 801c2f8:	2300      	movs	r3, #0
 801c2fa:	9309      	str	r3, [sp, #36]	; 0x24
 801c2fc:	2320      	movs	r3, #32
 801c2fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801c302:	f8cd 800c 	str.w	r8, [sp, #12]
 801c306:	2330      	movs	r3, #48	; 0x30
 801c308:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801c4cc <_vfiprintf_r+0x24c>
 801c30c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801c310:	f04f 0901 	mov.w	r9, #1
 801c314:	4623      	mov	r3, r4
 801c316:	469a      	mov	sl, r3
 801c318:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c31c:	b10a      	cbz	r2, 801c322 <_vfiprintf_r+0xa2>
 801c31e:	2a25      	cmp	r2, #37	; 0x25
 801c320:	d1f9      	bne.n	801c316 <_vfiprintf_r+0x96>
 801c322:	ebba 0b04 	subs.w	fp, sl, r4
 801c326:	d00b      	beq.n	801c340 <_vfiprintf_r+0xc0>
 801c328:	465b      	mov	r3, fp
 801c32a:	4622      	mov	r2, r4
 801c32c:	4629      	mov	r1, r5
 801c32e:	4630      	mov	r0, r6
 801c330:	f7ff ff93 	bl	801c25a <__sfputs_r>
 801c334:	3001      	adds	r0, #1
 801c336:	f000 80aa 	beq.w	801c48e <_vfiprintf_r+0x20e>
 801c33a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c33c:	445a      	add	r2, fp
 801c33e:	9209      	str	r2, [sp, #36]	; 0x24
 801c340:	f89a 3000 	ldrb.w	r3, [sl]
 801c344:	2b00      	cmp	r3, #0
 801c346:	f000 80a2 	beq.w	801c48e <_vfiprintf_r+0x20e>
 801c34a:	2300      	movs	r3, #0
 801c34c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801c350:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c354:	f10a 0a01 	add.w	sl, sl, #1
 801c358:	9304      	str	r3, [sp, #16]
 801c35a:	9307      	str	r3, [sp, #28]
 801c35c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c360:	931a      	str	r3, [sp, #104]	; 0x68
 801c362:	4654      	mov	r4, sl
 801c364:	2205      	movs	r2, #5
 801c366:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c36a:	4858      	ldr	r0, [pc, #352]	; (801c4cc <_vfiprintf_r+0x24c>)
 801c36c:	f7e3 ff50 	bl	8000210 <memchr>
 801c370:	9a04      	ldr	r2, [sp, #16]
 801c372:	b9d8      	cbnz	r0, 801c3ac <_vfiprintf_r+0x12c>
 801c374:	06d1      	lsls	r1, r2, #27
 801c376:	bf44      	itt	mi
 801c378:	2320      	movmi	r3, #32
 801c37a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c37e:	0713      	lsls	r3, r2, #28
 801c380:	bf44      	itt	mi
 801c382:	232b      	movmi	r3, #43	; 0x2b
 801c384:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c388:	f89a 3000 	ldrb.w	r3, [sl]
 801c38c:	2b2a      	cmp	r3, #42	; 0x2a
 801c38e:	d015      	beq.n	801c3bc <_vfiprintf_r+0x13c>
 801c390:	9a07      	ldr	r2, [sp, #28]
 801c392:	4654      	mov	r4, sl
 801c394:	2000      	movs	r0, #0
 801c396:	f04f 0c0a 	mov.w	ip, #10
 801c39a:	4621      	mov	r1, r4
 801c39c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c3a0:	3b30      	subs	r3, #48	; 0x30
 801c3a2:	2b09      	cmp	r3, #9
 801c3a4:	d94e      	bls.n	801c444 <_vfiprintf_r+0x1c4>
 801c3a6:	b1b0      	cbz	r0, 801c3d6 <_vfiprintf_r+0x156>
 801c3a8:	9207      	str	r2, [sp, #28]
 801c3aa:	e014      	b.n	801c3d6 <_vfiprintf_r+0x156>
 801c3ac:	eba0 0308 	sub.w	r3, r0, r8
 801c3b0:	fa09 f303 	lsl.w	r3, r9, r3
 801c3b4:	4313      	orrs	r3, r2
 801c3b6:	9304      	str	r3, [sp, #16]
 801c3b8:	46a2      	mov	sl, r4
 801c3ba:	e7d2      	b.n	801c362 <_vfiprintf_r+0xe2>
 801c3bc:	9b03      	ldr	r3, [sp, #12]
 801c3be:	1d19      	adds	r1, r3, #4
 801c3c0:	681b      	ldr	r3, [r3, #0]
 801c3c2:	9103      	str	r1, [sp, #12]
 801c3c4:	2b00      	cmp	r3, #0
 801c3c6:	bfbb      	ittet	lt
 801c3c8:	425b      	neglt	r3, r3
 801c3ca:	f042 0202 	orrlt.w	r2, r2, #2
 801c3ce:	9307      	strge	r3, [sp, #28]
 801c3d0:	9307      	strlt	r3, [sp, #28]
 801c3d2:	bfb8      	it	lt
 801c3d4:	9204      	strlt	r2, [sp, #16]
 801c3d6:	7823      	ldrb	r3, [r4, #0]
 801c3d8:	2b2e      	cmp	r3, #46	; 0x2e
 801c3da:	d10c      	bne.n	801c3f6 <_vfiprintf_r+0x176>
 801c3dc:	7863      	ldrb	r3, [r4, #1]
 801c3de:	2b2a      	cmp	r3, #42	; 0x2a
 801c3e0:	d135      	bne.n	801c44e <_vfiprintf_r+0x1ce>
 801c3e2:	9b03      	ldr	r3, [sp, #12]
 801c3e4:	1d1a      	adds	r2, r3, #4
 801c3e6:	681b      	ldr	r3, [r3, #0]
 801c3e8:	9203      	str	r2, [sp, #12]
 801c3ea:	2b00      	cmp	r3, #0
 801c3ec:	bfb8      	it	lt
 801c3ee:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801c3f2:	3402      	adds	r4, #2
 801c3f4:	9305      	str	r3, [sp, #20]
 801c3f6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801c4dc <_vfiprintf_r+0x25c>
 801c3fa:	7821      	ldrb	r1, [r4, #0]
 801c3fc:	2203      	movs	r2, #3
 801c3fe:	4650      	mov	r0, sl
 801c400:	f7e3 ff06 	bl	8000210 <memchr>
 801c404:	b140      	cbz	r0, 801c418 <_vfiprintf_r+0x198>
 801c406:	2340      	movs	r3, #64	; 0x40
 801c408:	eba0 000a 	sub.w	r0, r0, sl
 801c40c:	fa03 f000 	lsl.w	r0, r3, r0
 801c410:	9b04      	ldr	r3, [sp, #16]
 801c412:	4303      	orrs	r3, r0
 801c414:	3401      	adds	r4, #1
 801c416:	9304      	str	r3, [sp, #16]
 801c418:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c41c:	482c      	ldr	r0, [pc, #176]	; (801c4d0 <_vfiprintf_r+0x250>)
 801c41e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c422:	2206      	movs	r2, #6
 801c424:	f7e3 fef4 	bl	8000210 <memchr>
 801c428:	2800      	cmp	r0, #0
 801c42a:	d03f      	beq.n	801c4ac <_vfiprintf_r+0x22c>
 801c42c:	4b29      	ldr	r3, [pc, #164]	; (801c4d4 <_vfiprintf_r+0x254>)
 801c42e:	bb1b      	cbnz	r3, 801c478 <_vfiprintf_r+0x1f8>
 801c430:	9b03      	ldr	r3, [sp, #12]
 801c432:	3307      	adds	r3, #7
 801c434:	f023 0307 	bic.w	r3, r3, #7
 801c438:	3308      	adds	r3, #8
 801c43a:	9303      	str	r3, [sp, #12]
 801c43c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c43e:	443b      	add	r3, r7
 801c440:	9309      	str	r3, [sp, #36]	; 0x24
 801c442:	e767      	b.n	801c314 <_vfiprintf_r+0x94>
 801c444:	fb0c 3202 	mla	r2, ip, r2, r3
 801c448:	460c      	mov	r4, r1
 801c44a:	2001      	movs	r0, #1
 801c44c:	e7a5      	b.n	801c39a <_vfiprintf_r+0x11a>
 801c44e:	2300      	movs	r3, #0
 801c450:	3401      	adds	r4, #1
 801c452:	9305      	str	r3, [sp, #20]
 801c454:	4619      	mov	r1, r3
 801c456:	f04f 0c0a 	mov.w	ip, #10
 801c45a:	4620      	mov	r0, r4
 801c45c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c460:	3a30      	subs	r2, #48	; 0x30
 801c462:	2a09      	cmp	r2, #9
 801c464:	d903      	bls.n	801c46e <_vfiprintf_r+0x1ee>
 801c466:	2b00      	cmp	r3, #0
 801c468:	d0c5      	beq.n	801c3f6 <_vfiprintf_r+0x176>
 801c46a:	9105      	str	r1, [sp, #20]
 801c46c:	e7c3      	b.n	801c3f6 <_vfiprintf_r+0x176>
 801c46e:	fb0c 2101 	mla	r1, ip, r1, r2
 801c472:	4604      	mov	r4, r0
 801c474:	2301      	movs	r3, #1
 801c476:	e7f0      	b.n	801c45a <_vfiprintf_r+0x1da>
 801c478:	ab03      	add	r3, sp, #12
 801c47a:	9300      	str	r3, [sp, #0]
 801c47c:	462a      	mov	r2, r5
 801c47e:	4b16      	ldr	r3, [pc, #88]	; (801c4d8 <_vfiprintf_r+0x258>)
 801c480:	a904      	add	r1, sp, #16
 801c482:	4630      	mov	r0, r6
 801c484:	f7fd fd72 	bl	8019f6c <_printf_float>
 801c488:	4607      	mov	r7, r0
 801c48a:	1c78      	adds	r0, r7, #1
 801c48c:	d1d6      	bne.n	801c43c <_vfiprintf_r+0x1bc>
 801c48e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c490:	07d9      	lsls	r1, r3, #31
 801c492:	d405      	bmi.n	801c4a0 <_vfiprintf_r+0x220>
 801c494:	89ab      	ldrh	r3, [r5, #12]
 801c496:	059a      	lsls	r2, r3, #22
 801c498:	d402      	bmi.n	801c4a0 <_vfiprintf_r+0x220>
 801c49a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c49c:	f7ff f9b0 	bl	801b800 <__retarget_lock_release_recursive>
 801c4a0:	89ab      	ldrh	r3, [r5, #12]
 801c4a2:	065b      	lsls	r3, r3, #25
 801c4a4:	f53f af12 	bmi.w	801c2cc <_vfiprintf_r+0x4c>
 801c4a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c4aa:	e711      	b.n	801c2d0 <_vfiprintf_r+0x50>
 801c4ac:	ab03      	add	r3, sp, #12
 801c4ae:	9300      	str	r3, [sp, #0]
 801c4b0:	462a      	mov	r2, r5
 801c4b2:	4b09      	ldr	r3, [pc, #36]	; (801c4d8 <_vfiprintf_r+0x258>)
 801c4b4:	a904      	add	r1, sp, #16
 801c4b6:	4630      	mov	r0, r6
 801c4b8:	f7fd fffc 	bl	801a4b4 <_printf_i>
 801c4bc:	e7e4      	b.n	801c488 <_vfiprintf_r+0x208>
 801c4be:	bf00      	nop
 801c4c0:	0801d510 	.word	0x0801d510
 801c4c4:	0801d530 	.word	0x0801d530
 801c4c8:	0801d4f0 	.word	0x0801d4f0
 801c4cc:	0801d6b4 	.word	0x0801d6b4
 801c4d0:	0801d6be 	.word	0x0801d6be
 801c4d4:	08019f6d 	.word	0x08019f6d
 801c4d8:	0801c25b 	.word	0x0801c25b
 801c4dc:	0801d6ba 	.word	0x0801d6ba

0801c4e0 <__sread>:
 801c4e0:	b510      	push	{r4, lr}
 801c4e2:	460c      	mov	r4, r1
 801c4e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c4e8:	f000 faba 	bl	801ca60 <_read_r>
 801c4ec:	2800      	cmp	r0, #0
 801c4ee:	bfab      	itete	ge
 801c4f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801c4f2:	89a3      	ldrhlt	r3, [r4, #12]
 801c4f4:	181b      	addge	r3, r3, r0
 801c4f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801c4fa:	bfac      	ite	ge
 801c4fc:	6563      	strge	r3, [r4, #84]	; 0x54
 801c4fe:	81a3      	strhlt	r3, [r4, #12]
 801c500:	bd10      	pop	{r4, pc}

0801c502 <__swrite>:
 801c502:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c506:	461f      	mov	r7, r3
 801c508:	898b      	ldrh	r3, [r1, #12]
 801c50a:	05db      	lsls	r3, r3, #23
 801c50c:	4605      	mov	r5, r0
 801c50e:	460c      	mov	r4, r1
 801c510:	4616      	mov	r6, r2
 801c512:	d505      	bpl.n	801c520 <__swrite+0x1e>
 801c514:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c518:	2302      	movs	r3, #2
 801c51a:	2200      	movs	r2, #0
 801c51c:	f000 f9de 	bl	801c8dc <_lseek_r>
 801c520:	89a3      	ldrh	r3, [r4, #12]
 801c522:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c526:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801c52a:	81a3      	strh	r3, [r4, #12]
 801c52c:	4632      	mov	r2, r6
 801c52e:	463b      	mov	r3, r7
 801c530:	4628      	mov	r0, r5
 801c532:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c536:	f000 b877 	b.w	801c628 <_write_r>

0801c53a <__sseek>:
 801c53a:	b510      	push	{r4, lr}
 801c53c:	460c      	mov	r4, r1
 801c53e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c542:	f000 f9cb 	bl	801c8dc <_lseek_r>
 801c546:	1c43      	adds	r3, r0, #1
 801c548:	89a3      	ldrh	r3, [r4, #12]
 801c54a:	bf15      	itete	ne
 801c54c:	6560      	strne	r0, [r4, #84]	; 0x54
 801c54e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801c552:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801c556:	81a3      	strheq	r3, [r4, #12]
 801c558:	bf18      	it	ne
 801c55a:	81a3      	strhne	r3, [r4, #12]
 801c55c:	bd10      	pop	{r4, pc}

0801c55e <__sclose>:
 801c55e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c562:	f000 b8e9 	b.w	801c738 <_close_r>
	...

0801c568 <__swbuf_r>:
 801c568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c56a:	460e      	mov	r6, r1
 801c56c:	4614      	mov	r4, r2
 801c56e:	4605      	mov	r5, r0
 801c570:	b118      	cbz	r0, 801c57a <__swbuf_r+0x12>
 801c572:	6983      	ldr	r3, [r0, #24]
 801c574:	b90b      	cbnz	r3, 801c57a <__swbuf_r+0x12>
 801c576:	f7ff f88d 	bl	801b694 <__sinit>
 801c57a:	4b21      	ldr	r3, [pc, #132]	; (801c600 <__swbuf_r+0x98>)
 801c57c:	429c      	cmp	r4, r3
 801c57e:	d12b      	bne.n	801c5d8 <__swbuf_r+0x70>
 801c580:	686c      	ldr	r4, [r5, #4]
 801c582:	69a3      	ldr	r3, [r4, #24]
 801c584:	60a3      	str	r3, [r4, #8]
 801c586:	89a3      	ldrh	r3, [r4, #12]
 801c588:	071a      	lsls	r2, r3, #28
 801c58a:	d52f      	bpl.n	801c5ec <__swbuf_r+0x84>
 801c58c:	6923      	ldr	r3, [r4, #16]
 801c58e:	b36b      	cbz	r3, 801c5ec <__swbuf_r+0x84>
 801c590:	6923      	ldr	r3, [r4, #16]
 801c592:	6820      	ldr	r0, [r4, #0]
 801c594:	1ac0      	subs	r0, r0, r3
 801c596:	6963      	ldr	r3, [r4, #20]
 801c598:	b2f6      	uxtb	r6, r6
 801c59a:	4283      	cmp	r3, r0
 801c59c:	4637      	mov	r7, r6
 801c59e:	dc04      	bgt.n	801c5aa <__swbuf_r+0x42>
 801c5a0:	4621      	mov	r1, r4
 801c5a2:	4628      	mov	r0, r5
 801c5a4:	f000 f95e 	bl	801c864 <_fflush_r>
 801c5a8:	bb30      	cbnz	r0, 801c5f8 <__swbuf_r+0x90>
 801c5aa:	68a3      	ldr	r3, [r4, #8]
 801c5ac:	3b01      	subs	r3, #1
 801c5ae:	60a3      	str	r3, [r4, #8]
 801c5b0:	6823      	ldr	r3, [r4, #0]
 801c5b2:	1c5a      	adds	r2, r3, #1
 801c5b4:	6022      	str	r2, [r4, #0]
 801c5b6:	701e      	strb	r6, [r3, #0]
 801c5b8:	6963      	ldr	r3, [r4, #20]
 801c5ba:	3001      	adds	r0, #1
 801c5bc:	4283      	cmp	r3, r0
 801c5be:	d004      	beq.n	801c5ca <__swbuf_r+0x62>
 801c5c0:	89a3      	ldrh	r3, [r4, #12]
 801c5c2:	07db      	lsls	r3, r3, #31
 801c5c4:	d506      	bpl.n	801c5d4 <__swbuf_r+0x6c>
 801c5c6:	2e0a      	cmp	r6, #10
 801c5c8:	d104      	bne.n	801c5d4 <__swbuf_r+0x6c>
 801c5ca:	4621      	mov	r1, r4
 801c5cc:	4628      	mov	r0, r5
 801c5ce:	f000 f949 	bl	801c864 <_fflush_r>
 801c5d2:	b988      	cbnz	r0, 801c5f8 <__swbuf_r+0x90>
 801c5d4:	4638      	mov	r0, r7
 801c5d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c5d8:	4b0a      	ldr	r3, [pc, #40]	; (801c604 <__swbuf_r+0x9c>)
 801c5da:	429c      	cmp	r4, r3
 801c5dc:	d101      	bne.n	801c5e2 <__swbuf_r+0x7a>
 801c5de:	68ac      	ldr	r4, [r5, #8]
 801c5e0:	e7cf      	b.n	801c582 <__swbuf_r+0x1a>
 801c5e2:	4b09      	ldr	r3, [pc, #36]	; (801c608 <__swbuf_r+0xa0>)
 801c5e4:	429c      	cmp	r4, r3
 801c5e6:	bf08      	it	eq
 801c5e8:	68ec      	ldreq	r4, [r5, #12]
 801c5ea:	e7ca      	b.n	801c582 <__swbuf_r+0x1a>
 801c5ec:	4621      	mov	r1, r4
 801c5ee:	4628      	mov	r0, r5
 801c5f0:	f000 f82c 	bl	801c64c <__swsetup_r>
 801c5f4:	2800      	cmp	r0, #0
 801c5f6:	d0cb      	beq.n	801c590 <__swbuf_r+0x28>
 801c5f8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801c5fc:	e7ea      	b.n	801c5d4 <__swbuf_r+0x6c>
 801c5fe:	bf00      	nop
 801c600:	0801d510 	.word	0x0801d510
 801c604:	0801d530 	.word	0x0801d530
 801c608:	0801d4f0 	.word	0x0801d4f0

0801c60c <__ascii_wctomb>:
 801c60c:	b149      	cbz	r1, 801c622 <__ascii_wctomb+0x16>
 801c60e:	2aff      	cmp	r2, #255	; 0xff
 801c610:	bf85      	ittet	hi
 801c612:	238a      	movhi	r3, #138	; 0x8a
 801c614:	6003      	strhi	r3, [r0, #0]
 801c616:	700a      	strbls	r2, [r1, #0]
 801c618:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 801c61c:	bf98      	it	ls
 801c61e:	2001      	movls	r0, #1
 801c620:	4770      	bx	lr
 801c622:	4608      	mov	r0, r1
 801c624:	4770      	bx	lr
	...

0801c628 <_write_r>:
 801c628:	b538      	push	{r3, r4, r5, lr}
 801c62a:	4d07      	ldr	r5, [pc, #28]	; (801c648 <_write_r+0x20>)
 801c62c:	4604      	mov	r4, r0
 801c62e:	4608      	mov	r0, r1
 801c630:	4611      	mov	r1, r2
 801c632:	2200      	movs	r2, #0
 801c634:	602a      	str	r2, [r5, #0]
 801c636:	461a      	mov	r2, r3
 801c638:	f000 fad8 	bl	801cbec <_write>
 801c63c:	1c43      	adds	r3, r0, #1
 801c63e:	d102      	bne.n	801c646 <_write_r+0x1e>
 801c640:	682b      	ldr	r3, [r5, #0]
 801c642:	b103      	cbz	r3, 801c646 <_write_r+0x1e>
 801c644:	6023      	str	r3, [r4, #0]
 801c646:	bd38      	pop	{r3, r4, r5, pc}
 801c648:	20002fc8 	.word	0x20002fc8

0801c64c <__swsetup_r>:
 801c64c:	4b32      	ldr	r3, [pc, #200]	; (801c718 <__swsetup_r+0xcc>)
 801c64e:	b570      	push	{r4, r5, r6, lr}
 801c650:	681d      	ldr	r5, [r3, #0]
 801c652:	4606      	mov	r6, r0
 801c654:	460c      	mov	r4, r1
 801c656:	b125      	cbz	r5, 801c662 <__swsetup_r+0x16>
 801c658:	69ab      	ldr	r3, [r5, #24]
 801c65a:	b913      	cbnz	r3, 801c662 <__swsetup_r+0x16>
 801c65c:	4628      	mov	r0, r5
 801c65e:	f7ff f819 	bl	801b694 <__sinit>
 801c662:	4b2e      	ldr	r3, [pc, #184]	; (801c71c <__swsetup_r+0xd0>)
 801c664:	429c      	cmp	r4, r3
 801c666:	d10f      	bne.n	801c688 <__swsetup_r+0x3c>
 801c668:	686c      	ldr	r4, [r5, #4]
 801c66a:	89a3      	ldrh	r3, [r4, #12]
 801c66c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801c670:	0719      	lsls	r1, r3, #28
 801c672:	d42c      	bmi.n	801c6ce <__swsetup_r+0x82>
 801c674:	06dd      	lsls	r5, r3, #27
 801c676:	d411      	bmi.n	801c69c <__swsetup_r+0x50>
 801c678:	2309      	movs	r3, #9
 801c67a:	6033      	str	r3, [r6, #0]
 801c67c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801c680:	81a3      	strh	r3, [r4, #12]
 801c682:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c686:	e03e      	b.n	801c706 <__swsetup_r+0xba>
 801c688:	4b25      	ldr	r3, [pc, #148]	; (801c720 <__swsetup_r+0xd4>)
 801c68a:	429c      	cmp	r4, r3
 801c68c:	d101      	bne.n	801c692 <__swsetup_r+0x46>
 801c68e:	68ac      	ldr	r4, [r5, #8]
 801c690:	e7eb      	b.n	801c66a <__swsetup_r+0x1e>
 801c692:	4b24      	ldr	r3, [pc, #144]	; (801c724 <__swsetup_r+0xd8>)
 801c694:	429c      	cmp	r4, r3
 801c696:	bf08      	it	eq
 801c698:	68ec      	ldreq	r4, [r5, #12]
 801c69a:	e7e6      	b.n	801c66a <__swsetup_r+0x1e>
 801c69c:	0758      	lsls	r0, r3, #29
 801c69e:	d512      	bpl.n	801c6c6 <__swsetup_r+0x7a>
 801c6a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c6a2:	b141      	cbz	r1, 801c6b6 <__swsetup_r+0x6a>
 801c6a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c6a8:	4299      	cmp	r1, r3
 801c6aa:	d002      	beq.n	801c6b2 <__swsetup_r+0x66>
 801c6ac:	4630      	mov	r0, r6
 801c6ae:	f7fd fadd 	bl	8019c6c <_free_r>
 801c6b2:	2300      	movs	r3, #0
 801c6b4:	6363      	str	r3, [r4, #52]	; 0x34
 801c6b6:	89a3      	ldrh	r3, [r4, #12]
 801c6b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801c6bc:	81a3      	strh	r3, [r4, #12]
 801c6be:	2300      	movs	r3, #0
 801c6c0:	6063      	str	r3, [r4, #4]
 801c6c2:	6923      	ldr	r3, [r4, #16]
 801c6c4:	6023      	str	r3, [r4, #0]
 801c6c6:	89a3      	ldrh	r3, [r4, #12]
 801c6c8:	f043 0308 	orr.w	r3, r3, #8
 801c6cc:	81a3      	strh	r3, [r4, #12]
 801c6ce:	6923      	ldr	r3, [r4, #16]
 801c6d0:	b94b      	cbnz	r3, 801c6e6 <__swsetup_r+0x9a>
 801c6d2:	89a3      	ldrh	r3, [r4, #12]
 801c6d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801c6d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801c6dc:	d003      	beq.n	801c6e6 <__swsetup_r+0x9a>
 801c6de:	4621      	mov	r1, r4
 801c6e0:	4630      	mov	r0, r6
 801c6e2:	f000 f933 	bl	801c94c <__smakebuf_r>
 801c6e6:	89a0      	ldrh	r0, [r4, #12]
 801c6e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801c6ec:	f010 0301 	ands.w	r3, r0, #1
 801c6f0:	d00a      	beq.n	801c708 <__swsetup_r+0xbc>
 801c6f2:	2300      	movs	r3, #0
 801c6f4:	60a3      	str	r3, [r4, #8]
 801c6f6:	6963      	ldr	r3, [r4, #20]
 801c6f8:	425b      	negs	r3, r3
 801c6fa:	61a3      	str	r3, [r4, #24]
 801c6fc:	6923      	ldr	r3, [r4, #16]
 801c6fe:	b943      	cbnz	r3, 801c712 <__swsetup_r+0xc6>
 801c700:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801c704:	d1ba      	bne.n	801c67c <__swsetup_r+0x30>
 801c706:	bd70      	pop	{r4, r5, r6, pc}
 801c708:	0781      	lsls	r1, r0, #30
 801c70a:	bf58      	it	pl
 801c70c:	6963      	ldrpl	r3, [r4, #20]
 801c70e:	60a3      	str	r3, [r4, #8]
 801c710:	e7f4      	b.n	801c6fc <__swsetup_r+0xb0>
 801c712:	2000      	movs	r0, #0
 801c714:	e7f7      	b.n	801c706 <__swsetup_r+0xba>
 801c716:	bf00      	nop
 801c718:	20000100 	.word	0x20000100
 801c71c:	0801d510 	.word	0x0801d510
 801c720:	0801d530 	.word	0x0801d530
 801c724:	0801d4f0 	.word	0x0801d4f0

0801c728 <abort>:
 801c728:	b508      	push	{r3, lr}
 801c72a:	2006      	movs	r0, #6
 801c72c:	f000 f9d2 	bl	801cad4 <raise>
 801c730:	2001      	movs	r0, #1
 801c732:	f000 fa63 	bl	801cbfc <_exit>
	...

0801c738 <_close_r>:
 801c738:	b538      	push	{r3, r4, r5, lr}
 801c73a:	4d06      	ldr	r5, [pc, #24]	; (801c754 <_close_r+0x1c>)
 801c73c:	2300      	movs	r3, #0
 801c73e:	4604      	mov	r4, r0
 801c740:	4608      	mov	r0, r1
 801c742:	602b      	str	r3, [r5, #0]
 801c744:	f000 fa0c 	bl	801cb60 <_close>
 801c748:	1c43      	adds	r3, r0, #1
 801c74a:	d102      	bne.n	801c752 <_close_r+0x1a>
 801c74c:	682b      	ldr	r3, [r5, #0]
 801c74e:	b103      	cbz	r3, 801c752 <_close_r+0x1a>
 801c750:	6023      	str	r3, [r4, #0]
 801c752:	bd38      	pop	{r3, r4, r5, pc}
 801c754:	20002fc8 	.word	0x20002fc8

0801c758 <__sflush_r>:
 801c758:	898a      	ldrh	r2, [r1, #12]
 801c75a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c75e:	4605      	mov	r5, r0
 801c760:	0710      	lsls	r0, r2, #28
 801c762:	460c      	mov	r4, r1
 801c764:	d458      	bmi.n	801c818 <__sflush_r+0xc0>
 801c766:	684b      	ldr	r3, [r1, #4]
 801c768:	2b00      	cmp	r3, #0
 801c76a:	dc05      	bgt.n	801c778 <__sflush_r+0x20>
 801c76c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801c76e:	2b00      	cmp	r3, #0
 801c770:	dc02      	bgt.n	801c778 <__sflush_r+0x20>
 801c772:	2000      	movs	r0, #0
 801c774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c778:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801c77a:	2e00      	cmp	r6, #0
 801c77c:	d0f9      	beq.n	801c772 <__sflush_r+0x1a>
 801c77e:	2300      	movs	r3, #0
 801c780:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801c784:	682f      	ldr	r7, [r5, #0]
 801c786:	602b      	str	r3, [r5, #0]
 801c788:	d032      	beq.n	801c7f0 <__sflush_r+0x98>
 801c78a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801c78c:	89a3      	ldrh	r3, [r4, #12]
 801c78e:	075a      	lsls	r2, r3, #29
 801c790:	d505      	bpl.n	801c79e <__sflush_r+0x46>
 801c792:	6863      	ldr	r3, [r4, #4]
 801c794:	1ac0      	subs	r0, r0, r3
 801c796:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801c798:	b10b      	cbz	r3, 801c79e <__sflush_r+0x46>
 801c79a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801c79c:	1ac0      	subs	r0, r0, r3
 801c79e:	2300      	movs	r3, #0
 801c7a0:	4602      	mov	r2, r0
 801c7a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801c7a4:	6a21      	ldr	r1, [r4, #32]
 801c7a6:	4628      	mov	r0, r5
 801c7a8:	47b0      	blx	r6
 801c7aa:	1c43      	adds	r3, r0, #1
 801c7ac:	89a3      	ldrh	r3, [r4, #12]
 801c7ae:	d106      	bne.n	801c7be <__sflush_r+0x66>
 801c7b0:	6829      	ldr	r1, [r5, #0]
 801c7b2:	291d      	cmp	r1, #29
 801c7b4:	d82c      	bhi.n	801c810 <__sflush_r+0xb8>
 801c7b6:	4a2a      	ldr	r2, [pc, #168]	; (801c860 <__sflush_r+0x108>)
 801c7b8:	40ca      	lsrs	r2, r1
 801c7ba:	07d6      	lsls	r6, r2, #31
 801c7bc:	d528      	bpl.n	801c810 <__sflush_r+0xb8>
 801c7be:	2200      	movs	r2, #0
 801c7c0:	6062      	str	r2, [r4, #4]
 801c7c2:	04d9      	lsls	r1, r3, #19
 801c7c4:	6922      	ldr	r2, [r4, #16]
 801c7c6:	6022      	str	r2, [r4, #0]
 801c7c8:	d504      	bpl.n	801c7d4 <__sflush_r+0x7c>
 801c7ca:	1c42      	adds	r2, r0, #1
 801c7cc:	d101      	bne.n	801c7d2 <__sflush_r+0x7a>
 801c7ce:	682b      	ldr	r3, [r5, #0]
 801c7d0:	b903      	cbnz	r3, 801c7d4 <__sflush_r+0x7c>
 801c7d2:	6560      	str	r0, [r4, #84]	; 0x54
 801c7d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c7d6:	602f      	str	r7, [r5, #0]
 801c7d8:	2900      	cmp	r1, #0
 801c7da:	d0ca      	beq.n	801c772 <__sflush_r+0x1a>
 801c7dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c7e0:	4299      	cmp	r1, r3
 801c7e2:	d002      	beq.n	801c7ea <__sflush_r+0x92>
 801c7e4:	4628      	mov	r0, r5
 801c7e6:	f7fd fa41 	bl	8019c6c <_free_r>
 801c7ea:	2000      	movs	r0, #0
 801c7ec:	6360      	str	r0, [r4, #52]	; 0x34
 801c7ee:	e7c1      	b.n	801c774 <__sflush_r+0x1c>
 801c7f0:	6a21      	ldr	r1, [r4, #32]
 801c7f2:	2301      	movs	r3, #1
 801c7f4:	4628      	mov	r0, r5
 801c7f6:	47b0      	blx	r6
 801c7f8:	1c41      	adds	r1, r0, #1
 801c7fa:	d1c7      	bne.n	801c78c <__sflush_r+0x34>
 801c7fc:	682b      	ldr	r3, [r5, #0]
 801c7fe:	2b00      	cmp	r3, #0
 801c800:	d0c4      	beq.n	801c78c <__sflush_r+0x34>
 801c802:	2b1d      	cmp	r3, #29
 801c804:	d001      	beq.n	801c80a <__sflush_r+0xb2>
 801c806:	2b16      	cmp	r3, #22
 801c808:	d101      	bne.n	801c80e <__sflush_r+0xb6>
 801c80a:	602f      	str	r7, [r5, #0]
 801c80c:	e7b1      	b.n	801c772 <__sflush_r+0x1a>
 801c80e:	89a3      	ldrh	r3, [r4, #12]
 801c810:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c814:	81a3      	strh	r3, [r4, #12]
 801c816:	e7ad      	b.n	801c774 <__sflush_r+0x1c>
 801c818:	690f      	ldr	r7, [r1, #16]
 801c81a:	2f00      	cmp	r7, #0
 801c81c:	d0a9      	beq.n	801c772 <__sflush_r+0x1a>
 801c81e:	0793      	lsls	r3, r2, #30
 801c820:	680e      	ldr	r6, [r1, #0]
 801c822:	bf08      	it	eq
 801c824:	694b      	ldreq	r3, [r1, #20]
 801c826:	600f      	str	r7, [r1, #0]
 801c828:	bf18      	it	ne
 801c82a:	2300      	movne	r3, #0
 801c82c:	eba6 0807 	sub.w	r8, r6, r7
 801c830:	608b      	str	r3, [r1, #8]
 801c832:	f1b8 0f00 	cmp.w	r8, #0
 801c836:	dd9c      	ble.n	801c772 <__sflush_r+0x1a>
 801c838:	6a21      	ldr	r1, [r4, #32]
 801c83a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801c83c:	4643      	mov	r3, r8
 801c83e:	463a      	mov	r2, r7
 801c840:	4628      	mov	r0, r5
 801c842:	47b0      	blx	r6
 801c844:	2800      	cmp	r0, #0
 801c846:	dc06      	bgt.n	801c856 <__sflush_r+0xfe>
 801c848:	89a3      	ldrh	r3, [r4, #12]
 801c84a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c84e:	81a3      	strh	r3, [r4, #12]
 801c850:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c854:	e78e      	b.n	801c774 <__sflush_r+0x1c>
 801c856:	4407      	add	r7, r0
 801c858:	eba8 0800 	sub.w	r8, r8, r0
 801c85c:	e7e9      	b.n	801c832 <__sflush_r+0xda>
 801c85e:	bf00      	nop
 801c860:	20400001 	.word	0x20400001

0801c864 <_fflush_r>:
 801c864:	b538      	push	{r3, r4, r5, lr}
 801c866:	690b      	ldr	r3, [r1, #16]
 801c868:	4605      	mov	r5, r0
 801c86a:	460c      	mov	r4, r1
 801c86c:	b913      	cbnz	r3, 801c874 <_fflush_r+0x10>
 801c86e:	2500      	movs	r5, #0
 801c870:	4628      	mov	r0, r5
 801c872:	bd38      	pop	{r3, r4, r5, pc}
 801c874:	b118      	cbz	r0, 801c87e <_fflush_r+0x1a>
 801c876:	6983      	ldr	r3, [r0, #24]
 801c878:	b90b      	cbnz	r3, 801c87e <_fflush_r+0x1a>
 801c87a:	f7fe ff0b 	bl	801b694 <__sinit>
 801c87e:	4b14      	ldr	r3, [pc, #80]	; (801c8d0 <_fflush_r+0x6c>)
 801c880:	429c      	cmp	r4, r3
 801c882:	d11b      	bne.n	801c8bc <_fflush_r+0x58>
 801c884:	686c      	ldr	r4, [r5, #4]
 801c886:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c88a:	2b00      	cmp	r3, #0
 801c88c:	d0ef      	beq.n	801c86e <_fflush_r+0xa>
 801c88e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801c890:	07d0      	lsls	r0, r2, #31
 801c892:	d404      	bmi.n	801c89e <_fflush_r+0x3a>
 801c894:	0599      	lsls	r1, r3, #22
 801c896:	d402      	bmi.n	801c89e <_fflush_r+0x3a>
 801c898:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c89a:	f7fe ffb0 	bl	801b7fe <__retarget_lock_acquire_recursive>
 801c89e:	4628      	mov	r0, r5
 801c8a0:	4621      	mov	r1, r4
 801c8a2:	f7ff ff59 	bl	801c758 <__sflush_r>
 801c8a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801c8a8:	07da      	lsls	r2, r3, #31
 801c8aa:	4605      	mov	r5, r0
 801c8ac:	d4e0      	bmi.n	801c870 <_fflush_r+0xc>
 801c8ae:	89a3      	ldrh	r3, [r4, #12]
 801c8b0:	059b      	lsls	r3, r3, #22
 801c8b2:	d4dd      	bmi.n	801c870 <_fflush_r+0xc>
 801c8b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c8b6:	f7fe ffa3 	bl	801b800 <__retarget_lock_release_recursive>
 801c8ba:	e7d9      	b.n	801c870 <_fflush_r+0xc>
 801c8bc:	4b05      	ldr	r3, [pc, #20]	; (801c8d4 <_fflush_r+0x70>)
 801c8be:	429c      	cmp	r4, r3
 801c8c0:	d101      	bne.n	801c8c6 <_fflush_r+0x62>
 801c8c2:	68ac      	ldr	r4, [r5, #8]
 801c8c4:	e7df      	b.n	801c886 <_fflush_r+0x22>
 801c8c6:	4b04      	ldr	r3, [pc, #16]	; (801c8d8 <_fflush_r+0x74>)
 801c8c8:	429c      	cmp	r4, r3
 801c8ca:	bf08      	it	eq
 801c8cc:	68ec      	ldreq	r4, [r5, #12]
 801c8ce:	e7da      	b.n	801c886 <_fflush_r+0x22>
 801c8d0:	0801d510 	.word	0x0801d510
 801c8d4:	0801d530 	.word	0x0801d530
 801c8d8:	0801d4f0 	.word	0x0801d4f0

0801c8dc <_lseek_r>:
 801c8dc:	b538      	push	{r3, r4, r5, lr}
 801c8de:	4d07      	ldr	r5, [pc, #28]	; (801c8fc <_lseek_r+0x20>)
 801c8e0:	4604      	mov	r4, r0
 801c8e2:	4608      	mov	r0, r1
 801c8e4:	4611      	mov	r1, r2
 801c8e6:	2200      	movs	r2, #0
 801c8e8:	602a      	str	r2, [r5, #0]
 801c8ea:	461a      	mov	r2, r3
 801c8ec:	f000 f960 	bl	801cbb0 <_lseek>
 801c8f0:	1c43      	adds	r3, r0, #1
 801c8f2:	d102      	bne.n	801c8fa <_lseek_r+0x1e>
 801c8f4:	682b      	ldr	r3, [r5, #0]
 801c8f6:	b103      	cbz	r3, 801c8fa <_lseek_r+0x1e>
 801c8f8:	6023      	str	r3, [r4, #0]
 801c8fa:	bd38      	pop	{r3, r4, r5, pc}
 801c8fc:	20002fc8 	.word	0x20002fc8

0801c900 <__swhatbuf_r>:
 801c900:	b570      	push	{r4, r5, r6, lr}
 801c902:	460e      	mov	r6, r1
 801c904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c908:	2900      	cmp	r1, #0
 801c90a:	b096      	sub	sp, #88	; 0x58
 801c90c:	4614      	mov	r4, r2
 801c90e:	461d      	mov	r5, r3
 801c910:	da08      	bge.n	801c924 <__swhatbuf_r+0x24>
 801c912:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801c916:	2200      	movs	r2, #0
 801c918:	602a      	str	r2, [r5, #0]
 801c91a:	061a      	lsls	r2, r3, #24
 801c91c:	d410      	bmi.n	801c940 <__swhatbuf_r+0x40>
 801c91e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c922:	e00e      	b.n	801c942 <__swhatbuf_r+0x42>
 801c924:	466a      	mov	r2, sp
 801c926:	f000 f8f1 	bl	801cb0c <_fstat_r>
 801c92a:	2800      	cmp	r0, #0
 801c92c:	dbf1      	blt.n	801c912 <__swhatbuf_r+0x12>
 801c92e:	9a01      	ldr	r2, [sp, #4]
 801c930:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801c934:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801c938:	425a      	negs	r2, r3
 801c93a:	415a      	adcs	r2, r3
 801c93c:	602a      	str	r2, [r5, #0]
 801c93e:	e7ee      	b.n	801c91e <__swhatbuf_r+0x1e>
 801c940:	2340      	movs	r3, #64	; 0x40
 801c942:	2000      	movs	r0, #0
 801c944:	6023      	str	r3, [r4, #0]
 801c946:	b016      	add	sp, #88	; 0x58
 801c948:	bd70      	pop	{r4, r5, r6, pc}
	...

0801c94c <__smakebuf_r>:
 801c94c:	898b      	ldrh	r3, [r1, #12]
 801c94e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801c950:	079d      	lsls	r5, r3, #30
 801c952:	4606      	mov	r6, r0
 801c954:	460c      	mov	r4, r1
 801c956:	d507      	bpl.n	801c968 <__smakebuf_r+0x1c>
 801c958:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801c95c:	6023      	str	r3, [r4, #0]
 801c95e:	6123      	str	r3, [r4, #16]
 801c960:	2301      	movs	r3, #1
 801c962:	6163      	str	r3, [r4, #20]
 801c964:	b002      	add	sp, #8
 801c966:	bd70      	pop	{r4, r5, r6, pc}
 801c968:	ab01      	add	r3, sp, #4
 801c96a:	466a      	mov	r2, sp
 801c96c:	f7ff ffc8 	bl	801c900 <__swhatbuf_r>
 801c970:	9900      	ldr	r1, [sp, #0]
 801c972:	4605      	mov	r5, r0
 801c974:	4630      	mov	r0, r6
 801c976:	f7fd f9e5 	bl	8019d44 <_malloc_r>
 801c97a:	b948      	cbnz	r0, 801c990 <__smakebuf_r+0x44>
 801c97c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c980:	059a      	lsls	r2, r3, #22
 801c982:	d4ef      	bmi.n	801c964 <__smakebuf_r+0x18>
 801c984:	f023 0303 	bic.w	r3, r3, #3
 801c988:	f043 0302 	orr.w	r3, r3, #2
 801c98c:	81a3      	strh	r3, [r4, #12]
 801c98e:	e7e3      	b.n	801c958 <__smakebuf_r+0xc>
 801c990:	4b0d      	ldr	r3, [pc, #52]	; (801c9c8 <__smakebuf_r+0x7c>)
 801c992:	62b3      	str	r3, [r6, #40]	; 0x28
 801c994:	89a3      	ldrh	r3, [r4, #12]
 801c996:	6020      	str	r0, [r4, #0]
 801c998:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c99c:	81a3      	strh	r3, [r4, #12]
 801c99e:	9b00      	ldr	r3, [sp, #0]
 801c9a0:	6163      	str	r3, [r4, #20]
 801c9a2:	9b01      	ldr	r3, [sp, #4]
 801c9a4:	6120      	str	r0, [r4, #16]
 801c9a6:	b15b      	cbz	r3, 801c9c0 <__smakebuf_r+0x74>
 801c9a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c9ac:	4630      	mov	r0, r6
 801c9ae:	f000 f8bf 	bl	801cb30 <_isatty_r>
 801c9b2:	b128      	cbz	r0, 801c9c0 <__smakebuf_r+0x74>
 801c9b4:	89a3      	ldrh	r3, [r4, #12]
 801c9b6:	f023 0303 	bic.w	r3, r3, #3
 801c9ba:	f043 0301 	orr.w	r3, r3, #1
 801c9be:	81a3      	strh	r3, [r4, #12]
 801c9c0:	89a0      	ldrh	r0, [r4, #12]
 801c9c2:	4305      	orrs	r5, r0
 801c9c4:	81a5      	strh	r5, [r4, #12]
 801c9c6:	e7cd      	b.n	801c964 <__smakebuf_r+0x18>
 801c9c8:	0801b62d 	.word	0x0801b62d

0801c9cc <memmove>:
 801c9cc:	4288      	cmp	r0, r1
 801c9ce:	b510      	push	{r4, lr}
 801c9d0:	eb01 0402 	add.w	r4, r1, r2
 801c9d4:	d902      	bls.n	801c9dc <memmove+0x10>
 801c9d6:	4284      	cmp	r4, r0
 801c9d8:	4623      	mov	r3, r4
 801c9da:	d807      	bhi.n	801c9ec <memmove+0x20>
 801c9dc:	1e43      	subs	r3, r0, #1
 801c9de:	42a1      	cmp	r1, r4
 801c9e0:	d008      	beq.n	801c9f4 <memmove+0x28>
 801c9e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c9e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c9ea:	e7f8      	b.n	801c9de <memmove+0x12>
 801c9ec:	4402      	add	r2, r0
 801c9ee:	4601      	mov	r1, r0
 801c9f0:	428a      	cmp	r2, r1
 801c9f2:	d100      	bne.n	801c9f6 <memmove+0x2a>
 801c9f4:	bd10      	pop	{r4, pc}
 801c9f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c9fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c9fe:	e7f7      	b.n	801c9f0 <memmove+0x24>

0801ca00 <_realloc_r>:
 801ca00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ca04:	4680      	mov	r8, r0
 801ca06:	4614      	mov	r4, r2
 801ca08:	460e      	mov	r6, r1
 801ca0a:	b921      	cbnz	r1, 801ca16 <_realloc_r+0x16>
 801ca0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ca10:	4611      	mov	r1, r2
 801ca12:	f7fd b997 	b.w	8019d44 <_malloc_r>
 801ca16:	b92a      	cbnz	r2, 801ca24 <_realloc_r+0x24>
 801ca18:	f7fd f928 	bl	8019c6c <_free_r>
 801ca1c:	4625      	mov	r5, r4
 801ca1e:	4628      	mov	r0, r5
 801ca20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ca24:	f000 f894 	bl	801cb50 <_malloc_usable_size_r>
 801ca28:	4284      	cmp	r4, r0
 801ca2a:	4607      	mov	r7, r0
 801ca2c:	d802      	bhi.n	801ca34 <_realloc_r+0x34>
 801ca2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801ca32:	d812      	bhi.n	801ca5a <_realloc_r+0x5a>
 801ca34:	4621      	mov	r1, r4
 801ca36:	4640      	mov	r0, r8
 801ca38:	f7fd f984 	bl	8019d44 <_malloc_r>
 801ca3c:	4605      	mov	r5, r0
 801ca3e:	2800      	cmp	r0, #0
 801ca40:	d0ed      	beq.n	801ca1e <_realloc_r+0x1e>
 801ca42:	42bc      	cmp	r4, r7
 801ca44:	4622      	mov	r2, r4
 801ca46:	4631      	mov	r1, r6
 801ca48:	bf28      	it	cs
 801ca4a:	463a      	movcs	r2, r7
 801ca4c:	f7fd f8f8 	bl	8019c40 <memcpy>
 801ca50:	4631      	mov	r1, r6
 801ca52:	4640      	mov	r0, r8
 801ca54:	f7fd f90a 	bl	8019c6c <_free_r>
 801ca58:	e7e1      	b.n	801ca1e <_realloc_r+0x1e>
 801ca5a:	4635      	mov	r5, r6
 801ca5c:	e7df      	b.n	801ca1e <_realloc_r+0x1e>
	...

0801ca60 <_read_r>:
 801ca60:	b538      	push	{r3, r4, r5, lr}
 801ca62:	4d07      	ldr	r5, [pc, #28]	; (801ca80 <_read_r+0x20>)
 801ca64:	4604      	mov	r4, r0
 801ca66:	4608      	mov	r0, r1
 801ca68:	4611      	mov	r1, r2
 801ca6a:	2200      	movs	r2, #0
 801ca6c:	602a      	str	r2, [r5, #0]
 801ca6e:	461a      	mov	r2, r3
 801ca70:	f000 f8a6 	bl	801cbc0 <_read>
 801ca74:	1c43      	adds	r3, r0, #1
 801ca76:	d102      	bne.n	801ca7e <_read_r+0x1e>
 801ca78:	682b      	ldr	r3, [r5, #0]
 801ca7a:	b103      	cbz	r3, 801ca7e <_read_r+0x1e>
 801ca7c:	6023      	str	r3, [r4, #0]
 801ca7e:	bd38      	pop	{r3, r4, r5, pc}
 801ca80:	20002fc8 	.word	0x20002fc8

0801ca84 <_raise_r>:
 801ca84:	291f      	cmp	r1, #31
 801ca86:	b538      	push	{r3, r4, r5, lr}
 801ca88:	4604      	mov	r4, r0
 801ca8a:	460d      	mov	r5, r1
 801ca8c:	d904      	bls.n	801ca98 <_raise_r+0x14>
 801ca8e:	2316      	movs	r3, #22
 801ca90:	6003      	str	r3, [r0, #0]
 801ca92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801ca96:	bd38      	pop	{r3, r4, r5, pc}
 801ca98:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801ca9a:	b112      	cbz	r2, 801caa2 <_raise_r+0x1e>
 801ca9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801caa0:	b94b      	cbnz	r3, 801cab6 <_raise_r+0x32>
 801caa2:	4620      	mov	r0, r4
 801caa4:	f000 f830 	bl	801cb08 <_getpid_r>
 801caa8:	462a      	mov	r2, r5
 801caaa:	4601      	mov	r1, r0
 801caac:	4620      	mov	r0, r4
 801caae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801cab2:	f000 b817 	b.w	801cae4 <_kill_r>
 801cab6:	2b01      	cmp	r3, #1
 801cab8:	d00a      	beq.n	801cad0 <_raise_r+0x4c>
 801caba:	1c59      	adds	r1, r3, #1
 801cabc:	d103      	bne.n	801cac6 <_raise_r+0x42>
 801cabe:	2316      	movs	r3, #22
 801cac0:	6003      	str	r3, [r0, #0]
 801cac2:	2001      	movs	r0, #1
 801cac4:	e7e7      	b.n	801ca96 <_raise_r+0x12>
 801cac6:	2400      	movs	r4, #0
 801cac8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801cacc:	4628      	mov	r0, r5
 801cace:	4798      	blx	r3
 801cad0:	2000      	movs	r0, #0
 801cad2:	e7e0      	b.n	801ca96 <_raise_r+0x12>

0801cad4 <raise>:
 801cad4:	4b02      	ldr	r3, [pc, #8]	; (801cae0 <raise+0xc>)
 801cad6:	4601      	mov	r1, r0
 801cad8:	6818      	ldr	r0, [r3, #0]
 801cada:	f7ff bfd3 	b.w	801ca84 <_raise_r>
 801cade:	bf00      	nop
 801cae0:	20000100 	.word	0x20000100

0801cae4 <_kill_r>:
 801cae4:	b538      	push	{r3, r4, r5, lr}
 801cae6:	4d07      	ldr	r5, [pc, #28]	; (801cb04 <_kill_r+0x20>)
 801cae8:	2300      	movs	r3, #0
 801caea:	4604      	mov	r4, r0
 801caec:	4608      	mov	r0, r1
 801caee:	4611      	mov	r1, r2
 801caf0:	602b      	str	r3, [r5, #0]
 801caf2:	f000 f855 	bl	801cba0 <_kill>
 801caf6:	1c43      	adds	r3, r0, #1
 801caf8:	d102      	bne.n	801cb00 <_kill_r+0x1c>
 801cafa:	682b      	ldr	r3, [r5, #0]
 801cafc:	b103      	cbz	r3, 801cb00 <_kill_r+0x1c>
 801cafe:	6023      	str	r3, [r4, #0]
 801cb00:	bd38      	pop	{r3, r4, r5, pc}
 801cb02:	bf00      	nop
 801cb04:	20002fc8 	.word	0x20002fc8

0801cb08 <_getpid_r>:
 801cb08:	f000 b83a 	b.w	801cb80 <_getpid>

0801cb0c <_fstat_r>:
 801cb0c:	b538      	push	{r3, r4, r5, lr}
 801cb0e:	4d07      	ldr	r5, [pc, #28]	; (801cb2c <_fstat_r+0x20>)
 801cb10:	2300      	movs	r3, #0
 801cb12:	4604      	mov	r4, r0
 801cb14:	4608      	mov	r0, r1
 801cb16:	4611      	mov	r1, r2
 801cb18:	602b      	str	r3, [r5, #0]
 801cb1a:	f000 f829 	bl	801cb70 <_fstat>
 801cb1e:	1c43      	adds	r3, r0, #1
 801cb20:	d102      	bne.n	801cb28 <_fstat_r+0x1c>
 801cb22:	682b      	ldr	r3, [r5, #0]
 801cb24:	b103      	cbz	r3, 801cb28 <_fstat_r+0x1c>
 801cb26:	6023      	str	r3, [r4, #0]
 801cb28:	bd38      	pop	{r3, r4, r5, pc}
 801cb2a:	bf00      	nop
 801cb2c:	20002fc8 	.word	0x20002fc8

0801cb30 <_isatty_r>:
 801cb30:	b538      	push	{r3, r4, r5, lr}
 801cb32:	4d06      	ldr	r5, [pc, #24]	; (801cb4c <_isatty_r+0x1c>)
 801cb34:	2300      	movs	r3, #0
 801cb36:	4604      	mov	r4, r0
 801cb38:	4608      	mov	r0, r1
 801cb3a:	602b      	str	r3, [r5, #0]
 801cb3c:	f000 f828 	bl	801cb90 <_isatty>
 801cb40:	1c43      	adds	r3, r0, #1
 801cb42:	d102      	bne.n	801cb4a <_isatty_r+0x1a>
 801cb44:	682b      	ldr	r3, [r5, #0]
 801cb46:	b103      	cbz	r3, 801cb4a <_isatty_r+0x1a>
 801cb48:	6023      	str	r3, [r4, #0]
 801cb4a:	bd38      	pop	{r3, r4, r5, pc}
 801cb4c:	20002fc8 	.word	0x20002fc8

0801cb50 <_malloc_usable_size_r>:
 801cb50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801cb54:	1f18      	subs	r0, r3, #4
 801cb56:	2b00      	cmp	r3, #0
 801cb58:	bfbc      	itt	lt
 801cb5a:	580b      	ldrlt	r3, [r1, r0]
 801cb5c:	18c0      	addlt	r0, r0, r3
 801cb5e:	4770      	bx	lr

0801cb60 <_close>:
 801cb60:	4b02      	ldr	r3, [pc, #8]	; (801cb6c <_close+0xc>)
 801cb62:	2258      	movs	r2, #88	; 0x58
 801cb64:	601a      	str	r2, [r3, #0]
 801cb66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cb6a:	4770      	bx	lr
 801cb6c:	20002fc8 	.word	0x20002fc8

0801cb70 <_fstat>:
 801cb70:	4b02      	ldr	r3, [pc, #8]	; (801cb7c <_fstat+0xc>)
 801cb72:	2258      	movs	r2, #88	; 0x58
 801cb74:	601a      	str	r2, [r3, #0]
 801cb76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cb7a:	4770      	bx	lr
 801cb7c:	20002fc8 	.word	0x20002fc8

0801cb80 <_getpid>:
 801cb80:	4b02      	ldr	r3, [pc, #8]	; (801cb8c <_getpid+0xc>)
 801cb82:	2258      	movs	r2, #88	; 0x58
 801cb84:	601a      	str	r2, [r3, #0]
 801cb86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cb8a:	4770      	bx	lr
 801cb8c:	20002fc8 	.word	0x20002fc8

0801cb90 <_isatty>:
 801cb90:	4b02      	ldr	r3, [pc, #8]	; (801cb9c <_isatty+0xc>)
 801cb92:	2258      	movs	r2, #88	; 0x58
 801cb94:	601a      	str	r2, [r3, #0]
 801cb96:	2000      	movs	r0, #0
 801cb98:	4770      	bx	lr
 801cb9a:	bf00      	nop
 801cb9c:	20002fc8 	.word	0x20002fc8

0801cba0 <_kill>:
 801cba0:	4b02      	ldr	r3, [pc, #8]	; (801cbac <_kill+0xc>)
 801cba2:	2258      	movs	r2, #88	; 0x58
 801cba4:	601a      	str	r2, [r3, #0]
 801cba6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cbaa:	4770      	bx	lr
 801cbac:	20002fc8 	.word	0x20002fc8

0801cbb0 <_lseek>:
 801cbb0:	4b02      	ldr	r3, [pc, #8]	; (801cbbc <_lseek+0xc>)
 801cbb2:	2258      	movs	r2, #88	; 0x58
 801cbb4:	601a      	str	r2, [r3, #0]
 801cbb6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cbba:	4770      	bx	lr
 801cbbc:	20002fc8 	.word	0x20002fc8

0801cbc0 <_read>:
 801cbc0:	4b02      	ldr	r3, [pc, #8]	; (801cbcc <_read+0xc>)
 801cbc2:	2258      	movs	r2, #88	; 0x58
 801cbc4:	601a      	str	r2, [r3, #0]
 801cbc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cbca:	4770      	bx	lr
 801cbcc:	20002fc8 	.word	0x20002fc8

0801cbd0 <_sbrk>:
 801cbd0:	4a04      	ldr	r2, [pc, #16]	; (801cbe4 <_sbrk+0x14>)
 801cbd2:	6811      	ldr	r1, [r2, #0]
 801cbd4:	4603      	mov	r3, r0
 801cbd6:	b909      	cbnz	r1, 801cbdc <_sbrk+0xc>
 801cbd8:	4903      	ldr	r1, [pc, #12]	; (801cbe8 <_sbrk+0x18>)
 801cbda:	6011      	str	r1, [r2, #0]
 801cbdc:	6810      	ldr	r0, [r2, #0]
 801cbde:	4403      	add	r3, r0
 801cbe0:	6013      	str	r3, [r2, #0]
 801cbe2:	4770      	bx	lr
 801cbe4:	20002fcc 	.word	0x20002fcc
 801cbe8:	20002fd0 	.word	0x20002fd0

0801cbec <_write>:
 801cbec:	4b02      	ldr	r3, [pc, #8]	; (801cbf8 <_write+0xc>)
 801cbee:	2258      	movs	r2, #88	; 0x58
 801cbf0:	601a      	str	r2, [r3, #0]
 801cbf2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cbf6:	4770      	bx	lr
 801cbf8:	20002fc8 	.word	0x20002fc8

0801cbfc <_exit>:
 801cbfc:	e7fe      	b.n	801cbfc <_exit>
	...

0801cc00 <_init>:
 801cc00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cc02:	bf00      	nop
 801cc04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cc06:	bc08      	pop	{r3}
 801cc08:	469e      	mov	lr, r3
 801cc0a:	4770      	bx	lr

0801cc0c <_fini>:
 801cc0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cc0e:	bf00      	nop
 801cc10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cc12:	bc08      	pop	{r3}
 801cc14:	469e      	mov	lr, r3
 801cc16:	4770      	bx	lr
