0.6
2017.2
Aug  9 2017
16:49:39
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ALU.v,1587439876,verilog,,,,ALU,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ALUControl.v,1587418674,verilog,,,,ALUControl,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/BranchAdder.v,1587338991,verilog,,,,BranchAdder,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/Control.v,1587439454,verilog,,,,Control,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/DataMemory.v,1587430259,verilog,,,,DataMemory,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/InstructionMemory.v,1587427883,verilog,,,,InstructionMemory,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/PCAdder.v,1587155525,verilog,,,,PCAdder,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ProgramCounter.v,1587432364,verilog,,,,ProgramCounter,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/Registers.v,1587437374,verilog,,,,Registers,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/SignExtender.v,1587401923,verilog,,,,SignExtender,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/SignShift.v,1587339876,verilog,,,,SignShift,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/clkdiv.v,1587433074,verilog,,,,clkdiv,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/mux16.v,1587342597,verilog,,,,mux16,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v,1587436915,verilog,,,,top,,,,,,,,
C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top_tb.v,1587439729,verilog,,,,top_tb,,,,,,,,
