-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_top_fftStage_9 is
port (
    fftOutData_local2_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    fftOutData_local2_empty_n : IN STD_LOGIC;
    fftOutData_local2_read : OUT STD_LOGIC;
    outD_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    outD_0_full_n : IN STD_LOGIC;
    outD_0_write : OUT STD_LOGIC;
    outD_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    outD_1_full_n : IN STD_LOGIC;
    outD_1_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of fft_top_fftStage_9 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal fftStageKernelLastStageS2S_U0_ap_start : STD_LOGIC;
    signal fftStageKernelLastStageS2S_U0_ap_done : STD_LOGIC;
    signal fftStageKernelLastStageS2S_U0_ap_continue : STD_LOGIC;
    signal fftStageKernelLastStageS2S_U0_ap_idle : STD_LOGIC;
    signal fftStageKernelLastStageS2S_U0_ap_ready : STD_LOGIC;
    signal fftStageKernelLastStageS2S_U0_fftOutData_local2_read : STD_LOGIC;
    signal fftStageKernelLastStageS2S_U0_fftOutData_local_din : STD_LOGIC_VECTOR (63 downto 0);
    signal fftStageKernelLastStageS2S_U0_fftOutData_local_write : STD_LOGIC;
    signal fftStageKernelLastStageS2S_U0_start_out : STD_LOGIC;
    signal fftStageKernelLastStageS2S_U0_start_write : STD_LOGIC;
    signal convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_ap_start : STD_LOGIC;
    signal convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_ap_done : STD_LOGIC;
    signal convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_ap_continue : STD_LOGIC;
    signal convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_ap_idle : STD_LOGIC;
    signal convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_ap_ready : STD_LOGIC;
    signal convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local_read : STD_LOGIC;
    signal convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local2_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local2_0_write : STD_LOGIC;
    signal convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local2_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local2_1_write : STD_LOGIC;
    signal convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_start_out : STD_LOGIC;
    signal convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_start_write : STD_LOGIC;
    signal digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_start : STD_LOGIC;
    signal digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_done : STD_LOGIC;
    signal digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_continue : STD_LOGIC;
    signal digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_idle : STD_LOGIC;
    signal digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_ready : STD_LOGIC;
    signal digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_fftOutData_local2_0_read : STD_LOGIC;
    signal digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_fftOutData_local2_1_read : STD_LOGIC;
    signal digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_outD_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_outD_0_write : STD_LOGIC;
    signal digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_outD_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_outD_1_write : STD_LOGIC;
    signal fftOutData_local_full_n : STD_LOGIC;
    signal fftOutData_local_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal fftOutData_local_empty_n : STD_LOGIC;
    signal fftOutData_local_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal fftOutData_local_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal fftOutData_local2_0_full_n : STD_LOGIC;
    signal fftOutData_local2_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal fftOutData_local2_0_empty_n : STD_LOGIC;
    signal fftOutData_local2_0_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal fftOutData_local2_0_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal fftOutData_local2_1_full_n : STD_LOGIC;
    signal fftOutData_local2_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal fftOutData_local2_1_empty_n : STD_LOGIC;
    signal fftOutData_local2_1_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal fftOutData_local2_1_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal start_for_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_full_n : STD_LOGIC;
    signal start_for_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_empty_n : STD_LOGIC;
    signal start_for_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_full_n : STD_LOGIC;
    signal start_for_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_empty_n : STD_LOGIC;

    component fft_top_fftStageKernelLastStageS2S IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fftOutData_local2_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        fftOutData_local2_empty_n : IN STD_LOGIC;
        fftOutData_local2_read : OUT STD_LOGIC;
        fftOutData_local2_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fftOutData_local2_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fftOutData_local_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        fftOutData_local_full_n : IN STD_LOGIC;
        fftOutData_local_write : OUT STD_LOGIC;
        fftOutData_local_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fftOutData_local_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component fft_top_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fftOutData_local_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        fftOutData_local_empty_n : IN STD_LOGIC;
        fftOutData_local_read : OUT STD_LOGIC;
        fftOutData_local_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fftOutData_local_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fftOutData_local2_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fftOutData_local2_0_full_n : IN STD_LOGIC;
        fftOutData_local2_0_write : OUT STD_LOGIC;
        fftOutData_local2_0_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fftOutData_local2_0_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fftOutData_local2_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fftOutData_local2_1_full_n : IN STD_LOGIC;
        fftOutData_local2_1_write : OUT STD_LOGIC;
        fftOutData_local2_1_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fftOutData_local2_1_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component fft_top_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fftOutData_local2_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        fftOutData_local2_0_empty_n : IN STD_LOGIC;
        fftOutData_local2_0_read : OUT STD_LOGIC;
        fftOutData_local2_0_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fftOutData_local2_0_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fftOutData_local2_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        fftOutData_local2_1_empty_n : IN STD_LOGIC;
        fftOutData_local2_1_read : OUT STD_LOGIC;
        fftOutData_local2_1_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fftOutData_local2_1_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        outD_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        outD_0_full_n : IN STD_LOGIC;
        outD_0_write : OUT STD_LOGIC;
        outD_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        outD_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        outD_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        outD_1_full_n : IN STD_LOGIC;
        outD_1_write : OUT STD_LOGIC;
        outD_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        outD_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component fft_top_fifo_w64_d8_D_x6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component fft_top_fifo_w32_d8_D IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component fft_top_start_for_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft_top_start_for_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    fftStageKernelLastStageS2S_U0 : component fft_top_fftStageKernelLastStageS2S
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fftStageKernelLastStageS2S_U0_ap_start,
        start_full_n => start_for_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_full_n,
        ap_done => fftStageKernelLastStageS2S_U0_ap_done,
        ap_continue => fftStageKernelLastStageS2S_U0_ap_continue,
        ap_idle => fftStageKernelLastStageS2S_U0_ap_idle,
        ap_ready => fftStageKernelLastStageS2S_U0_ap_ready,
        fftOutData_local2_dout => fftOutData_local2_dout,
        fftOutData_local2_empty_n => fftOutData_local2_empty_n,
        fftOutData_local2_read => fftStageKernelLastStageS2S_U0_fftOutData_local2_read,
        fftOutData_local2_num_data_valid => ap_const_lv4_0,
        fftOutData_local2_fifo_cap => ap_const_lv4_0,
        fftOutData_local_din => fftStageKernelLastStageS2S_U0_fftOutData_local_din,
        fftOutData_local_full_n => fftOutData_local_full_n,
        fftOutData_local_write => fftStageKernelLastStageS2S_U0_fftOutData_local_write,
        fftOutData_local_num_data_valid => fftOutData_local_num_data_valid,
        fftOutData_local_fifo_cap => fftOutData_local_fifo_cap,
        start_out => fftStageKernelLastStageS2S_U0_start_out,
        start_write => fftStageKernelLastStageS2S_U0_start_write);

    convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0 : component fft_top_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_ap_start,
        start_full_n => start_for_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_full_n,
        ap_done => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_ap_done,
        ap_continue => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_ap_continue,
        ap_idle => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_ap_idle,
        ap_ready => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_ap_ready,
        fftOutData_local_dout => fftOutData_local_dout,
        fftOutData_local_empty_n => fftOutData_local_empty_n,
        fftOutData_local_read => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local_read,
        fftOutData_local_num_data_valid => fftOutData_local_num_data_valid,
        fftOutData_local_fifo_cap => fftOutData_local_fifo_cap,
        fftOutData_local2_0_din => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local2_0_din,
        fftOutData_local2_0_full_n => fftOutData_local2_0_full_n,
        fftOutData_local2_0_write => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local2_0_write,
        fftOutData_local2_0_num_data_valid => fftOutData_local2_0_num_data_valid,
        fftOutData_local2_0_fifo_cap => fftOutData_local2_0_fifo_cap,
        fftOutData_local2_1_din => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local2_1_din,
        fftOutData_local2_1_full_n => fftOutData_local2_1_full_n,
        fftOutData_local2_1_write => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local2_1_write,
        fftOutData_local2_1_num_data_valid => fftOutData_local2_1_num_data_valid,
        fftOutData_local2_1_fifo_cap => fftOutData_local2_1_fifo_cap,
        start_out => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_start_out,
        start_write => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_start_write);

    digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0 : component fft_top_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_start,
        ap_done => digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_done,
        ap_continue => digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_continue,
        ap_idle => digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_idle,
        ap_ready => digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_ready,
        fftOutData_local2_0_dout => fftOutData_local2_0_dout,
        fftOutData_local2_0_empty_n => fftOutData_local2_0_empty_n,
        fftOutData_local2_0_read => digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_fftOutData_local2_0_read,
        fftOutData_local2_0_num_data_valid => fftOutData_local2_0_num_data_valid,
        fftOutData_local2_0_fifo_cap => fftOutData_local2_0_fifo_cap,
        fftOutData_local2_1_dout => fftOutData_local2_1_dout,
        fftOutData_local2_1_empty_n => fftOutData_local2_1_empty_n,
        fftOutData_local2_1_read => digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_fftOutData_local2_1_read,
        fftOutData_local2_1_num_data_valid => fftOutData_local2_1_num_data_valid,
        fftOutData_local2_1_fifo_cap => fftOutData_local2_1_fifo_cap,
        outD_0_din => digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_outD_0_din,
        outD_0_full_n => outD_0_full_n,
        outD_0_write => digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_outD_0_write,
        outD_0_num_data_valid => ap_const_lv5_0,
        outD_0_fifo_cap => ap_const_lv5_0,
        outD_1_din => digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_outD_1_din,
        outD_1_full_n => outD_1_full_n,
        outD_1_write => digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_outD_1_write,
        outD_1_num_data_valid => ap_const_lv5_0,
        outD_1_fifo_cap => ap_const_lv5_0);

    fftOutData_local_U : component fft_top_fifo_w64_d8_D_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fftStageKernelLastStageS2S_U0_fftOutData_local_din,
        if_full_n => fftOutData_local_full_n,
        if_write => fftStageKernelLastStageS2S_U0_fftOutData_local_write,
        if_dout => fftOutData_local_dout,
        if_empty_n => fftOutData_local_empty_n,
        if_read => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local_read,
        if_num_data_valid => fftOutData_local_num_data_valid,
        if_fifo_cap => fftOutData_local_fifo_cap);

    fftOutData_local2_0_U : component fft_top_fifo_w32_d8_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local2_0_din,
        if_full_n => fftOutData_local2_0_full_n,
        if_write => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local2_0_write,
        if_dout => fftOutData_local2_0_dout,
        if_empty_n => fftOutData_local2_0_empty_n,
        if_read => digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_fftOutData_local2_0_read,
        if_num_data_valid => fftOutData_local2_0_num_data_valid,
        if_fifo_cap => fftOutData_local2_0_fifo_cap);

    fftOutData_local2_1_U : component fft_top_fifo_w32_d8_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local2_1_din,
        if_full_n => fftOutData_local2_1_full_n,
        if_write => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_fftOutData_local2_1_write,
        if_dout => fftOutData_local2_1_dout,
        if_empty_n => fftOutData_local2_1_empty_n,
        if_read => digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_fftOutData_local2_1_read,
        if_num_data_valid => fftOutData_local2_1_num_data_valid,
        if_fifo_cap => fftOutData_local2_1_fifo_cap);

    start_for_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_U : component fft_top_start_for_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_din,
        if_full_n => start_for_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_full_n,
        if_write => fftStageKernelLastStageS2S_U0_start_write,
        if_dout => start_for_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_dout,
        if_empty_n => start_for_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_empty_n,
        if_read => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_ap_ready);

    start_for_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_U : component fft_top_start_for_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_din,
        if_full_n => start_for_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_full_n,
        if_write => convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_start_write,
        if_dout => start_for_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_dout,
        if_empty_n => start_for_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_empty_n,
        if_read => digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_ready);




    ap_done <= digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_done;
    ap_idle <= (fftStageKernelLastStageS2S_U0_ap_idle and digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_idle and convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_ap_idle);
    ap_ready <= fftStageKernelLastStageS2S_U0_ap_ready;
    convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_ap_continue <= ap_const_logic_1;
    convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_ap_start <= start_for_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_empty_n;
    digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_continue <= ap_continue;
    digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_ap_start <= start_for_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_empty_n;
    fftOutData_local2_read <= fftStageKernelLastStageS2S_U0_fftOutData_local2_read;
    fftStageKernelLastStageS2S_U0_ap_continue <= ap_const_logic_1;
    fftStageKernelLastStageS2S_U0_ap_start <= ap_start;
    outD_0_din <= digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_outD_0_din;
    outD_0_write <= digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_outD_0_write;
    outD_1_din <= digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_outD_1_din;
    outD_1_write <= digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_outD_1_write;
    start_for_convertSuperStreamToArrayNScale_1_0_50000_1024_2_complex_complex_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
