#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 30 13:23:46 2017
# Process ID: 4780
# Current directory: W:/temp532/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2452 W:\temp532\project_1\project_1.xpr
# Log file: W:/temp532/project_1/vivado.log
# Journal file: W:/temp532/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/temp532/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'W:/temp532/project_1/Downloads/vivado-library-master/if/pmod_v1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'W:/temp532/project_1/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'W:/temp532/project_1/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'w:/temp532/project_1/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'w:/temp532/project_1/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'w:/temp532/project_1/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/PWM'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodWIFI:1.0'. The one found in IP location 'w:/vivado-library-master/ip/Pmods/PmodWIFI_v1_0' will take precedence over the same IP in location w:/temp532/vivado-library-master/ip/Pmods/PmodWIFI_v1_0
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0

open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1286.371 ; gain = 600.367
open_bd_design {W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- digilentinc.com:IP:PmodWIFI:1.0 - PmodWIFI_0
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_1
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_1_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_1_xlconcat
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - MB1_GPIO
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - MB2_GPIO
Adding cell -- user:user:switch_led_out:1.0 - switch_led_out_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0 - stream_jpg_yy_nv_mn_v1_0_wed2_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file <W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0 [get_ips  design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0] -log ip_upgrade.log
Upgrading 'W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (stream_jpg_yy_nv_mn_v1_0_v1_0_wed2 1.0) from revision 29 to revision 30
Wrote  : <W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'W:/temp532/project_1/ip_upgrade.log'.
ipx::edit_ip_in_project -upgrade true -name stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project -directory W:/temp532/project_1/project_1.tmp/stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project w:/temp532/img_proc_full/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'w:/temp532/project_1/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'w:/temp532/project_1/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'w:/temp532/project_1/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/PWM'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodWIFI:1.0'. The one found in IP location 'w:/vivado-library-master/ip/Pmods/PmodWIFI_v1_0' will take precedence over the same IP in location w:/temp532/vivado-library-master/ip/Pmods/PmodWIFI_v1_0
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1337.402 ; gain = 0.000
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
current_project project_1
current_project stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 31 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::update_checksums: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1960.582 ; gain = 0.219
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path w:/temp532/img_proc_full
INFO: [IP_Flow 19-725] Reloaded user IP repository 'w:/temp532/img_proc_full'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodWIFI:1.0'. The one found in IP location 'w:/vivado-library-master/ip/Pmods/PmodWIFI_v1_0' will take precedence over the same IP in location w:/temp532/vivado-library-master/ip/Pmods/PmodWIFI_v1_0
export_ip_user_files -of_objects [get_ips  design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0 [get_ips  design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0] -log ip_upgrade.log
Upgrading 'W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (stream_jpg_yy_nv_mn_v1_0_v1_0_wed2 1.0) from revision 30 to revision 31
WARNING: [IP_Flow 19-4698] Upgrade has added port 'goal'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0' has identified issues that may require user intervention. Please review the upgrade log 'w:/temp532/project_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'W:/temp532/project_1/ip_upgrade.log'.
report_ip_status -name ip_status 
generate_target all [get_files  W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
delete_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2145.789 ; gain = 0.000
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The D-cache cacheable segment 0x80000000 - 0xFFFFFFFF does not include the M_AXI_DC segment 0x00030000-0x0003FFFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_1: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0xFFFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_1_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1_axi_periph/xbar/m_axi_bid'(1) to net 'xbar_to_m01_couplers_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1_axi_periph/xbar/m_axi_rid'(1) to net 'xbar_to_m01_couplers_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/AXI_SHARED/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/AXI_SHARED/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read'(2) to net 'MB1_GPIO_gpio2_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MB1_GPIO/gpio_io_i'(32) to net 'stream_jpg_yy_nv_mn_v1_0_wed2_0_img_proc_write'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0/bram_rddata_a'(32) to net 'blk_mem_gen_0_doutb'(20) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream_jpg_yy_nv_mn_v1_0_wed2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MB1_GPIO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MB2_GPIO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switch_led_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/s00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/s00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m01_couplers/auto_rs .
Exporting to file W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:53 ; elapsed = 00:02:33 . Memory (MB): peak = 2595.949 ; gain = 450.160
export_ip_user_files -of_objects [get_files W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory W:/temp532/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir W:/temp532/project_1/project_1.ip_user_files -ipstatic_source_dir W:/temp532/project_1/project_1.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 30 14:12:33 2017] Launched synth_1...
Run output will be captured here: W:/temp532/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 30 14:12:33 2017] Launched impl_1...
Run output will be captured here: W:/temp532/project_1/project_1.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project -directory W:/temp532/project_1/project_1.tmp/stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project w:/temp532/img_proc_full/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'w:/temp532/project_1/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'w:/temp532/project_1/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'w:/temp532/project_1/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/PWM'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodWIFI:1.0'. The one found in IP location 'w:/vivado-library-master/ip/Pmods/PmodWIFI_v1_0' will take precedence over the same IP in location w:/temp532/vivado-library-master/ip/Pmods/PmodWIFI_v1_0
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2666.598 ; gain = 0.000
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
current_project project_1
current_project stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 32 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::update_checksums: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2764.238 ; gain = 1.406
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path w:/temp532/img_proc_full
INFO: [IP_Flow 19-725] Reloaded user IP repository 'w:/temp532/img_proc_full'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodWIFI:1.0'. The one found in IP location 'w:/vivado-library-master/ip/Pmods/PmodWIFI_v1_0' will take precedence over the same IP in location w:/temp532/vivado-library-master/ip/Pmods/PmodWIFI_v1_0
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0 [get_ips  design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0] -log ip_upgrade.log
Upgrading 'W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (stream_jpg_yy_nv_mn_v1_0_v1_0_wed2 1.0) from revision 31 to revision 32
Wrote  : <W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'W:/temp532/project_1/ip_upgrade.log'.
generate_target all [get_files  W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
delete_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2902.047 ; gain = 0.000
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The D-cache cacheable segment 0x80000000 - 0xFFFFFFFF does not include the M_AXI_DC segment 0x00030000-0x0003FFFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_1: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0xFFFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_1_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1_axi_periph/xbar/m_axi_bid'(1) to net 'xbar_to_m01_couplers_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1_axi_periph/xbar/m_axi_rid'(1) to net 'xbar_to_m01_couplers_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/AXI_SHARED/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/AXI_SHARED/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read'(2) to net 'MB1_GPIO_gpio2_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MB1_GPIO/gpio_io_i'(32) to net 'stream_jpg_yy_nv_mn_v1_0_wed2_0_img_proc_write'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0/bram_rddata_a'(32) to net 'blk_mem_gen_0_doutb'(20) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream_jpg_yy_nv_mn_v1_0_wed2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MB1_GPIO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MB2_GPIO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switch_led_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/s00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/s00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m01_couplers/auto_rs .
Exporting to file W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:44 ; elapsed = 00:01:31 . Memory (MB): peak = 2942.344 ; gain = 40.297
export_ip_user_files -of_objects [get_files W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory W:/temp532/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir W:/temp532/project_1/project_1.ip_user_files -ipstatic_source_dir W:/temp532/project_1/project_1.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 30 14:37:14 2017] Launched synth_1...
Run output will be captured here: W:/temp532/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 30 14:37:14 2017] Launched impl_1...
Run output will be captured here: W:/temp532/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1 -noclean_dir 
ipx::edit_ip_in_project -upgrade true -name stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project -directory W:/temp532/project_1/project_1.tmp/stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project w:/temp532/img_proc_full/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'w:/temp532/project_1/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'w:/temp532/project_1/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'w:/temp532/project_1/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/temp532/PWM'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodWIFI:1.0'. The one found in IP location 'w:/vivado-library-master/ip/Pmods/PmodWIFI_v1_0' will take precedence over the same IP in location w:/temp532/vivado-library-master/ip/Pmods/PmodWIFI_v1_0
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2961.527 ; gain = 19.184
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
current_project project_1
current_project stream_jpg_yy_nv_mn_v1_0_wed2_v1_0_project
ERROR: [Common 17-180] Spawn failed: No error
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 33 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::update_checksums: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3543.242 ; gain = 0.000
ipx::save_core [ipx::current_core]
close_project -delete
close_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3586.285 ; gain = 1.730
update_ip_catalog -rebuild -repo_path w:/temp532/img_proc_full
INFO: [IP_Flow 19-725] Reloaded user IP repository 'w:/temp532/img_proc_full'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodWIFI:1.0'. The one found in IP location 'w:/vivado-library-master/ip/Pmods/PmodWIFI_v1_0' will take precedence over the same IP in location w:/temp532/vivado-library-master/ip/Pmods/PmodWIFI_v1_0
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0 [get_ips  design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0] -log ip_upgrade.log
Upgrading 'W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (stream_jpg_yy_nv_mn_v1_0_v1_0_wed2 1.0) from revision 32 to revision 33
Wrote  : <W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'W:/temp532/project_1/ip_upgrade.log'.
generate_target all [get_files  W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
delete_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3670.035 ; gain = 0.000
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The D-cache cacheable segment 0x80000000 - 0xFFFFFFFF does not include the M_AXI_DC segment 0x00030000-0x0003FFFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_1: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0xFFFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_1_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1_axi_periph/xbar/m_axi_bid'(1) to net 'xbar_to_m01_couplers_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1_axi_periph/xbar/m_axi_rid'(1) to net 'xbar_to_m01_couplers_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/AXI_SHARED/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/AXI_SHARED/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read'(2) to net 'MB1_GPIO_gpio2_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MB1_GPIO/gpio_io_i'(32) to net 'stream_jpg_yy_nv_mn_v1_0_wed2_0_img_proc_write'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0/bram_rddata_a'(32) to net 'blk_mem_gen_0_doutb'(20) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream_jpg_yy_nv_mn_v1_0_wed2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MB1_GPIO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MB2_GPIO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switch_led_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/s00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_axi_periph/s00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SHARED/m01_couplers/auto_rs .
Exporting to file W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:43 ; elapsed = 00:02:22 . Memory (MB): peak = 3714.707 ; gain = 44.672
export_ip_user_files -of_objects [get_files W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files W:/temp532/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory W:/temp532/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir W:/temp532/project_1/project_1.ip_user_files -ipstatic_source_dir W:/temp532/project_1/project_1.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 8
[Thu Mar 30 15:11:38 2017] Launched synth_1...
Run output will be captured here: W:/temp532/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 30 15:11:38 2017] Launched impl_1...
Run output will be captured here: W:/temp532/project_1/project_1.runs/impl_1/runme.log
launch_sdk -workspace W:/temp532/project_1/project_1.sdk -hwspec W:/temp532/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace W:/temp532/project_1/project_1.sdk -hwspec W:/temp532/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace W:/temp532/project_1/project_1.sdk -hwspec W:/temp532/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace W:/temp532/project_1/project_1.sdk -hwspec W:/temp532/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace W:/temp532/project_1/project_1.sdk -hwspec W:/temp532/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace W:/temp532/project_1/project_1.sdk -hwspec W:/temp532/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace W:/temp532/project_1/project_1.sdk -hwspec W:/temp532/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace W:/temp532/project_1/project_1.sdk -hwspec W:/temp532/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 30 16:31:23 2017] Launched impl_1...
Run output will be captured here: W:/temp532/project_1/project_1.runs/impl_1/runme.log
launch_sdk -workspace W:/temp532/project_1/project_1.sdk -hwspec W:/temp532/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace W:/temp532/project_1/project_1.sdk -hwspec W:/temp532/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force W:/temp532/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef W:/temp532/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace W:/temp532/project_1/project_1.sdk -hwspec W:/temp532/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace W:/temp532/project_1/project_1.sdk -hwspec W:/temp532/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
