<!DOCTYPE SimulIDE>

<parts>
    <regblock name="REGs" start="0x00" end="0x0F" >
        <register name="ORB"   addr="0x00" />
        <register name="ORA"   addr="0x01" />
        <register name="DDRB"  addr="0x02" />
        <register name="DDRA"  addr="0x03" />
        <register name="T1CL"  addr="0x04" />
        <register name="T1CH"  addr="0x05" />
        <register name="T1LL"  addr="0x06" />
        <register name="T1LH"  addr="0x07" />
        <register name="T2CL"  addr="0x08" />
        <register name="T2CH"  addr="0x09" />
        <register name="SR"    addr="0x0A" />
        <register name="ACR"   addr="0x0B" />
        <register name="PCR"   addr="0x0C" />
        <register name="IFR"   addr="0x0D" />
        <register name="IER"   addr="0x0E" />
        <register name="ORA1"  addr="0x0F" />
    </regblock>
    
    <interrupts enable="">
        <interrupt name="RESET"                                priority="0" vector="0xFFFC"/>
    </interrupts>

    
    <port name="PORTA" pins="8" outreg="ORA" dirreg="DDRA">
    </port>
    
    <port name="PORTB" pins="8" outreg="ORB" dirreg="DDRB">
    </port>
    
    <port name="PORTD" pins="8" >
    </port>
    
    <port name="PORTR" pins="4" >
    </port>
    
    <ctrlport name="CPORT0" pins="CA1,CA2,CB1,CB2,CS1,CS2,RW,IRQ,P2" />
    <intmem name="MemCtrl" 
        addrport="PORTR"
        dataport="PORTD"
        rwpin="RW"
        cshpin="CS1"
        cslpin="CS2"
        clkpin="P2">
    </intmem>
</parts>
