# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../2018_3_zedboard_lab1.srcs/sim_1/imports/2018_3_zedboard_lab1/lab1_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
