Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov  5 10:39:11 2025
| Host         : fpgalab214 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              47 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              53 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------+--------------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+--------------------------+--------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | DA_SDIN_i_1_n_0          |                          |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | shift_counter[4]_i_2_n_0 | shift_counter[4]_i_1_n_0 |                1 |              5 |
| ~strobe              |                          |                          |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG |                          |                          |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG | out_right[23]_i_1_n_0    |                          |                7 |             23 |
|  CLK100MHZ_IBUF_BUFG | p_1_in[23]               |                          |                3 |             23 |
|  CLK100MHZ_IBUF_BUFG | in_right[23]_i_1_n_0     | strobe_i_1_n_0           |                4 |             24 |
|  CLK100MHZ_IBUF_BUFG | in_left[23]_i_1_n_0      | strobe_i_1_n_0           |                5 |             24 |
+----------------------+--------------------------+--------------------------+------------------+----------------+


