OpenROAD d423155d69de7f683a23f6916ead418a615ad4ad 
Features included (+) or not (-):  +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/picorv32a/runs/RUN_2024.07.21_14.25.58/tmp/floorplan/5-tapcell.odb'…
define_corners Slowest Typical Fastest
read_liberty -corner Slowest /openlane/designs/picorv32a/runs/RUN_2024.07.21_14.25.58/tmp/cts/cts-slowest.lib
[WARNING STA-1173] /openlane/designs/picorv32a/runs/RUN_2024.07.21_14.25.58/tmp/cts/cts-slowest.lib line 24, default_fanout_load is 0.0.
read_liberty -corner Typical /openlane/designs/picorv32a/runs/RUN_2024.07.21_14.25.58/tmp/cts/cts.lib
[WARNING STA-1173] /openlane/designs/picorv32a/runs/RUN_2024.07.21_14.25.58/tmp/cts/cts.lib line 23, default_fanout_load is 0.0.
read_liberty -corner Fastest /openlane/designs/picorv32a/runs/RUN_2024.07.21_14.25.58/tmp/cts/cts-fastest.lib
[WARNING STA-1173] /openlane/designs/picorv32a/runs/RUN_2024.07.21_14.25.58/tmp/cts/cts-fastest.lib line 23, default_fanout_load is 0.0.
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 4.946000000000001
[INFO]: Setting input delay to: 4.946000000000001
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "clk" found for clock "clk".
[WARNING CTS-0041] Net "clk" has 0 sinks. Skipping...
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 4508um.
Writing OpenROAD database to '/openlane/designs/picorv32a/runs/RUN_2024.07.21_14.25.58/results/cts/picorv32a.odb'…
Writing layout to '/openlane/designs/picorv32a/runs/RUN_2024.07.21_14.25.58/results/cts/picorv32a.def'…
Writing timing constraints to '/openlane/designs/picorv32a/runs/RUN_2024.07.21_14.25.58/results/cts/picorv32a.sdc'…
[INFO]: Legalizing...
