[SETTINGS]
UUT_module%QAM_const_mod%
TB_module%QAM_const_mod_tb%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%c:\My_Designs\polyphase_clock_sync\piopru_rrc_filter\src\TestBench%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%QAM_const_mod_TB.vhdl%
MACRO_FILE%QAM_const_mod_TB_runtest.do%
UUT_module_FILE%%
LIBRARY_NAME%piopru_rrc_filter%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]
level%1%

[PORTS]
real_out%out%[31:0]reg%NO%NOCLK%
imag_out%out%[31:0]reg%NO%NOCLK%
inp%in%[3:0]wire%NO%NOCLK%
clk%in%wire%NO%NOCLK%
rst%in%wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]


