0.7
2020.2
Nov 18 2020
09:47:47
D:/Logic_Design_Lab/Pre_Test/Lab3_Basic_1/Lab3_Basic_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/Logic_Design_Lab/Pre_Test/Lab3_Basic_1/Lab3_Basic_1.srcs/sources_1/new/Clock_Divider.v,1697547689,verilog,,D:/Logic_Design_Lab/Pre_Test/Lab3_Basic_1/Lab3_Basic_1.srcs/sources_1/new/testbench.v,,Clock_Divider,,,,,,,,
D:/Logic_Design_Lab/Pre_Test/Lab3_Basic_1/Lab3_Basic_1.srcs/sources_1/new/testbench.v,1697547726,verilog,,,,testbench,,,,,,,,
