/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  reg [7:0] celloutsig_0_17z;
  reg [24:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [23:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  reg [5:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [5:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = celloutsig_0_0z ? celloutsig_0_0z : in_data[0];
  assign celloutsig_1_13z = ~(celloutsig_1_10z[1] & celloutsig_1_2z[4]);
  assign celloutsig_0_0z = ~((in_data[67] | in_data[74]) & in_data[66]);
  assign celloutsig_1_9z = ~((in_data[133] | celloutsig_1_6z) & celloutsig_1_8z);
  assign celloutsig_0_3z = in_data[88] ^ celloutsig_0_1z[0];
  assign celloutsig_1_19z = celloutsig_1_17z[0] ^ celloutsig_1_11z;
  assign celloutsig_0_4z = celloutsig_0_3z ^ celloutsig_0_2z;
  assign celloutsig_0_1z = in_data[76:73] + { in_data[15:14], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z[12:6], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } & { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_13z = { celloutsig_0_1z[2:0], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_8z } / { 1'h1, in_data[16], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_5z = in_data[32:13] == in_data[68:49];
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } == { celloutsig_0_7z[22:10], celloutsig_0_4z };
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z } && { celloutsig_1_10z[1], celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_21z = celloutsig_0_12z & ~(celloutsig_0_13z[1]);
  assign celloutsig_1_6z = { in_data[113:104], celloutsig_1_5z } !== celloutsig_1_4z[11:1];
  assign celloutsig_1_7z = { celloutsig_1_4z[17:7], celloutsig_1_1z } !== { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_6z = | { in_data[47:42], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = | in_data[178:173];
  assign celloutsig_0_8z = | { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_11z = ^ celloutsig_1_2z[8:6];
  assign celloutsig_1_0z = ^ in_data[177:166];
  assign celloutsig_0_22z = celloutsig_0_17z[6:4] >>> { celloutsig_0_19z[20:19], celloutsig_0_11z };
  assign celloutsig_1_3z = celloutsig_1_2z[13:5] >>> { in_data[190:183], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_3z[5], celloutsig_1_9z, celloutsig_1_5z } - celloutsig_1_3z[4:2];
  assign celloutsig_1_18z = celloutsig_1_1z[4:2] ^ { celloutsig_1_17z[1:0], celloutsig_1_9z };
  assign celloutsig_0_7z = { in_data[70:62], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } ^ { in_data[77:59], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_14z = in_data[53:45] ^ { celloutsig_0_13z[3:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[155:145], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ^ in_data[140:127];
  always_latch
    if (!clkin_data[64]) celloutsig_1_17z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_17z = { celloutsig_1_3z[4:3], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_13z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_17z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_17z = celloutsig_0_7z[23:16];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_19z = 25'h0000000;
    else if (!clkin_data[0]) celloutsig_0_19z = { celloutsig_0_17z[5:2], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_6z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_1z = in_data[145:140];
  assign celloutsig_0_12z = ~((celloutsig_0_4z & celloutsig_0_2z) | (celloutsig_0_2z & celloutsig_0_6z));
  assign celloutsig_1_8z = ~((celloutsig_1_1z[5] & celloutsig_1_6z) | (celloutsig_1_3z[1] & in_data[153]));
  assign { out_data[130:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
