

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Sat Jun  3 12:11:34 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_3b_32x32
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32778|  32778|  32779|  32779|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- L_col   |  32776|  32776|        41|         32|          1|  1024|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    791|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    878|
|Register         |        -|      -|     888|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     888|   1669|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32sbkb_U1  |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_Din_A                        |     +    |      0|  0|  16|          32|          32|
    |grp_fu_925_p2                  |     +    |      0|  0|  32|          32|          32|
    |grp_fu_931_p2                  |     +    |      0|  0|  16|          32|          32|
    |grp_fu_941_p2                  |     +    |      0|  0|  16|          32|          32|
    |grp_fu_947_p2                  |     +    |      0|  0|  16|          32|          32|
    |grp_fu_957_p2                  |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_979_p2                  |     +    |      0|  0|   6|           6|           1|
    |indvar_flatten_next_fu_973_p2  |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_1775_p2                 |     +    |      0|  0|   6|           6|           1|
    |tmp16_fu_1784_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp1_fu_1575_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_1569_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp_66_fu_1042_p2              |     +    |      0|  0|   7|           7|           6|
    |tmp_68_fu_1092_p2              |     +    |      0|  0|   8|           8|           7|
    |tmp_70_fu_1139_p2              |     +    |      0|  0|   8|           8|           8|
    |tmp_72_fu_1188_p2              |     +    |      0|  0|   9|           9|           8|
    |tmp_74_fu_1235_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp_76_fu_1281_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp_79_fu_1374_p2              |     +    |      0|  0|  10|          10|           9|
    |tmp_81_fu_1421_p2              |     +    |      0|  0|  10|          10|          10|
    |tmp_83_fu_1467_p2              |     +    |      0|  0|  10|          10|          10|
    |tmp_85_fu_1513_p2              |     +    |      0|  0|  10|          10|          10|
    |tmp_87_fu_1559_p2              |     +    |      0|  0|  10|          10|          10|
    |tmp_92_fu_1758_p2              |     +    |      0|  0|  11|          11|          10|
    |tmp_93_fu_1769_p2              |     +    |      0|  0|  12|          12|          12|
    |exitcond_flatten_fu_967_p2     |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_985_p2             |   icmp   |      0|  0|   3|           6|           7|
    |tmp_10_fu_1103_p2              |    or    |      0|  0|  15|          11|           3|
    |tmp_12_fu_1125_p2              |    or    |      0|  0|  15|          11|           3|
    |tmp_14_fu_1149_p2              |    or    |      0|  0|  15|          11|           3|
    |tmp_16_fu_1171_p2              |    or    |      0|  0|  15|          11|           3|
    |tmp_18_fu_1199_p2              |    or    |      0|  0|  15|          11|           4|
    |tmp_20_fu_1221_p2              |    or    |      0|  0|  15|          11|           4|
    |tmp_22_fu_1245_p2              |    or    |      0|  0|  15|          11|           4|
    |tmp_24_fu_1267_p2              |    or    |      0|  0|  15|          11|           4|
    |tmp_26_fu_1291_p2              |    or    |      0|  0|  15|          11|           4|
    |tmp_28_fu_1313_p2              |    or    |      0|  0|  15|          11|           4|
    |tmp_30_fu_1335_p2              |    or    |      0|  0|  15|          11|           4|
    |tmp_32_fu_1357_p2              |    or    |      0|  0|  15|          11|           4|
    |tmp_34_fu_1385_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_36_fu_1407_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_38_fu_1431_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_40_fu_1453_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_42_fu_1477_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_44_fu_1499_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_46_fu_1523_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_48_fu_1545_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_4_fu_1025_p2               |    or    |      0|  0|  15|          11|           1|
    |tmp_50_fu_1581_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_52_fu_1603_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_54_fu_1625_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_56_fu_1647_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_58_fu_1669_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_60_fu_1691_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_62_fu_1713_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_64_fu_1738_p2              |    or    |      0|  0|  15|          11|           5|
    |tmp_7_fu_1053_p2               |    or    |      0|  0|  15|          11|           2|
    |tmp_9_fu_1075_p2               |    or    |      0|  0|  15|          11|           2|
    |j_mid2_fu_991_p3               |  select  |      0|  0|   6|           1|           1|
    |tmp_mid2_v_fu_999_p3           |  select  |      0|  0|   6|           1|           6|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 791|         794|         564|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |a_Addr_A_orig                 |  320|         33|   32|       1056|
    |ap_NS_fsm                     |   60|         35|    1|         35|
    |b_Addr_A_orig                 |  320|         33|   32|       1056|
    |c_WEN_A                       |    4|          2|    4|          8|
    |grp_fu_753_p0                 |   64|          9|   32|        288|
    |grp_fu_753_p1                 |   64|          9|   32|        288|
    |i_phi_fu_735_p4               |    6|          2|    6|         12|
    |i_reg_731                     |    6|          2|    6|         12|
    |indvar_flatten_phi_fu_724_p4  |   11|          2|   11|         22|
    |indvar_flatten_reg_720        |   11|          2|   11|         22|
    |j_phi_fu_746_p4               |    6|          2|    6|         12|
    |j_reg_742                     |    6|          2|    6|         12|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  878|        133|  179|       2823|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |a_load_30_reg_2236                                   |  32|   0|   32|          0|
    |a_load_31_reg_2251                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                            |  34|   0|   34|          0|
    |ap_enable_reg_pp0_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1795  |   1|   0|    1|          0|
    |b_load_30_reg_2241                                   |  32|   0|   32|          0|
    |b_load_31_reg_2256                                   |  32|   0|   32|          0|
    |exitcond_flatten_reg_1795                            |   1|   0|    1|          0|
    |i_reg_731                                            |   6|   0|    6|          0|
    |indvar_flatten_next_reg_1799                         |  11|   0|   11|          0|
    |indvar_flatten_reg_720                               |  11|   0|   11|          0|
    |j_1_reg_2246                                         |   6|   0|    6|          0|
    |j_mid2_reg_1804                                      |   6|   0|    6|          0|
    |j_reg_742                                            |   6|   0|    6|          0|
    |reg_857                                              |  32|   0|   32|          0|
    |reg_862                                              |  32|   0|   32|          0|
    |reg_867                                              |  32|   0|   32|          0|
    |reg_872                                              |  32|   0|   32|          0|
    |reg_877                                              |  32|   0|   32|          0|
    |reg_882                                              |  32|   0|   32|          0|
    |reg_887                                              |  32|   0|   32|          0|
    |reg_892                                              |  32|   0|   32|          0|
    |reg_897                                              |  32|   0|   32|          0|
    |reg_902                                              |  32|   0|   32|          0|
    |reg_907                                              |  32|   0|   32|          0|
    |reg_912                                              |  32|   0|   32|          0|
    |reg_917                                              |  32|   0|   32|          0|
    |reg_921                                              |  32|   0|   32|          0|
    |reg_937                                              |  32|   0|   32|          0|
    |reg_953                                              |  32|   0|   32|          0|
    |reg_963                                              |  32|   0|   32|          0|
    |tmp1_reg_2146                                        |  32|   0|   32|          0|
    |tmp24_reg_2261                                       |  32|   0|   32|          0|
    |tmp_2_cast5_cast1_reg_1906                           |   6|   0|    8|          2|
    |tmp_2_cast5_cast_reg_1957                            |   6|   0|    9|          3|
    |tmp_2_cast5_reg_2053                                 |   6|   0|   10|          4|
    |tmp_70_reg_1931                                      |   8|   0|    8|          0|
    |tmp_74_reg_1983                                      |   9|   0|    9|          0|
    |tmp_76_reg_2008                                      |   9|   0|    9|          0|
    |tmp_93_reg_2231                                      |  12|   0|   12|          0|
    |tmp_mid2_v_reg_1830                                  |   6|   0|    6|          0|
    |tmp_reg_1835                                         |   6|   0|   11|          5|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 888|   0|  902|         14|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
|b_Addr_A  | out |   32|    bram    |       b      |     array    |
|b_EN_A    | out |    1|    bram    |       b      |     array    |
|b_WEN_A   | out |    4|    bram    |       b      |     array    |
|b_Din_A   | out |   32|    bram    |       b      |     array    |
|b_Dout_A  |  in |   32|    bram    |       b      |     array    |
|b_Clk_A   | out |    1|    bram    |       b      |     array    |
|b_Rst_A   | out |    1|    bram    |       b      |     array    |
|c_Addr_A  | out |   32|    bram    |       c      |     array    |
|c_EN_A    | out |    1|    bram    |       c      |     array    |
|c_WEN_A   | out |    4|    bram    |       c      |     array    |
|c_Din_A   | out |   32|    bram    |       c      |     array    |
|c_Dout_A  |  in |   32|    bram    |       c      |     array    |
|c_Clk_A   | out |    1|    bram    |       c      |     array    |
|c_Rst_A   | out |    1|    bram    |       c      |     array    |
+----------+-----+-----+------------+--------------+--------------+

