Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Facultad/Programas/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 365f449ac0c2486db8c2139e5a4e1d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_tb_behav xil_defaultlib.lab1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture logica of entity xil_defaultlib.lab1 [lab1_default]
Compiling module xil_defaultlib.lab1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_tb_behav
