<!doctype html><html lang=en><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge,chrome=1"><title>Default Array HLS configuration - COMP4601 Musings</title><meta name=renderer content="webkit"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta http-equiv=cache-control content="no-transform"><meta http-equiv=cache-control content="no-siteapp"><meta name=theme-color content="#f8f5ec"><meta name=msapplication-navbutton-color content="#f8f5ec"><meta name=apple-mobile-web-app-capable content="yes"><meta name=apple-mobile-web-app-status-bar-style content="#f8f5ec"><meta name=author content="z5206677"><meta name=description content="Refer to chapter 4 - lab 3 - Implementing Arrays as RTL Interfaces"><meta name=keywords content="featherbear,COMP4601,UNSW"><meta name=generator content="Hugo 0.68.3 with theme even"><link rel=canonical href=../default-array-hls-configuration/><link rel=apple-touch-icon sizes=180x180 href=../apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=../favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=../favicon-16x16.png><link rel=manifest href=../manifest.json><link rel=mask-icon href=../safari-pinned-tab.svg color=#5bbad5><link href=../sass/main.min.651e6917abb0239242daa570c2bec9867267bbcd83646da5a850afe573347b44.css rel=stylesheet><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.css integrity="sha256-7TyXnr2YU040zfSP+rEcz29ggW4j56/ujTPwjMzyqFY=" crossorigin=anonymous><link rel=stylesheet href=../css/typedjs.shortcode.css><link rel=stylesheet href=../css/fixDetails.css><link rel=stylesheet href=../css/fancyBox.css><meta property="og:title" content="Default Array HLS configuration"><meta property="og:description" content="Refer to chapter 4 - lab 3 - Implementing Arrays as RTL Interfaces"><meta property="og:type" content="article"><meta property="og:url" content="/default-array-hls-configuration/"><meta property="article:published_time" content="2022-06-09T11:53:29+00:00"><meta property="article:modified_time" content="2022-07-13T03:25:05+00:00"><meta itemprop=name content="Default Array HLS configuration"><meta itemprop=description content="Refer to chapter 4 - lab 3 - Implementing Arrays as RTL Interfaces"><meta itemprop=datePublished content="2022-06-09T11:53:29+00:00"><meta itemprop=dateModified content="2022-07-13T03:25:05+00:00"><meta itemprop=wordCount content="393"><meta itemprop=keywords content><meta name=twitter:card content="summary"><meta name=twitter:title content="Default Array HLS configuration"><meta name=twitter:description content="Refer to chapter 4 - lab 3 - Implementing Arrays as RTL Interfaces"><!--[if lte IE 9]><script src=https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js></script><![endif]--><!--[if lt IE 9]><script src=https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js></script><script src=https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js></script><![endif]--></head><body><div id=mobile-navbar class=mobile-navbar><div class=mobile-header-logo><a href=../ class=logo>COMP4601 Musings</a></div><div class=mobile-navbar-icon><span></span><span></span><span></span></div></div><nav id=mobile-menu class="mobile-menu slideout-menu"><ul class=mobile-menu-list><a href=../><li class=mobile-menu-item>Home</li></a><a href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/textbook/kastner-parallel-processing-fpgas.pdf><li class=mobile-menu-item>Textbook</li></a><a href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/tutorials/ug871-vivado-high-level-synthesis-tutorial.pdf><li class=mobile-menu-item>Tutorials</li></a></ul></nav><div class=container id=mobile-panel><header id=header class=header><div class=logo-wrapper><a href=../ class=logo>COMP4601 Musings</a></div><nav class=site-navbar><ul id=menu class=menu><li class=menu-item><a class=menu-item-link href=../>Home</a></li><li class=menu-item><a class=menu-item-link href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/textbook/kastner-parallel-processing-fpgas.pdf>Textbook</a></li><li class=menu-item><a class=menu-item-link href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/tutorials/ug871-vivado-high-level-synthesis-tutorial.pdf>Tutorials</a></li></ul></nav></header><main id=main class=main><div class=content-wrapper><div id=content class=content><article class=post><header class=post-header><h1 class=post-title>Default Array HLS configuration</h1><div class=post-meta><span class=post-time>2022-06-09</span></div></header><div class=post-toc id=post-toc><h2 class=post-toc-title>Contents</h2><div class="post-toc-content always-active"><nav id=TableOfContents><ul><li><a href=#using-a-single-port-or-dual-port-ram-interface>Using a single-port or dual-port RAM interface</a><ul><li><a href=#single-port>Single Port</a></li><li><a href=#dual-port-with-required-unroll>Dual Port (with required unroll)</a></li></ul></li><li><a href=#using-fifo-interfaces>Using FIFO interfaces</a><ul><li><a href=#without-fifo>Without FIFO</a></li><li><a href=#with-fifo>With FIFO</a></li></ul></li><li><a href=#partitioning-into-discrete-ports>Partitioning into discrete ports</a><ul><li><a href=#all-discrete-ports>All discrete ports</a></li></ul></li><li><a href=#comparison>Comparison</a><ul><li><a href=#dual-port-no-fifo-vs-dual-port-fifo>Dual Port No-FIFO vs Dual Port FIFO</a></li></ul></li><li><a href=#on-array-partitioning>On Array Partitioning</a></li></ul></nav></div></div><div class=post-content><blockquote><p>Refer to chapter 4 - lab 3 - Implementing Arrays as RTL Interfaces</p></blockquote><p>Here is a function with input array (i.e. <code>din_t d_i[N]</code>)</p><p>_<img src=../uploads/snipaste_2022-06-09_21-55-09.jpg alt></p><p>Synthesizing array arguments to RAM ports is the default. You can control how these ports<br>are implemented using a number of other options.</p><hr><h1 id=using-a-single-port-or-dual-port-ram-interface>Using a single-port or dual-port RAM interface</h1><p>Vivado HLS automatically analyzes the design and selects the number of ports (either single or dual port) to maximize the data rate</p><h2 id=single-port>Single Port</h2><blockquote><p><strong>Note: If you specify a dual-port RAM and Vivado HLS determines that only a single port is required,<br>it uses a single-port and will override the dual-port specification.</strong></p></blockquote><p><img src=../uploads/snipaste_2022-06-09_21-54-01.jpg alt></p><h2 id=dual-port-with-required-unroll>Dual Port (with required unroll)</h2><p>The first thing you must do is unroll the for-loop and allow all internal operations to happen in<br>parallel, otherwise there is no benefit in multiple ports: the rolled for-loop ensure only one<br>data sample can be read (or written) at a time.</p><p><img src=../uploads/snipaste_2022-06-09_22-02-37.jpg alt></p><blockquote><blockquote><blockquote><blockquote><p>This allows input data to be processed faster - but with only one FIFO output.</p></blockquote></blockquote></blockquote></blockquote><p>By using a dual-port RAM interface, this design can accept input data at twice the rate of<br>the previous design. Because the for-loop was unrolled, the logic in the loop is able to<br>consume data at this rate. By default, each loop iteration is executed in turn. This<br>implementation code limits the logic to one read on d_i in each iteration. Unrolling the<br>loops allows more reads to be performed (but creates N copies of the logic). <strong>However</strong>, by<br>using a single-port FIFO interface on the output the output data rate is the same as before.</p><hr><h1 id=using-fifo-interfaces>Using FIFO interfaces</h1><h2 id=without-fifo>Without FIFO</h2><p><img src=../uploads/snipaste_2022-06-09_22-06-05.jpg alt></p><h2 id=with-fifo>With FIFO</h2><p><img src=../uploads/snipaste_2022-06-09_22-02-37.jpg alt></p><p>Different port usage</p><hr><h1 id=partitioning-into-discrete-ports>Partitioning into discrete ports</h1><blockquote><p>When partitioning output in blocks of 4, and inputs in blocks of 2</p></blockquote><p><img src=../uploads/snipaste_2022-06-09_22-08-56.jpg alt></p><ul><li>The design has the standard clock, reset, and block-level I/O ports.</li><li>Array argument d_o has been implemented as a four separate FIFO interfaces.</li><li>Argument d_i has been implemented as two separate RAM interfaces, each of which<br>uses a dual-port interface. (If you see four separate RAM interfaces, confirm a partition<br>factor for d_i is two and not four).</li></ul><h2 id=all-discrete-ports>All discrete ports</h2><p><img src=../uploads/snipaste_2022-06-09_22-15-13.jpg alt></p><hr><h1 id=comparison>Comparison</h1><p><img src=../uploads/snipaste_2022-06-09_22-16-26.jpg alt></p><p><img src=../uploads/snipaste_2022-06-09_22-23-59.jpg alt></p><h2 id=dual-port-no-fifo-vs-dual-port-fifo>Dual Port No-FIFO vs Dual Port FIFO</h2><p>Without the FIFO interface, there is a lower latency and interval (19 vs 33).<br>Whilst there are less FFs being used (-0.86%), there are more LUTs used (+3.72%)</p><hr><h1 id=on-array-partitioning>On Array Partitioning</h1><p><a href=../array-partitioning>Read here</a></p></div><footer class=post-footer><nav class=post-nav><a class=prev href=../port-i-o-types/><i class="iconfont icon-left"></i><span class="prev-text nav-default">Port I/O Types</span>
<span class="prev-text nav-mobile">Prev</span></a>
<a class=next href=../axi4-stream-interfaces/><span class="next-text nav-default">AXI4-Stream Interfaces</span>
<span class="next-text nav-mobile">Next</span>
<i class="iconfont icon-right"></i></a></nav></footer></article></div></div></main><footer id=footer class=footer><div class=social-links><a href=mailto:z5206677@student.unsw.edu.au class="iconfont icon-email" title=email></a><a href=https://www.linkedin.com/in/andrewjinmengwong/ class="iconfont icon-linkedin" title=linkedin></a><a href=https://github.com/featherbear class="iconfont icon-github" title=github></a><a href=https://www.instagram.com/_andrewjwong/ class="iconfont icon-instagram" title=instagram></a><a href=../index.xml type=application/rss+xml class="iconfont icon-rss" title=rss></a></div><div class=copyright><span class=power-by>Powered by <a class=hexo-link href=https://gohugo.io>Hugo</a></span>
<span class=division>|</span>
<span class=theme-info>Theme -
<a class=theme-link href=https://github.com/olOwOlo/hugo-theme-even>Even</a></span>
<span class=copyright-year>&copy;
2022
<span class=heart><i class="iconfont icon-heart"></i></span><span class=author>Andrew Wong (z5206677)</span></span></div></footer><div class=back-to-top id=back-to-top><i class="iconfont icon-up"></i></div></div><script src=https://cdn.jsdelivr.net/npm/jquery@3.2.1/dist/jquery.min.js integrity="sha256-hwg4gsxgFZhOsEEamdOYGBf13FyQuiTwlAQgxVSNgt4=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/slideout@1.0.1/dist/slideout.min.js integrity="sha256-t+zJ/g8/KXIJMjSVQdnibt4dlaDxc9zXr/9oNPeWqdg=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.js integrity="sha256-XVLffZaxoWfGUEbdzuLi7pwaUJv1cecsQJQqGLe7axY=" crossorigin=anonymous></script><script type=text/javascript src=../js/main.min.d7b7ada643c9c1a983026e177f141f7363b4640d619caf01d8831a6718cd44ea.js></script><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;ga('create','UA-107434487-2','auto');ga('send','pageview');}</script><script async src=https://www.google-analytics.com/analytics.js></script><script src=../js/typed.js@2.0.9></script><script src=../js/typedjs.shortcode.js></script></body></html>