Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 27 00:40:31 2023
| Host         : Desktop-Tyke running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                437         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
LUTAR-1    Warning           LUT drives async reset alert               1           
TIMING-20  Warning           Non-clocked latch                          34          
LATCH-1    Advisory          Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (471)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (799)
5. checking no_input_delay (18)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (471)
--------------------------
 There are 280 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: clk2/pwm_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: mode_sel/en3_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: model2/player/beat1/pwm_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: model3/studyer/studyer/beat1/pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (799)
--------------------------------------------------
 There are 799 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.820        0.000                      0                   36        0.184        0.000                      0                   36        3.000        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                      ------------       ----------      --------------
vga_display_inst/clk_gen_inst/inst/inclk0  {0.000 5.000}      10.000          100.000         
  c0_clk_gen                               {0.000 20.000}     40.000          25.000          
  clkfbout_clk_gen                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vga_display_inst/clk_gen_inst/inst/inclk0                                                                                                                                                    3.000        0.000                       0                     1  
  c0_clk_gen                                    33.820        0.000                      0                   36        0.184        0.000                      0                   36       19.500        0.000                       0                    28  
  clkfbout_clk_gen                                                                                                                                                                           7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            c0_clk_gen                          
(none)            clkfbout_clk_gen                    
(none)                              c0_clk_gen        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vga_display_inst/clk_gen_inst/inst/inclk0
  To Clock:  vga_display_inst/clk_gen_inst/inst/inclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_display_inst/clk_gen_inst/inst/inclk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/inclk0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_clk_gen
  To Clock:  c0_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       33.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.820ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.527ns (24.896%)  route 4.607ns (75.104%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625     1.625    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y57         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.478     2.103 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.861     2.964    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.321     3.285 r  vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2/O
                         net (fo=16, routed)          0.972     4.257    vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2_n_0
    SLICE_X63Y54         LUT5 (Prop_lut5_I2_O)        0.328     4.585 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_16/O
                         net (fo=4, routed)           0.691     5.276    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_16_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.400 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6/O
                         net (fo=6, routed)           1.123     6.523    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.124     6.647 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=1, routed)           0.959     7.607    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_0
    SLICE_X65Y55         LUT3 (Prop_lut3_I2_O)        0.152     7.759 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     7.759    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X65Y55         FDCE (Setup_fdce_C_D)        0.075    41.578    vga_display_inst/vga_pic_inst/pix_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.578    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                 33.820    

Slack (MET) :             34.049ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.499ns (25.589%)  route 4.359ns (74.411%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625     1.625    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y57         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.478     2.103 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.861     2.964    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.321     3.285 r  vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2/O
                         net (fo=16, routed)          0.972     4.257    vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2_n_0
    SLICE_X63Y54         LUT5 (Prop_lut5_I2_O)        0.328     4.585 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_16/O
                         net (fo=4, routed)           0.691     5.276    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_16_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.400 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6/O
                         net (fo=6, routed)           0.918     6.318    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.442 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2/O
                         net (fo=2, routed)           0.917     7.359    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2_n_0
    SLICE_X65Y55         LUT3 (Prop_lut3_I0_O)        0.124     7.483 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     7.483    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X65Y55         FDCE (Setup_fdce_C_D)        0.029    41.532    vga_display_inst/vga_pic_inst/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         41.532    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                 34.049    

Slack (MET) :             34.069ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 1.525ns (25.918%)  route 4.359ns (74.082%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625     1.625    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y57         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.478     2.103 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.861     2.964    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.321     3.285 r  vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2/O
                         net (fo=16, routed)          0.972     4.257    vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2_n_0
    SLICE_X63Y54         LUT5 (Prop_lut5_I2_O)        0.328     4.585 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_16/O
                         net (fo=4, routed)           0.691     5.276    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_16_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.400 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6/O
                         net (fo=6, routed)           0.918     6.318    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.442 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2/O
                         net (fo=2, routed)           0.917     7.359    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2_n_0
    SLICE_X65Y55         LUT3 (Prop_lut3_I0_O)        0.150     7.509 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     7.509    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X65Y55         FDCE (Setup_fdce_C_D)        0.075    41.578    vga_display_inst/vga_pic_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.578    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 34.069    

Slack (MET) :             34.456ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 1.499ns (27.499%)  route 3.952ns (72.501%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625     1.625    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y57         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.478     2.103 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.861     2.964    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.321     3.285 r  vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2/O
                         net (fo=16, routed)          0.972     4.257    vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2_n_0
    SLICE_X63Y54         LUT5 (Prop_lut5_I2_O)        0.328     4.585 f  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_16/O
                         net (fo=4, routed)           0.691     5.276    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_16_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.400 f  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6/O
                         net (fo=6, routed)           0.806     6.206    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.124     6.330 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3/O
                         net (fo=2, routed)           0.622     6.952    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.076 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     7.076    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X65Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X65Y54         FDCE (Setup_fdce_C_D)        0.029    41.532    vga_display_inst/vga_pic_inst/pix_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.532    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                 34.456    

Slack (MET) :             34.476ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.525ns (27.843%)  route 3.952ns (72.157%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625     1.625    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y57         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.478     2.103 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.861     2.964    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.321     3.285 r  vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2/O
                         net (fo=16, routed)          0.972     4.257    vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2_n_0
    SLICE_X63Y54         LUT5 (Prop_lut5_I2_O)        0.328     4.585 f  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_16/O
                         net (fo=4, routed)           0.691     5.276    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_16_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.400 f  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6/O
                         net (fo=6, routed)           0.806     6.206    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.124     6.330 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3/O
                         net (fo=2, routed)           0.622     6.952    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.150     7.102 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     7.102    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X65Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X65Y54         FDCE (Setup_fdce_C_D)        0.075    41.578    vga_display_inst/vga_pic_inst/pix_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.578    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                 34.476    

Slack (MET) :             34.487ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.499ns (27.642%)  route 3.924ns (72.358%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625     1.625    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y57         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.478     2.103 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.861     2.964    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.321     3.285 r  vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2/O
                         net (fo=16, routed)          0.972     4.257    vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2_n_0
    SLICE_X63Y54         LUT5 (Prop_lut5_I2_O)        0.328     4.585 f  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_16/O
                         net (fo=4, routed)           0.691     5.276    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_16_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.400 f  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6/O
                         net (fo=6, routed)           0.584     5.984    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.108 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2/O
                         net (fo=3, routed)           0.816     6.924    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2_n_0
    SLICE_X65Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.048 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     7.048    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X65Y55         FDCE (Setup_fdce_C_D)        0.031    41.534    vga_display_inst/vga_pic_inst/pix_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.534    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                 34.487    

Slack (MET) :             35.340ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.251ns (28.871%)  route 3.082ns (71.129%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625     1.625    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y57         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.478     2.103 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.861     2.964    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.321     3.285 f  vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2/O
                         net (fo=16, routed)          1.227     4.512    vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.328     4.840 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_3/O
                         net (fo=5, routed)           0.441     5.280    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_3_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.554     5.958    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1_n_0
    SLICE_X62Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X62Y54         FDCE (Setup_fdce_C_CE)      -0.205    41.298    vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         41.298    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                 35.340    

Slack (MET) :             35.351ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.251ns (28.944%)  route 3.071ns (71.056%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625     1.625    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y57         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.478     2.103 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.861     2.964    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.321     3.285 f  vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2/O
                         net (fo=16, routed)          1.227     4.512    vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.328     4.840 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_3/O
                         net (fo=5, routed)           0.441     5.280    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_3_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.543     5.947    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1_n_0
    SLICE_X62Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X62Y55         FDCE (Setup_fdce_C_CE)      -0.205    41.298    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         41.298    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                 35.351    

Slack (MET) :             35.358ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.251ns (29.089%)  route 3.050ns (70.911%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625     1.625    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y57         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.478     2.103 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.861     2.964    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.321     3.285 f  vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2/O
                         net (fo=16, routed)          1.227     4.512    vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.328     4.840 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_3/O
                         net (fo=5, routed)           0.441     5.280    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_3_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.522     5.926    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1_n_0
    SLICE_X61Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    41.508    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
                         clock pessimism              0.078    41.586    
                         clock uncertainty           -0.098    41.488    
    SLICE_X61Y53         FDCE (Setup_fdce_C_CE)      -0.205    41.283    vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         41.283    
                         arrival time                          -5.926    
  -------------------------------------------------------------------
                         slack                                 35.358    

Slack (MET) :             35.527ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.251ns (30.173%)  route 2.895ns (69.827%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625     1.625    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y57         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.478     2.103 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.861     2.964    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X64Y56         LUT4 (Prop_lut4_I0_O)        0.321     3.285 f  vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2/O
                         net (fo=16, routed)          1.227     4.512    vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_2_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.328     4.840 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_3/O
                         net (fo=5, routed)           0.441     5.280    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_3_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.367     5.771    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1_n_0
    SLICE_X63Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    41.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                         clock pessimism              0.092    41.601    
                         clock uncertainty           -0.098    41.503    
    SLICE_X63Y53         FDCE (Setup_fdce_C_CE)      -0.205    41.298    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                         41.298    
                         arrival time                          -5.771    
  -------------------------------------------------------------------
                         slack                                 35.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.421%)  route 0.103ns (35.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=5, routed)           0.103     0.836    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.881 r  vga_display_inst/vga_ctrl_inst/cnt_v[6]_i_1/O
                         net (fo=1, routed)           0.000     0.881    vga_display_inst/vga_ctrl_inst/p_0_in[6]
    SLICE_X62Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.092     0.698    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.653%)  route 0.137ns (42.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=6, routed)           0.137     0.870    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X61Y53         LUT4 (Prop_lut4_I1_O)        0.045     0.915 r  vga_display_inst/vga_ctrl_inst/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000     0.915    vga_display_inst/vga_ctrl_inst/p_0_in[8]
    SLICE_X61Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861     0.861    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
                         clock pessimism             -0.234     0.628    
    SLICE_X61Y53         FDCE (Hold_fdce_C_D)         0.091     0.719    vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.132     0.866    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X62Y53         LUT5 (Prop_lut5_I1_O)        0.045     0.911 r  vga_display_inst/vga_ctrl_inst/cnt_v[4]_i_1/O
                         net (fo=1, routed)           0.000     0.911    vga_display_inst/vga_ctrl_inst/p_0_in[4]
    SLICE_X62Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.091     0.697    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/Q
                         net (fo=16, routed)          0.143     0.877    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[5]
    SLICE_X62Y56         LUT5 (Prop_lut5_I2_O)        0.045     0.922 r  vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_1/O
                         net (fo=1, routed)           0.000     0.922    vga_display_inst/vga_ctrl_inst/cnt_h[7]
    SLICE_X62Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X62Y56         FDCE (Hold_fdce_C_D)         0.091     0.697    vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.327%)  route 0.183ns (46.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.164     0.757 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=16, routed)          0.183     0.940    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[6]
    SLICE_X64Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.985 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.000     0.985    vga_display_inst/vga_ctrl_inst/cnt_h[9]
    SLICE_X64Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                         clock pessimism             -0.255     0.609    
    SLICE_X64Y55         FDCE (Hold_fdce_C_D)         0.121     0.730    vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.056%)  route 0.185ns (46.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.164     0.757 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=16, routed)          0.185     0.942    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[6]
    SLICE_X64Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.987 r  vga_display_inst/vga_ctrl_inst/cnt_h[8]_i_1/O
                         net (fo=1, routed)           0.000     0.987    vga_display_inst/vga_ctrl_inst/cnt_h[8]
    SLICE_X64Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                         clock pessimism             -0.255     0.609    
    SLICE_X64Y55         FDCE (Hold_fdce_C_D)         0.120     0.729    vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.697%)  route 0.181ns (49.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=29, routed)          0.181     0.915    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X63Y56         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  vga_display_inst/vga_ctrl_inst/cnt_h[5]_i_1/O
                         net (fo=1, routed)           0.000     0.960    vga_display_inst/vga_ctrl_inst/cnt_h[5]
    SLICE_X63Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X63Y56         FDCE (Hold_fdce_C_D)         0.091     0.697    vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.938%)  route 0.194ns (51.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=6, routed)           0.194     0.928    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X62Y54         LUT3 (Prop_lut3_I2_O)        0.045     0.973 r  vga_display_inst/vga_ctrl_inst/cnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000     0.973    vga_display_inst/vga_ctrl_inst/p_0_in[7]
    SLICE_X62Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
                         clock pessimism             -0.255     0.609    
    SLICE_X62Y54         FDCE (Hold_fdce_C_D)         0.091     0.700    vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.164     0.757 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/Q
                         net (fo=5, routed)           0.186     0.943    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[3]
    SLICE_X64Y56         LUT5 (Prop_lut5_I2_O)        0.045     0.988 r  vga_display_inst/vga_ctrl_inst/cnt_h[4]_i_1/O
                         net (fo=1, routed)           0.000     0.988    vga_display_inst/vga_ctrl_inst/cnt_h[4]_i_1_n_0
    SLICE_X64Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y56         FDCE (Hold_fdce_C_D)         0.121     0.714    vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.164     0.757 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/Q
                         net (fo=5, routed)           0.186     0.943    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[3]
    SLICE_X64Y56         LUT4 (Prop_lut4_I1_O)        0.045     0.988 r  vga_display_inst/vga_ctrl_inst/cnt_h[3]_i_1/O
                         net (fo=1, routed)           0.000     0.988    vga_display_inst/vga_ctrl_inst/cnt_h[3]_i_1_n_0
    SLICE_X64Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y56         FDCE (Hold_fdce_C_D)         0.120     0.713    vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_clk_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    vga_display_inst/clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y56     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y56     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y56     vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y56     vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y56     vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y56     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y56     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y56     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y56     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y57     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y56     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y56     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y56     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y56     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    vga_display_inst/clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           830 Endpoints
Min Delay           830 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.151ns  (logic 17.654ns (46.274%)  route 20.497ns (53.726%))
  Logic Levels:           57  (CARRY4=38 FDRE=1 LUT2=1 LUT3=13 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[5]/C
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3/studyer/studyer/counter_reg[5]/Q
                         net (fo=23, routed)          1.361     1.879    model3/studyer/studyer/score1/counter[5]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.154     2.033 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.422     2.455    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I3_O)        0.327     2.782 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.782    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.183 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.183    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.297    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.631 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.308     4.940    model3/studyer/studyer/score1/score1[14]
    SLICE_X48Y36         LUT4 (Prop_lut4_I1_O)        0.303     5.243 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=20, routed)          1.506     6.749    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  model3/studyer/studyer/score1/score0__8_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.873    model3/studyer/studyer/score1/score0__8_carry__0_i_7_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.423 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.580 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.078     8.658    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.329     8.987 r  model3/studyer/studyer/score1/score_reg_i_136/O
                         net (fo=1, routed)           0.000     8.987    model3/studyer/studyer/score1/score_reg_i_136_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  model3/studyer/studyer/score1/score_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     9.537    model3/studyer/studyer/score1/score_reg_i_119_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  model3/studyer/studyer/score1/score_reg_i_118/CO[2]
                         net (fo=12, routed)          1.226    10.991    model3/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.313    11.304 r  model3/studyer/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000    11.304    model3/studyer/studyer/score1/score_reg_i_126_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  model3/studyer/studyer/score1/score_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.854    model3/studyer/studyer/score1/score_reg_i_106_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.082 r  model3/studyer/studyer/score1/score_reg_i_105/CO[2]
                         net (fo=12, routed)          1.210    13.292    model3/studyer/studyer/score1/score_reg_i_105_n_1
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.313    13.605 r  model3/studyer/studyer/score1/score_reg_i_113/O
                         net (fo=1, routed)           0.000    13.605    model3/studyer/studyer/score1/score_reg_i_113_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.138 r  model3/studyer/studyer/score1/score_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.138    model3/studyer/studyer/score1/score_reg_i_84_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.367 r  model3/studyer/studyer/score1/score_reg_i_83/CO[2]
                         net (fo=12, routed)          0.939    15.307    model3/studyer/studyer/score1/score_reg_i_83_n_1
    SLICE_X51Y38         LUT3 (Prop_lut3_I0_O)        0.310    15.617 r  model3/studyer/studyer/score1/score_reg_i_91/O
                         net (fo=1, routed)           0.000    15.617    model3/studyer/studyer/score1/score_reg_i_91_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.167 r  model3/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.167    model3/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.395 r  model3/studyer/studyer/score1/score_reg_i_48/CO[2]
                         net (fo=12, routed)          1.086    17.481    model3/studyer/studyer/score1/score_reg_i_48_n_1
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    17.794 r  model3/studyer/studyer/score1/score_reg_i_56/O
                         net (fo=1, routed)           0.000    17.794    model3/studyer/studyer/score1/score_reg_i_56_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.327 r  model3/studyer/studyer/score1/score_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.327    model3/studyer/studyer/score1/score_reg_i_19_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.556 r  model3/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=12, routed)          1.344    19.900    model3/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.310    20.210 r  model3/studyer/studyer/score1/score_reg_i_79/O
                         net (fo=1, routed)           0.000    20.210    model3/studyer/studyer/score1/score_reg_i_79_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.760 r  model3/studyer/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.760    model3/studyer/studyer/score1/score_reg_i_42_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  model3/studyer/studyer/score1/score_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.874    model3/studyer/studyer/score1/score_reg_i_17_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.102 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.091    22.194    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.313    22.507 r  model3/studyer/studyer/score1/score_reg_i_96/O
                         net (fo=1, routed)           0.000    22.507    model3/studyer/studyer/score1/score_reg_i_96_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.883 r  model3/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.883    model3/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.000 r  model3/studyer/studyer/score1/score_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.000    model3/studyer/studyer/score1/score_reg_i_23_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.229 r  model3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.323    24.551    model3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.310    24.861 r  model3/studyer/studyer/score1/score_reg_i_101/O
                         net (fo=1, routed)           0.000    24.861    model3/studyer/studyer/score1/score_reg_i_101_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.411 r  model3/studyer/studyer/score1/score_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.411    model3/studyer/studyer/score1/score_reg_i_63_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.525 r  model3/studyer/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.525    model3/studyer/studyer/score1/score_reg_i_27_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.753 r  model3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.091    26.845    model3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X54Y36         LUT3 (Prop_lut3_I0_O)        0.313    27.158 r  model3/studyer/studyer/score1/score_reg_i_102/O
                         net (fo=1, routed)           0.000    27.158    model3/studyer/studyer/score1/score_reg_i_102_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.534 r  model3/studyer/studyer/score1/score_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.534    model3/studyer/studyer/score1/score_reg_i_68_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.651 r  model3/studyer/studyer/score1/score_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.651    model3/studyer/studyer/score1/score_reg_i_31_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.880 r  model3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.346    29.226    model3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X52Y34         LUT3 (Prop_lut3_I0_O)        0.310    29.536 r  model3/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    29.536    model3/studyer/studyer/score1/score0__501_carry_i_27_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.069 r  model3/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.069    model3/studyer/studyer/score1/score0__501_carry_i_17_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.186 r  model3/studyer/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.186    model3/studyer/studyer/score1/score_reg_i_35_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.415 r  model3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.059    31.474    model3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.310    31.784 r  model3/studyer/studyer/score1/score0__501_carry_i_22/O
                         net (fo=1, routed)           0.000    31.784    model3/studyer/studyer/score1/score0__501_carry_i_22_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.185 r  model3/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.185    model3/studyer/studyer/score1/score0__501_carry_i_12_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.299 r  model3/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.299    model3/studyer/studyer/score1/score0__501_carry_i_8_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.527 r  model3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          1.101    33.628    model3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X51Y33         LUT2 (Prop_lut2_I1_O)        0.313    33.941 r  model3/studyer/studyer/score1/score0__501_carry_i_16/O
                         net (fo=1, routed)           0.000    33.941    model3/studyer/studyer/score1/score0__501_carry_i_16_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.491 r  model3/studyer/studyer/score1/score0__501_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.491    model3/studyer/studyer/score1/score0__501_carry_i_2_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.605 r  model3/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.605    model3/studyer/studyer/score1/score0__501_carry__0_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.833 r  model3/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          0.943    35.777    model3/studyer/studyer/score1/score0__501_carry_i_1_n_1
    SLICE_X50Y34         LUT3 (Prop_lut3_I0_O)        0.313    36.090 r  model3/studyer/studyer/score1/score0__501_carry__0_i_5/O
                         net (fo=1, routed)           0.000    36.090    model3/studyer/studyer/score1/score0__501_carry__0_i_5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.603 r  model3/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.603    model3/studyer/studyer/score1/score0__501_carry__0_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.760 r  model3/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.316    37.076    model3/studyer/studyer/score1/score0__501_carry__1_n_2
    SLICE_X50Y36         LUT4 (Prop_lut4_I3_O)        0.332    37.408 r  model3/studyer/studyer/score1/score_reg_i_8/O
                         net (fo=1, routed)           0.743    38.151    model3/studyer/studyer/score1/score_reg_i_8_n_0
    RAMB18_X1Y14         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.804ns  (logic 16.680ns (45.321%)  route 20.124ns (54.679%))
  Logic Levels:           54  (CARRY4=36 FDRE=1 LUT2=1 LUT3=12 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[5]/C
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3/studyer/studyer/counter_reg[5]/Q
                         net (fo=23, routed)          1.361     1.879    model3/studyer/studyer/score1/counter[5]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.154     2.033 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.422     2.455    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I3_O)        0.327     2.782 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.782    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.183 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.183    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.297    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.631 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.308     4.940    model3/studyer/studyer/score1/score1[14]
    SLICE_X48Y36         LUT4 (Prop_lut4_I1_O)        0.303     5.243 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=20, routed)          1.506     6.749    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  model3/studyer/studyer/score1/score0__8_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.873    model3/studyer/studyer/score1/score0__8_carry__0_i_7_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.423 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.580 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.078     8.658    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.329     8.987 r  model3/studyer/studyer/score1/score_reg_i_136/O
                         net (fo=1, routed)           0.000     8.987    model3/studyer/studyer/score1/score_reg_i_136_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  model3/studyer/studyer/score1/score_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     9.537    model3/studyer/studyer/score1/score_reg_i_119_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  model3/studyer/studyer/score1/score_reg_i_118/CO[2]
                         net (fo=12, routed)          1.226    10.991    model3/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.313    11.304 r  model3/studyer/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000    11.304    model3/studyer/studyer/score1/score_reg_i_126_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  model3/studyer/studyer/score1/score_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.854    model3/studyer/studyer/score1/score_reg_i_106_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.082 r  model3/studyer/studyer/score1/score_reg_i_105/CO[2]
                         net (fo=12, routed)          1.210    13.292    model3/studyer/studyer/score1/score_reg_i_105_n_1
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.313    13.605 r  model3/studyer/studyer/score1/score_reg_i_113/O
                         net (fo=1, routed)           0.000    13.605    model3/studyer/studyer/score1/score_reg_i_113_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.138 r  model3/studyer/studyer/score1/score_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.138    model3/studyer/studyer/score1/score_reg_i_84_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.367 r  model3/studyer/studyer/score1/score_reg_i_83/CO[2]
                         net (fo=12, routed)          0.939    15.307    model3/studyer/studyer/score1/score_reg_i_83_n_1
    SLICE_X51Y38         LUT3 (Prop_lut3_I0_O)        0.310    15.617 r  model3/studyer/studyer/score1/score_reg_i_91/O
                         net (fo=1, routed)           0.000    15.617    model3/studyer/studyer/score1/score_reg_i_91_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.167 r  model3/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.167    model3/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.395 r  model3/studyer/studyer/score1/score_reg_i_48/CO[2]
                         net (fo=12, routed)          1.086    17.481    model3/studyer/studyer/score1/score_reg_i_48_n_1
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    17.794 r  model3/studyer/studyer/score1/score_reg_i_56/O
                         net (fo=1, routed)           0.000    17.794    model3/studyer/studyer/score1/score_reg_i_56_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.327 r  model3/studyer/studyer/score1/score_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.327    model3/studyer/studyer/score1/score_reg_i_19_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.556 r  model3/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=12, routed)          1.344    19.900    model3/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.310    20.210 r  model3/studyer/studyer/score1/score_reg_i_79/O
                         net (fo=1, routed)           0.000    20.210    model3/studyer/studyer/score1/score_reg_i_79_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.760 r  model3/studyer/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.760    model3/studyer/studyer/score1/score_reg_i_42_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  model3/studyer/studyer/score1/score_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.874    model3/studyer/studyer/score1/score_reg_i_17_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.102 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.091    22.194    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.313    22.507 r  model3/studyer/studyer/score1/score_reg_i_96/O
                         net (fo=1, routed)           0.000    22.507    model3/studyer/studyer/score1/score_reg_i_96_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.883 r  model3/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.883    model3/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.000 r  model3/studyer/studyer/score1/score_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.000    model3/studyer/studyer/score1/score_reg_i_23_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.229 r  model3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.323    24.551    model3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.310    24.861 r  model3/studyer/studyer/score1/score_reg_i_101/O
                         net (fo=1, routed)           0.000    24.861    model3/studyer/studyer/score1/score_reg_i_101_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.411 r  model3/studyer/studyer/score1/score_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.411    model3/studyer/studyer/score1/score_reg_i_63_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.525 r  model3/studyer/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.525    model3/studyer/studyer/score1/score_reg_i_27_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.753 r  model3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.091    26.845    model3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X54Y36         LUT3 (Prop_lut3_I0_O)        0.313    27.158 r  model3/studyer/studyer/score1/score_reg_i_102/O
                         net (fo=1, routed)           0.000    27.158    model3/studyer/studyer/score1/score_reg_i_102_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.534 r  model3/studyer/studyer/score1/score_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.534    model3/studyer/studyer/score1/score_reg_i_68_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.651 r  model3/studyer/studyer/score1/score_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.651    model3/studyer/studyer/score1/score_reg_i_31_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.880 r  model3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.346    29.226    model3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X52Y34         LUT3 (Prop_lut3_I0_O)        0.310    29.536 r  model3/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    29.536    model3/studyer/studyer/score1/score0__501_carry_i_27_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.069 r  model3/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.069    model3/studyer/studyer/score1/score0__501_carry_i_17_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.186 r  model3/studyer/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.186    model3/studyer/studyer/score1/score_reg_i_35_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.415 r  model3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.059    31.474    model3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.310    31.784 r  model3/studyer/studyer/score1/score0__501_carry_i_22/O
                         net (fo=1, routed)           0.000    31.784    model3/studyer/studyer/score1/score0__501_carry_i_22_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.185 r  model3/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.185    model3/studyer/studyer/score1/score0__501_carry_i_12_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.299 r  model3/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.299    model3/studyer/studyer/score1/score0__501_carry_i_8_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.527 r  model3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          1.101    33.628    model3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X51Y33         LUT2 (Prop_lut2_I1_O)        0.313    33.941 r  model3/studyer/studyer/score1/score0__501_carry_i_16/O
                         net (fo=1, routed)           0.000    33.941    model3/studyer/studyer/score1/score0__501_carry_i_16_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.491 r  model3/studyer/studyer/score1/score0__501_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.491    model3/studyer/studyer/score1/score0__501_carry_i_2_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.605 r  model3/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.605    model3/studyer/studyer/score1/score0__501_carry__0_i_1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.833 r  model3/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          1.022    35.856    model3/studyer/studyer/score1/score0__501_carry_i_1_n_1
    SLICE_X50Y36         LUT4 (Prop_lut4_I3_O)        0.341    36.197 r  model3/studyer/studyer/score1/score_reg_i_7/O
                         net (fo=1, routed)           0.608    36.804    model3/studyer/studyer/score1/score_reg_i_7_n_0
    RAMB18_X1Y14         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.237ns  (logic 15.447ns (45.117%)  route 18.790ns (54.883%))
  Logic Levels:           50  (CARRY4=33 FDRE=1 LUT3=12 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[5]/C
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3/studyer/studyer/counter_reg[5]/Q
                         net (fo=23, routed)          1.361     1.879    model3/studyer/studyer/score1/counter[5]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.154     2.033 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.422     2.455    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I3_O)        0.327     2.782 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.782    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.183 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.183    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.297    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.631 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.308     4.940    model3/studyer/studyer/score1/score1[14]
    SLICE_X48Y36         LUT4 (Prop_lut4_I1_O)        0.303     5.243 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=20, routed)          1.506     6.749    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  model3/studyer/studyer/score1/score0__8_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.873    model3/studyer/studyer/score1/score0__8_carry__0_i_7_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.423 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.580 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.078     8.658    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.329     8.987 r  model3/studyer/studyer/score1/score_reg_i_136/O
                         net (fo=1, routed)           0.000     8.987    model3/studyer/studyer/score1/score_reg_i_136_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  model3/studyer/studyer/score1/score_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     9.537    model3/studyer/studyer/score1/score_reg_i_119_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  model3/studyer/studyer/score1/score_reg_i_118/CO[2]
                         net (fo=12, routed)          1.226    10.991    model3/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.313    11.304 r  model3/studyer/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000    11.304    model3/studyer/studyer/score1/score_reg_i_126_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  model3/studyer/studyer/score1/score_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.854    model3/studyer/studyer/score1/score_reg_i_106_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.082 r  model3/studyer/studyer/score1/score_reg_i_105/CO[2]
                         net (fo=12, routed)          1.210    13.292    model3/studyer/studyer/score1/score_reg_i_105_n_1
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.313    13.605 r  model3/studyer/studyer/score1/score_reg_i_113/O
                         net (fo=1, routed)           0.000    13.605    model3/studyer/studyer/score1/score_reg_i_113_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.138 r  model3/studyer/studyer/score1/score_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.138    model3/studyer/studyer/score1/score_reg_i_84_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.367 r  model3/studyer/studyer/score1/score_reg_i_83/CO[2]
                         net (fo=12, routed)          0.939    15.307    model3/studyer/studyer/score1/score_reg_i_83_n_1
    SLICE_X51Y38         LUT3 (Prop_lut3_I0_O)        0.310    15.617 r  model3/studyer/studyer/score1/score_reg_i_91/O
                         net (fo=1, routed)           0.000    15.617    model3/studyer/studyer/score1/score_reg_i_91_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.167 r  model3/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.167    model3/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.395 r  model3/studyer/studyer/score1/score_reg_i_48/CO[2]
                         net (fo=12, routed)          1.086    17.481    model3/studyer/studyer/score1/score_reg_i_48_n_1
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    17.794 r  model3/studyer/studyer/score1/score_reg_i_56/O
                         net (fo=1, routed)           0.000    17.794    model3/studyer/studyer/score1/score_reg_i_56_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.327 r  model3/studyer/studyer/score1/score_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.327    model3/studyer/studyer/score1/score_reg_i_19_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.556 r  model3/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=12, routed)          1.344    19.900    model3/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.310    20.210 r  model3/studyer/studyer/score1/score_reg_i_79/O
                         net (fo=1, routed)           0.000    20.210    model3/studyer/studyer/score1/score_reg_i_79_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.760 r  model3/studyer/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.760    model3/studyer/studyer/score1/score_reg_i_42_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  model3/studyer/studyer/score1/score_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.874    model3/studyer/studyer/score1/score_reg_i_17_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.102 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.091    22.194    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.313    22.507 r  model3/studyer/studyer/score1/score_reg_i_96/O
                         net (fo=1, routed)           0.000    22.507    model3/studyer/studyer/score1/score_reg_i_96_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.883 r  model3/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.883    model3/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.000 r  model3/studyer/studyer/score1/score_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.000    model3/studyer/studyer/score1/score_reg_i_23_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.229 r  model3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.323    24.551    model3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.310    24.861 r  model3/studyer/studyer/score1/score_reg_i_101/O
                         net (fo=1, routed)           0.000    24.861    model3/studyer/studyer/score1/score_reg_i_101_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.411 r  model3/studyer/studyer/score1/score_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.411    model3/studyer/studyer/score1/score_reg_i_63_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.525 r  model3/studyer/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.525    model3/studyer/studyer/score1/score_reg_i_27_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.753 r  model3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.091    26.845    model3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X54Y36         LUT3 (Prop_lut3_I0_O)        0.313    27.158 r  model3/studyer/studyer/score1/score_reg_i_102/O
                         net (fo=1, routed)           0.000    27.158    model3/studyer/studyer/score1/score_reg_i_102_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.534 r  model3/studyer/studyer/score1/score_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.534    model3/studyer/studyer/score1/score_reg_i_68_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.651 r  model3/studyer/studyer/score1/score_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.651    model3/studyer/studyer/score1/score_reg_i_31_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.880 r  model3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.346    29.226    model3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X52Y34         LUT3 (Prop_lut3_I0_O)        0.310    29.536 r  model3/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    29.536    model3/studyer/studyer/score1/score0__501_carry_i_27_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.069 r  model3/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.069    model3/studyer/studyer/score1/score0__501_carry_i_17_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.186 r  model3/studyer/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.186    model3/studyer/studyer/score1/score_reg_i_35_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.415 r  model3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.059    31.474    model3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.310    31.784 r  model3/studyer/studyer/score1/score0__501_carry_i_22/O
                         net (fo=1, routed)           0.000    31.784    model3/studyer/studyer/score1/score0__501_carry_i_22_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.185 r  model3/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.185    model3/studyer/studyer/score1/score0__501_carry_i_12_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.299 r  model3/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.299    model3/studyer/studyer/score1/score0__501_carry_i_8_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.527 r  model3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          0.800    33.328    model3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X50Y36         LUT4 (Prop_lut4_I3_O)        0.313    33.641 r  model3/studyer/studyer/score1/score_reg_i_6/O
                         net (fo=1, routed)           0.597    34.237    model3/studyer/studyer/score1/score_reg_i_6_n_0
    RAMB18_X1Y14         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.211ns  (logic 14.419ns (44.765%)  route 17.792ns (55.236%))
  Logic Levels:           46  (CARRY4=30 FDRE=1 LUT3=11 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[5]/C
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3/studyer/studyer/counter_reg[5]/Q
                         net (fo=23, routed)          1.361     1.879    model3/studyer/studyer/score1/counter[5]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.154     2.033 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.422     2.455    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I3_O)        0.327     2.782 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.782    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.183 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.183    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.297    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.631 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.308     4.940    model3/studyer/studyer/score1/score1[14]
    SLICE_X48Y36         LUT4 (Prop_lut4_I1_O)        0.303     5.243 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=20, routed)          1.506     6.749    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  model3/studyer/studyer/score1/score0__8_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.873    model3/studyer/studyer/score1/score0__8_carry__0_i_7_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.423 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.580 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.078     8.658    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.329     8.987 r  model3/studyer/studyer/score1/score_reg_i_136/O
                         net (fo=1, routed)           0.000     8.987    model3/studyer/studyer/score1/score_reg_i_136_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  model3/studyer/studyer/score1/score_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     9.537    model3/studyer/studyer/score1/score_reg_i_119_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  model3/studyer/studyer/score1/score_reg_i_118/CO[2]
                         net (fo=12, routed)          1.226    10.991    model3/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.313    11.304 r  model3/studyer/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000    11.304    model3/studyer/studyer/score1/score_reg_i_126_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  model3/studyer/studyer/score1/score_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.854    model3/studyer/studyer/score1/score_reg_i_106_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.082 r  model3/studyer/studyer/score1/score_reg_i_105/CO[2]
                         net (fo=12, routed)          1.210    13.292    model3/studyer/studyer/score1/score_reg_i_105_n_1
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.313    13.605 r  model3/studyer/studyer/score1/score_reg_i_113/O
                         net (fo=1, routed)           0.000    13.605    model3/studyer/studyer/score1/score_reg_i_113_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.138 r  model3/studyer/studyer/score1/score_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.138    model3/studyer/studyer/score1/score_reg_i_84_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.367 r  model3/studyer/studyer/score1/score_reg_i_83/CO[2]
                         net (fo=12, routed)          0.939    15.307    model3/studyer/studyer/score1/score_reg_i_83_n_1
    SLICE_X51Y38         LUT3 (Prop_lut3_I0_O)        0.310    15.617 r  model3/studyer/studyer/score1/score_reg_i_91/O
                         net (fo=1, routed)           0.000    15.617    model3/studyer/studyer/score1/score_reg_i_91_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.167 r  model3/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.167    model3/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.395 r  model3/studyer/studyer/score1/score_reg_i_48/CO[2]
                         net (fo=12, routed)          1.086    17.481    model3/studyer/studyer/score1/score_reg_i_48_n_1
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    17.794 r  model3/studyer/studyer/score1/score_reg_i_56/O
                         net (fo=1, routed)           0.000    17.794    model3/studyer/studyer/score1/score_reg_i_56_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.327 r  model3/studyer/studyer/score1/score_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.327    model3/studyer/studyer/score1/score_reg_i_19_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.556 r  model3/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=12, routed)          1.344    19.900    model3/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.310    20.210 r  model3/studyer/studyer/score1/score_reg_i_79/O
                         net (fo=1, routed)           0.000    20.210    model3/studyer/studyer/score1/score_reg_i_79_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.760 r  model3/studyer/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.760    model3/studyer/studyer/score1/score_reg_i_42_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  model3/studyer/studyer/score1/score_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.874    model3/studyer/studyer/score1/score_reg_i_17_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.102 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.091    22.194    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.313    22.507 r  model3/studyer/studyer/score1/score_reg_i_96/O
                         net (fo=1, routed)           0.000    22.507    model3/studyer/studyer/score1/score_reg_i_96_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.883 r  model3/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.883    model3/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.000 r  model3/studyer/studyer/score1/score_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.000    model3/studyer/studyer/score1/score_reg_i_23_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.229 r  model3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.323    24.551    model3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.310    24.861 r  model3/studyer/studyer/score1/score_reg_i_101/O
                         net (fo=1, routed)           0.000    24.861    model3/studyer/studyer/score1/score_reg_i_101_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.411 r  model3/studyer/studyer/score1/score_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.411    model3/studyer/studyer/score1/score_reg_i_63_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.525 r  model3/studyer/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.525    model3/studyer/studyer/score1/score_reg_i_27_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.753 r  model3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.091    26.845    model3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X54Y36         LUT3 (Prop_lut3_I0_O)        0.313    27.158 r  model3/studyer/studyer/score1/score_reg_i_102/O
                         net (fo=1, routed)           0.000    27.158    model3/studyer/studyer/score1/score_reg_i_102_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.534 r  model3/studyer/studyer/score1/score_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.534    model3/studyer/studyer/score1/score_reg_i_68_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.651 r  model3/studyer/studyer/score1/score_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.651    model3/studyer/studyer/score1/score_reg_i_31_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.880 r  model3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.346    29.226    model3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X52Y34         LUT3 (Prop_lut3_I0_O)        0.310    29.536 r  model3/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    29.536    model3/studyer/studyer/score1/score0__501_carry_i_27_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.069 r  model3/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.069    model3/studyer/studyer/score1/score0__501_carry_i_17_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.186 r  model3/studyer/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.186    model3/studyer/studyer/score1/score_reg_i_35_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.415 r  model3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          0.874    31.288    model3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.338    31.626 r  model3/studyer/studyer/score1/score_reg_i_5/O
                         net (fo=1, routed)           0.584    32.211    model3/studyer/studyer/score1/score_reg_i_5_n_0
    RAMB18_X1Y14         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.108ns  (logic 13.202ns (43.848%)  route 16.906ns (56.152%))
  Logic Levels:           42  (CARRY4=27 FDRE=1 LUT3=10 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[5]/C
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3/studyer/studyer/counter_reg[5]/Q
                         net (fo=23, routed)          1.361     1.879    model3/studyer/studyer/score1/counter[5]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.154     2.033 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.422     2.455    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I3_O)        0.327     2.782 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.782    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.183 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.183    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.297    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.631 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.308     4.940    model3/studyer/studyer/score1/score1[14]
    SLICE_X48Y36         LUT4 (Prop_lut4_I1_O)        0.303     5.243 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=20, routed)          1.506     6.749    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  model3/studyer/studyer/score1/score0__8_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.873    model3/studyer/studyer/score1/score0__8_carry__0_i_7_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.423 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.580 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.078     8.658    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.329     8.987 r  model3/studyer/studyer/score1/score_reg_i_136/O
                         net (fo=1, routed)           0.000     8.987    model3/studyer/studyer/score1/score_reg_i_136_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  model3/studyer/studyer/score1/score_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     9.537    model3/studyer/studyer/score1/score_reg_i_119_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  model3/studyer/studyer/score1/score_reg_i_118/CO[2]
                         net (fo=12, routed)          1.226    10.991    model3/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.313    11.304 r  model3/studyer/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000    11.304    model3/studyer/studyer/score1/score_reg_i_126_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  model3/studyer/studyer/score1/score_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.854    model3/studyer/studyer/score1/score_reg_i_106_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.082 r  model3/studyer/studyer/score1/score_reg_i_105/CO[2]
                         net (fo=12, routed)          1.210    13.292    model3/studyer/studyer/score1/score_reg_i_105_n_1
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.313    13.605 r  model3/studyer/studyer/score1/score_reg_i_113/O
                         net (fo=1, routed)           0.000    13.605    model3/studyer/studyer/score1/score_reg_i_113_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.138 r  model3/studyer/studyer/score1/score_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.138    model3/studyer/studyer/score1/score_reg_i_84_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.367 r  model3/studyer/studyer/score1/score_reg_i_83/CO[2]
                         net (fo=12, routed)          0.939    15.307    model3/studyer/studyer/score1/score_reg_i_83_n_1
    SLICE_X51Y38         LUT3 (Prop_lut3_I0_O)        0.310    15.617 r  model3/studyer/studyer/score1/score_reg_i_91/O
                         net (fo=1, routed)           0.000    15.617    model3/studyer/studyer/score1/score_reg_i_91_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.167 r  model3/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.167    model3/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.395 r  model3/studyer/studyer/score1/score_reg_i_48/CO[2]
                         net (fo=12, routed)          1.086    17.481    model3/studyer/studyer/score1/score_reg_i_48_n_1
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    17.794 r  model3/studyer/studyer/score1/score_reg_i_56/O
                         net (fo=1, routed)           0.000    17.794    model3/studyer/studyer/score1/score_reg_i_56_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.327 r  model3/studyer/studyer/score1/score_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.327    model3/studyer/studyer/score1/score_reg_i_19_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.556 r  model3/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=12, routed)          1.344    19.900    model3/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.310    20.210 r  model3/studyer/studyer/score1/score_reg_i_79/O
                         net (fo=1, routed)           0.000    20.210    model3/studyer/studyer/score1/score_reg_i_79_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.760 r  model3/studyer/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.760    model3/studyer/studyer/score1/score_reg_i_42_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  model3/studyer/studyer/score1/score_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.874    model3/studyer/studyer/score1/score_reg_i_17_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.102 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.091    22.194    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.313    22.507 r  model3/studyer/studyer/score1/score_reg_i_96/O
                         net (fo=1, routed)           0.000    22.507    model3/studyer/studyer/score1/score_reg_i_96_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.883 r  model3/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.883    model3/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.000 r  model3/studyer/studyer/score1/score_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.000    model3/studyer/studyer/score1/score_reg_i_23_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.229 r  model3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.323    24.551    model3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.310    24.861 r  model3/studyer/studyer/score1/score_reg_i_101/O
                         net (fo=1, routed)           0.000    24.861    model3/studyer/studyer/score1/score_reg_i_101_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.411 r  model3/studyer/studyer/score1/score_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.411    model3/studyer/studyer/score1/score_reg_i_63_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.525 r  model3/studyer/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.525    model3/studyer/studyer/score1/score_reg_i_27_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.753 r  model3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.091    26.845    model3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X54Y36         LUT3 (Prop_lut3_I0_O)        0.313    27.158 r  model3/studyer/studyer/score1/score_reg_i_102/O
                         net (fo=1, routed)           0.000    27.158    model3/studyer/studyer/score1/score_reg_i_102_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.534 r  model3/studyer/studyer/score1/score_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.534    model3/studyer/studyer/score1/score_reg_i_68_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.651 r  model3/studyer/studyer/score1/score_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.651    model3/studyer/studyer/score1/score_reg_i_31_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.880 r  model3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.328    29.208    model3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.310    29.518 r  model3/studyer/studyer/score1/score_reg_i_4/O
                         net (fo=1, routed)           0.590    30.108    model3/studyer/studyer/score1/score_reg_i_4_n_0
    RAMB18_X1Y14         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.000ns  (logic 12.196ns (43.558%)  route 15.804ns (56.442%))
  Logic Levels:           38  (CARRY4=24 FDRE=1 LUT3=9 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[5]/C
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3/studyer/studyer/counter_reg[5]/Q
                         net (fo=23, routed)          1.361     1.879    model3/studyer/studyer/score1/counter[5]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.154     2.033 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.422     2.455    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I3_O)        0.327     2.782 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.782    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.183 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.183    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.297    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.631 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.308     4.940    model3/studyer/studyer/score1/score1[14]
    SLICE_X48Y36         LUT4 (Prop_lut4_I1_O)        0.303     5.243 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=20, routed)          1.506     6.749    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  model3/studyer/studyer/score1/score0__8_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.873    model3/studyer/studyer/score1/score0__8_carry__0_i_7_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.423 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.580 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.078     8.658    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.329     8.987 r  model3/studyer/studyer/score1/score_reg_i_136/O
                         net (fo=1, routed)           0.000     8.987    model3/studyer/studyer/score1/score_reg_i_136_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  model3/studyer/studyer/score1/score_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     9.537    model3/studyer/studyer/score1/score_reg_i_119_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  model3/studyer/studyer/score1/score_reg_i_118/CO[2]
                         net (fo=12, routed)          1.226    10.991    model3/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.313    11.304 r  model3/studyer/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000    11.304    model3/studyer/studyer/score1/score_reg_i_126_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  model3/studyer/studyer/score1/score_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.854    model3/studyer/studyer/score1/score_reg_i_106_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.082 r  model3/studyer/studyer/score1/score_reg_i_105/CO[2]
                         net (fo=12, routed)          1.210    13.292    model3/studyer/studyer/score1/score_reg_i_105_n_1
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.313    13.605 r  model3/studyer/studyer/score1/score_reg_i_113/O
                         net (fo=1, routed)           0.000    13.605    model3/studyer/studyer/score1/score_reg_i_113_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.138 r  model3/studyer/studyer/score1/score_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.138    model3/studyer/studyer/score1/score_reg_i_84_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.367 r  model3/studyer/studyer/score1/score_reg_i_83/CO[2]
                         net (fo=12, routed)          0.939    15.307    model3/studyer/studyer/score1/score_reg_i_83_n_1
    SLICE_X51Y38         LUT3 (Prop_lut3_I0_O)        0.310    15.617 r  model3/studyer/studyer/score1/score_reg_i_91/O
                         net (fo=1, routed)           0.000    15.617    model3/studyer/studyer/score1/score_reg_i_91_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.167 r  model3/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.167    model3/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.395 r  model3/studyer/studyer/score1/score_reg_i_48/CO[2]
                         net (fo=12, routed)          1.086    17.481    model3/studyer/studyer/score1/score_reg_i_48_n_1
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    17.794 r  model3/studyer/studyer/score1/score_reg_i_56/O
                         net (fo=1, routed)           0.000    17.794    model3/studyer/studyer/score1/score_reg_i_56_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.327 r  model3/studyer/studyer/score1/score_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.327    model3/studyer/studyer/score1/score_reg_i_19_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.556 r  model3/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=12, routed)          1.344    19.900    model3/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.310    20.210 r  model3/studyer/studyer/score1/score_reg_i_79/O
                         net (fo=1, routed)           0.000    20.210    model3/studyer/studyer/score1/score_reg_i_79_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.760 r  model3/studyer/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.760    model3/studyer/studyer/score1/score_reg_i_42_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  model3/studyer/studyer/score1/score_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.874    model3/studyer/studyer/score1/score_reg_i_17_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.102 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.091    22.194    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.313    22.507 r  model3/studyer/studyer/score1/score_reg_i_96/O
                         net (fo=1, routed)           0.000    22.507    model3/studyer/studyer/score1/score_reg_i_96_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.883 r  model3/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.883    model3/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.000 r  model3/studyer/studyer/score1/score_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.000    model3/studyer/studyer/score1/score_reg_i_23_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.229 r  model3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.323    24.551    model3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X55Y36         LUT3 (Prop_lut3_I0_O)        0.310    24.861 r  model3/studyer/studyer/score1/score_reg_i_101/O
                         net (fo=1, routed)           0.000    24.861    model3/studyer/studyer/score1/score_reg_i_101_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.411 r  model3/studyer/studyer/score1/score_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.411    model3/studyer/studyer/score1/score_reg_i_63_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.525 r  model3/studyer/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.525    model3/studyer/studyer/score1/score_reg_i_27_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.753 r  model3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.311    27.065    model3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.339    27.404 r  model3/studyer/studyer/score1/score_reg_i_3/O
                         net (fo=1, routed)           0.596    28.000    model3/studyer/studyer/score1/score_reg_i_3_n_0
    RAMB18_X1Y14         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.122ns  (logic 10.965ns (43.647%)  route 14.157ns (56.353%))
  Logic Levels:           34  (CARRY4=21 FDRE=1 LUT3=8 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[5]/C
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3/studyer/studyer/counter_reg[5]/Q
                         net (fo=23, routed)          1.361     1.879    model3/studyer/studyer/score1/counter[5]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.154     2.033 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.422     2.455    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I3_O)        0.327     2.782 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.782    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.183 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.183    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.297    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.631 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.308     4.940    model3/studyer/studyer/score1/score1[14]
    SLICE_X48Y36         LUT4 (Prop_lut4_I1_O)        0.303     5.243 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=20, routed)          1.506     6.749    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  model3/studyer/studyer/score1/score0__8_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.873    model3/studyer/studyer/score1/score0__8_carry__0_i_7_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.423 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.580 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.078     8.658    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.329     8.987 r  model3/studyer/studyer/score1/score_reg_i_136/O
                         net (fo=1, routed)           0.000     8.987    model3/studyer/studyer/score1/score_reg_i_136_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  model3/studyer/studyer/score1/score_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     9.537    model3/studyer/studyer/score1/score_reg_i_119_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  model3/studyer/studyer/score1/score_reg_i_118/CO[2]
                         net (fo=12, routed)          1.226    10.991    model3/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.313    11.304 r  model3/studyer/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000    11.304    model3/studyer/studyer/score1/score_reg_i_126_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  model3/studyer/studyer/score1/score_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.854    model3/studyer/studyer/score1/score_reg_i_106_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.082 r  model3/studyer/studyer/score1/score_reg_i_105/CO[2]
                         net (fo=12, routed)          1.210    13.292    model3/studyer/studyer/score1/score_reg_i_105_n_1
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.313    13.605 r  model3/studyer/studyer/score1/score_reg_i_113/O
                         net (fo=1, routed)           0.000    13.605    model3/studyer/studyer/score1/score_reg_i_113_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.138 r  model3/studyer/studyer/score1/score_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.138    model3/studyer/studyer/score1/score_reg_i_84_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.367 r  model3/studyer/studyer/score1/score_reg_i_83/CO[2]
                         net (fo=12, routed)          0.939    15.307    model3/studyer/studyer/score1/score_reg_i_83_n_1
    SLICE_X51Y38         LUT3 (Prop_lut3_I0_O)        0.310    15.617 r  model3/studyer/studyer/score1/score_reg_i_91/O
                         net (fo=1, routed)           0.000    15.617    model3/studyer/studyer/score1/score_reg_i_91_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.167 r  model3/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.167    model3/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.395 r  model3/studyer/studyer/score1/score_reg_i_48/CO[2]
                         net (fo=12, routed)          1.086    17.481    model3/studyer/studyer/score1/score_reg_i_48_n_1
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    17.794 r  model3/studyer/studyer/score1/score_reg_i_56/O
                         net (fo=1, routed)           0.000    17.794    model3/studyer/studyer/score1/score_reg_i_56_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.327 r  model3/studyer/studyer/score1/score_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.327    model3/studyer/studyer/score1/score_reg_i_19_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.556 r  model3/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=12, routed)          1.344    19.900    model3/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.310    20.210 r  model3/studyer/studyer/score1/score_reg_i_79/O
                         net (fo=1, routed)           0.000    20.210    model3/studyer/studyer/score1/score_reg_i_79_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.760 r  model3/studyer/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.760    model3/studyer/studyer/score1/score_reg_i_42_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  model3/studyer/studyer/score1/score_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.874    model3/studyer/studyer/score1/score_reg_i_17_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.102 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.091    22.194    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.313    22.507 r  model3/studyer/studyer/score1/score_reg_i_96/O
                         net (fo=1, routed)           0.000    22.507    model3/studyer/studyer/score1/score_reg_i_96_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.883 r  model3/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.883    model3/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.000 r  model3/studyer/studyer/score1/score_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.000    model3/studyer/studyer/score1/score_reg_i_23_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.229 r  model3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          0.996    24.225    model3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.310    24.535 r  model3/studyer/studyer/score1/score_reg_i_2/O
                         net (fo=1, routed)           0.587    25.122    model3/studyer/studyer/score1/score_reg_i_2_n_0
    RAMB18_X1Y14         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.307ns  (logic 9.959ns (42.730%)  route 13.348ns (57.270%))
  Logic Levels:           30  (CARRY4=18 FDRE=1 LUT3=7 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[5]/C
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3/studyer/studyer/counter_reg[5]/Q
                         net (fo=23, routed)          1.361     1.879    model3/studyer/studyer/score1/counter[5]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.154     2.033 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.422     2.455    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I3_O)        0.327     2.782 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.782    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.183 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.183    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.297    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.631 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.308     4.940    model3/studyer/studyer/score1/score1[14]
    SLICE_X48Y36         LUT4 (Prop_lut4_I1_O)        0.303     5.243 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=20, routed)          1.506     6.749    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  model3/studyer/studyer/score1/score0__8_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.873    model3/studyer/studyer/score1/score0__8_carry__0_i_7_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.423 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.580 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.078     8.658    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.329     8.987 r  model3/studyer/studyer/score1/score_reg_i_136/O
                         net (fo=1, routed)           0.000     8.987    model3/studyer/studyer/score1/score_reg_i_136_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  model3/studyer/studyer/score1/score_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     9.537    model3/studyer/studyer/score1/score_reg_i_119_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  model3/studyer/studyer/score1/score_reg_i_118/CO[2]
                         net (fo=12, routed)          1.226    10.991    model3/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.313    11.304 r  model3/studyer/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000    11.304    model3/studyer/studyer/score1/score_reg_i_126_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  model3/studyer/studyer/score1/score_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.854    model3/studyer/studyer/score1/score_reg_i_106_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.082 r  model3/studyer/studyer/score1/score_reg_i_105/CO[2]
                         net (fo=12, routed)          1.210    13.292    model3/studyer/studyer/score1/score_reg_i_105_n_1
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.313    13.605 r  model3/studyer/studyer/score1/score_reg_i_113/O
                         net (fo=1, routed)           0.000    13.605    model3/studyer/studyer/score1/score_reg_i_113_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.138 r  model3/studyer/studyer/score1/score_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.138    model3/studyer/studyer/score1/score_reg_i_84_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.367 r  model3/studyer/studyer/score1/score_reg_i_83/CO[2]
                         net (fo=12, routed)          0.939    15.307    model3/studyer/studyer/score1/score_reg_i_83_n_1
    SLICE_X51Y38         LUT3 (Prop_lut3_I0_O)        0.310    15.617 r  model3/studyer/studyer/score1/score_reg_i_91/O
                         net (fo=1, routed)           0.000    15.617    model3/studyer/studyer/score1/score_reg_i_91_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.167 r  model3/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.167    model3/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.395 r  model3/studyer/studyer/score1/score_reg_i_48/CO[2]
                         net (fo=12, routed)          1.086    17.481    model3/studyer/studyer/score1/score_reg_i_48_n_1
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    17.794 r  model3/studyer/studyer/score1/score_reg_i_56/O
                         net (fo=1, routed)           0.000    17.794    model3/studyer/studyer/score1/score_reg_i_56_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.327 r  model3/studyer/studyer/score1/score_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.327    model3/studyer/studyer/score1/score_reg_i_19_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.556 r  model3/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=12, routed)          1.344    19.900    model3/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X57Y36         LUT3 (Prop_lut3_I0_O)        0.310    20.210 r  model3/studyer/studyer/score1/score_reg_i_79/O
                         net (fo=1, routed)           0.000    20.210    model3/studyer/studyer/score1/score_reg_i_79_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.760 r  model3/studyer/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.760    model3/studyer/studyer/score1/score_reg_i_42_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  model3/studyer/studyer/score1/score_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.874    model3/studyer/studyer/score1/score_reg_i_17_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.102 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.284    22.387    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X48Y36         LUT4 (Prop_lut4_I3_O)        0.339    22.726 r  model3/studyer/studyer/score1/score_reg_i_1/O
                         net (fo=1, routed)           0.581    23.307    model3/studyer/studyer/score1/score_reg_i_1_n_0
    RAMB18_X1Y14         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 big_dip_switches[7]
                            (input port)
  Destination:            model1/buzzer1/pwm_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.347ns  (logic 3.435ns (25.734%)  route 9.912ns (74.266%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  big_dip_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    big_dip_switches[7]
    P5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  big_dip_switches_IBUF[7]_inst/O
                         net (fo=16, routed)          3.269     4.727    model1/buzzer1/big_dip_switches_IBUF[7]
    SLICE_X64Y49         LUT4 (Prop_lut4_I2_O)        0.116     4.843 r  model1/buzzer1/counter2_carry_i_11/O
                         net (fo=1, routed)           0.974     5.817    model1/buzzer1/counter2_carry_i_11_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I4_O)        0.328     6.145 r  model1/buzzer1/counter2_carry_i_9/O
                         net (fo=37, routed)          1.742     7.887    model1/buzzer1/encoder/out__29[1]
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.124     8.011 r  model1/buzzer1/counter[0]_i_3/O
                         net (fo=7, routed)           1.032     9.043    model1/buzzer1/counter[0]_i_3_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I3_O)        0.124     9.167 r  model1/buzzer1/counter2__15_carry__1_i_2/O
                         net (fo=1, routed)           0.489     9.656    model1/buzzer1/counter2__15_carry__1_i_2_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.182 r  model1/buzzer1/counter2__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.182    model1/buzzer1/counter2__15_carry__1_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.296 r  model1/buzzer1/counter2__15_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.296    model1/buzzer1/counter20_in
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.518 r  model1/buzzer1/counter2__15_carry__3/O[0]
                         net (fo=1, routed)           0.830    11.348    model1/buzzer1/counter2__15_carry__3_n_7
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.299    11.647 r  model1/buzzer1/counter[0]_i_1/O
                         net (fo=33, routed)          1.576    13.223    model1/buzzer1/p_0_in_0
    SLICE_X63Y49         LUT2 (Prop_lut2_I0_O)        0.124    13.347 r  model1/buzzer1/pwm_i_1/O
                         net (fo=1, routed)           0.000    13.347    model1/buzzer1/pwm_i_1_n_0
    SLICE_X63Y49         FDRE                                         r  model1/buzzer1/pwm_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 small_dip_switches[7]
                            (input port)
  Destination:            tub_sel1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.247ns  (logic 5.688ns (42.939%)  route 7.559ns (57.061%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  small_dip_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[7]
    U3                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  small_dip_switches_IBUF[7]_inst/O
                         net (fo=40, routed)          2.927     4.444    model1/display1/small_dip_switches_IBUF[2]
    SLICE_X59Y51         LUT3 (Prop_lut3_I0_O)        0.152     4.596 r  model1/display1/tub_sel1_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.067     5.663    model1/display1/tub_sel1_OBUF[3]_inst_i_4_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I0_O)        0.326     5.989 r  model1/display1/tub_sel1_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.935     6.924    model1/display1/tub_sel1_OBUF[2]_inst_i_2_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  model1/display1/tub_sel1_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.631     9.679    tub_sel2_OBUF[2]
    C2                   OBUF (Prop_obuf_I_O)         3.568    13.247 r  tub_sel1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.247    tub_sel1[2]
    C2                                                                r  tub_sel1[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode_sel/last_mode_number_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mode_sel/rst1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE                         0.000     0.000 r  mode_sel/last_mode_number_reg[2]/C
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  mode_sel/last_mode_number_reg[2]/Q
                         net (fo=1, routed)           0.054     0.182    mode_sel/last_mode_number[2]
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.099     0.281 r  mode_sel/rst10/O
                         net (fo=1, routed)           0.000     0.281    mode_sel/p_0_in
    SLICE_X55Y53         FDRE                                         r  mode_sel/rst1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/setter1/setting_display_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/setter1/setting_display_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE                         0.000     0.000 r  model3/setter1/setting_display_reg[0][0]/C
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/setter1/setting_display_reg[0][0]/Q
                         net (fo=2, routed)           0.114     0.255    model3/setter1/setting_display_reg_n_0_[0][0]
    SLICE_X59Y40         LUT6 (Prop_lut6_I3_O)        0.045     0.300 r  model3/setter1/setting_display[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.300    model3/setter1/setting_display[0][0]_i_1_n_0
    SLICE_X59Y40         FDRE                                         r  model3/setter1/setting_display_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk2/counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk2/pwm_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.841%)  route 0.130ns (41.159%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE                         0.000     0.000 r  clk2/counter_reg[22]/C
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk2/counter_reg[22]/Q
                         net (fo=3, routed)           0.130     0.271    clk2/counter_reg[22]
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.045     0.316 r  clk2/pwm_i_1__4/O
                         net (fo=1, routed)           0.000     0.316    clk2/pwm_i_1__4_n_0
    SLICE_X34Y46         FDRE                                         r  clk2/pwm_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/setter1/setting_display_reg[6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/setter1/note_setted_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.250ns (78.813%)  route 0.067ns (21.187%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE                         0.000     0.000 r  model3/setter1/setting_display_reg[6][2]/C
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/setter1/setting_display_reg[6][2]/Q
                         net (fo=2, routed)           0.067     0.208    model3/setter1/setting_display_reg_n_0_[6][2]
    SLICE_X64Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.253 r  model3/setter1/note_setted[2]_i_3/O
                         net (fo=1, routed)           0.000     0.253    model3/setter1/note_setted[2]_i_3_n_0
    SLICE_X64Y41         MUXF7 (Prop_muxf7_I1_O)      0.064     0.317 r  model3/setter1/note_setted_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    model3/setter1/setting_display[2]
    SLICE_X64Y41         FDRE                                         r  model3/setter1/note_setted_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_sel/en1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model1/key_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE                         0.000     0.000 r  mode_sel/en1_reg/C
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mode_sel/en1_reg/Q
                         net (fo=2, routed)           0.075     0.223    mode_sel/en1__0
    SLICE_X54Y50         LUT6 (Prop_lut6_I4_O)        0.098     0.321 r  mode_sel/key[0]_i_1/O
                         net (fo=1, routed)           0.000     0.321    model1/key_reg[0]_0
    SLICE_X54Y50         FDRE                                         r  model1/key_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE                         0.000     0.000 r  model2/player/counter_reg[5]/C
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  model2/player/counter_reg[5]/Q
                         net (fo=11, routed)          0.127     0.291    model2/player/counter[5]
    SLICE_X60Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  model2/player/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.336    model2/player/counter[5]_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  model2/player/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/setter1/buzzer1/pwm_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/setter1/buzzer1/pwm_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE                         0.000     0.000 r  model3/setter1/buzzer1/pwm_reg/C
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/setter1/buzzer1/pwm_reg/Q
                         net (fo=2, routed)           0.156     0.297    model3/setter1/buzzer1/speaker2
    SLICE_X59Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  model3/setter1/buzzer1/pwm_i_1__2/O
                         net (fo=1, routed)           0.000     0.342    model3/setter1/buzzer1/pwm_i_1__2_n_0
    SLICE_X59Y46         FDRE                                         r  model3/setter1/buzzer1/pwm_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/setter1/setting_display_reg[7][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/setter1/note_setted_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.250ns (71.584%)  route 0.099ns (28.416%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE                         0.000     0.000 r  model3/setter1/setting_display_reg[7][0]/C
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/setter1/setting_display_reg[7][0]/Q
                         net (fo=2, routed)           0.099     0.240    model3/setter1/setting_display_reg_n_0_[7][0]
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.285 r  model3/setter1/note_setted[0]_i_3/O
                         net (fo=1, routed)           0.000     0.285    model3/setter1/note_setted[0]_i_3_n_0
    SLICE_X60Y40         MUXF7 (Prop_muxf7_I1_O)      0.064     0.349 r  model3/setter1/note_setted_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.349    model3/setter1/setting_display[0]
    SLICE_X60Y40         FDRE                                         r  model3/setter1/note_setted_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/setter1/setting_display_reg[4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/setter1/setting_display_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE                         0.000     0.000 r  model3/setter1/setting_display_reg[4][0]/C
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/setter1/setting_display_reg[4][0]/Q
                         net (fo=2, routed)           0.167     0.308    model3/setter1/setting_display_reg_n_0_[4][0]
    SLICE_X61Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.353 r  model3/setter1/setting_display[4][0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    model3/setter1/setting_display[4][0]_i_1_n_0
    SLICE_X61Y38         FDRE                                         r  model3/setter1/setting_display_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model1/buzzer1/pwm_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model1/buzzer1/pwm_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE                         0.000     0.000 r  model1/buzzer1/pwm_reg/C
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model1/buzzer1/pwm_reg/Q
                         net (fo=2, routed)           0.167     0.308    model1/buzzer1/speaker1
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.045     0.353 r  model1/buzzer1/pwm_i_1/O
                         net (fo=1, routed)           0.000     0.353    model1/buzzer1/pwm_i_1_n_0
    SLICE_X63Y49         FDRE                                         r  model1/buzzer1/pwm_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  c0_clk_gen
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.766ns  (logic 4.617ns (42.889%)  route 6.149ns (57.111%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626     1.626    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.456     2.082 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=10, routed)          1.192     3.274    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I1_O)        0.152     3.426 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.436     3.863    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.326     4.189 f  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=15, routed)          1.471     5.659    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.783 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           3.049     8.833    rgb_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         3.559    12.392 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.392    rgb[7]
    B6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.626ns  (logic 4.618ns (43.462%)  route 6.008ns (56.538%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626     1.626    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.456     2.082 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=10, routed)          1.192     3.274    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I1_O)        0.152     3.426 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.436     3.863    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.326     4.189 f  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=15, routed)          1.471     5.659    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.783 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.908     8.692    rgb_OBUF[4]
    A6                   OBUF (Prop_obuf_I_O)         3.560    12.252 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.252    rgb[6]
    A6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.588ns  (logic 4.555ns (43.024%)  route 6.033ns (56.976%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626     1.626    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.456     2.082 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=10, routed)          1.192     3.274    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I1_O)        0.152     3.426 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.436     3.863    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.326     4.189 f  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=15, routed)          1.154     5.342    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.466 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           3.250     8.717    rgb_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         3.497    12.214 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.214    rgb[11]
    F5                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.495ns  (logic 4.604ns (43.866%)  route 5.892ns (56.134%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626     1.626    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.456     2.082 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=10, routed)          1.192     3.274    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I1_O)        0.152     3.426 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.436     3.863    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.326     4.189 f  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=15, routed)          1.154     5.342    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.466 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           3.109     8.576    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         3.546    12.121 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.121    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.481ns  (logic 4.602ns (43.913%)  route 5.878ns (56.087%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626     1.626    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.456     2.082 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=10, routed)          1.192     3.274    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I1_O)        0.152     3.426 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.436     3.863    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.326     4.189 f  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=15, routed)          1.156     5.344    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.468 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.094     8.562    rgb_OBUF[9]
    C5                   OBUF (Prop_obuf_I_O)         3.544    12.107 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.107    rgb[9]
    C5                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.472ns  (logic 4.616ns (44.078%)  route 5.856ns (55.922%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626     1.626    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.456     2.082 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=10, routed)          1.192     3.274    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I1_O)        0.152     3.426 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.436     3.863    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.326     4.189 f  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=15, routed)          1.471     5.659    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.783 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.757     8.540    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         3.558    12.098 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.098    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.359ns  (logic 4.619ns (44.587%)  route 5.740ns (55.413%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626     1.626    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.456     2.082 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=10, routed)          1.192     3.274    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I1_O)        0.152     3.426 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.436     3.863    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.326     4.189 f  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=15, routed)          1.154     5.342    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.466 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.958     8.424    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         3.561    11.985 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.985    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.221ns  (logic 4.616ns (45.164%)  route 5.605ns (54.836%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626     1.626    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.456     2.082 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=10, routed)          1.192     3.274    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I1_O)        0.152     3.426 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.436     3.863    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.326     4.189 f  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=15, routed)          1.238     5.426    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.550 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.738     8.289    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.558    11.847 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.847    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.206ns  (logic 4.602ns (45.089%)  route 5.604ns (54.910%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626     1.626    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.456     2.082 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=10, routed)          1.192     3.274    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I1_O)        0.152     3.426 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.436     3.863    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.326     4.189 f  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=15, routed)          1.238     5.426    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.550 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.738     8.288    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.544    11.832 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.832    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.054ns  (logic 4.603ns (45.783%)  route 5.451ns (54.217%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626     1.626    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.456     2.082 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=10, routed)          1.192     3.274    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X62Y53         LUT5 (Prop_lut5_I1_O)        0.152     3.426 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.436     3.863    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.326     4.189 f  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=15, routed)          1.238     5.426    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.550 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.585     8.135    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         3.545    11.680 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.680    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.501ns (63.478%)  route 0.864ns (36.522%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.141     0.734 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=29, routed)          0.182     0.916    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X63Y56         LUT5 (Prop_lut5_I4_O)        0.049     0.965 r  vga_display_inst/vga_ctrl_inst/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.682     1.647    hsync_OBUF
    D7                   OBUF (Prop_obuf_I_O)         1.311     2.958 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.958    hsync
    D7                                                                r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.432ns (60.450%)  route 0.937ns (39.550%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/Q
                         net (fo=1, routed)           0.216     0.950    vga_display_inst/vga_ctrl_inst/Q[0]
    SLICE_X65Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.995 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.721     1.716    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         1.246     2.962 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.962    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.432ns (59.743%)  route 0.965ns (40.257%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=29, routed)          0.264     0.998    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X65Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.043 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.701     1.744    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         1.246     2.989 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.989    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.449ns (59.715%)  route 0.977ns (40.285%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDCE (Prop_fdce_C_Q)         0.141     0.734 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.166     0.900    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.945 r  vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.811     1.756    vsync_OBUF
    C4                   OBUF (Prop_obuf_I_O)         1.263     3.019 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.019    vsync
    C4                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.443ns (59.026%)  route 1.002ns (40.974%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/Q
                         net (fo=1, routed)           0.195     0.929    vga_display_inst/vga_ctrl_inst/Q[2]
    SLICE_X65Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.974 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.806     1.781    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         1.257     3.038 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.038    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.431ns (58.024%)  route 1.035ns (41.976%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=29, routed)          0.264     0.998    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X65Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.043 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.771     1.814    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.245     3.058 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.058    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.445ns (58.182%)  route 1.038ns (41.818%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=29, routed)          0.264     0.998    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X65Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.043 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.774     1.817    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.259     3.076 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.076    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.470ns (58.337%)  route 1.050ns (41.663%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDCE (Prop_fdce_C_Q)         0.164     0.757 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/Q
                         net (fo=23, routed)          0.143     0.900    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[9]
    SLICE_X65Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.945 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.907     1.852    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         1.261     3.113 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.113    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.485ns (58.685%)  route 1.045ns (41.315%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDCE (Prop_fdce_C_Q)         0.128     0.721 r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/Q
                         net (fo=1, routed)           0.223     0.944    vga_display_inst/vga_ctrl_inst/Q[3]
    SLICE_X65Y57         LUT6 (Prop_lut6_I5_O)        0.098     1.042 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.822     1.864    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         1.259     3.122 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.122    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.454ns (57.041%)  route 1.095ns (42.959%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     0.593    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDCE (Prop_fdce_C_Q)         0.164     0.757 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/Q
                         net (fo=23, routed)          0.146     0.903    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[9]
    SLICE_X65Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.948 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.949     1.897    rgb_OBUF[9]
    C5                   OBUF (Prop_obuf_I_O)         1.245     3.142 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.142    rgb[9]
    C5                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.575     6.575    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.000 f  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  c0_clk_gen

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 big_dip_switches[5]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.922ns  (logic 2.110ns (26.627%)  route 5.813ns (73.373%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  big_dip_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    big_dip_switches[5]
    P3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  big_dip_switches_IBUF[5]_inst/O
                         net (fo=15, routed)          3.472     4.936    model2/player/big_dip_switches_IBUF[3]
    SLICE_X64Y52         LUT6 (Prop_lut6_I1_O)        0.124     5.060 r  model2/player/pix_data[11]_i_15/O
                         net (fo=1, routed)           0.548     5.608    vga_display_inst/vga_ctrl_inst/display_data[4]
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.732 f  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=2, routed)           0.795     6.527    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_4/O
                         net (fo=1, routed)           0.433     7.084    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_4_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.208 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=2, routed)           0.564     7.772    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_0
    SLICE_X65Y55         LUT3 (Prop_lut3_I1_O)        0.150     7.922 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     7.922    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 big_dip_switches[5]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.896ns  (logic 2.084ns (26.386%)  route 5.813ns (73.614%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  big_dip_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    big_dip_switches[5]
    P3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  big_dip_switches_IBUF[5]_inst/O
                         net (fo=15, routed)          3.472     4.936    model2/player/big_dip_switches_IBUF[3]
    SLICE_X64Y52         LUT6 (Prop_lut6_I1_O)        0.124     5.060 r  model2/player/pix_data[11]_i_15/O
                         net (fo=1, routed)           0.548     5.608    vga_display_inst/vga_ctrl_inst/display_data[4]
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.732 f  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=2, routed)           0.795     6.527    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.651 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_4/O
                         net (fo=1, routed)           0.433     7.084    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_4_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.208 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=2, routed)           0.564     7.772    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_0
    SLICE_X65Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.896 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     7.896    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 big_dip_switches[5]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.733ns  (logic 1.985ns (25.676%)  route 5.747ns (74.324%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  big_dip_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    big_dip_switches[5]
    P3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  big_dip_switches_IBUF[5]_inst/O
                         net (fo=15, routed)          3.472     4.936    model2/player/big_dip_switches_IBUF[3]
    SLICE_X64Y52         LUT6 (Prop_lut6_I1_O)        0.124     5.060 r  model2/player/pix_data[11]_i_15/O
                         net (fo=1, routed)           0.548     5.608    vga_display_inst/vga_ctrl_inst/display_data[4]
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.732 f  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=2, routed)           0.810     6.542    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.666 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2/O
                         net (fo=2, routed)           0.917     7.583    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2_n_0
    SLICE_X65Y55         LUT3 (Prop_lut3_I0_O)        0.150     7.733 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     7.733    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 big_dip_switches[5]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.707ns  (logic 1.960ns (25.425%)  route 5.747ns (74.575%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  big_dip_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    big_dip_switches[5]
    P3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  big_dip_switches_IBUF[5]_inst/O
                         net (fo=15, routed)          3.472     4.936    model2/player/big_dip_switches_IBUF[3]
    SLICE_X64Y52         LUT6 (Prop_lut6_I1_O)        0.124     5.060 r  model2/player/pix_data[11]_i_15/O
                         net (fo=1, routed)           0.548     5.608    vga_display_inst/vga_ctrl_inst/display_data[4]
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.732 f  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=2, routed)           0.810     6.542    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.666 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2/O
                         net (fo=2, routed)           0.917     7.583    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2_n_0
    SLICE_X65Y55         LUT3 (Prop_lut3_I0_O)        0.124     7.707 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     7.707    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.946ns  (logic 1.587ns (22.849%)  route 5.359ns (77.151%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.202     6.946    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y56         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.941ns  (logic 1.587ns (22.864%)  route 5.354ns (77.136%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.197     6.941    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X63Y56         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y56         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.863ns  (logic 1.587ns (23.125%)  route 5.276ns (76.875%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.119     6.863    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y53         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.863ns  (logic 1.587ns (23.125%)  route 5.276ns (76.875%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.119     6.863    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y53         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.863ns  (logic 1.587ns (23.125%)  route 5.276ns (76.875%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.119     6.863    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y53         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.859ns  (logic 1.587ns (23.139%)  route 5.272ns (76.861%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.157     4.620    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.744 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.115     6.859    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X63Y53         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     1.509    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3/display_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.290ns (31.018%)  route 0.645ns (68.982%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         LDCE                         0.000     0.000 r  model3/display_data_reg[5]/G
    SLICE_X63Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3/display_data_reg[5]/Q
                         net (fo=2, routed)           0.289     0.447    model3/Q[4]
    SLICE_X63Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.492 r  model3/pix_data[11]_i_7/O
                         net (fo=1, routed)           0.049     0.541    vga_display_inst/vga_ctrl_inst/pix_data_reg[11]
    SLICE_X63Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.586 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2/O
                         net (fo=2, routed)           0.307     0.893    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2_n_0
    SLICE_X65Y55         LUT3 (Prop_lut3_I0_O)        0.042     0.935 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.935    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 model3/display_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.293ns (31.239%)  route 0.645ns (68.761%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         LDCE                         0.000     0.000 r  model3/display_data_reg[5]/G
    SLICE_X63Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3/display_data_reg[5]/Q
                         net (fo=2, routed)           0.289     0.447    model3/Q[4]
    SLICE_X63Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.492 r  model3/pix_data[11]_i_7/O
                         net (fo=1, routed)           0.049     0.541    vga_display_inst/vga_ctrl_inst/pix_data_reg[11]
    SLICE_X63Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.586 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2/O
                         net (fo=2, routed)           0.307     0.893    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2_n_0
    SLICE_X65Y55         LUT3 (Prop_lut3_I0_O)        0.045     0.938 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.938    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 model2/player/note_code_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.276ns (28.946%)  route 0.678ns (71.054%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE                         0.000     0.000 r  model2/player/note_code_reg[4]/C
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player/note_code_reg[4]/Q
                         net (fo=5, routed)           0.160     0.301    model2/player/led_out2[4]
    SLICE_X61Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.346 r  model2/player/pix_data[7]_i_8/O
                         net (fo=1, routed)           0.337     0.683    vga_display_inst/vga_ctrl_inst/display_data[3]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.728 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=2, routed)           0.180     0.909    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_0
    SLICE_X65Y55         LUT2 (Prop_lut2_I1_O)        0.045     0.954 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.954    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 model2/player/note_code_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.276ns (28.946%)  route 0.678ns (71.054%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE                         0.000     0.000 r  model2/player/note_code_reg[4]/C
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player/note_code_reg[4]/Q
                         net (fo=5, routed)           0.160     0.301    model2/player/led_out2[4]
    SLICE_X61Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.346 r  model2/player/pix_data[7]_i_8/O
                         net (fo=1, routed)           0.337     0.683    vga_display_inst/vga_ctrl_inst/display_data[3]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.728 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=2, routed)           0.180     0.909    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_0
    SLICE_X65Y55         LUT3 (Prop_lut3_I1_O)        0.045     0.954 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.954    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 model3/display_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.293ns (28.882%)  route 0.721ns (71.118%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         LDCE                         0.000     0.000 r  model3/display_data_reg[2]/G
    SLICE_X63Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3/display_data_reg[2]/Q
                         net (fo=1, routed)           0.136     0.294    model2/player/pix_data[11]_i_2[1]
    SLICE_X63Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.339 r  model2/player/pix_data[3]_i_5/O
                         net (fo=2, routed)           0.390     0.729    vga_display_inst/vga_ctrl_inst/display_data[2]
    SLICE_X64Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.774 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3/O
                         net (fo=2, routed)           0.195     0.969    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.014 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.014    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X65Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 model3/display_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.294ns (28.952%)  route 0.721ns (71.048%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         LDCE                         0.000     0.000 r  model3/display_data_reg[2]/G
    SLICE_X63Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3/display_data_reg[2]/Q
                         net (fo=1, routed)           0.136     0.294    model2/player/pix_data[11]_i_2[1]
    SLICE_X63Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.339 r  model2/player/pix_data[3]_i_5/O
                         net (fo=2, routed)           0.390     0.729    vga_display_inst/vga_ctrl_inst/display_data[2]
    SLICE_X64Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.774 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3/O
                         net (fo=2, routed)           0.195     0.969    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.046     1.015 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.015    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X65Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.045ns (3.363%)  route 1.293ns (96.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.664     0.664    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.709 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.630     1.338    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X65Y54         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.045ns (3.363%)  route 1.293ns (96.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.664     0.664    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.709 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.630     1.338    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X65Y54         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_pic_inst/CLK
    SLICE_X65Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.045ns (3.172%)  route 1.374ns (96.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.664     0.664    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.709 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.710     1.419    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X64Y55         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.045ns (3.172%)  route 1.374ns (96.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.664     0.664    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.709 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.710     1.419    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X64Y55         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863     0.863    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C





