{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614096592388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614096592388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 18:09:52 2021 " "Processing started: Tue Feb 23 18:09:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614096592388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096592388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testing -c testing " "Command: quartus_map --read_settings_files=on --write_settings_files=off testing -c testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096592388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614096592564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614096592564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testing-logic " "Found design unit 1: testing-logic" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603009 ""} { "Info" "ISGN_ENTITY_NAME" "1 testing " "Found entity 1: testing" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096603009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/BCD_DISPLAY.vhd 3 1 " "Found 3 design units, including 1 entities, in source file output_files/BCD_DISPLAY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_DISPLAY-logic " "Found design unit 1: BCD_DISPLAY-logic" {  } { { "output_files/BCD_DISPLAY.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/BCD_DISPLAY.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BCD_DISPLAY_pkg " "Found design unit 2: BCD_DISPLAY_pkg" {  } { { "output_files/BCD_DISPLAY.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/BCD_DISPLAY.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603012 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_DISPLAY " "Found entity 1: BCD_DISPLAY" {  } { { "output_files/BCD_DISPLAY.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/BCD_DISPLAY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096603012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ULTRASONIC_SENSOR.vhd 3 1 " "Found 3 design units, including 1 entities, in source file output_files/ULTRASONIC_SENSOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULTRASONIC_SENSOR-logic " "Found design unit 1: ULTRASONIC_SENSOR-logic" {  } { { "output_files/ULTRASONIC_SENSOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/ULTRASONIC_SENSOR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603013 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ULTRASONIC_SENSOR_pkg " "Found design unit 2: ULTRASONIC_SENSOR_pkg" {  } { { "output_files/ULTRASONIC_SENSOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/ULTRASONIC_SENSOR.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603013 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULTRASONIC_SENSOR " "Found entity 1: ULTRASONIC_SENSOR" {  } { { "output_files/ULTRASONIC_SENSOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/ULTRASONIC_SENSOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096603013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/SERVO_MOTOR.vhd 3 1 " "Found 3 design units, including 1 entities, in source file output_files/SERVO_MOTOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERVO_MOTOR-logic " "Found design unit 1: SERVO_MOTOR-logic" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603014 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SERVO_MOTOR_pkg " "Found design unit 2: SERVO_MOTOR_pkg" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603014 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERVO_MOTOR " "Found entity 1: SERVO_MOTOR" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096603014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/uart.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file output_files/uart.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "output_files/uart.vhdl" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/uart.vhdl" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603015 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 uart_pkg " "Found design unit 2: uart_pkg" {  } { { "output_files/uart.vhdl" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/uart.vhdl" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603015 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "output_files/uart.vhdl" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/uart.vhdl" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096603015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testing " "Elaborating entity \"testing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614096603075 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy testing.vhd(36) " "Verilog HDL or VHDL warning at testing.vhd(36): object \"busy\" assigned a value but never read" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614096603078 "|testing"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position testing.vhd(115) " "VHDL Process Statement warning at testing.vhd(115): inferring latch(es) for signal or variable \"position\", which holds its previous value in one or more paths through the process" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1614096603080 "|testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[0\] testing.vhd(115) " "Inferred latch for \"position\[0\]\" at testing.vhd(115)" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096603083 "|testing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULTRASONIC_SENSOR ULTRASONIC_SENSOR:uss " "Elaborating entity \"ULTRASONIC_SENSOR\" for hierarchy \"ULTRASONIC_SENSOR:uss\"" {  } { { "testing.vhd" "uss" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614096603096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_DISPLAY BCD_DISPLAY:bd " "Elaborating entity \"BCD_DISPLAY\" for hierarchy \"BCD_DISPLAY:bd\"" {  } { { "testing.vhd" "bd" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614096603105 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number BCD_DISPLAY.vhd(90) " "VHDL Process Statement warning at BCD_DISPLAY.vhd(90): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/BCD_DISPLAY.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/BCD_DISPLAY.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1614096603106 "|testing|BCD_DISPLAY:bd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERVO_MOTOR SERVO_MOTOR:sm " "Elaborating entity \"SERVO_MOTOR\" for hierarchy \"SERVO_MOTOR:sm\"" {  } { { "testing.vhd" "sm" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614096603107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:bl " "Elaborating entity \"uart\" for hierarchy \"uart:bl\"" {  } { { "testing.vhd" "bl" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614096603108 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "os_pulse uart.vhdl(104) " "VHDL Process Statement warning at uart.vhdl(104): signal \"os_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/uart.vhdl" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/uart.vhdl" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1614096603109 "|testing|uart:bl"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SERVO_MOTOR:sm\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SERVO_MOTOR:sm\|Mult0\"" {  } { { "output_files/SERVO_MOTOR.vhd" "Mult0" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1614096603568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULTRASONIC_SENSOR:uss\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULTRASONIC_SENSOR:uss\|Div0\"" {  } { { "output_files/ULTRASONIC_SENSOR.vhd" "Div0" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/ULTRASONIC_SENSOR.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1614096603568 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1614096603568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERVO_MOTOR:sm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\"" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614096603612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERVO_MOTOR:sm\|lpm_mult:Mult0 " "Instantiated megafunction \"SERVO_MOTOR:sm\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614096603613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614096603613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614096603613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614096603613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614096603613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614096603613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614096603613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614096603613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614096603613 ""}  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614096603613 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERVO_MOTOR:sm\|lpm_mult:Mult0\|multcore:mult_core SERVO_MOTOR:sm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614096603623 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERVO_MOTOR:sm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder SERVO_MOTOR:sm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614096603630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERVO_MOTOR:sm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] SERVO_MOTOR:sm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614096603640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096603682 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERVO_MOTOR:sm\|lpm_mult:Mult0\|altshift:external_latency_ffs SERVO_MOTOR:sm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614096603687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULTRASONIC_SENSOR:uss\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULTRASONIC_SENSOR:uss\|lpm_divide:Div0\"" {  } { { "output_files/ULTRASONIC_SENSOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/ULTRASONIC_SENSOR.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614096603733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULTRASONIC_SENSOR:uss\|lpm_divide:Div0 " "Instantiated megafunction \"ULTRASONIC_SENSOR:uss\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 30 " "Parameter \"LPM_WIDTHN\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614096603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614096603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614096603733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614096603733 ""}  } { { "output_files/ULTRASONIC_SENSOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/ULTRASONIC_SENSOR.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614096603733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096603779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096603787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096603832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096603899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614096603938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096603938 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "output_files/uart.vhdl" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/uart.vhdl" 44 -1 0 } } { "output_files/uart.vhdl" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/uart.vhdl" 43 -1 0 } } { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 45 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1614096604357 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1614096604357 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614096606015 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "zer_flag High " "Register zer_flag will power up to High" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1614096606165 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1614096606165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614096606963 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614096606963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1080 " "Implemented 1080 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614096607065 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614096607065 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1054 " "Implemented 1054 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614096607065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614096607065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614096607077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 18:10:07 2021 " "Processing ended: Tue Feb 23 18:10:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614096607077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614096607077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614096607077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614096607077 ""}
