INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/RealVivado/Labs/Lab2/Lab2.srcs/sim_1/new/lab2_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_sim
