 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 200
Design : csa_64
Version: U-2022.12-SP7
Date   : Sat Dec 23 17:40:14 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: cin (input port)
  Endpoint: sum[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  cin (in)                                                0.00       0.20 f
  u1/cin (csa_32_0)                                       0.00       0.20 f
  u1/u1/cin (FullAdder_16bit_0)                           0.00       0.20 f
  u1/u1/full_adder_ripple[0].FA/cin (full_adder_ripple_0)
                                                          0.00       0.20 f
  u1/u1/full_adder_ripple[0].FA/U1/Q (XOR2X1)             0.20       0.40 r
  u1/u1/full_adder_ripple[0].FA/sum (full_adder_ripple_0)
                                                          0.00       0.40 r
  u1/u1/sum[0] (FullAdder_16bit_0)                        0.00       0.40 r
  u1/sum[0] (csa_32_0)                                    0.00       0.40 r
  sum[0] (out)                                            0.22       0.62 r
  data arrival time                                                  0.62
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: cin (input port)
  Endpoint: sum[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  cin (in)                                                0.00       0.20 r
  u1/cin (csa_32_0)                                       0.00       0.20 r
  u1/u1/cin (FullAdder_16bit_0)                           0.00       0.20 r
  u1/u1/full_adder_ripple[0].FA/cin (full_adder_ripple_0)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[0].FA/U2/Q (AO22X1)             0.15       0.35 r
  u1/u1/full_adder_ripple[0].FA/cout (full_adder_ripple_0)
                                                          0.00       0.35 r
  u1/u1/full_adder_ripple[1].FA/cin (full_adder_ripple_143)
                                                          0.00       0.35 r
  u1/u1/full_adder_ripple[1].FA/U1/Q (XOR2X1)             0.23       0.57 r
  u1/u1/full_adder_ripple[1].FA/sum (full_adder_ripple_143)
                                                          0.00       0.57 r
  u1/u1/sum[1] (FullAdder_16bit_0)                        0.00       0.57 r
  u1/sum[1] (csa_32_0)                                    0.00       0.57 r
  sum[1] (out)                                            0.22       0.79 r
  data arrival time                                                  0.79
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: sum[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[1] (in)                                               0.00       0.20 r
  u1/a[1] (csa_32_0)                                      0.00       0.20 r
  u1/u1/a[1] (FullAdder_16bit_0)                          0.00       0.20 r
  u1/u1/full_adder_ripple[1].FA/a (full_adder_ripple_143)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[1].FA/U2/Q (AO22X1)             0.17       0.37 r
  u1/u1/full_adder_ripple[1].FA/cout (full_adder_ripple_143)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[2].FA/cin (full_adder_ripple_142)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[2].FA/U1/Q (XOR2X1)             0.23       0.60 r
  u1/u1/full_adder_ripple[2].FA/sum (full_adder_ripple_142)
                                                          0.00       0.60 r
  u1/u1/sum[2] (FullAdder_16bit_0)                        0.00       0.60 r
  u1/sum[2] (csa_32_0)                                    0.00       0.60 r
  sum[2] (out)                                            0.22       0.82 r
  data arrival time                                                  0.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[2] (input port)
  Endpoint: sum[3] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[2] (in)                                               0.00       0.20 r
  u1/a[2] (csa_32_0)                                      0.00       0.20 r
  u1/u1/a[2] (FullAdder_16bit_0)                          0.00       0.20 r
  u1/u1/full_adder_ripple[2].FA/a (full_adder_ripple_142)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[2].FA/U2/Q (AO22X1)             0.17       0.37 r
  u1/u1/full_adder_ripple[2].FA/cout (full_adder_ripple_142)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[3].FA/cin (full_adder_ripple_141)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[3].FA/U1/Q (XOR2X1)             0.23       0.60 r
  u1/u1/full_adder_ripple[3].FA/sum (full_adder_ripple_141)
                                                          0.00       0.60 r
  u1/u1/sum[3] (FullAdder_16bit_0)                        0.00       0.60 r
  u1/sum[3] (csa_32_0)                                    0.00       0.60 r
  sum[3] (out)                                            0.22       0.82 r
  data arrival time                                                  0.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[14] (input port)
  Endpoint: sum[15] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[14] (in)                                              0.00       0.20 r
  u1/a[14] (csa_32_0)                                     0.00       0.20 r
  u1/u1/a[14] (FullAdder_16bit_0)                         0.00       0.20 r
  u1/u1/full_adder_ripple[14].FA/a (full_adder_ripple_130)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[14].FA/U2/Q (AO22X1)            0.17       0.37 r
  u1/u1/full_adder_ripple[14].FA/cout (full_adder_ripple_130)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[15].FA/cin (full_adder_ripple_129)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[15].FA/U2/Q (XOR2X1)            0.23       0.60 r
  u1/u1/full_adder_ripple[15].FA/sum (full_adder_ripple_129)
                                                          0.00       0.60 r
  u1/u1/sum[15] (FullAdder_16bit_0)                       0.00       0.60 r
  u1/sum[15] (csa_32_0)                                   0.00       0.60 r
  sum[15] (out)                                           0.22       0.82 r
  data arrival time                                                  0.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[13] (input port)
  Endpoint: sum[14] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[13] (in)                                              0.00       0.20 r
  u1/a[13] (csa_32_0)                                     0.00       0.20 r
  u1/u1/a[13] (FullAdder_16bit_0)                         0.00       0.20 r
  u1/u1/full_adder_ripple[13].FA/a (full_adder_ripple_131)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[13].FA/U2/Q (AO22X1)            0.17       0.37 r
  u1/u1/full_adder_ripple[13].FA/cout (full_adder_ripple_131)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[14].FA/cin (full_adder_ripple_130)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[14].FA/U1/Q (XOR2X1)            0.23       0.60 r
  u1/u1/full_adder_ripple[14].FA/sum (full_adder_ripple_130)
                                                          0.00       0.60 r
  u1/u1/sum[14] (FullAdder_16bit_0)                       0.00       0.60 r
  u1/sum[14] (csa_32_0)                                   0.00       0.60 r
  sum[14] (out)                                           0.22       0.82 r
  data arrival time                                                  0.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[12] (input port)
  Endpoint: sum[13] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[12] (in)                                              0.00       0.20 r
  u1/a[12] (csa_32_0)                                     0.00       0.20 r
  u1/u1/a[12] (FullAdder_16bit_0)                         0.00       0.20 r
  u1/u1/full_adder_ripple[12].FA/a (full_adder_ripple_132)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[12].FA/U2/Q (AO22X1)            0.17       0.37 r
  u1/u1/full_adder_ripple[12].FA/cout (full_adder_ripple_132)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[13].FA/cin (full_adder_ripple_131)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[13].FA/U1/Q (XOR2X1)            0.23       0.60 r
  u1/u1/full_adder_ripple[13].FA/sum (full_adder_ripple_131)
                                                          0.00       0.60 r
  u1/u1/sum[13] (FullAdder_16bit_0)                       0.00       0.60 r
  u1/sum[13] (csa_32_0)                                   0.00       0.60 r
  sum[13] (out)                                           0.22       0.82 r
  data arrival time                                                  0.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[11] (input port)
  Endpoint: sum[12] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[11] (in)                                              0.00       0.20 r
  u1/a[11] (csa_32_0)                                     0.00       0.20 r
  u1/u1/a[11] (FullAdder_16bit_0)                         0.00       0.20 r
  u1/u1/full_adder_ripple[11].FA/a (full_adder_ripple_133)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[11].FA/U2/Q (AO22X1)            0.17       0.37 r
  u1/u1/full_adder_ripple[11].FA/cout (full_adder_ripple_133)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[12].FA/cin (full_adder_ripple_132)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[12].FA/U1/Q (XOR2X1)            0.23       0.60 r
  u1/u1/full_adder_ripple[12].FA/sum (full_adder_ripple_132)
                                                          0.00       0.60 r
  u1/u1/sum[12] (FullAdder_16bit_0)                       0.00       0.60 r
  u1/sum[12] (csa_32_0)                                   0.00       0.60 r
  sum[12] (out)                                           0.22       0.82 r
  data arrival time                                                  0.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[10] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[10] (in)                                              0.00       0.20 r
  u1/a[10] (csa_32_0)                                     0.00       0.20 r
  u1/u1/a[10] (FullAdder_16bit_0)                         0.00       0.20 r
  u1/u1/full_adder_ripple[10].FA/a (full_adder_ripple_134)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[10].FA/U2/Q (AO22X1)            0.17       0.37 r
  u1/u1/full_adder_ripple[10].FA/cout (full_adder_ripple_134)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[11].FA/cin (full_adder_ripple_133)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[11].FA/U1/Q (XOR2X1)            0.23       0.60 r
  u1/u1/full_adder_ripple[11].FA/sum (full_adder_ripple_133)
                                                          0.00       0.60 r
  u1/u1/sum[11] (FullAdder_16bit_0)                       0.00       0.60 r
  u1/sum[11] (csa_32_0)                                   0.00       0.60 r
  sum[11] (out)                                           0.22       0.82 r
  data arrival time                                                  0.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[9] (input port)
  Endpoint: sum[10] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[9] (in)                                               0.00       0.20 r
  u1/a[9] (csa_32_0)                                      0.00       0.20 r
  u1/u1/a[9] (FullAdder_16bit_0)                          0.00       0.20 r
  u1/u1/full_adder_ripple[9].FA/a (full_adder_ripple_135)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[9].FA/U2/Q (AO22X1)             0.17       0.37 r
  u1/u1/full_adder_ripple[9].FA/cout (full_adder_ripple_135)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[10].FA/cin (full_adder_ripple_134)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[10].FA/U1/Q (XOR2X1)            0.23       0.60 r
  u1/u1/full_adder_ripple[10].FA/sum (full_adder_ripple_134)
                                                          0.00       0.60 r
  u1/u1/sum[10] (FullAdder_16bit_0)                       0.00       0.60 r
  u1/sum[10] (csa_32_0)                                   0.00       0.60 r
  sum[10] (out)                                           0.22       0.82 r
  data arrival time                                                  0.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[8] (input port)
  Endpoint: sum[9] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[8] (in)                                               0.00       0.20 r
  u1/a[8] (csa_32_0)                                      0.00       0.20 r
  u1/u1/a[8] (FullAdder_16bit_0)                          0.00       0.20 r
  u1/u1/full_adder_ripple[8].FA/a (full_adder_ripple_136)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[8].FA/U2/Q (AO22X1)             0.17       0.37 r
  u1/u1/full_adder_ripple[8].FA/cout (full_adder_ripple_136)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[9].FA/cin (full_adder_ripple_135)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[9].FA/U1/Q (XOR2X1)             0.23       0.60 r
  u1/u1/full_adder_ripple[9].FA/sum (full_adder_ripple_135)
                                                          0.00       0.60 r
  u1/u1/sum[9] (FullAdder_16bit_0)                        0.00       0.60 r
  u1/sum[9] (csa_32_0)                                    0.00       0.60 r
  sum[9] (out)                                            0.22       0.82 r
  data arrival time                                                  0.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[7] (input port)
  Endpoint: sum[8] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[7] (in)                                               0.00       0.20 r
  u1/a[7] (csa_32_0)                                      0.00       0.20 r
  u1/u1/a[7] (FullAdder_16bit_0)                          0.00       0.20 r
  u1/u1/full_adder_ripple[7].FA/a (full_adder_ripple_137)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[7].FA/U2/Q (AO22X1)             0.17       0.37 r
  u1/u1/full_adder_ripple[7].FA/cout (full_adder_ripple_137)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[8].FA/cin (full_adder_ripple_136)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[8].FA/U1/Q (XOR2X1)             0.23       0.60 r
  u1/u1/full_adder_ripple[8].FA/sum (full_adder_ripple_136)
                                                          0.00       0.60 r
  u1/u1/sum[8] (FullAdder_16bit_0)                        0.00       0.60 r
  u1/sum[8] (csa_32_0)                                    0.00       0.60 r
  sum[8] (out)                                            0.22       0.82 r
  data arrival time                                                  0.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[6] (input port)
  Endpoint: sum[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[6] (in)                                               0.00       0.20 r
  u1/a[6] (csa_32_0)                                      0.00       0.20 r
  u1/u1/a[6] (FullAdder_16bit_0)                          0.00       0.20 r
  u1/u1/full_adder_ripple[6].FA/a (full_adder_ripple_138)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[6].FA/U2/Q (AO22X1)             0.17       0.37 r
  u1/u1/full_adder_ripple[6].FA/cout (full_adder_ripple_138)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[7].FA/cin (full_adder_ripple_137)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[7].FA/U1/Q (XOR2X1)             0.23       0.60 r
  u1/u1/full_adder_ripple[7].FA/sum (full_adder_ripple_137)
                                                          0.00       0.60 r
  u1/u1/sum[7] (FullAdder_16bit_0)                        0.00       0.60 r
  u1/sum[7] (csa_32_0)                                    0.00       0.60 r
  sum[7] (out)                                            0.22       0.82 r
  data arrival time                                                  0.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[5] (input port)
  Endpoint: sum[6] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[5] (in)                                               0.00       0.20 r
  u1/a[5] (csa_32_0)                                      0.00       0.20 r
  u1/u1/a[5] (FullAdder_16bit_0)                          0.00       0.20 r
  u1/u1/full_adder_ripple[5].FA/a (full_adder_ripple_139)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[5].FA/U2/Q (AO22X1)             0.17       0.37 r
  u1/u1/full_adder_ripple[5].FA/cout (full_adder_ripple_139)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[6].FA/cin (full_adder_ripple_138)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[6].FA/U1/Q (XOR2X1)             0.23       0.60 r
  u1/u1/full_adder_ripple[6].FA/sum (full_adder_ripple_138)
                                                          0.00       0.60 r
  u1/u1/sum[6] (FullAdder_16bit_0)                        0.00       0.60 r
  u1/sum[6] (csa_32_0)                                    0.00       0.60 r
  sum[6] (out)                                            0.22       0.82 r
  data arrival time                                                  0.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[4] (input port)
  Endpoint: sum[5] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[4] (in)                                               0.00       0.20 r
  u1/a[4] (csa_32_0)                                      0.00       0.20 r
  u1/u1/a[4] (FullAdder_16bit_0)                          0.00       0.20 r
  u1/u1/full_adder_ripple[4].FA/a (full_adder_ripple_140)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[4].FA/U2/Q (AO22X1)             0.17       0.37 r
  u1/u1/full_adder_ripple[4].FA/cout (full_adder_ripple_140)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[5].FA/cin (full_adder_ripple_139)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[5].FA/U1/Q (XOR2X1)             0.23       0.60 r
  u1/u1/full_adder_ripple[5].FA/sum (full_adder_ripple_139)
                                                          0.00       0.60 r
  u1/u1/sum[5] (FullAdder_16bit_0)                        0.00       0.60 r
  u1/sum[5] (csa_32_0)                                    0.00       0.60 r
  sum[5] (out)                                            0.22       0.82 r
  data arrival time                                                  0.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[3] (input port)
  Endpoint: sum[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_0  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[3] (in)                                               0.00       0.20 r
  u1/a[3] (csa_32_0)                                      0.00       0.20 r
  u1/u1/a[3] (FullAdder_16bit_0)                          0.00       0.20 r
  u1/u1/full_adder_ripple[3].FA/a (full_adder_ripple_141)
                                                          0.00       0.20 r
  u1/u1/full_adder_ripple[3].FA/U2/Q (AO22X1)             0.17       0.37 r
  u1/u1/full_adder_ripple[3].FA/cout (full_adder_ripple_141)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[4].FA/cin (full_adder_ripple_140)
                                                          0.00       0.37 r
  u1/u1/full_adder_ripple[4].FA/U1/Q (XOR2X1)             0.23       0.60 r
  u1/u1/full_adder_ripple[4].FA/sum (full_adder_ripple_140)
                                                          0.00       0.60 r
  u1/u1/sum[4] (FullAdder_16bit_0)                        0.00       0.60 r
  u1/sum[4] (csa_32_0)                                    0.00       0.60 r
  sum[4] (out)                                            0.22       0.82 r
  data arrival time                                                  0.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[63] (input port)
  Endpoint: cout (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[63] (in)                                              0.00       0.20 r
  u2/a[31] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[15] (FullAdder_16bit_5)                         0.00       0.20 r
  u2/u2/full_adder_ripple[15].FA/a (full_adder_ripple_65)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[15].FA/U2/Q (AO22X1)            0.18       0.38 r
  u2/u2/full_adder_ripple[15].FA/cout (full_adder_ripple_65)
                                                          0.00       0.38 r
  u2/u2/cout (FullAdder_16bit_5)                          0.00       0.38 r
  u2/U19/Q (MUX21X1)                                      0.17       0.54 r
  u2/cout (csa_32_2)                                      0.00       0.54 r
  U69/Q (MUX21X1)                                         0.19       0.74 r
  cout (out)                                              0.22       0.96 r
  data arrival time                                                  0.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[46] (input port)
  Endpoint: sum[47] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[46] (in)                                              0.00       0.20 r
  u2/a[14] (csa_32_2)                                     0.00       0.20 r
  u2/u1/a[14] (FullAdder_16bit_6)                         0.00       0.20 r
  u2/u1/full_adder_ripple[14].FA/a (full_adder_ripple_82)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[14].FA/U2/Q (AO22X1)            0.18       0.38 r
  u2/u1/full_adder_ripple[14].FA/cout (full_adder_ripple_82)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[15].FA/cin (full_adder_ripple_81)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[15].FA/U1/Q (XOR2X1)            0.20       0.58 r
  u2/u1/full_adder_ripple[15].FA/sum (full_adder_ripple_81)
                                                          0.00       0.58 r
  u2/u1/sum[15] (FullAdder_16bit_6)                       0.00       0.58 r
  u2/sum[15] (csa_32_2)                                   0.00       0.58 r
  U53/Q (MUX21X1)                                         0.19       0.77 r
  sum[47] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[45] (input port)
  Endpoint: sum[46] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[45] (in)                                              0.00       0.20 r
  u2/a[13] (csa_32_2)                                     0.00       0.20 r
  u2/u1/a[13] (FullAdder_16bit_6)                         0.00       0.20 r
  u2/u1/full_adder_ripple[13].FA/a (full_adder_ripple_83)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[13].FA/U2/Q (AO22X1)            0.18       0.38 r
  u2/u1/full_adder_ripple[13].FA/cout (full_adder_ripple_83)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[14].FA/cin (full_adder_ripple_82)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[14].FA/U1/Q (XOR2X1)            0.20       0.58 r
  u2/u1/full_adder_ripple[14].FA/sum (full_adder_ripple_82)
                                                          0.00       0.58 r
  u2/u1/sum[14] (FullAdder_16bit_6)                       0.00       0.58 r
  u2/sum[14] (csa_32_2)                                   0.00       0.58 r
  U54/Q (MUX21X1)                                         0.19       0.77 r
  sum[46] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[44] (input port)
  Endpoint: sum[45] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[44] (in)                                              0.00       0.20 r
  u2/a[12] (csa_32_2)                                     0.00       0.20 r
  u2/u1/a[12] (FullAdder_16bit_6)                         0.00       0.20 r
  u2/u1/full_adder_ripple[12].FA/a (full_adder_ripple_84)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[12].FA/U2/Q (AO22X1)            0.18       0.38 r
  u2/u1/full_adder_ripple[12].FA/cout (full_adder_ripple_84)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[13].FA/cin (full_adder_ripple_83)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[13].FA/U1/Q (XOR2X1)            0.20       0.58 r
  u2/u1/full_adder_ripple[13].FA/sum (full_adder_ripple_83)
                                                          0.00       0.58 r
  u2/u1/sum[13] (FullAdder_16bit_6)                       0.00       0.58 r
  u2/sum[13] (csa_32_2)                                   0.00       0.58 r
  U55/Q (MUX21X1)                                         0.19       0.77 r
  sum[45] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[43] (input port)
  Endpoint: sum[44] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[43] (in)                                              0.00       0.20 r
  u2/a[11] (csa_32_2)                                     0.00       0.20 r
  u2/u1/a[11] (FullAdder_16bit_6)                         0.00       0.20 r
  u2/u1/full_adder_ripple[11].FA/a (full_adder_ripple_85)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[11].FA/U2/Q (AO22X1)            0.18       0.38 r
  u2/u1/full_adder_ripple[11].FA/cout (full_adder_ripple_85)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[12].FA/cin (full_adder_ripple_84)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[12].FA/U1/Q (XOR2X1)            0.20       0.58 r
  u2/u1/full_adder_ripple[12].FA/sum (full_adder_ripple_84)
                                                          0.00       0.58 r
  u2/u1/sum[12] (FullAdder_16bit_6)                       0.00       0.58 r
  u2/sum[12] (csa_32_2)                                   0.00       0.58 r
  U56/Q (MUX21X1)                                         0.19       0.77 r
  sum[44] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[42] (input port)
  Endpoint: sum[43] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[42] (in)                                              0.00       0.20 r
  u2/a[10] (csa_32_2)                                     0.00       0.20 r
  u2/u1/a[10] (FullAdder_16bit_6)                         0.00       0.20 r
  u2/u1/full_adder_ripple[10].FA/a (full_adder_ripple_86)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[10].FA/U2/Q (AO22X1)            0.18       0.38 r
  u2/u1/full_adder_ripple[10].FA/cout (full_adder_ripple_86)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[11].FA/cin (full_adder_ripple_85)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[11].FA/U1/Q (XOR2X1)            0.20       0.58 r
  u2/u1/full_adder_ripple[11].FA/sum (full_adder_ripple_85)
                                                          0.00       0.58 r
  u2/u1/sum[11] (FullAdder_16bit_6)                       0.00       0.58 r
  u2/sum[11] (csa_32_2)                                   0.00       0.58 r
  U57/Q (MUX21X1)                                         0.19       0.77 r
  sum[43] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[41] (input port)
  Endpoint: sum[42] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[41] (in)                                              0.00       0.20 r
  u2/a[9] (csa_32_2)                                      0.00       0.20 r
  u2/u1/a[9] (FullAdder_16bit_6)                          0.00       0.20 r
  u2/u1/full_adder_ripple[9].FA/a (full_adder_ripple_87)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[9].FA/U2/Q (AO22X1)             0.18       0.38 r
  u2/u1/full_adder_ripple[9].FA/cout (full_adder_ripple_87)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[10].FA/cin (full_adder_ripple_86)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[10].FA/U1/Q (XOR2X1)            0.20       0.58 r
  u2/u1/full_adder_ripple[10].FA/sum (full_adder_ripple_86)
                                                          0.00       0.58 r
  u2/u1/sum[10] (FullAdder_16bit_6)                       0.00       0.58 r
  u2/sum[10] (csa_32_2)                                   0.00       0.58 r
  U58/Q (MUX21X1)                                         0.19       0.77 r
  sum[42] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[40] (input port)
  Endpoint: sum[41] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[40] (in)                                              0.00       0.20 r
  u2/a[8] (csa_32_2)                                      0.00       0.20 r
  u2/u1/a[8] (FullAdder_16bit_6)                          0.00       0.20 r
  u2/u1/full_adder_ripple[8].FA/a (full_adder_ripple_88)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[8].FA/U2/Q (AO22X1)             0.18       0.38 r
  u2/u1/full_adder_ripple[8].FA/cout (full_adder_ripple_88)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[9].FA/cin (full_adder_ripple_87)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[9].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u2/u1/full_adder_ripple[9].FA/sum (full_adder_ripple_87)
                                                          0.00       0.58 r
  u2/u1/sum[9] (FullAdder_16bit_6)                        0.00       0.58 r
  u2/sum[9] (csa_32_2)                                    0.00       0.58 r
  U59/Q (MUX21X1)                                         0.19       0.77 r
  sum[41] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[39] (input port)
  Endpoint: sum[40] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[39] (in)                                              0.00       0.20 r
  u2/a[7] (csa_32_2)                                      0.00       0.20 r
  u2/u1/a[7] (FullAdder_16bit_6)                          0.00       0.20 r
  u2/u1/full_adder_ripple[7].FA/a (full_adder_ripple_89)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[7].FA/U2/Q (AO22X1)             0.18       0.38 r
  u2/u1/full_adder_ripple[7].FA/cout (full_adder_ripple_89)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[8].FA/cin (full_adder_ripple_88)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[8].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u2/u1/full_adder_ripple[8].FA/sum (full_adder_ripple_88)
                                                          0.00       0.58 r
  u2/u1/sum[8] (FullAdder_16bit_6)                        0.00       0.58 r
  u2/sum[8] (csa_32_2)                                    0.00       0.58 r
  U60/Q (MUX21X1)                                         0.19       0.77 r
  sum[40] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[38] (input port)
  Endpoint: sum[39] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[38] (in)                                              0.00       0.20 r
  u2/a[6] (csa_32_2)                                      0.00       0.20 r
  u2/u1/a[6] (FullAdder_16bit_6)                          0.00       0.20 r
  u2/u1/full_adder_ripple[6].FA/a (full_adder_ripple_90)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[6].FA/U2/Q (AO22X1)             0.18       0.38 r
  u2/u1/full_adder_ripple[6].FA/cout (full_adder_ripple_90)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[7].FA/cin (full_adder_ripple_89)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[7].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u2/u1/full_adder_ripple[7].FA/sum (full_adder_ripple_89)
                                                          0.00       0.58 r
  u2/u1/sum[7] (FullAdder_16bit_6)                        0.00       0.58 r
  u2/sum[7] (csa_32_2)                                    0.00       0.58 r
  U61/Q (MUX21X1)                                         0.19       0.77 r
  sum[39] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[37] (input port)
  Endpoint: sum[38] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[37] (in)                                              0.00       0.20 r
  u2/a[5] (csa_32_2)                                      0.00       0.20 r
  u2/u1/a[5] (FullAdder_16bit_6)                          0.00       0.20 r
  u2/u1/full_adder_ripple[5].FA/a (full_adder_ripple_91)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[5].FA/U2/Q (AO22X1)             0.18       0.38 r
  u2/u1/full_adder_ripple[5].FA/cout (full_adder_ripple_91)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[6].FA/cin (full_adder_ripple_90)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[6].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u2/u1/full_adder_ripple[6].FA/sum (full_adder_ripple_90)
                                                          0.00       0.58 r
  u2/u1/sum[6] (FullAdder_16bit_6)                        0.00       0.58 r
  u2/sum[6] (csa_32_2)                                    0.00       0.58 r
  U62/Q (MUX21X1)                                         0.19       0.77 r
  sum[38] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[36] (input port)
  Endpoint: sum[37] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[36] (in)                                              0.00       0.20 r
  u2/a[4] (csa_32_2)                                      0.00       0.20 r
  u2/u1/a[4] (FullAdder_16bit_6)                          0.00       0.20 r
  u2/u1/full_adder_ripple[4].FA/a (full_adder_ripple_92)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[4].FA/U2/Q (AO22X1)             0.18       0.38 r
  u2/u1/full_adder_ripple[4].FA/cout (full_adder_ripple_92)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[5].FA/cin (full_adder_ripple_91)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[5].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u2/u1/full_adder_ripple[5].FA/sum (full_adder_ripple_91)
                                                          0.00       0.58 r
  u2/u1/sum[5] (FullAdder_16bit_6)                        0.00       0.58 r
  u2/sum[5] (csa_32_2)                                    0.00       0.58 r
  U63/Q (MUX21X1)                                         0.19       0.77 r
  sum[37] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[30] (input port)
  Endpoint: sum[31] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[30] (in)                                              0.00       0.20 r
  u1/a[30] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[14] (FullAdder_16bit_8)                         0.00       0.20 r
  u1/u2/full_adder_ripple[14].FA/a (full_adder_ripple_114)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[14].FA/U2/Q (AO22X1)            0.18       0.38 r
  u1/u2/full_adder_ripple[14].FA/cout (full_adder_ripple_114)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[15].FA/cin (full_adder_ripple_113)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[15].FA/U1/Q (XOR2X1)            0.20       0.58 r
  u1/u2/full_adder_ripple[15].FA/sum (full_adder_ripple_113)
                                                          0.00       0.58 r
  u1/u2/sum[15] (FullAdder_16bit_8)                       0.00       0.58 r
  u1/U5/Q (MUX21X1)                                       0.19       0.77 r
  u1/sum[31] (csa_32_0)                                   0.00       0.77 r
  sum[31] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[29] (input port)
  Endpoint: sum[30] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[29] (in)                                              0.00       0.20 r
  u1/a[29] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[13] (FullAdder_16bit_8)                         0.00       0.20 r
  u1/u2/full_adder_ripple[13].FA/a (full_adder_ripple_115)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[13].FA/U2/Q (AO22X1)            0.18       0.38 r
  u1/u2/full_adder_ripple[13].FA/cout (full_adder_ripple_115)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[14].FA/cin (full_adder_ripple_114)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[14].FA/U1/Q (XOR2X1)            0.20       0.58 r
  u1/u2/full_adder_ripple[14].FA/sum (full_adder_ripple_114)
                                                          0.00       0.58 r
  u1/u2/sum[14] (FullAdder_16bit_8)                       0.00       0.58 r
  u1/U6/Q (MUX21X1)                                       0.19       0.77 r
  u1/sum[30] (csa_32_0)                                   0.00       0.77 r
  sum[30] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[28] (input port)
  Endpoint: sum[29] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[28] (in)                                              0.00       0.20 r
  u1/a[28] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[12] (FullAdder_16bit_8)                         0.00       0.20 r
  u1/u2/full_adder_ripple[12].FA/a (full_adder_ripple_116)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[12].FA/U2/Q (AO22X1)            0.18       0.38 r
  u1/u2/full_adder_ripple[12].FA/cout (full_adder_ripple_116)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[13].FA/cin (full_adder_ripple_115)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[13].FA/U1/Q (XOR2X1)            0.20       0.58 r
  u1/u2/full_adder_ripple[13].FA/sum (full_adder_ripple_115)
                                                          0.00       0.58 r
  u1/u2/sum[13] (FullAdder_16bit_8)                       0.00       0.58 r
  u1/U7/Q (MUX21X1)                                       0.19       0.77 r
  u1/sum[29] (csa_32_0)                                   0.00       0.77 r
  sum[29] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[27] (input port)
  Endpoint: sum[28] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[27] (in)                                              0.00       0.20 r
  u1/a[27] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[11] (FullAdder_16bit_8)                         0.00       0.20 r
  u1/u2/full_adder_ripple[11].FA/a (full_adder_ripple_117)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[11].FA/U2/Q (AO22X1)            0.18       0.38 r
  u1/u2/full_adder_ripple[11].FA/cout (full_adder_ripple_117)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[12].FA/cin (full_adder_ripple_116)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[12].FA/U1/Q (XOR2X1)            0.20       0.58 r
  u1/u2/full_adder_ripple[12].FA/sum (full_adder_ripple_116)
                                                          0.00       0.58 r
  u1/u2/sum[12] (FullAdder_16bit_8)                       0.00       0.58 r
  u1/U8/Q (MUX21X1)                                       0.19       0.77 r
  u1/sum[28] (csa_32_0)                                   0.00       0.77 r
  sum[28] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[26] (input port)
  Endpoint: sum[27] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[26] (in)                                              0.00       0.20 r
  u1/a[26] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[10] (FullAdder_16bit_8)                         0.00       0.20 r
  u1/u2/full_adder_ripple[10].FA/a (full_adder_ripple_118)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[10].FA/U2/Q (AO22X1)            0.18       0.38 r
  u1/u2/full_adder_ripple[10].FA/cout (full_adder_ripple_118)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[11].FA/cin (full_adder_ripple_117)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[11].FA/U1/Q (XOR2X1)            0.20       0.58 r
  u1/u2/full_adder_ripple[11].FA/sum (full_adder_ripple_117)
                                                          0.00       0.58 r
  u1/u2/sum[11] (FullAdder_16bit_8)                       0.00       0.58 r
  u1/U9/Q (MUX21X1)                                       0.19       0.77 r
  u1/sum[27] (csa_32_0)                                   0.00       0.77 r
  sum[27] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[25] (input port)
  Endpoint: sum[26] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[25] (in)                                              0.00       0.20 r
  u1/a[25] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[9] (FullAdder_16bit_8)                          0.00       0.20 r
  u1/u2/full_adder_ripple[9].FA/a (full_adder_ripple_119)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[9].FA/U2/Q (AO22X1)             0.18       0.38 r
  u1/u2/full_adder_ripple[9].FA/cout (full_adder_ripple_119)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[10].FA/cin (full_adder_ripple_118)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[10].FA/U1/Q (XOR2X1)            0.20       0.58 r
  u1/u2/full_adder_ripple[10].FA/sum (full_adder_ripple_118)
                                                          0.00       0.58 r
  u1/u2/sum[10] (FullAdder_16bit_8)                       0.00       0.58 r
  u1/U10/Q (MUX21X1)                                      0.19       0.77 r
  u1/sum[26] (csa_32_0)                                   0.00       0.77 r
  sum[26] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[24] (input port)
  Endpoint: sum[25] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[24] (in)                                              0.00       0.20 r
  u1/a[24] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[8] (FullAdder_16bit_8)                          0.00       0.20 r
  u1/u2/full_adder_ripple[8].FA/a (full_adder_ripple_120)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[8].FA/U2/Q (AO22X1)             0.18       0.38 r
  u1/u2/full_adder_ripple[8].FA/cout (full_adder_ripple_120)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[9].FA/cin (full_adder_ripple_119)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[9].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u1/u2/full_adder_ripple[9].FA/sum (full_adder_ripple_119)
                                                          0.00       0.58 r
  u1/u2/sum[9] (FullAdder_16bit_8)                        0.00       0.58 r
  u1/U11/Q (MUX21X1)                                      0.19       0.77 r
  u1/sum[25] (csa_32_0)                                   0.00       0.77 r
  sum[25] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[23] (input port)
  Endpoint: sum[24] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[23] (in)                                              0.00       0.20 r
  u1/a[23] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[7] (FullAdder_16bit_8)                          0.00       0.20 r
  u1/u2/full_adder_ripple[7].FA/a (full_adder_ripple_121)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[7].FA/U2/Q (AO22X1)             0.18       0.38 r
  u1/u2/full_adder_ripple[7].FA/cout (full_adder_ripple_121)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[8].FA/cin (full_adder_ripple_120)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[8].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u1/u2/full_adder_ripple[8].FA/sum (full_adder_ripple_120)
                                                          0.00       0.58 r
  u1/u2/sum[8] (FullAdder_16bit_8)                        0.00       0.58 r
  u1/U12/Q (MUX21X1)                                      0.19       0.77 r
  u1/sum[24] (csa_32_0)                                   0.00       0.77 r
  sum[24] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[22] (input port)
  Endpoint: sum[23] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[22] (in)                                              0.00       0.20 r
  u1/a[22] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[6] (FullAdder_16bit_8)                          0.00       0.20 r
  u1/u2/full_adder_ripple[6].FA/a (full_adder_ripple_122)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[6].FA/U2/Q (AO22X1)             0.18       0.38 r
  u1/u2/full_adder_ripple[6].FA/cout (full_adder_ripple_122)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[7].FA/cin (full_adder_ripple_121)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[7].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u1/u2/full_adder_ripple[7].FA/sum (full_adder_ripple_121)
                                                          0.00       0.58 r
  u1/u2/sum[7] (FullAdder_16bit_8)                        0.00       0.58 r
  u1/U13/Q (MUX21X1)                                      0.19       0.77 r
  u1/sum[23] (csa_32_0)                                   0.00       0.77 r
  sum[23] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[21] (input port)
  Endpoint: sum[22] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[21] (in)                                              0.00       0.20 r
  u1/a[21] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[5] (FullAdder_16bit_8)                          0.00       0.20 r
  u1/u2/full_adder_ripple[5].FA/a (full_adder_ripple_123)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[5].FA/U2/Q (AO22X1)             0.18       0.38 r
  u1/u2/full_adder_ripple[5].FA/cout (full_adder_ripple_123)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[6].FA/cin (full_adder_ripple_122)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[6].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u1/u2/full_adder_ripple[6].FA/sum (full_adder_ripple_122)
                                                          0.00       0.58 r
  u1/u2/sum[6] (FullAdder_16bit_8)                        0.00       0.58 r
  u1/U14/Q (MUX21X1)                                      0.19       0.77 r
  u1/sum[22] (csa_32_0)                                   0.00       0.77 r
  sum[22] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[20] (input port)
  Endpoint: sum[21] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[20] (in)                                              0.00       0.20 r
  u1/a[20] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[4] (FullAdder_16bit_8)                          0.00       0.20 r
  u1/u2/full_adder_ripple[4].FA/a (full_adder_ripple_124)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[4].FA/U2/Q (AO22X1)             0.18       0.38 r
  u1/u2/full_adder_ripple[4].FA/cout (full_adder_ripple_124)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[5].FA/cin (full_adder_ripple_123)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[5].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u1/u2/full_adder_ripple[5].FA/sum (full_adder_ripple_123)
                                                          0.00       0.58 r
  u1/u2/sum[5] (FullAdder_16bit_8)                        0.00       0.58 r
  u1/U15/Q (MUX21X1)                                      0.19       0.77 r
  u1/sum[21] (csa_32_0)                                   0.00       0.77 r
  sum[21] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[35] (input port)
  Endpoint: sum[36] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[35] (in)                                              0.00       0.20 r
  u2/a[3] (csa_32_2)                                      0.00       0.20 r
  u2/u1/a[3] (FullAdder_16bit_6)                          0.00       0.20 r
  u2/u1/full_adder_ripple[3].FA/a (full_adder_ripple_93)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[3].FA/U2/Q (AO22X1)             0.18       0.38 r
  u2/u1/full_adder_ripple[3].FA/cout (full_adder_ripple_93)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[4].FA/cin (full_adder_ripple_92)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[4].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u2/u1/full_adder_ripple[4].FA/sum (full_adder_ripple_92)
                                                          0.00       0.58 r
  u2/u1/sum[4] (FullAdder_16bit_6)                        0.00       0.58 r
  u2/sum[4] (csa_32_2)                                    0.00       0.58 r
  U64/Q (MUX21X1)                                         0.19       0.77 r
  sum[36] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[19] (input port)
  Endpoint: sum[20] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[19] (in)                                              0.00       0.20 r
  u1/a[19] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[3] (FullAdder_16bit_8)                          0.00       0.20 r
  u1/u2/full_adder_ripple[3].FA/a (full_adder_ripple_125)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[3].FA/U2/Q (AO22X1)             0.18       0.38 r
  u1/u2/full_adder_ripple[3].FA/cout (full_adder_ripple_125)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[4].FA/cin (full_adder_ripple_124)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[4].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u1/u2/full_adder_ripple[4].FA/sum (full_adder_ripple_124)
                                                          0.00       0.58 r
  u1/u2/sum[4] (FullAdder_16bit_8)                        0.00       0.58 r
  u1/U16/Q (MUX21X1)                                      0.19       0.77 r
  u1/sum[20] (csa_32_0)                                   0.00       0.77 r
  sum[20] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[34] (input port)
  Endpoint: sum[35] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[34] (in)                                              0.00       0.20 r
  u2/a[2] (csa_32_2)                                      0.00       0.20 r
  u2/u1/a[2] (FullAdder_16bit_6)                          0.00       0.20 r
  u2/u1/full_adder_ripple[2].FA/a (full_adder_ripple_94)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[2].FA/U2/Q (AO22X1)             0.18       0.38 r
  u2/u1/full_adder_ripple[2].FA/cout (full_adder_ripple_94)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[3].FA/cin (full_adder_ripple_93)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[3].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u2/u1/full_adder_ripple[3].FA/sum (full_adder_ripple_93)
                                                          0.00       0.58 r
  u2/u1/sum[3] (FullAdder_16bit_6)                        0.00       0.58 r
  u2/sum[3] (csa_32_2)                                    0.00       0.58 r
  U65/Q (MUX21X1)                                         0.19       0.77 r
  sum[35] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[18] (input port)
  Endpoint: sum[19] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[18] (in)                                              0.00       0.20 r
  u1/a[18] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[2] (FullAdder_16bit_8)                          0.00       0.20 r
  u1/u2/full_adder_ripple[2].FA/a (full_adder_ripple_126)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[2].FA/U2/Q (AO22X1)             0.18       0.38 r
  u1/u2/full_adder_ripple[2].FA/cout (full_adder_ripple_126)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[3].FA/cin (full_adder_ripple_125)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[3].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u1/u2/full_adder_ripple[3].FA/sum (full_adder_ripple_125)
                                                          0.00       0.58 r
  u1/u2/sum[3] (FullAdder_16bit_8)                        0.00       0.58 r
  u1/U17/Q (MUX21X1)                                      0.19       0.77 r
  u1/sum[19] (csa_32_0)                                   0.00       0.77 r
  sum[19] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[33] (input port)
  Endpoint: sum[34] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[33] (in)                                              0.00       0.20 r
  u2/a[1] (csa_32_2)                                      0.00       0.20 r
  u2/u1/a[1] (FullAdder_16bit_6)                          0.00       0.20 r
  u2/u1/full_adder_ripple[1].FA/a (full_adder_ripple_95)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[1].FA/U2/Q (AO22X1)             0.18       0.38 r
  u2/u1/full_adder_ripple[1].FA/cout (full_adder_ripple_95)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[2].FA/cin (full_adder_ripple_94)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[2].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u2/u1/full_adder_ripple[2].FA/sum (full_adder_ripple_94)
                                                          0.00       0.58 r
  u2/u1/sum[2] (FullAdder_16bit_6)                        0.00       0.58 r
  u2/sum[2] (csa_32_2)                                    0.00       0.58 r
  U66/Q (MUX21X1)                                         0.19       0.77 r
  sum[34] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[17] (input port)
  Endpoint: sum[18] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[17] (in)                                              0.00       0.20 r
  u1/a[17] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[1] (FullAdder_16bit_8)                          0.00       0.20 r
  u1/u2/full_adder_ripple[1].FA/a (full_adder_ripple_127)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[1].FA/U2/Q (AO22X1)             0.18       0.38 r
  u1/u2/full_adder_ripple[1].FA/cout (full_adder_ripple_127)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[2].FA/cin (full_adder_ripple_126)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[2].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u1/u2/full_adder_ripple[2].FA/sum (full_adder_ripple_126)
                                                          0.00       0.58 r
  u1/u2/sum[2] (FullAdder_16bit_8)                        0.00       0.58 r
  u1/U18/Q (MUX21X1)                                      0.19       0.77 r
  u1/sum[18] (csa_32_0)                                   0.00       0.77 r
  sum[18] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[32] (input port)
  Endpoint: sum[33] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_6  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[32] (in)                                              0.00       0.20 r
  u2/a[0] (csa_32_2)                                      0.00       0.20 r
  u2/u1/a[0] (FullAdder_16bit_6)                          0.00       0.20 r
  u2/u1/full_adder_ripple[0].FA/a (full_adder_ripple_96)
                                                          0.00       0.20 r
  u2/u1/full_adder_ripple[0].FA/U2/Q (AO22X1)             0.18       0.38 r
  u2/u1/full_adder_ripple[0].FA/cout (full_adder_ripple_96)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[1].FA/cin (full_adder_ripple_95)
                                                          0.00       0.38 r
  u2/u1/full_adder_ripple[1].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u2/u1/full_adder_ripple[1].FA/sum (full_adder_ripple_95)
                                                          0.00       0.58 r
  u2/u1/sum[1] (FullAdder_16bit_6)                        0.00       0.58 r
  u2/sum[1] (csa_32_2)                                    0.00       0.58 r
  U67/Q (MUX21X1)                                         0.19       0.77 r
  sum[33] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[16] (input port)
  Endpoint: sum[17] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_8  8000                  saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[16] (in)                                              0.00       0.20 r
  u1/a[16] (csa_32_0)                                     0.00       0.20 r
  u1/u2/a[0] (FullAdder_16bit_8)                          0.00       0.20 r
  u1/u2/full_adder_ripple[0].FA/a (full_adder_ripple_128)
                                                          0.00       0.20 r
  u1/u2/full_adder_ripple[0].FA/U2/Q (AO22X1)             0.18       0.38 r
  u1/u2/full_adder_ripple[0].FA/cout (full_adder_ripple_128)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[1].FA/cin (full_adder_ripple_127)
                                                          0.00       0.38 r
  u1/u2/full_adder_ripple[1].FA/U1/Q (XOR2X1)             0.20       0.58 r
  u1/u2/full_adder_ripple[1].FA/sum (full_adder_ripple_127)
                                                          0.00       0.58 r
  u1/u2/sum[1] (FullAdder_16bit_8)                        0.00       0.58 r
  u1/U19/Q (MUX21X1)                                      0.19       0.77 r
  u1/sum[17] (csa_32_0)                                   0.00       0.77 r
  sum[17] (out)                                           0.22       0.99 r
  data arrival time                                                  0.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[32] (input port)
  Endpoint: sum[32] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  full_adder_ripple_96
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  a[32] (in)                                              0.00       0.20 f
  u2/a[0] (csa_32_2)                                      0.00       0.20 f
  u2/u1/a[0] (FullAdder_16bit_6)                          0.00       0.20 f
  u2/u1/full_adder_ripple[0].FA/a (full_adder_ripple_96)
                                                          0.00       0.20 f
  u2/u1/full_adder_ripple[0].FA/U3/Q (XOR2X1)             0.20       0.40 r
  u2/u1/full_adder_ripple[0].FA/U1/Q (XOR2X1)             0.19       0.59 r
  u2/u1/full_adder_ripple[0].FA/sum (full_adder_ripple_96)
                                                          0.00       0.59 r
  u2/u1/sum[0] (FullAdder_16bit_6)                        0.00       0.59 r
  u2/sum[0] (csa_32_2)                                    0.00       0.59 r
  U68/Q (MUX21X1)                                         0.19       0.78 r
  sum[32] (out)                                           0.22       1.00 r
  data arrival time                                                  1.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[16] (input port)
  Endpoint: sum[16] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  full_adder_ripple_128
                     ForQA                 saed90nm_typ_ht
  csa_32_0           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  a[16] (in)                                              0.00       0.20 f
  u1/a[16] (csa_32_0)                                     0.00       0.20 f
  u1/u2/a[0] (FullAdder_16bit_8)                          0.00       0.20 f
  u1/u2/full_adder_ripple[0].FA/a (full_adder_ripple_128)
                                                          0.00       0.20 f
  u1/u2/full_adder_ripple[0].FA/U3/Q (XOR2X1)             0.20       0.40 r
  u1/u2/full_adder_ripple[0].FA/U1/Q (XOR2X1)             0.19       0.59 r
  u1/u2/full_adder_ripple[0].FA/sum (full_adder_ripple_128)
                                                          0.00       0.59 r
  u1/u2/sum[0] (FullAdder_16bit_8)                        0.00       0.59 r
  u1/U20/Q (MUX21X1)                                      0.19       0.78 r
  u1/sum[16] (csa_32_0)                                   0.00       0.78 r
  sum[16] (out)                                           0.22       1.00 r
  data arrival time                                                  1.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[62] (input port)
  Endpoint: sum[63] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[62] (in)                                              0.00       0.20 r
  u2/a[30] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[14] (FullAdder_16bit_5)                         0.00       0.20 r
  u2/u2/full_adder_ripple[14].FA/a (full_adder_ripple_66)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[14].FA/U2/Q (AO22X1)            0.19       0.39 r
  u2/u2/full_adder_ripple[14].FA/cout (full_adder_ripple_66)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[15].FA/cin (full_adder_ripple_65)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[15].FA/U1/Q (XOR2X1)            0.20       0.59 r
  u2/u2/full_adder_ripple[15].FA/sum (full_adder_ripple_65)
                                                          0.00       0.59 r
  u2/u2/sum[15] (FullAdder_16bit_5)                       0.00       0.59 r
  u2/U3/Q (MUX21X1)                                       0.17       0.76 r
  u2/sum[31] (csa_32_2)                                   0.00       0.76 r
  U37/Q (MUX21X1)                                         0.19       0.95 r
  sum[63] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[61] (input port)
  Endpoint: sum[62] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[61] (in)                                              0.00       0.20 r
  u2/a[29] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[13] (FullAdder_16bit_5)                         0.00       0.20 r
  u2/u2/full_adder_ripple[13].FA/a (full_adder_ripple_67)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[13].FA/U2/Q (AO22X1)            0.19       0.39 r
  u2/u2/full_adder_ripple[13].FA/cout (full_adder_ripple_67)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[14].FA/cin (full_adder_ripple_66)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[14].FA/U1/Q (XOR2X1)            0.20       0.59 r
  u2/u2/full_adder_ripple[14].FA/sum (full_adder_ripple_66)
                                                          0.00       0.59 r
  u2/u2/sum[14] (FullAdder_16bit_5)                       0.00       0.59 r
  u2/U4/Q (MUX21X1)                                       0.17       0.76 r
  u2/sum[30] (csa_32_2)                                   0.00       0.76 r
  U38/Q (MUX21X1)                                         0.19       0.95 r
  sum[62] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[60] (input port)
  Endpoint: sum[61] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[60] (in)                                              0.00       0.20 r
  u2/a[28] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[12] (FullAdder_16bit_5)                         0.00       0.20 r
  u2/u2/full_adder_ripple[12].FA/a (full_adder_ripple_68)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[12].FA/U2/Q (AO22X1)            0.19       0.39 r
  u2/u2/full_adder_ripple[12].FA/cout (full_adder_ripple_68)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[13].FA/cin (full_adder_ripple_67)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[13].FA/U1/Q (XOR2X1)            0.20       0.59 r
  u2/u2/full_adder_ripple[13].FA/sum (full_adder_ripple_67)
                                                          0.00       0.59 r
  u2/u2/sum[13] (FullAdder_16bit_5)                       0.00       0.59 r
  u2/U5/Q (MUX21X1)                                       0.17       0.76 r
  u2/sum[29] (csa_32_2)                                   0.00       0.76 r
  U39/Q (MUX21X1)                                         0.19       0.95 r
  sum[61] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[59] (input port)
  Endpoint: sum[60] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[59] (in)                                              0.00       0.20 r
  u2/a[27] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[11] (FullAdder_16bit_5)                         0.00       0.20 r
  u2/u2/full_adder_ripple[11].FA/a (full_adder_ripple_69)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[11].FA/U2/Q (AO22X1)            0.19       0.39 r
  u2/u2/full_adder_ripple[11].FA/cout (full_adder_ripple_69)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[12].FA/cin (full_adder_ripple_68)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[12].FA/U1/Q (XOR2X1)            0.20       0.59 r
  u2/u2/full_adder_ripple[12].FA/sum (full_adder_ripple_68)
                                                          0.00       0.59 r
  u2/u2/sum[12] (FullAdder_16bit_5)                       0.00       0.59 r
  u2/U6/Q (MUX21X1)                                       0.17       0.76 r
  u2/sum[28] (csa_32_2)                                   0.00       0.76 r
  U40/Q (MUX21X1)                                         0.19       0.95 r
  sum[60] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[58] (input port)
  Endpoint: sum[59] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[58] (in)                                              0.00       0.20 r
  u2/a[26] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[10] (FullAdder_16bit_5)                         0.00       0.20 r
  u2/u2/full_adder_ripple[10].FA/a (full_adder_ripple_70)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[10].FA/U2/Q (AO22X1)            0.19       0.39 r
  u2/u2/full_adder_ripple[10].FA/cout (full_adder_ripple_70)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[11].FA/cin (full_adder_ripple_69)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[11].FA/U1/Q (XOR2X1)            0.20       0.59 r
  u2/u2/full_adder_ripple[11].FA/sum (full_adder_ripple_69)
                                                          0.00       0.59 r
  u2/u2/sum[11] (FullAdder_16bit_5)                       0.00       0.59 r
  u2/U7/Q (MUX21X1)                                       0.17       0.76 r
  u2/sum[27] (csa_32_2)                                   0.00       0.76 r
  U41/Q (MUX21X1)                                         0.19       0.95 r
  sum[59] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[57] (input port)
  Endpoint: sum[58] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[57] (in)                                              0.00       0.20 r
  u2/a[25] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[9] (FullAdder_16bit_5)                          0.00       0.20 r
  u2/u2/full_adder_ripple[9].FA/a (full_adder_ripple_71)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[9].FA/U2/Q (AO22X1)             0.19       0.39 r
  u2/u2/full_adder_ripple[9].FA/cout (full_adder_ripple_71)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[10].FA/cin (full_adder_ripple_70)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[10].FA/U1/Q (XOR2X1)            0.20       0.59 r
  u2/u2/full_adder_ripple[10].FA/sum (full_adder_ripple_70)
                                                          0.00       0.59 r
  u2/u2/sum[10] (FullAdder_16bit_5)                       0.00       0.59 r
  u2/U8/Q (MUX21X1)                                       0.17       0.76 r
  u2/sum[26] (csa_32_2)                                   0.00       0.76 r
  U42/Q (MUX21X1)                                         0.19       0.95 r
  sum[58] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[56] (input port)
  Endpoint: sum[57] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[56] (in)                                              0.00       0.20 r
  u2/a[24] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[8] (FullAdder_16bit_5)                          0.00       0.20 r
  u2/u2/full_adder_ripple[8].FA/a (full_adder_ripple_72)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[8].FA/U2/Q (AO22X1)             0.19       0.39 r
  u2/u2/full_adder_ripple[8].FA/cout (full_adder_ripple_72)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[9].FA/cin (full_adder_ripple_71)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[9].FA/U1/Q (XOR2X1)             0.20       0.59 r
  u2/u2/full_adder_ripple[9].FA/sum (full_adder_ripple_71)
                                                          0.00       0.59 r
  u2/u2/sum[9] (FullAdder_16bit_5)                        0.00       0.59 r
  u2/U9/Q (MUX21X1)                                       0.17       0.76 r
  u2/sum[25] (csa_32_2)                                   0.00       0.76 r
  U43/Q (MUX21X1)                                         0.19       0.95 r
  sum[57] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[55] (input port)
  Endpoint: sum[56] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[55] (in)                                              0.00       0.20 r
  u2/a[23] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[7] (FullAdder_16bit_5)                          0.00       0.20 r
  u2/u2/full_adder_ripple[7].FA/a (full_adder_ripple_73)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[7].FA/U2/Q (AO22X1)             0.19       0.39 r
  u2/u2/full_adder_ripple[7].FA/cout (full_adder_ripple_73)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[8].FA/cin (full_adder_ripple_72)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[8].FA/U1/Q (XOR2X1)             0.20       0.59 r
  u2/u2/full_adder_ripple[8].FA/sum (full_adder_ripple_72)
                                                          0.00       0.59 r
  u2/u2/sum[8] (FullAdder_16bit_5)                        0.00       0.59 r
  u2/U10/Q (MUX21X1)                                      0.17       0.76 r
  u2/sum[24] (csa_32_2)                                   0.00       0.76 r
  U44/Q (MUX21X1)                                         0.19       0.95 r
  sum[56] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[54] (input port)
  Endpoint: sum[55] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[54] (in)                                              0.00       0.20 r
  u2/a[22] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[6] (FullAdder_16bit_5)                          0.00       0.20 r
  u2/u2/full_adder_ripple[6].FA/a (full_adder_ripple_74)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[6].FA/U2/Q (AO22X1)             0.19       0.39 r
  u2/u2/full_adder_ripple[6].FA/cout (full_adder_ripple_74)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[7].FA/cin (full_adder_ripple_73)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[7].FA/U1/Q (XOR2X1)             0.20       0.59 r
  u2/u2/full_adder_ripple[7].FA/sum (full_adder_ripple_73)
                                                          0.00       0.59 r
  u2/u2/sum[7] (FullAdder_16bit_5)                        0.00       0.59 r
  u2/U11/Q (MUX21X1)                                      0.17       0.76 r
  u2/sum[23] (csa_32_2)                                   0.00       0.76 r
  U45/Q (MUX21X1)                                         0.19       0.95 r
  sum[55] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[53] (input port)
  Endpoint: sum[54] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[53] (in)                                              0.00       0.20 r
  u2/a[21] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[5] (FullAdder_16bit_5)                          0.00       0.20 r
  u2/u2/full_adder_ripple[5].FA/a (full_adder_ripple_75)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[5].FA/U2/Q (AO22X1)             0.19       0.39 r
  u2/u2/full_adder_ripple[5].FA/cout (full_adder_ripple_75)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[6].FA/cin (full_adder_ripple_74)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[6].FA/U1/Q (XOR2X1)             0.20       0.59 r
  u2/u2/full_adder_ripple[6].FA/sum (full_adder_ripple_74)
                                                          0.00       0.59 r
  u2/u2/sum[6] (FullAdder_16bit_5)                        0.00       0.59 r
  u2/U12/Q (MUX21X1)                                      0.17       0.76 r
  u2/sum[22] (csa_32_2)                                   0.00       0.76 r
  U46/Q (MUX21X1)                                         0.19       0.95 r
  sum[54] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[52] (input port)
  Endpoint: sum[53] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[52] (in)                                              0.00       0.20 r
  u2/a[20] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[4] (FullAdder_16bit_5)                          0.00       0.20 r
  u2/u2/full_adder_ripple[4].FA/a (full_adder_ripple_76)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[4].FA/U2/Q (AO22X1)             0.19       0.39 r
  u2/u2/full_adder_ripple[4].FA/cout (full_adder_ripple_76)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[5].FA/cin (full_adder_ripple_75)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[5].FA/U1/Q (XOR2X1)             0.20       0.59 r
  u2/u2/full_adder_ripple[5].FA/sum (full_adder_ripple_75)
                                                          0.00       0.59 r
  u2/u2/sum[5] (FullAdder_16bit_5)                        0.00       0.59 r
  u2/U13/Q (MUX21X1)                                      0.17       0.76 r
  u2/sum[21] (csa_32_2)                                   0.00       0.76 r
  U47/Q (MUX21X1)                                         0.19       0.95 r
  sum[53] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[51] (input port)
  Endpoint: sum[52] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[51] (in)                                              0.00       0.20 r
  u2/a[19] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[3] (FullAdder_16bit_5)                          0.00       0.20 r
  u2/u2/full_adder_ripple[3].FA/a (full_adder_ripple_77)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[3].FA/U2/Q (AO22X1)             0.19       0.39 r
  u2/u2/full_adder_ripple[3].FA/cout (full_adder_ripple_77)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[4].FA/cin (full_adder_ripple_76)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[4].FA/U1/Q (XOR2X1)             0.20       0.59 r
  u2/u2/full_adder_ripple[4].FA/sum (full_adder_ripple_76)
                                                          0.00       0.59 r
  u2/u2/sum[4] (FullAdder_16bit_5)                        0.00       0.59 r
  u2/U14/Q (MUX21X1)                                      0.17       0.76 r
  u2/sum[20] (csa_32_2)                                   0.00       0.76 r
  U48/Q (MUX21X1)                                         0.19       0.95 r
  sum[52] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[50] (input port)
  Endpoint: sum[51] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[50] (in)                                              0.00       0.20 r
  u2/a[18] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[2] (FullAdder_16bit_5)                          0.00       0.20 r
  u2/u2/full_adder_ripple[2].FA/a (full_adder_ripple_78)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[2].FA/U2/Q (AO22X1)             0.19       0.39 r
  u2/u2/full_adder_ripple[2].FA/cout (full_adder_ripple_78)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[3].FA/cin (full_adder_ripple_77)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[3].FA/U1/Q (XOR2X1)             0.20       0.59 r
  u2/u2/full_adder_ripple[3].FA/sum (full_adder_ripple_77)
                                                          0.00       0.59 r
  u2/u2/sum[3] (FullAdder_16bit_5)                        0.00       0.59 r
  u2/U15/Q (MUX21X1)                                      0.17       0.76 r
  u2/sum[19] (csa_32_2)                                   0.00       0.76 r
  U49/Q (MUX21X1)                                         0.19       0.95 r
  sum[51] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[49] (input port)
  Endpoint: sum[50] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[49] (in)                                              0.00       0.20 r
  u2/a[17] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[1] (FullAdder_16bit_5)                          0.00       0.20 r
  u2/u2/full_adder_ripple[1].FA/a (full_adder_ripple_79)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[1].FA/U2/Q (AO22X1)             0.19       0.39 r
  u2/u2/full_adder_ripple[1].FA/cout (full_adder_ripple_79)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[2].FA/cin (full_adder_ripple_78)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[2].FA/U1/Q (XOR2X1)             0.20       0.59 r
  u2/u2/full_adder_ripple[2].FA/sum (full_adder_ripple_78)
                                                          0.00       0.59 r
  u2/u2/sum[2] (FullAdder_16bit_5)                        0.00       0.59 r
  u2/U16/Q (MUX21X1)                                      0.17       0.76 r
  u2/sum[18] (csa_32_2)                                   0.00       0.76 r
  U50/Q (MUX21X1)                                         0.19       0.95 r
  sum[50] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[48] (input port)
  Endpoint: sum[49] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  FullAdder_16bit_5  8000                  saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  a[48] (in)                                              0.00       0.20 r
  u2/a[16] (csa_32_2)                                     0.00       0.20 r
  u2/u2/a[0] (FullAdder_16bit_5)                          0.00       0.20 r
  u2/u2/full_adder_ripple[0].FA/a (full_adder_ripple_80)
                                                          0.00       0.20 r
  u2/u2/full_adder_ripple[0].FA/U2/Q (AO22X1)             0.19       0.39 r
  u2/u2/full_adder_ripple[0].FA/cout (full_adder_ripple_80)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[1].FA/cin (full_adder_ripple_79)
                                                          0.00       0.39 r
  u2/u2/full_adder_ripple[1].FA/U1/Q (XOR2X1)             0.20       0.59 r
  u2/u2/full_adder_ripple[1].FA/sum (full_adder_ripple_79)
                                                          0.00       0.59 r
  u2/u2/sum[1] (FullAdder_16bit_5)                        0.00       0.59 r
  u2/U17/Q (MUX21X1)                                      0.17       0.76 r
  u2/sum[17] (csa_32_2)                                   0.00       0.76 r
  U51/Q (MUX21X1)                                         0.19       0.95 r
  sum[49] (out)                                           0.22       1.17 r
  data arrival time                                                  1.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[48] (input port)
  Endpoint: sum[48] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  csa_64             8000                  saed90nm_typ_ht
  full_adder_ripple_80
                     ForQA                 saed90nm_typ_ht
  csa_32_2           8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  a[48] (in)                                              0.00       0.20 f
  u2/a[16] (csa_32_2)                                     0.00       0.20 f
  u2/u2/a[0] (FullAdder_16bit_5)                          0.00       0.20 f
  u2/u2/full_adder_ripple[0].FA/a (full_adder_ripple_80)
                                                          0.00       0.20 f
  u2/u2/full_adder_ripple[0].FA/U3/Q (XOR2X1)             0.23       0.43 r
  u2/u2/full_adder_ripple[0].FA/U1/Q (XOR2X1)             0.19       0.62 r
  u2/u2/full_adder_ripple[0].FA/sum (full_adder_ripple_80)
                                                          0.00       0.62 r
  u2/u2/sum[0] (FullAdder_16bit_5)                        0.00       0.62 r
  u2/U18/Q (MUX21X1)                                      0.17       0.79 r
  u2/sum[16] (csa_32_2)                                   0.00       0.79 r
  U52/Q (MUX21X1)                                         0.19       0.98 r
  sum[48] (out)                                           0.22       1.20 r
  data arrival time                                                  1.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
