
---------- Begin Simulation Statistics ----------
sim_seconds                                  7.088413                       # Number of seconds simulated
sim_ticks                                7088412744500                       # Number of ticks simulated
final_tick                               7088412744500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 637852                       # Simulator instruction rate (inst/s)
host_op_rate                                  1021727                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4852907640                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660636                       # Number of bytes of host memory used
host_seconds                                  1460.65                       # Real time elapsed on the host
sim_insts                                   931679902                       # Number of instructions simulated
sim_ops                                    1492387778                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       109518976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109541376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   1000281344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1000281344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1711234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1711584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      15629396                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15629396                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           15450423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15453583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       141114997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            141114997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       141114997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          15450423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            156568580                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684109                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342483                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936310                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455627                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    7088412744500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      14176825489                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679902                       # Number of instructions committed
system.cpu.committedOps                    1492387778                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881064                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1951                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881064                       # number of integer instructions
system.cpu.num_fp_insts                          1951                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935036                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692944                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3771                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199327                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310526                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026587                       # number of memory refs
system.cpu.num_load_insts                   382684105                       # Number of load instructions
system.cpu.num_store_insts                   56342482                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                14176825489                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024152     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                419      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387778                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.903505                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026592                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1767548                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.381708                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            766500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.903505                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1757873916                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1757873916                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380933558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380933558                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714929                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714929                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     381648487                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        381648487                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    381648487                       # number of overall hits
system.cpu.dcache.overall_hits::total       381648487                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1750551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1750551                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627554                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627554                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     57378105                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       57378105                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     57378105                       # number of overall misses
system.cpu.dcache.overall_misses::total      57378105                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1189338342500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1189338342500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4067875359500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4067875359500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 5257213702000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5257213702000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 5257213702000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5257213702000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026592                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026592                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.130694                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130694                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.130694                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130694                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 679407.993540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 679407.993540                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73126.985945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73126.985945                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91624.038507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91624.038507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91624.038507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91624.038507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17172                       # number of writebacks
system.cpu.dcache.writebacks::total             17172                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1750551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1750551                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627554                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     57378105                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     57378105                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     57378105                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     57378105                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1187587791500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1187587791500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4012247805500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4012247805500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5199835597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 5199835597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5199835597000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 5199835597000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.130694                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.130694                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.130694                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.130694                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 678407.993540                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 678407.993540                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72126.985945                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72126.985945                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 90624.038507                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90624.038507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 90624.038507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90624.038507                       # average overall mshr miss latency
system.cpu.dcache.replacements                1767036                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           304.927189                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               350                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4141301.791429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   304.927189                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.595561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.595561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5797822858                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5797822858                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455277                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455277                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455277                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          350                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           350                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          350                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            350                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          350                       # number of overall misses
system.cpu.icache.overall_misses::total           350                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     95284000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95284000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     95284000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95284000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     95284000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95284000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455627                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455627                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst       272240                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       272240                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst       272240                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       272240                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst       272240                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       272240                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           12                       # number of writebacks
system.cpu.icache.writebacks::total                12                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          350                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          350                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          350                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          350                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          350                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     94934000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94934000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     94934000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94934000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     94934000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94934000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst       271240                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       271240                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst       271240                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       271240                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst       271240                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       271240                       # average overall mshr miss latency
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.975536                       # Cycle average of tags in use
system.l2.tags.total_refs                   116454539                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1711936                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.025054                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    435000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.666271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.309256                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999011                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 467554360                       # Number of tag accesses
system.l2.tags.data_accesses                467554360                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        17172                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17172                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           12                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               12                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        57315103                       # number of WriteClean hits
system.l2.WriteClean_hits::total             57315103                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27810953                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27810953                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          55966                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             55966                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 55968                       # number of demand (read+write) hits
system.l2.demand_hits::total                    55968                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                55968                       # number of overall hits
system.l2.overall_hits::total                   55968                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27799604                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27799604                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              350                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694585                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694585                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711580                       # number of demand (read+write) misses
system.l2.demand_misses::total                1711930                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                350                       # number of overall misses
system.l2.overall_misses::cpu.data            1711580                       # number of overall misses
system.l2.overall_misses::total               1711930                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3625395362000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3625395362000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  11216057500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11216057500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     94399500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94399500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 1184374321500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1184374321500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      94399500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1195590379000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1195684778500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     94399500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1195590379000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1195684778500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        17172                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17172                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     57315103                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         57315103                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55610557                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55610557                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          16997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1750551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1750551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               350                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1767548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1767898                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              350                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1767548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1767898                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.968029                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968029                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.968336                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968342                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.968336                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968342                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 130411.762772                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 130411.762772                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 659962.194763                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 659962.194763                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 269712.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 269712.857143                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 698917.033669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 698917.033669                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 269712.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 698530.234637                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 698442.563948                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 269712.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 698530.234637                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 698442.563948                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1705725                       # number of writebacks
system.l2.writebacks::total                   1705725                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6067                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6067                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27799604                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27799604                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694585                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694585                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1711930                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1711930                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3347399322000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3347399322000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  11046107500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11046107500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     90899500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     90899500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 1167428471500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1167428471500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     90899500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1178474579000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1178565478500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     90899500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1178474579000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1178565478500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.968029                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.968029                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.968336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968342                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.968336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968342                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 120411.762772                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 120411.762772                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 649962.194763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 649962.194763                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 259712.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 259712.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 688917.033669                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 688917.033669                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 259712.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 688530.234637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 688442.563948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 259712.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 688530.234637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 688442.563948                       # average overall mshr miss latency
system.l2.replacements                        1709888                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2045.975541                       # Cycle average of tags in use
system.l3.tags.total_refs                    59046286                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   3417427                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     17.277995                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1018.998327                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          0.663776                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       1026.313438                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.497558                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000324                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.501130                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999011                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1459                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 239640075                       # Number of tag accesses
system.l3.tags.data_accesses                239640075                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1705724                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1705724                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27828479                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27828479                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905472                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905472                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data            346                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               346                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                   346                       # number of demand (read+write) hits
system.l3.demand_hits::total                      346                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                  346                       # number of overall hits
system.l3.overall_hits::total                     346                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894132                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894132                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          350                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1694239                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1694589                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1711234                       # number of demand (read+write) misses
system.l3.demand_misses::total                1711584                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                350                       # number of overall misses
system.l3.overall_misses::cpu.data            1711234                       # number of overall misses
system.l3.overall_misses::total               1711584                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2784358116000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2784358116000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  10850665000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   10850665000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     86874500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 1147934689000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 1148021563500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      86874500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  1158785354000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1158872228500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     86874500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 1158785354000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1158872228500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1705724                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1705724                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27828479                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27828479                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799604                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799604                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          350                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694585                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694935                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               350                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711580                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711930                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              350                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711580                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711930                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499796                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499796                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.999796                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.999798                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.999798                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.999798                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.999798                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 200398.133255                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 200398.133255                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 638462.194763                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 638462.194763                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 248212.857143                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 677551.802904                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 677463.127342                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 248212.857143                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 677163.587213                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 677075.871532                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 248212.857143                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 677163.587213                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 677075.871532                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              1723925                       # number of writebacks
system.l3.writebacks::total                   1723925                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         9376                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          9376                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13894132                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894132                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          350                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1694239                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1694589                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            350                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1711234                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1711584                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           350                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1711234                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1711584                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2562052004000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2562052004000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  10578745000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10578745000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     81274500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 1120826865000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 1120908139500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     81274500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 1131405610000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1131486884500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     81274500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 1131405610000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1131486884500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.999796                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999796                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.999798                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999798                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.999798                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999798                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 184398.133255                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 184398.133255                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 622462.194763                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 622462.194763                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 232212.857143                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 661551.802904                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 661463.127342                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 232212.857143                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 661163.587213                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 661075.871532                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 232212.857143                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 661163.587213                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 661075.871532                       # average overall mshr miss latency
system.l3.replacements                        3415379                       # number of replacements
system.membus.snoop_filter.tot_requests      17348767                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     15637183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1694589                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1723924                       # Transaction distribution
system.membus.trans_dist::WriteClean         13905472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9376                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894132                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1694589                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     32956072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     32956072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32956072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1109822720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1109822720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1109822720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15605716                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15605716    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15605716                       # Request fanout histogram
system.membus.reqLayer2.occupancy        118687756000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9335748000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     59145503                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     57377605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41760826                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41760826                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1750901                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1748004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           12                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        99049054                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3445481                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55610557                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55610557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           350                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1750551                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    173838349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             173839061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3782388672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3782411840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        45160400                       # Total snoops (count)
system.tol2bus.snoopTraffic                2781746112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102538855                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.407268                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491326                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60778029     59.27%     59.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41760826     40.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102538855                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       115562590000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            525000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30456600500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     31227183                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     29515253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       15622033                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     15622033                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 7088412744500                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694935                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3429649                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41733951                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1701379                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799604                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799604                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694935                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88567196                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1999752512                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        17320851                       # Total snoops (count)
system.tol3bus.snoopTraffic                1000281408                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         46832385                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.333573                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.471489                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31210352     66.64%     66.64% # Request fanout histogram
system.tol3bus.snoop_fanout::1               15622033     33.36%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           46832385                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        59062034000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16467697000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
