--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf platform.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7215 paths analyzed, 923 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.180ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_31 (SLICE_X27Y124.A3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_5 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.135ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.239 - 0.249)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_5 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y117.BMUX   Tshcko                0.461   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_5
    SLICE_X6Y118.B3      net (fanout=4)        4.201   comm_fpga_fx2/count<5>
    SLICE_X6Y118.COUT    Topcyb                0.380   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<5>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
    SLICE_X6Y119.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
    SLICE_X6Y119.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
    SLICE_X6Y120.CIN     net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
    SLICE_X6Y120.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y121.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y121.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y122.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y122.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y123.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.DMUX    Tcind                 0.302   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X27Y124.A3     net (fanout=1)        4.992   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<31>
    SLICE_X27Y124.CLK    Tas                   0.322   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                     11.135ns (1.845ns logic, 9.290ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_8 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.959ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.239 - 0.249)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_8 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y117.DMUX   Tshcko                0.461   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_8
    SLICE_X6Y119.A2      net (fanout=5)        4.105   comm_fpga_fx2/count<8>
    SLICE_X6Y119.COUT    Topcya                0.379   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<8>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
    SLICE_X6Y120.CIN     net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
    SLICE_X6Y120.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y121.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y121.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y122.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y122.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y123.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.DMUX    Tcind                 0.302   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X27Y124.A3     net (fanout=1)        4.992   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<31>
    SLICE_X27Y124.CLK    Tas                   0.322   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                     10.959ns (1.768ns logic, 9.191ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_9 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.886ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.239 - 0.249)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_9 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y117.DQ     Tcko                  0.391   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_9
    SLICE_X6Y119.B2      net (fanout=4)        4.101   comm_fpga_fx2/count<9>
    SLICE_X6Y119.COUT    Topcyb                0.380   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<9>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
    SLICE_X6Y120.CIN     net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
    SLICE_X6Y120.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y121.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y121.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y122.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y122.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y123.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.DMUX    Tcind                 0.302   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X27Y124.A3     net (fanout=1)        4.992   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<31>
    SLICE_X27Y124.CLK    Tas                   0.322   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                     10.886ns (1.699ns logic, 9.187ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_31 (SLICE_X27Y124.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_2 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.801ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.492 - 0.482)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_2 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y105.CQ     Tcko                  0.391   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_2
    SLICE_X24Y100.D1     net (fanout=5)        2.081   comm_fpga_fx2/chanAddr<2>
    SLICE_X24Y100.D      Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd4_1
                                                       GND_4_o_chanAddr[6]_equal_4_o<6>_SW3
    SLICE_X24Y100.C5     net (fanout=1)        0.355   N83
    SLICE_X24Y100.C      Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd4_1
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X7Y116.C6      net (fanout=2)        2.624   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X7Y116.C       Tilo                  0.259   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X27Y124.CE     net (fanout=18)       4.386   comm_fpga_fx2/_n0223_inv
    SLICE_X27Y124.CLK    Tceck                 0.295   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                     10.801ns (1.355ns logic, 9.446ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_6 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.645ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.492 - 0.482)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_6 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y105.CQ      Tcko                  0.408   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_6
    SLICE_X24Y100.D5     net (fanout=5)        1.908   comm_fpga_fx2/chanAddr<6>
    SLICE_X24Y100.D      Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd4_1
                                                       GND_4_o_chanAddr[6]_equal_4_o<6>_SW3
    SLICE_X24Y100.C5     net (fanout=1)        0.355   N83
    SLICE_X24Y100.C      Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd4_1
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X7Y116.C6      net (fanout=2)        2.624   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X7Y116.C       Tilo                  0.259   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X27Y124.CE     net (fanout=18)       4.386   comm_fpga_fx2/_n0223_inv
    SLICE_X27Y124.CLK    Tceck                 0.295   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                     10.645ns (1.372ns logic, 9.273ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.639ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.492 - 0.482)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y105.BQ      Tcko                  0.408   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_5
    SLICE_X9Y105.D2      net (fanout=2)        0.432   comm_fpga_fx2/chanAddr<5>
    SLICE_X9Y105.D       Tilo                  0.259   N5
                                                       GND_4_o_chanAddr[6]_equal_4_o<6>_SW0
    SLICE_X24Y100.C6     net (fanout=4)        1.771   N5
    SLICE_X24Y100.C      Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd4_1
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X7Y116.C6      net (fanout=2)        2.624   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X7Y116.C       Tilo                  0.259   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X27Y124.CE     net (fanout=18)       4.386   comm_fpga_fx2/_n0223_inv
    SLICE_X27Y124.CLK    Tceck                 0.295   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                     10.639ns (1.426ns logic, 9.213ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_7 (SLICE_X25Y117.C1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_5 (FF)
  Destination:          comm_fpga_fx2/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.612ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_5 to comm_fpga_fx2/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y117.BMUX   Tshcko                0.461   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_5
    SLICE_X6Y118.B3      net (fanout=4)        4.201   comm_fpga_fx2/count<5>
    SLICE_X6Y118.DMUX    Topbd                 0.571   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<5>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
    SLICE_X27Y117.C4     net (fanout=1)        3.947   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<7>
    SLICE_X27Y117.C      Tilo                  0.259   comm_fpga_fx2/Mmux_count_next44
                                                       comm_fpga_fx2/Mmux_count_next442
    SLICE_X25Y117.C1     net (fanout=1)        0.851   comm_fpga_fx2/count_next<7>
    SLICE_X25Y117.CLK    Tas                   0.322   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_7_rstpot
                                                       comm_fpga_fx2/count_7
    -------------------------------------------------  ---------------------------
    Total                                     10.612ns (1.613ns logic, 8.999ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_0 (FF)
  Destination:          comm_fpga_fx2/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.244ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_0 to comm_fpga_fx2/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y117.AMUX   Tshcko                0.461   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_0
    SLICE_X6Y117.A5      net (fanout=5)        3.720   comm_fpga_fx2/count<0>
    SLICE_X6Y117.COUT    Topcya                0.379   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
                                                       comm_fpga_fx2/count<0>_rt
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
    SLICE_X6Y118.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
    SLICE_X6Y118.DMUX    Tcind                 0.302   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
    SLICE_X27Y117.C4     net (fanout=1)        3.947   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<7>
    SLICE_X27Y117.C      Tilo                  0.259   comm_fpga_fx2/Mmux_count_next44
                                                       comm_fpga_fx2/Mmux_count_next442
    SLICE_X25Y117.C1     net (fanout=1)        0.851   comm_fpga_fx2/count_next<7>
    SLICE_X25Y117.CLK    Tas                   0.322   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_7_rstpot
                                                       comm_fpga_fx2/count_7
    -------------------------------------------------  ---------------------------
    Total                                     10.244ns (1.723ns logic, 8.521ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_2 (FF)
  Destination:          comm_fpga_fx2/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.230ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_2 to comm_fpga_fx2/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y117.AQ     Tcko                  0.391   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_2
    SLICE_X6Y117.C4      net (fanout=5)        3.878   comm_fpga_fx2/count<2>
    SLICE_X6Y117.COUT    Topcyc                0.277   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<2>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
    SLICE_X6Y118.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
    SLICE_X6Y118.DMUX    Tcind                 0.302   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
    SLICE_X27Y117.C4     net (fanout=1)        3.947   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<7>
    SLICE_X27Y117.C      Tilo                  0.259   comm_fpga_fx2/Mmux_count_next44
                                                       comm_fpga_fx2/Mmux_count_next442
    SLICE_X25Y117.C1     net (fanout=1)        0.851   comm_fpga_fx2/count_next<7>
    SLICE_X25Y117.CLK    Tas                   0.322   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_7_rstpot
                                                       comm_fpga_fx2/count_7
    -------------------------------------------------  ---------------------------
    Total                                     10.230ns (1.551ns logic, 8.679ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X0Y49.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_5 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.076 - 0.069)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_5 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y99.BQ       Tcko                  0.200   count<7>
                                                       count_5
    RAMB8_X0Y49.DIBDI1   net (fanout=2)        0.262   count<5>
    RAMB8_X0Y49.CLKAWRCLKTrckd_DIB   (-Th)     0.053   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.147ns logic, 0.262ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X0Y49.DIBDI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_7 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.076 - 0.069)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_7 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y99.DQ       Tcko                  0.200   count<7>
                                                       count_7
    RAMB8_X0Y49.DIBDI9   net (fanout=2)        0.262   count<7>
    RAMB8_X0Y49.CLKAWRCLKTrckd_DIB   (-Th)     0.053   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.147ns logic, 0.262ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (SLICE_X8Y97.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y97.CQ       Tcko                  0.200   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    SLICE_X8Y97.CX       net (fanout=3)        0.099   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
    SLICE_X8Y97.CLK      Tckdi       (-Th)    -0.106   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[6]_GND_46_o_add_0_OUT_xor<6>11
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.306ns logic, 0.099ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y49.CLKAWRCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y49.CLKBRDCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y36.CLKAWRCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   11.180|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7215 paths, 0 nets, and 1113 connections

Design statistics:
   Minimum period:  11.180ns{1}   (Maximum frequency:  89.445MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr  2 16:28:25 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 452 MB



