// Seed: 2524631852
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  assign module_1.id_22 = 0;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input wand id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri id_5,
    input supply0 id_6,
    input wire id_7,
    output tri id_8,
    output wire id_9,
    input uwire id_10,
    output uwire id_11,
    input tri1 id_12,
    output supply0 id_13,
    input tri id_14,
    output tri1 id_15,
    input supply1 id_16,
    input tri id_17,
    input supply0 id_18,
    input wor id_19,
    output tri id_20,
    input tri1 id_21,
    output wand id_22,
    input wor id_23,
    output tri0 id_24
);
  logic id_26;
  wire  id_27;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26,
      id_27
  );
endmodule
