
FW_TM_VCU2023_Voptimization.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a668  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000080c  0800a774  0800a774  0000b774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af80  0800af80  0000c0e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800af80  0800af80  0000bf80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af88  0800af88  0000c0e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af88  0800af88  0000bf88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800af8c  0800af8c  0000bf8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e8  20000000  0800af90  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000028fc  200000e8  0800b078  0000c0e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200029e4  0800b078  0000c9e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c0e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001496a  00000000  00000000  0000c111  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bed  00000000  00000000  00020a7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001598  00000000  00000000  00024668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010bf  00000000  00000000  00025c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001339a  00000000  00000000  00026cbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00005a7a  00000000  00000000  0003a059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0003fad3  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00005ea8  00000000  00000000  0003fb18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000008a  00000000  00000000  000459c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000e8 	.word	0x200000e8
 8000128:	00000000 	.word	0x00000000
 800012c:	0800a75c 	.word	0x0800a75c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000ec 	.word	0x200000ec
 8000148:	0800a75c 	.word	0x0800a75c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <GetPage>:
 * Some STM32F103C8 have 64 KB FLASH Memory, so I guess they have Page 0 to Page 63 only.
 */

/* FLASH_PAGE_SIZE should be able to get the size of the Page according to the controller */
static uint32_t GetPage(uint32_t Address)
{
 800015c:	b480      	push	{r7}
 800015e:	b085      	sub	sp, #20
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
  for (int indx=0; indx<128; indx++)
 8000164:	2300      	movs	r3, #0
 8000166:	60fb      	str	r3, [r7, #12]
 8000168:	e016      	b.n	8000198 <GetPage+0x3c>
  {
	  if((Address < (0x08000000 + (FLASH_PAGE_SIZE *(indx+1))) ) && (Address >= (0x08000000 + FLASH_PAGE_SIZE*indx)))
 800016a:	68fb      	ldr	r3, [r7, #12]
 800016c:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8000170:	3301      	adds	r3, #1
 8000172:	029b      	lsls	r3, r3, #10
 8000174:	687a      	ldr	r2, [r7, #4]
 8000176:	429a      	cmp	r2, r3
 8000178:	d20b      	bcs.n	8000192 <GetPage+0x36>
 800017a:	68fb      	ldr	r3, [r7, #12]
 800017c:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8000180:	029b      	lsls	r3, r3, #10
 8000182:	687a      	ldr	r2, [r7, #4]
 8000184:	429a      	cmp	r2, r3
 8000186:	d304      	bcc.n	8000192 <GetPage+0x36>
	  {
		  return (0x08000000 + FLASH_PAGE_SIZE*indx);
 8000188:	68fb      	ldr	r3, [r7, #12]
 800018a:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 800018e:	029b      	lsls	r3, r3, #10
 8000190:	e006      	b.n	80001a0 <GetPage+0x44>
  for (int indx=0; indx<128; indx++)
 8000192:	68fb      	ldr	r3, [r7, #12]
 8000194:	3301      	adds	r3, #1
 8000196:	60fb      	str	r3, [r7, #12]
 8000198:	68fb      	ldr	r3, [r7, #12]
 800019a:	2b7f      	cmp	r3, #127	@ 0x7f
 800019c:	dde5      	ble.n	800016a <GetPage+0xe>
	  }
  }

  return 0;
 800019e:	2300      	movs	r3, #0
}
 80001a0:	4618      	mov	r0, r3
 80001a2:	3714      	adds	r7, #20
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bc80      	pop	{r7}
 80001a8:	4770      	bx	lr
	...

080001ac <Flash_Write_Data>:
   float float_variable =  thing.a;
   return float_variable;
}

uint32_t Flash_Write_Data (uint32_t StartPageAddress, uint32_t *Data, uint16_t numberofwords)
{
 80001ac:	b5b0      	push	{r4, r5, r7, lr}
 80001ae:	b08a      	sub	sp, #40	@ 0x28
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	60f8      	str	r0, [r7, #12]
 80001b4:	60b9      	str	r1, [r7, #8]
 80001b6:	4613      	mov	r3, r2
 80001b8:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PAGEError;
	int sofar=0;
 80001ba:	2300      	movs	r3, #0
 80001bc:	627b      	str	r3, [r7, #36]	@ 0x24

	  /* Unlock the Flash to enable the flash control register access *************/
	   HAL_FLASH_Unlock();
 80001be:	f003 f9e1 	bl	8003584 <HAL_FLASH_Unlock>

	   /* Erase the user Flash area*/

	  uint32_t StartPage = GetPage(StartPageAddress);
 80001c2:	68f8      	ldr	r0, [r7, #12]
 80001c4:	f7ff ffca 	bl	800015c <GetPage>
 80001c8:	6238      	str	r0, [r7, #32]
	  uint32_t EndPageAdress = StartPageAddress + numberofwords*4;
 80001ca:	88fb      	ldrh	r3, [r7, #6]
 80001cc:	009b      	lsls	r3, r3, #2
 80001ce:	461a      	mov	r2, r3
 80001d0:	68fb      	ldr	r3, [r7, #12]
 80001d2:	4413      	add	r3, r2
 80001d4:	61fb      	str	r3, [r7, #28]
	  uint32_t EndPage = GetPage(EndPageAdress);
 80001d6:	69f8      	ldr	r0, [r7, #28]
 80001d8:	f7ff ffc0 	bl	800015c <GetPage>
 80001dc:	61b8      	str	r0, [r7, #24]

	   /* Fill EraseInit structure*/
	   EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 80001de:	4b20      	ldr	r3, [pc, #128]	@ (8000260 <Flash_Write_Data+0xb4>)
 80001e0:	2200      	movs	r2, #0
 80001e2:	601a      	str	r2, [r3, #0]
	   EraseInitStruct.PageAddress = StartPage;
 80001e4:	4a1e      	ldr	r2, [pc, #120]	@ (8000260 <Flash_Write_Data+0xb4>)
 80001e6:	6a3b      	ldr	r3, [r7, #32]
 80001e8:	6093      	str	r3, [r2, #8]
	   EraseInitStruct.NbPages     = ((EndPage - StartPage)/FLASH_PAGE_SIZE) +1;
 80001ea:	69ba      	ldr	r2, [r7, #24]
 80001ec:	6a3b      	ldr	r3, [r7, #32]
 80001ee:	1ad3      	subs	r3, r2, r3
 80001f0:	0a9b      	lsrs	r3, r3, #10
 80001f2:	3301      	adds	r3, #1
 80001f4:	4a1a      	ldr	r2, [pc, #104]	@ (8000260 <Flash_Write_Data+0xb4>)
 80001f6:	60d3      	str	r3, [r2, #12]

	   if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80001f8:	f107 0314 	add.w	r3, r7, #20
 80001fc:	4619      	mov	r1, r3
 80001fe:	4818      	ldr	r0, [pc, #96]	@ (8000260 <Flash_Write_Data+0xb4>)
 8000200:	f003 fab2 	bl	8003768 <HAL_FLASHEx_Erase>
 8000204:	4603      	mov	r3, r0
 8000206:	2b00      	cmp	r3, #0
 8000208:	d01f      	beq.n	800024a <Flash_Write_Data+0x9e>
	   {
	     /*Error occurred while page erase.*/
		  return HAL_FLASH_GetError ();
 800020a:	f003 f9f1 	bl	80035f0 <HAL_FLASH_GetError>
 800020e:	4603      	mov	r3, r0
 8000210:	e022      	b.n	8000258 <Flash_Write_Data+0xac>

	   /* Program the user Flash area word by word*/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress, Data[sofar]) == HAL_OK)
 8000212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000214:	009b      	lsls	r3, r3, #2
 8000216:	68ba      	ldr	r2, [r7, #8]
 8000218:	4413      	add	r3, r2
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	2200      	movs	r2, #0
 800021e:	461c      	mov	r4, r3
 8000220:	4615      	mov	r5, r2
 8000222:	4622      	mov	r2, r4
 8000224:	462b      	mov	r3, r5
 8000226:	68f9      	ldr	r1, [r7, #12]
 8000228:	2002      	movs	r0, #2
 800022a:	f003 f93b 	bl	80034a4 <HAL_FLASH_Program>
 800022e:	4603      	mov	r3, r0
 8000230:	2b00      	cmp	r3, #0
 8000232:	d106      	bne.n	8000242 <Flash_Write_Data+0x96>
	     {
	    	 StartPageAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	3304      	adds	r3, #4
 8000238:	60fb      	str	r3, [r7, #12]
	    	 sofar++;
 800023a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800023c:	3301      	adds	r3, #1
 800023e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000240:	e003      	b.n	800024a <Flash_Write_Data+0x9e>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 8000242:	f003 f9d5 	bl	80035f0 <HAL_FLASH_GetError>
 8000246:	4603      	mov	r3, r0
 8000248:	e006      	b.n	8000258 <Flash_Write_Data+0xac>
	   while (sofar<numberofwords)
 800024a:	88fb      	ldrh	r3, [r7, #6]
 800024c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800024e:	429a      	cmp	r2, r3
 8000250:	dbdf      	blt.n	8000212 <Flash_Write_Data+0x66>
	     }
	   }

	   /* Lock the Flash to disable the flash control register access (recommended
	      to protect the FLASH memory against possible unwanted operation) *********/
	   HAL_FLASH_Lock();
 8000252:	f003 f9bd 	bl	80035d0 <HAL_FLASH_Lock>

	   return 0;
 8000256:	2300      	movs	r3, #0
}
 8000258:	4618      	mov	r0, r3
 800025a:	3728      	adds	r7, #40	@ 0x28
 800025c:	46bd      	mov	sp, r7
 800025e:	bdb0      	pop	{r4, r5, r7, pc}
 8000260:	20000104 	.word	0x20000104

08000264 <Flash_Read_Data>:


void Flash_Read_Data (uint32_t StartPageAddress, uint32_t *RxBuf, uint16_t numberofwords)
{
 8000264:	b480      	push	{r7}
 8000266:	b085      	sub	sp, #20
 8000268:	af00      	add	r7, sp, #0
 800026a:	60f8      	str	r0, [r7, #12]
 800026c:	60b9      	str	r1, [r7, #8]
 800026e:	4613      	mov	r3, r2
 8000270:	80fb      	strh	r3, [r7, #6]
	while (1)
	{

		*RxBuf = *(__IO uint32_t *)StartPageAddress;
 8000272:	68fb      	ldr	r3, [r7, #12]
 8000274:	681a      	ldr	r2, [r3, #0]
 8000276:	68bb      	ldr	r3, [r7, #8]
 8000278:	601a      	str	r2, [r3, #0]
		StartPageAddress += 4;
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	3304      	adds	r3, #4
 800027e:	60fb      	str	r3, [r7, #12]
		RxBuf++;
 8000280:	68bb      	ldr	r3, [r7, #8]
 8000282:	3304      	adds	r3, #4
 8000284:	60bb      	str	r3, [r7, #8]
		if (!(numberofwords--)) break;
 8000286:	88fb      	ldrh	r3, [r7, #6]
 8000288:	1e5a      	subs	r2, r3, #1
 800028a:	80fa      	strh	r2, [r7, #6]
 800028c:	2b00      	cmp	r3, #0
 800028e:	d000      	beq.n	8000292 <Flash_Read_Data+0x2e>
		*RxBuf = *(__IO uint32_t *)StartPageAddress;
 8000290:	e7ef      	b.n	8000272 <Flash_Read_Data+0xe>
		if (!(numberofwords--)) break;
 8000292:	bf00      	nop
	}
}
 8000294:	bf00      	nop
 8000296:	3714      	adds	r7, #20
 8000298:	46bd      	mov	sp, r7
 800029a:	bc80      	pop	{r7}
 800029c:	4770      	bx	lr
	...

080002a0 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80002a4:	2200      	movs	r2, #0
 80002a6:	2110      	movs	r1, #16
 80002a8:	4803      	ldr	r0, [pc, #12]	@ (80002b8 <SELECT+0x18>)
 80002aa:	f003 fc89 	bl	8003bc0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80002ae:	2001      	movs	r0, #1
 80002b0:	f002 f9b4 	bl	800261c <HAL_Delay>
}
 80002b4:	bf00      	nop
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	40010800 	.word	0x40010800

080002bc <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80002c0:	2201      	movs	r2, #1
 80002c2:	2110      	movs	r1, #16
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <DESELECT+0x18>)
 80002c6:	f003 fc7b 	bl	8003bc0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80002ca:	2001      	movs	r0, #1
 80002cc:	f002 f9a6 	bl	800261c <HAL_Delay>
}
 80002d0:	bf00      	nop
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	40010800 	.word	0x40010800

080002d8 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	4603      	mov	r3, r0
 80002e0:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80002e2:	bf00      	nop
 80002e4:	4b08      	ldr	r3, [pc, #32]	@ (8000308 <SPI_TxByte+0x30>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	689b      	ldr	r3, [r3, #8]
 80002ea:	f003 0302 	and.w	r3, r3, #2
 80002ee:	2b02      	cmp	r3, #2
 80002f0:	d1f8      	bne.n	80002e4 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80002f2:	1df9      	adds	r1, r7, #7
 80002f4:	2364      	movs	r3, #100	@ 0x64
 80002f6:	2201      	movs	r2, #1
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <SPI_TxByte+0x30>)
 80002fa:	f004 f931 	bl	8004560 <HAL_SPI_Transmit>
}
 80002fe:	bf00      	nop
 8000300:	3708      	adds	r7, #8
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	20000144 	.word	0x20000144

0800030c <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
 8000314:	460b      	mov	r3, r1
 8000316:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000318:	bf00      	nop
 800031a:	4b08      	ldr	r3, [pc, #32]	@ (800033c <SPI_TxBuffer+0x30>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	689b      	ldr	r3, [r3, #8]
 8000320:	f003 0302 	and.w	r3, r3, #2
 8000324:	2b02      	cmp	r3, #2
 8000326:	d1f8      	bne.n	800031a <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000328:	887a      	ldrh	r2, [r7, #2]
 800032a:	2364      	movs	r3, #100	@ 0x64
 800032c:	6879      	ldr	r1, [r7, #4]
 800032e:	4803      	ldr	r0, [pc, #12]	@ (800033c <SPI_TxBuffer+0x30>)
 8000330:	f004 f916 	bl	8004560 <HAL_SPI_Transmit>
}
 8000334:	bf00      	nop
 8000336:	3708      	adds	r7, #8
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}
 800033c:	20000144 	.word	0x20000144

08000340 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b084      	sub	sp, #16
 8000344:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8000346:	23ff      	movs	r3, #255	@ 0xff
 8000348:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800034a:	bf00      	nop
 800034c:	4b09      	ldr	r3, [pc, #36]	@ (8000374 <SPI_RxByte+0x34>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	689b      	ldr	r3, [r3, #8]
 8000352:	f003 0302 	and.w	r3, r3, #2
 8000356:	2b02      	cmp	r3, #2
 8000358:	d1f8      	bne.n	800034c <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800035a:	1dba      	adds	r2, r7, #6
 800035c:	1df9      	adds	r1, r7, #7
 800035e:	2364      	movs	r3, #100	@ 0x64
 8000360:	9300      	str	r3, [sp, #0]
 8000362:	2301      	movs	r3, #1
 8000364:	4803      	ldr	r0, [pc, #12]	@ (8000374 <SPI_RxByte+0x34>)
 8000366:	f004 fa37 	bl	80047d8 <HAL_SPI_TransmitReceive>

	return data;
 800036a:	79bb      	ldrb	r3, [r7, #6]
}
 800036c:	4618      	mov	r0, r3
 800036e:	3708      	adds	r7, #8
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}
 8000374:	20000144 	.word	0x20000144

08000378 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000380:	f7ff ffde 	bl	8000340 <SPI_RxByte>
 8000384:	4603      	mov	r3, r0
 8000386:	461a      	mov	r2, r3
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	701a      	strb	r2, [r3, #0]
}
 800038c:	bf00      	nop
 800038e:	3708      	adds	r7, #8
 8000390:	46bd      	mov	sp, r7
 8000392:	bd80      	pop	{r7, pc}

08000394 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b082      	sub	sp, #8
 8000398:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800039a:	4b0a      	ldr	r3, [pc, #40]	@ (80003c4 <SD_ReadyWait+0x30>)
 800039c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80003a0:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 80003a2:	f7ff ffcd 	bl	8000340 <SPI_RxByte>
 80003a6:	4603      	mov	r3, r0
 80003a8:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 80003aa:	79fb      	ldrb	r3, [r7, #7]
 80003ac:	2bff      	cmp	r3, #255	@ 0xff
 80003ae:	d003      	beq.n	80003b8 <SD_ReadyWait+0x24>
 80003b0:	4b04      	ldr	r3, [pc, #16]	@ (80003c4 <SD_ReadyWait+0x30>)
 80003b2:	881b      	ldrh	r3, [r3, #0]
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d1f4      	bne.n	80003a2 <SD_ReadyWait+0xe>

	return res;
 80003b8:	79fb      	ldrb	r3, [r7, #7]
}
 80003ba:	4618      	mov	r0, r3
 80003bc:	3708      	adds	r7, #8
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	20000116 	.word	0x20000116

080003c8 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b084      	sub	sp, #16
 80003cc:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80003ce:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80003d2:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80003d4:	f7ff ff72 	bl	80002bc <DESELECT>
	for(int i = 0; i < 10; i++)
 80003d8:	2300      	movs	r3, #0
 80003da:	60bb      	str	r3, [r7, #8]
 80003dc:	e005      	b.n	80003ea <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80003de:	20ff      	movs	r0, #255	@ 0xff
 80003e0:	f7ff ff7a 	bl	80002d8 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80003e4:	68bb      	ldr	r3, [r7, #8]
 80003e6:	3301      	adds	r3, #1
 80003e8:	60bb      	str	r3, [r7, #8]
 80003ea:	68bb      	ldr	r3, [r7, #8]
 80003ec:	2b09      	cmp	r3, #9
 80003ee:	ddf6      	ble.n	80003de <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 80003f0:	f7ff ff56 	bl	80002a0 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80003f4:	2340      	movs	r3, #64	@ 0x40
 80003f6:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 80003f8:	2300      	movs	r3, #0
 80003fa:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80003fc:	2300      	movs	r3, #0
 80003fe:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8000400:	2300      	movs	r3, #0
 8000402:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8000404:	2300      	movs	r3, #0
 8000406:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8000408:	2395      	movs	r3, #149	@ 0x95
 800040a:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 800040c:	463b      	mov	r3, r7
 800040e:	2106      	movs	r1, #6
 8000410:	4618      	mov	r0, r3
 8000412:	f7ff ff7b 	bl	800030c <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 8000416:	e002      	b.n	800041e <SD_PowerOn+0x56>
	{
		cnt--;
 8000418:	68fb      	ldr	r3, [r7, #12]
 800041a:	3b01      	subs	r3, #1
 800041c:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 800041e:	f7ff ff8f 	bl	8000340 <SPI_RxByte>
 8000422:	4603      	mov	r3, r0
 8000424:	2b01      	cmp	r3, #1
 8000426:	d002      	beq.n	800042e <SD_PowerOn+0x66>
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	2b00      	cmp	r3, #0
 800042c:	d1f4      	bne.n	8000418 <SD_PowerOn+0x50>
	}

	DESELECT();
 800042e:	f7ff ff45 	bl	80002bc <DESELECT>
	SPI_TxByte(0XFF);
 8000432:	20ff      	movs	r0, #255	@ 0xff
 8000434:	f7ff ff50 	bl	80002d8 <SPI_TxByte>

	PowerFlag = 1;
 8000438:	4b03      	ldr	r3, [pc, #12]	@ (8000448 <SD_PowerOn+0x80>)
 800043a:	2201      	movs	r2, #1
 800043c:	701a      	strb	r2, [r3, #0]
}
 800043e:	bf00      	nop
 8000440:	3710      	adds	r7, #16
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop
 8000448:	20000119 	.word	0x20000119

0800044c <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000450:	4b03      	ldr	r3, [pc, #12]	@ (8000460 <SD_PowerOff+0x14>)
 8000452:	2200      	movs	r2, #0
 8000454:	701a      	strb	r2, [r3, #0]
}
 8000456:	bf00      	nop
 8000458:	46bd      	mov	sp, r7
 800045a:	bc80      	pop	{r7}
 800045c:	4770      	bx	lr
 800045e:	bf00      	nop
 8000460:	20000119 	.word	0x20000119

08000464 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
	return PowerFlag;
 8000468:	4b02      	ldr	r3, [pc, #8]	@ (8000474 <SD_CheckPower+0x10>)
 800046a:	781b      	ldrb	r3, [r3, #0]
}
 800046c:	4618      	mov	r0, r3
 800046e:	46bd      	mov	sp, r7
 8000470:	bc80      	pop	{r7}
 8000472:	4770      	bx	lr
 8000474:	20000119 	.word	0x20000119

08000478 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b084      	sub	sp, #16
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
 8000480:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8000482:	4b13      	ldr	r3, [pc, #76]	@ (80004d0 <SD_RxDataBlock+0x58>)
 8000484:	22c8      	movs	r2, #200	@ 0xc8
 8000486:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8000488:	f7ff ff5a 	bl	8000340 <SPI_RxByte>
 800048c:	4603      	mov	r3, r0
 800048e:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8000490:	7bfb      	ldrb	r3, [r7, #15]
 8000492:	2bff      	cmp	r3, #255	@ 0xff
 8000494:	d103      	bne.n	800049e <SD_RxDataBlock+0x26>
 8000496:	4b0e      	ldr	r3, [pc, #56]	@ (80004d0 <SD_RxDataBlock+0x58>)
 8000498:	881b      	ldrh	r3, [r3, #0]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d1f4      	bne.n	8000488 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 800049e:	7bfb      	ldrb	r3, [r7, #15]
 80004a0:	2bfe      	cmp	r3, #254	@ 0xfe
 80004a2:	d001      	beq.n	80004a8 <SD_RxDataBlock+0x30>
 80004a4:	2300      	movs	r3, #0
 80004a6:	e00f      	b.n	80004c8 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	1c5a      	adds	r2, r3, #1
 80004ac:	607a      	str	r2, [r7, #4]
 80004ae:	4618      	mov	r0, r3
 80004b0:	f7ff ff62 	bl	8000378 <SPI_RxBytePtr>
	} while(len--);
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	1e5a      	subs	r2, r3, #1
 80004b8:	603a      	str	r2, [r7, #0]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d1f4      	bne.n	80004a8 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 80004be:	f7ff ff3f 	bl	8000340 <SPI_RxByte>
	SPI_RxByte();
 80004c2:	f7ff ff3d 	bl	8000340 <SPI_RxByte>

	return TRUE;
 80004c6:	2301      	movs	r3, #1
}
 80004c8:	4618      	mov	r0, r3
 80004ca:	3710      	adds	r7, #16
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	20000114 	.word	0x20000114

080004d4 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b084      	sub	sp, #16
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
 80004dc:	460b      	mov	r3, r1
 80004de:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80004e0:	2300      	movs	r3, #0
 80004e2:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80004e4:	f7ff ff56 	bl	8000394 <SD_ReadyWait>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2bff      	cmp	r3, #255	@ 0xff
 80004ec:	d001      	beq.n	80004f2 <SD_TxDataBlock+0x1e>
 80004ee:	2300      	movs	r3, #0
 80004f0:	e02f      	b.n	8000552 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80004f2:	78fb      	ldrb	r3, [r7, #3]
 80004f4:	4618      	mov	r0, r3
 80004f6:	f7ff feef 	bl	80002d8 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80004fa:	78fb      	ldrb	r3, [r7, #3]
 80004fc:	2bfd      	cmp	r3, #253	@ 0xfd
 80004fe:	d020      	beq.n	8000542 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8000500:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000504:	6878      	ldr	r0, [r7, #4]
 8000506:	f7ff ff01 	bl	800030c <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 800050a:	f7ff ff19 	bl	8000340 <SPI_RxByte>
		SPI_RxByte();
 800050e:	f7ff ff17 	bl	8000340 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8000512:	e00b      	b.n	800052c <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8000514:	f7ff ff14 	bl	8000340 <SPI_RxByte>
 8000518:	4603      	mov	r3, r0
 800051a:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 800051c:	7bfb      	ldrb	r3, [r7, #15]
 800051e:	f003 031f 	and.w	r3, r3, #31
 8000522:	2b05      	cmp	r3, #5
 8000524:	d006      	beq.n	8000534 <SD_TxDataBlock+0x60>
			i++;
 8000526:	7bbb      	ldrb	r3, [r7, #14]
 8000528:	3301      	adds	r3, #1
 800052a:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 800052c:	7bbb      	ldrb	r3, [r7, #14]
 800052e:	2b40      	cmp	r3, #64	@ 0x40
 8000530:	d9f0      	bls.n	8000514 <SD_TxDataBlock+0x40>
 8000532:	e000      	b.n	8000536 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8000534:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8000536:	bf00      	nop
 8000538:	f7ff ff02 	bl	8000340 <SPI_RxByte>
 800053c:	4603      	mov	r3, r0
 800053e:	2b00      	cmp	r3, #0
 8000540:	d0fa      	beq.n	8000538 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8000542:	7bfb      	ldrb	r3, [r7, #15]
 8000544:	f003 031f 	and.w	r3, r3, #31
 8000548:	2b05      	cmp	r3, #5
 800054a:	d101      	bne.n	8000550 <SD_TxDataBlock+0x7c>
 800054c:	2301      	movs	r3, #1
 800054e:	e000      	b.n	8000552 <SD_TxDataBlock+0x7e>

	return FALSE;
 8000550:	2300      	movs	r3, #0
}
 8000552:	4618      	mov	r0, r3
 8000554:	3710      	adds	r7, #16
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}

0800055a <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800055a:	b580      	push	{r7, lr}
 800055c:	b084      	sub	sp, #16
 800055e:	af00      	add	r7, sp, #0
 8000560:	4603      	mov	r3, r0
 8000562:	6039      	str	r1, [r7, #0]
 8000564:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8000566:	f7ff ff15 	bl	8000394 <SD_ReadyWait>
 800056a:	4603      	mov	r3, r0
 800056c:	2bff      	cmp	r3, #255	@ 0xff
 800056e:	d001      	beq.n	8000574 <SD_SendCmd+0x1a>
 8000570:	23ff      	movs	r3, #255	@ 0xff
 8000572:	e042      	b.n	80005fa <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000574:	79fb      	ldrb	r3, [r7, #7]
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff feae 	bl	80002d8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	0e1b      	lsrs	r3, r3, #24
 8000580:	b2db      	uxtb	r3, r3
 8000582:	4618      	mov	r0, r3
 8000584:	f7ff fea8 	bl	80002d8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	0c1b      	lsrs	r3, r3, #16
 800058c:	b2db      	uxtb	r3, r3
 800058e:	4618      	mov	r0, r3
 8000590:	f7ff fea2 	bl	80002d8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	0a1b      	lsrs	r3, r3, #8
 8000598:	b2db      	uxtb	r3, r3
 800059a:	4618      	mov	r0, r3
 800059c:	f7ff fe9c 	bl	80002d8 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	b2db      	uxtb	r3, r3
 80005a4:	4618      	mov	r0, r3
 80005a6:	f7ff fe97 	bl	80002d8 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80005aa:	79fb      	ldrb	r3, [r7, #7]
 80005ac:	2b40      	cmp	r3, #64	@ 0x40
 80005ae:	d102      	bne.n	80005b6 <SD_SendCmd+0x5c>
 80005b0:	2395      	movs	r3, #149	@ 0x95
 80005b2:	73fb      	strb	r3, [r7, #15]
 80005b4:	e007      	b.n	80005c6 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	2b48      	cmp	r3, #72	@ 0x48
 80005ba:	d102      	bne.n	80005c2 <SD_SendCmd+0x68>
 80005bc:	2387      	movs	r3, #135	@ 0x87
 80005be:	73fb      	strb	r3, [r7, #15]
 80005c0:	e001      	b.n	80005c6 <SD_SendCmd+0x6c>
	else crc = 1;
 80005c2:	2301      	movs	r3, #1
 80005c4:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80005c6:	7bfb      	ldrb	r3, [r7, #15]
 80005c8:	4618      	mov	r0, r3
 80005ca:	f7ff fe85 	bl	80002d8 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80005ce:	79fb      	ldrb	r3, [r7, #7]
 80005d0:	2b4c      	cmp	r3, #76	@ 0x4c
 80005d2:	d101      	bne.n	80005d8 <SD_SendCmd+0x7e>
 80005d4:	f7ff feb4 	bl	8000340 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80005d8:	230a      	movs	r3, #10
 80005da:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80005dc:	f7ff feb0 	bl	8000340 <SPI_RxByte>
 80005e0:	4603      	mov	r3, r0
 80005e2:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80005e4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	da05      	bge.n	80005f8 <SD_SendCmd+0x9e>
 80005ec:	7bbb      	ldrb	r3, [r7, #14]
 80005ee:	3b01      	subs	r3, #1
 80005f0:	73bb      	strb	r3, [r7, #14]
 80005f2:	7bbb      	ldrb	r3, [r7, #14]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d1f1      	bne.n	80005dc <SD_SendCmd+0x82>

	return res;
 80005f8:	7b7b      	ldrb	r3, [r7, #13]
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	3710      	adds	r7, #16
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
	...

08000604 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8000604:	b590      	push	{r4, r7, lr}
 8000606:	b085      	sub	sp, #20
 8000608:	af00      	add	r7, sp, #0
 800060a:	4603      	mov	r3, r0
 800060c:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800060e:	79fb      	ldrb	r3, [r7, #7]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <SD_disk_initialize+0x14>
 8000614:	2301      	movs	r3, #1
 8000616:	e0d1      	b.n	80007bc <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8000618:	4b6a      	ldr	r3, [pc, #424]	@ (80007c4 <SD_disk_initialize+0x1c0>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	b2db      	uxtb	r3, r3
 800061e:	f003 0302 	and.w	r3, r3, #2
 8000622:	2b00      	cmp	r3, #0
 8000624:	d003      	beq.n	800062e <SD_disk_initialize+0x2a>
 8000626:	4b67      	ldr	r3, [pc, #412]	@ (80007c4 <SD_disk_initialize+0x1c0>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	b2db      	uxtb	r3, r3
 800062c:	e0c6      	b.n	80007bc <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 800062e:	f7ff fecb 	bl	80003c8 <SD_PowerOn>

	/* slave select */
	SELECT();
 8000632:	f7ff fe35 	bl	80002a0 <SELECT>

	/* check disk type */
	type = 0;
 8000636:	2300      	movs	r3, #0
 8000638:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 800063a:	2100      	movs	r1, #0
 800063c:	2040      	movs	r0, #64	@ 0x40
 800063e:	f7ff ff8c 	bl	800055a <SD_SendCmd>
 8000642:	4603      	mov	r3, r0
 8000644:	2b01      	cmp	r3, #1
 8000646:	f040 80a1 	bne.w	800078c <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800064a:	4b5f      	ldr	r3, [pc, #380]	@ (80007c8 <SD_disk_initialize+0x1c4>)
 800064c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000650:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000652:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8000656:	2048      	movs	r0, #72	@ 0x48
 8000658:	f7ff ff7f 	bl	800055a <SD_SendCmd>
 800065c:	4603      	mov	r3, r0
 800065e:	2b01      	cmp	r3, #1
 8000660:	d155      	bne.n	800070e <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8000662:	2300      	movs	r3, #0
 8000664:	73fb      	strb	r3, [r7, #15]
 8000666:	e00c      	b.n	8000682 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8000668:	7bfc      	ldrb	r4, [r7, #15]
 800066a:	f7ff fe69 	bl	8000340 <SPI_RxByte>
 800066e:	4603      	mov	r3, r0
 8000670:	461a      	mov	r2, r3
 8000672:	f104 0310 	add.w	r3, r4, #16
 8000676:	443b      	add	r3, r7
 8000678:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 800067c:	7bfb      	ldrb	r3, [r7, #15]
 800067e:	3301      	adds	r3, #1
 8000680:	73fb      	strb	r3, [r7, #15]
 8000682:	7bfb      	ldrb	r3, [r7, #15]
 8000684:	2b03      	cmp	r3, #3
 8000686:	d9ef      	bls.n	8000668 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000688:	7abb      	ldrb	r3, [r7, #10]
 800068a:	2b01      	cmp	r3, #1
 800068c:	d17e      	bne.n	800078c <SD_disk_initialize+0x188>
 800068e:	7afb      	ldrb	r3, [r7, #11]
 8000690:	2baa      	cmp	r3, #170	@ 0xaa
 8000692:	d17b      	bne.n	800078c <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000694:	2100      	movs	r1, #0
 8000696:	2077      	movs	r0, #119	@ 0x77
 8000698:	f7ff ff5f 	bl	800055a <SD_SendCmd>
 800069c:	4603      	mov	r3, r0
 800069e:	2b01      	cmp	r3, #1
 80006a0:	d807      	bhi.n	80006b2 <SD_disk_initialize+0xae>
 80006a2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80006a6:	2069      	movs	r0, #105	@ 0x69
 80006a8:	f7ff ff57 	bl	800055a <SD_SendCmd>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d004      	beq.n	80006bc <SD_disk_initialize+0xb8>
				} while (Timer1);
 80006b2:	4b45      	ldr	r3, [pc, #276]	@ (80007c8 <SD_disk_initialize+0x1c4>)
 80006b4:	881b      	ldrh	r3, [r3, #0]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d1ec      	bne.n	8000694 <SD_disk_initialize+0x90>
 80006ba:	e000      	b.n	80006be <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80006bc:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80006be:	4b42      	ldr	r3, [pc, #264]	@ (80007c8 <SD_disk_initialize+0x1c4>)
 80006c0:	881b      	ldrh	r3, [r3, #0]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d062      	beq.n	800078c <SD_disk_initialize+0x188>
 80006c6:	2100      	movs	r1, #0
 80006c8:	207a      	movs	r0, #122	@ 0x7a
 80006ca:	f7ff ff46 	bl	800055a <SD_SendCmd>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d15b      	bne.n	800078c <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80006d4:	2300      	movs	r3, #0
 80006d6:	73fb      	strb	r3, [r7, #15]
 80006d8:	e00c      	b.n	80006f4 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 80006da:	7bfc      	ldrb	r4, [r7, #15]
 80006dc:	f7ff fe30 	bl	8000340 <SPI_RxByte>
 80006e0:	4603      	mov	r3, r0
 80006e2:	461a      	mov	r2, r3
 80006e4:	f104 0310 	add.w	r3, r4, #16
 80006e8:	443b      	add	r3, r7
 80006ea:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80006ee:	7bfb      	ldrb	r3, [r7, #15]
 80006f0:	3301      	adds	r3, #1
 80006f2:	73fb      	strb	r3, [r7, #15]
 80006f4:	7bfb      	ldrb	r3, [r7, #15]
 80006f6:	2b03      	cmp	r3, #3
 80006f8:	d9ef      	bls.n	80006da <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80006fa:	7a3b      	ldrb	r3, [r7, #8]
 80006fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <SD_disk_initialize+0x104>
 8000704:	230c      	movs	r3, #12
 8000706:	e000      	b.n	800070a <SD_disk_initialize+0x106>
 8000708:	2304      	movs	r3, #4
 800070a:	73bb      	strb	r3, [r7, #14]
 800070c:	e03e      	b.n	800078c <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 800070e:	2100      	movs	r1, #0
 8000710:	2077      	movs	r0, #119	@ 0x77
 8000712:	f7ff ff22 	bl	800055a <SD_SendCmd>
 8000716:	4603      	mov	r3, r0
 8000718:	2b01      	cmp	r3, #1
 800071a:	d808      	bhi.n	800072e <SD_disk_initialize+0x12a>
 800071c:	2100      	movs	r1, #0
 800071e:	2069      	movs	r0, #105	@ 0x69
 8000720:	f7ff ff1b 	bl	800055a <SD_SendCmd>
 8000724:	4603      	mov	r3, r0
 8000726:	2b01      	cmp	r3, #1
 8000728:	d801      	bhi.n	800072e <SD_disk_initialize+0x12a>
 800072a:	2302      	movs	r3, #2
 800072c:	e000      	b.n	8000730 <SD_disk_initialize+0x12c>
 800072e:	2301      	movs	r3, #1
 8000730:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8000732:	7bbb      	ldrb	r3, [r7, #14]
 8000734:	2b02      	cmp	r3, #2
 8000736:	d10e      	bne.n	8000756 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000738:	2100      	movs	r1, #0
 800073a:	2077      	movs	r0, #119	@ 0x77
 800073c:	f7ff ff0d 	bl	800055a <SD_SendCmd>
 8000740:	4603      	mov	r3, r0
 8000742:	2b01      	cmp	r3, #1
 8000744:	d80e      	bhi.n	8000764 <SD_disk_initialize+0x160>
 8000746:	2100      	movs	r1, #0
 8000748:	2069      	movs	r0, #105	@ 0x69
 800074a:	f7ff ff06 	bl	800055a <SD_SendCmd>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d107      	bne.n	8000764 <SD_disk_initialize+0x160>
 8000754:	e00c      	b.n	8000770 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000756:	2100      	movs	r1, #0
 8000758:	2041      	movs	r0, #65	@ 0x41
 800075a:	f7ff fefe 	bl	800055a <SD_SendCmd>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d004      	beq.n	800076e <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8000764:	4b18      	ldr	r3, [pc, #96]	@ (80007c8 <SD_disk_initialize+0x1c4>)
 8000766:	881b      	ldrh	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d1e2      	bne.n	8000732 <SD_disk_initialize+0x12e>
 800076c:	e000      	b.n	8000770 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800076e:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000770:	4b15      	ldr	r3, [pc, #84]	@ (80007c8 <SD_disk_initialize+0x1c4>)
 8000772:	881b      	ldrh	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d007      	beq.n	8000788 <SD_disk_initialize+0x184>
 8000778:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800077c:	2050      	movs	r0, #80	@ 0x50
 800077e:	f7ff feec 	bl	800055a <SD_SendCmd>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <SD_disk_initialize+0x188>
 8000788:	2300      	movs	r3, #0
 800078a:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 800078c:	4a0f      	ldr	r2, [pc, #60]	@ (80007cc <SD_disk_initialize+0x1c8>)
 800078e:	7bbb      	ldrb	r3, [r7, #14]
 8000790:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000792:	f7ff fd93 	bl	80002bc <DESELECT>
	SPI_RxByte();
 8000796:	f7ff fdd3 	bl	8000340 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 800079a:	7bbb      	ldrb	r3, [r7, #14]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d008      	beq.n	80007b2 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 80007a0:	4b08      	ldr	r3, [pc, #32]	@ (80007c4 <SD_disk_initialize+0x1c0>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	b2db      	uxtb	r3, r3
 80007a6:	f023 0301 	bic.w	r3, r3, #1
 80007aa:	b2da      	uxtb	r2, r3
 80007ac:	4b05      	ldr	r3, [pc, #20]	@ (80007c4 <SD_disk_initialize+0x1c0>)
 80007ae:	701a      	strb	r2, [r3, #0]
 80007b0:	e001      	b.n	80007b6 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 80007b2:	f7ff fe4b 	bl	800044c <SD_PowerOff>
	}

	return Stat;
 80007b6:	4b03      	ldr	r3, [pc, #12]	@ (80007c4 <SD_disk_initialize+0x1c0>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	b2db      	uxtb	r3, r3
}
 80007bc:	4618      	mov	r0, r3
 80007be:	3714      	adds	r7, #20
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd90      	pop	{r4, r7, pc}
 80007c4:	20000000 	.word	0x20000000
 80007c8:	20000114 	.word	0x20000114
 80007cc:	20000118 	.word	0x20000118

080007d0 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	4603      	mov	r3, r0
 80007d8:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 80007da:	79fb      	ldrb	r3, [r7, #7]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <SD_disk_status+0x14>
 80007e0:	2301      	movs	r3, #1
 80007e2:	e002      	b.n	80007ea <SD_disk_status+0x1a>
	return Stat;
 80007e4:	4b03      	ldr	r3, [pc, #12]	@ (80007f4 <SD_disk_status+0x24>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	b2db      	uxtb	r3, r3
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	370c      	adds	r7, #12
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bc80      	pop	{r7}
 80007f2:	4770      	bx	lr
 80007f4:	20000000 	.word	0x20000000

080007f8 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	60b9      	str	r1, [r7, #8]
 8000800:	607a      	str	r2, [r7, #4]
 8000802:	603b      	str	r3, [r7, #0]
 8000804:	4603      	mov	r3, r0
 8000806:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000808:	7bfb      	ldrb	r3, [r7, #15]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d102      	bne.n	8000814 <SD_disk_read+0x1c>
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d101      	bne.n	8000818 <SD_disk_read+0x20>
 8000814:	2304      	movs	r3, #4
 8000816:	e051      	b.n	80008bc <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000818:	4b2a      	ldr	r3, [pc, #168]	@ (80008c4 <SD_disk_read+0xcc>)
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	b2db      	uxtb	r3, r3
 800081e:	f003 0301 	and.w	r3, r3, #1
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <SD_disk_read+0x32>
 8000826:	2303      	movs	r3, #3
 8000828:	e048      	b.n	80008bc <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 800082a:	4b27      	ldr	r3, [pc, #156]	@ (80008c8 <SD_disk_read+0xd0>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	f003 0304 	and.w	r3, r3, #4
 8000832:	2b00      	cmp	r3, #0
 8000834:	d102      	bne.n	800083c <SD_disk_read+0x44>
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	025b      	lsls	r3, r3, #9
 800083a:	607b      	str	r3, [r7, #4]

	SELECT();
 800083c:	f7ff fd30 	bl	80002a0 <SELECT>

	if (count == 1)
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	2b01      	cmp	r3, #1
 8000844:	d111      	bne.n	800086a <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000846:	6879      	ldr	r1, [r7, #4]
 8000848:	2051      	movs	r0, #81	@ 0x51
 800084a:	f7ff fe86 	bl	800055a <SD_SendCmd>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d129      	bne.n	80008a8 <SD_disk_read+0xb0>
 8000854:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000858:	68b8      	ldr	r0, [r7, #8]
 800085a:	f7ff fe0d 	bl	8000478 <SD_RxDataBlock>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d021      	beq.n	80008a8 <SD_disk_read+0xb0>
 8000864:	2300      	movs	r3, #0
 8000866:	603b      	str	r3, [r7, #0]
 8000868:	e01e      	b.n	80008a8 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 800086a:	6879      	ldr	r1, [r7, #4]
 800086c:	2052      	movs	r0, #82	@ 0x52
 800086e:	f7ff fe74 	bl	800055a <SD_SendCmd>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d117      	bne.n	80008a8 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000878:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800087c:	68b8      	ldr	r0, [r7, #8]
 800087e:	f7ff fdfb 	bl	8000478 <SD_RxDataBlock>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d00a      	beq.n	800089e <SD_disk_read+0xa6>
				buff += 512;
 8000888:	68bb      	ldr	r3, [r7, #8]
 800088a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800088e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	3b01      	subs	r3, #1
 8000894:	603b      	str	r3, [r7, #0]
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d1ed      	bne.n	8000878 <SD_disk_read+0x80>
 800089c:	e000      	b.n	80008a0 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 800089e:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 80008a0:	2100      	movs	r1, #0
 80008a2:	204c      	movs	r0, #76	@ 0x4c
 80008a4:	f7ff fe59 	bl	800055a <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 80008a8:	f7ff fd08 	bl	80002bc <DESELECT>
	SPI_RxByte();
 80008ac:	f7ff fd48 	bl	8000340 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	bf14      	ite	ne
 80008b6:	2301      	movne	r3, #1
 80008b8:	2300      	moveq	r3, #0
 80008ba:	b2db      	uxtb	r3, r3
}
 80008bc:	4618      	mov	r0, r3
 80008be:	3710      	adds	r7, #16
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	20000000 	.word	0x20000000
 80008c8:	20000118 	.word	0x20000118

080008cc <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b084      	sub	sp, #16
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	60b9      	str	r1, [r7, #8]
 80008d4:	607a      	str	r2, [r7, #4]
 80008d6:	603b      	str	r3, [r7, #0]
 80008d8:	4603      	mov	r3, r0
 80008da:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80008dc:	7bfb      	ldrb	r3, [r7, #15]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d102      	bne.n	80008e8 <SD_disk_write+0x1c>
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d101      	bne.n	80008ec <SD_disk_write+0x20>
 80008e8:	2304      	movs	r3, #4
 80008ea:	e06b      	b.n	80009c4 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80008ec:	4b37      	ldr	r3, [pc, #220]	@ (80009cc <SD_disk_write+0x100>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	f003 0301 	and.w	r3, r3, #1
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <SD_disk_write+0x32>
 80008fa:	2303      	movs	r3, #3
 80008fc:	e062      	b.n	80009c4 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 80008fe:	4b33      	ldr	r3, [pc, #204]	@ (80009cc <SD_disk_write+0x100>)
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	b2db      	uxtb	r3, r3
 8000904:	f003 0304 	and.w	r3, r3, #4
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <SD_disk_write+0x44>
 800090c:	2302      	movs	r3, #2
 800090e:	e059      	b.n	80009c4 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000910:	4b2f      	ldr	r3, [pc, #188]	@ (80009d0 <SD_disk_write+0x104>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	f003 0304 	and.w	r3, r3, #4
 8000918:	2b00      	cmp	r3, #0
 800091a:	d102      	bne.n	8000922 <SD_disk_write+0x56>
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	025b      	lsls	r3, r3, #9
 8000920:	607b      	str	r3, [r7, #4]

	SELECT();
 8000922:	f7ff fcbd 	bl	80002a0 <SELECT>

	if (count == 1)
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	2b01      	cmp	r3, #1
 800092a:	d110      	bne.n	800094e <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 800092c:	6879      	ldr	r1, [r7, #4]
 800092e:	2058      	movs	r0, #88	@ 0x58
 8000930:	f7ff fe13 	bl	800055a <SD_SendCmd>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d13a      	bne.n	80009b0 <SD_disk_write+0xe4>
 800093a:	21fe      	movs	r1, #254	@ 0xfe
 800093c:	68b8      	ldr	r0, [r7, #8]
 800093e:	f7ff fdc9 	bl	80004d4 <SD_TxDataBlock>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d033      	beq.n	80009b0 <SD_disk_write+0xe4>
			count = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	603b      	str	r3, [r7, #0]
 800094c:	e030      	b.n	80009b0 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 800094e:	4b20      	ldr	r3, [pc, #128]	@ (80009d0 <SD_disk_write+0x104>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	f003 0302 	and.w	r3, r3, #2
 8000956:	2b00      	cmp	r3, #0
 8000958:	d007      	beq.n	800096a <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 800095a:	2100      	movs	r1, #0
 800095c:	2077      	movs	r0, #119	@ 0x77
 800095e:	f7ff fdfc 	bl	800055a <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000962:	6839      	ldr	r1, [r7, #0]
 8000964:	2057      	movs	r0, #87	@ 0x57
 8000966:	f7ff fdf8 	bl	800055a <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 800096a:	6879      	ldr	r1, [r7, #4]
 800096c:	2059      	movs	r0, #89	@ 0x59
 800096e:	f7ff fdf4 	bl	800055a <SD_SendCmd>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d11b      	bne.n	80009b0 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000978:	21fc      	movs	r1, #252	@ 0xfc
 800097a:	68b8      	ldr	r0, [r7, #8]
 800097c:	f7ff fdaa 	bl	80004d4 <SD_TxDataBlock>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d00a      	beq.n	800099c <SD_disk_write+0xd0>
				buff += 512;
 8000986:	68bb      	ldr	r3, [r7, #8]
 8000988:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800098c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	3b01      	subs	r3, #1
 8000992:	603b      	str	r3, [r7, #0]
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	2b00      	cmp	r3, #0
 8000998:	d1ee      	bne.n	8000978 <SD_disk_write+0xac>
 800099a:	e000      	b.n	800099e <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 800099c:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 800099e:	21fd      	movs	r1, #253	@ 0xfd
 80009a0:	2000      	movs	r0, #0
 80009a2:	f7ff fd97 	bl	80004d4 <SD_TxDataBlock>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d101      	bne.n	80009b0 <SD_disk_write+0xe4>
			{
				count = 1;
 80009ac:	2301      	movs	r3, #1
 80009ae:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 80009b0:	f7ff fc84 	bl	80002bc <DESELECT>
	SPI_RxByte();
 80009b4:	f7ff fcc4 	bl	8000340 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	bf14      	ite	ne
 80009be:	2301      	movne	r3, #1
 80009c0:	2300      	moveq	r3, #0
 80009c2:	b2db      	uxtb	r3, r3
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3710      	adds	r7, #16
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	20000000 	.word	0x20000000
 80009d0:	20000118 	.word	0x20000118

080009d4 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 80009d4:	b590      	push	{r4, r7, lr}
 80009d6:	b08b      	sub	sp, #44	@ 0x2c
 80009d8:	af00      	add	r7, sp, #0
 80009da:	4603      	mov	r3, r0
 80009dc:	603a      	str	r2, [r7, #0]
 80009de:	71fb      	strb	r3, [r7, #7]
 80009e0:	460b      	mov	r3, r1
 80009e2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 80009e8:	79fb      	ldrb	r3, [r7, #7]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <SD_disk_ioctl+0x1e>
 80009ee:	2304      	movs	r3, #4
 80009f0:	e113      	b.n	8000c1a <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 80009f2:	2301      	movs	r3, #1
 80009f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (ctrl == CTRL_POWER)
 80009f8:	79bb      	ldrb	r3, [r7, #6]
 80009fa:	2b05      	cmp	r3, #5
 80009fc:	d124      	bne.n	8000a48 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 80009fe:	6a3b      	ldr	r3, [r7, #32]
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	2b02      	cmp	r3, #2
 8000a04:	d012      	beq.n	8000a2c <SD_disk_ioctl+0x58>
 8000a06:	2b02      	cmp	r3, #2
 8000a08:	dc1a      	bgt.n	8000a40 <SD_disk_ioctl+0x6c>
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d002      	beq.n	8000a14 <SD_disk_ioctl+0x40>
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d006      	beq.n	8000a20 <SD_disk_ioctl+0x4c>
 8000a12:	e015      	b.n	8000a40 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000a14:	f7ff fd1a 	bl	800044c <SD_PowerOff>
			res = RES_OK;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000a1e:	e0fa      	b.n	8000c16 <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 8000a20:	f7ff fcd2 	bl	80003c8 <SD_PowerOn>
			res = RES_OK;
 8000a24:	2300      	movs	r3, #0
 8000a26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000a2a:	e0f4      	b.n	8000c16 <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000a2c:	6a3b      	ldr	r3, [r7, #32]
 8000a2e:	1c5c      	adds	r4, r3, #1
 8000a30:	f7ff fd18 	bl	8000464 <SD_CheckPower>
 8000a34:	4603      	mov	r3, r0
 8000a36:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000a38:	2300      	movs	r3, #0
 8000a3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000a3e:	e0ea      	b.n	8000c16 <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 8000a40:	2304      	movs	r3, #4
 8000a42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000a46:	e0e6      	b.n	8000c16 <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000a48:	4b76      	ldr	r3, [pc, #472]	@ (8000c24 <SD_disk_ioctl+0x250>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <SD_disk_ioctl+0x86>
 8000a56:	2303      	movs	r3, #3
 8000a58:	e0df      	b.n	8000c1a <SD_disk_ioctl+0x246>

		SELECT();
 8000a5a:	f7ff fc21 	bl	80002a0 <SELECT>

		switch (ctrl)
 8000a5e:	79bb      	ldrb	r3, [r7, #6]
 8000a60:	2b0d      	cmp	r3, #13
 8000a62:	f200 80c9 	bhi.w	8000bf8 <SD_disk_ioctl+0x224>
 8000a66:	a201      	add	r2, pc, #4	@ (adr r2, 8000a6c <SD_disk_ioctl+0x98>)
 8000a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a6c:	08000b63 	.word	0x08000b63
 8000a70:	08000aa5 	.word	0x08000aa5
 8000a74:	08000b53 	.word	0x08000b53
 8000a78:	08000bf9 	.word	0x08000bf9
 8000a7c:	08000bf9 	.word	0x08000bf9
 8000a80:	08000bf9 	.word	0x08000bf9
 8000a84:	08000bf9 	.word	0x08000bf9
 8000a88:	08000bf9 	.word	0x08000bf9
 8000a8c:	08000bf9 	.word	0x08000bf9
 8000a90:	08000bf9 	.word	0x08000bf9
 8000a94:	08000bf9 	.word	0x08000bf9
 8000a98:	08000b75 	.word	0x08000b75
 8000a9c:	08000b99 	.word	0x08000b99
 8000aa0:	08000bbd 	.word	0x08000bbd
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	2049      	movs	r0, #73	@ 0x49
 8000aa8:	f7ff fd57 	bl	800055a <SD_SendCmd>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	f040 80a6 	bne.w	8000c00 <SD_disk_ioctl+0x22c>
 8000ab4:	f107 030c 	add.w	r3, r7, #12
 8000ab8:	2110      	movs	r1, #16
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff fcdc 	bl	8000478 <SD_RxDataBlock>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	f000 809c 	beq.w	8000c00 <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 8000ac8:	7b3b      	ldrb	r3, [r7, #12]
 8000aca:	099b      	lsrs	r3, r3, #6
 8000acc:	b2db      	uxtb	r3, r3
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	d10d      	bne.n	8000aee <SD_disk_ioctl+0x11a>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000ad2:	7d7b      	ldrb	r3, [r7, #21]
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	7d3b      	ldrb	r3, [r7, #20]
 8000ad8:	021b      	lsls	r3, r3, #8
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	4413      	add	r3, r2
 8000ade:	b29b      	uxth	r3, r3
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000ae4:	8bfb      	ldrh	r3, [r7, #30]
 8000ae6:	029a      	lsls	r2, r3, #10
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	e02d      	b.n	8000b4a <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000aee:	7c7b      	ldrb	r3, [r7, #17]
 8000af0:	f003 030f 	and.w	r3, r3, #15
 8000af4:	b2da      	uxtb	r2, r3
 8000af6:	7dbb      	ldrb	r3, [r7, #22]
 8000af8:	09db      	lsrs	r3, r3, #7
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	4413      	add	r3, r2
 8000afe:	b2da      	uxtb	r2, r3
 8000b00:	7d7b      	ldrb	r3, [r7, #21]
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	f003 0306 	and.w	r3, r3, #6
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	4413      	add	r3, r2
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	3302      	adds	r3, #2
 8000b12:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000b16:	7d3b      	ldrb	r3, [r7, #20]
 8000b18:	099b      	lsrs	r3, r3, #6
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	7cfb      	ldrb	r3, [r7, #19]
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	b29b      	uxth	r3, r3
 8000b24:	4413      	add	r3, r2
 8000b26:	b29a      	uxth	r2, r3
 8000b28:	7cbb      	ldrb	r3, [r7, #18]
 8000b2a:	029b      	lsls	r3, r3, #10
 8000b2c:	b29b      	uxth	r3, r3
 8000b2e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000b32:	b29b      	uxth	r3, r3
 8000b34:	4413      	add	r3, r2
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	3301      	adds	r3, #1
 8000b3a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000b3c:	8bfa      	ldrh	r2, [r7, #30]
 8000b3e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000b42:	3b09      	subs	r3, #9
 8000b44:	409a      	lsls	r2, r3
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
			break;
 8000b50:	e056      	b.n	8000c00 <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b58:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000b60:	e055      	b.n	8000c0e <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000b62:	f7ff fc17 	bl	8000394 <SD_ReadyWait>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2bff      	cmp	r3, #255	@ 0xff
 8000b6a:	d14b      	bne.n	8000c04 <SD_disk_ioctl+0x230>
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000b72:	e047      	b.n	8000c04 <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000b74:	2100      	movs	r1, #0
 8000b76:	2049      	movs	r0, #73	@ 0x49
 8000b78:	f7ff fcef 	bl	800055a <SD_SendCmd>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d142      	bne.n	8000c08 <SD_disk_ioctl+0x234>
 8000b82:	2110      	movs	r1, #16
 8000b84:	6a38      	ldr	r0, [r7, #32]
 8000b86:	f7ff fc77 	bl	8000478 <SD_RxDataBlock>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d03b      	beq.n	8000c08 <SD_disk_ioctl+0x234>
 8000b90:	2300      	movs	r3, #0
 8000b92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000b96:	e037      	b.n	8000c08 <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000b98:	2100      	movs	r1, #0
 8000b9a:	204a      	movs	r0, #74	@ 0x4a
 8000b9c:	f7ff fcdd 	bl	800055a <SD_SendCmd>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d132      	bne.n	8000c0c <SD_disk_ioctl+0x238>
 8000ba6:	2110      	movs	r1, #16
 8000ba8:	6a38      	ldr	r0, [r7, #32]
 8000baa:	f7ff fc65 	bl	8000478 <SD_RxDataBlock>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d02b      	beq.n	8000c0c <SD_disk_ioctl+0x238>
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000bba:	e027      	b.n	8000c0c <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	207a      	movs	r0, #122	@ 0x7a
 8000bc0:	f7ff fccb 	bl	800055a <SD_SendCmd>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d116      	bne.n	8000bf8 <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 8000bca:	2300      	movs	r3, #0
 8000bcc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000bd0:	e00b      	b.n	8000bea <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 8000bd2:	6a3c      	ldr	r4, [r7, #32]
 8000bd4:	1c63      	adds	r3, r4, #1
 8000bd6:	623b      	str	r3, [r7, #32]
 8000bd8:	f7ff fbb2 	bl	8000340 <SPI_RxByte>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000be0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000be4:	3301      	adds	r3, #1
 8000be6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000bea:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000bee:	2b03      	cmp	r3, #3
 8000bf0:	d9ef      	bls.n	8000bd2 <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
		default:
			res = RES_PARERR;
 8000bf8:	2304      	movs	r3, #4
 8000bfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000bfe:	e006      	b.n	8000c0e <SD_disk_ioctl+0x23a>
			break;
 8000c00:	bf00      	nop
 8000c02:	e004      	b.n	8000c0e <SD_disk_ioctl+0x23a>
			break;
 8000c04:	bf00      	nop
 8000c06:	e002      	b.n	8000c0e <SD_disk_ioctl+0x23a>
			break;
 8000c08:	bf00      	nop
 8000c0a:	e000      	b.n	8000c0e <SD_disk_ioctl+0x23a>
			break;
 8000c0c:	bf00      	nop
		}

		DESELECT();
 8000c0e:	f7ff fb55 	bl	80002bc <DESELECT>
		SPI_RxByte();
 8000c12:	f7ff fb95 	bl	8000340 <SPI_RxByte>
	}

	return res;
 8000c16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	372c      	adds	r7, #44	@ 0x2c
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd90      	pop	{r4, r7, pc}
 8000c22:	bf00      	nop
 8000c24:	20000000 	.word	0x20000000

08000c28 <clear_buffer>:
static void MX_SPI1_Init(void);
static void MX_TIM2_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */
void clear_buffer (void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
	for (int i=0; i<BUFFER_SIZE; i++) buffer[i] = '\0';
 8000c2e:	2300      	movs	r3, #0
 8000c30:	607b      	str	r3, [r7, #4]
 8000c32:	e007      	b.n	8000c44 <clear_buffer+0x1c>
 8000c34:	4a08      	ldr	r2, [pc, #32]	@ (8000c58 <clear_buffer+0x30>)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4413      	add	r3, r2
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	701a      	strb	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	3301      	adds	r3, #1
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2b1d      	cmp	r3, #29
 8000c48:	ddf4      	ble.n	8000c34 <clear_buffer+0xc>
}
 8000c4a:	bf00      	nop
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bc80      	pop	{r7}
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	20002338 	.word	0x20002338

08000c5c <HAL_UART_RxCpltCallback>:
 * ***************************************************************
 * *****************	UART VE CANBUS KESMELER	**************
 *****************************************************************
 * */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]


	HAL_UART_Receive_IT(&huart1, CanRX, 1);
 8000c64:	2201      	movs	r2, #1
 8000c66:	4904      	ldr	r1, [pc, #16]	@ (8000c78 <HAL_UART_RxCpltCallback+0x1c>)
 8000c68:	4804      	ldr	r0, [pc, #16]	@ (8000c7c <HAL_UART_RxCpltCallback+0x20>)
 8000c6a:	f004 fcd6 	bl	800561a <HAL_UART_Receive_IT>

}
 8000c6e:	bf00      	nop
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	200023d8 	.word	0x200023d8
 8000c7c:	2000022c 	.word	0x2000022c

08000c80 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]

	/******************************SD KART DEGISKENLERI****************************/
	if (htim->Instance == TIM2) {
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c90:	d101      	bne.n	8000c96 <HAL_TIM_PeriodElapsedCallback+0x16>
  		LORA_Send_Together_DATAS();
 8000c92:	f001 fc17 	bl	80024c4 <LORA_Send_Together_DATAS>
	}
	if (htim->Instance == TIM3) {
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a05      	ldr	r2, [pc, #20]	@ (8000cb0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d102      	bne.n	8000ca6 <HAL_TIM_PeriodElapsedCallback+0x26>
		WriteSD = true;
 8000ca0:	4b04      	ldr	r3, [pc, #16]	@ (8000cb4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	701a      	strb	r2, [r3, #0]
	}
}
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40000400 	.word	0x40000400
 8000cb4:	200002b4 	.word	0x200002b4

08000cb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cb8:	b590      	push	{r4, r7, lr}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cbe:	f001 fc4b 	bl	8002558 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cc2:	f000 f8b7 	bl	8000e34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cc6:	f000 fa57 	bl	8001178 <MX_GPIO_Init>
  MX_CAN_Init();
 8000cca:	f000 f8f9 	bl	8000ec0 <MX_CAN_Init>
  MX_USART2_UART_Init();
 8000cce:	f000 fa29 	bl	8001124 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000cd2:	f000 f9fd 	bl	80010d0 <MX_USART1_UART_Init>
  MX_FATFS_Init();
 8000cd6:	f005 f8f9 	bl	8005ecc <MX_FATFS_Init>
  MX_SPI1_Init();
 8000cda:	f000 f927 	bl	8000f2c <MX_SPI1_Init>
  MX_TIM2_Init();
 8000cde:	f000 f95b 	bl	8000f98 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000ce2:	f000 f9a7 	bl	8001034 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
#if defined(CANBUS)
	CANBUS_Init();
 8000ce6:	f000 fdc9 	bl	800187c <CANBUS_Init>
#endif
	HAL_TIM_Base_Start_IT(&htim2);
 8000cea:	4841      	ldr	r0, [pc, #260]	@ (8000df0 <main+0x138>)
 8000cec:	f004 f80c 	bl	8004d08 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8000cf0:	4840      	ldr	r0, [pc, #256]	@ (8000df4 <main+0x13c>)
 8000cf2:	f004 f809 	bl	8004d08 <HAL_TIM_Base_Start_IT>
	HAL_UART_Receive_IT(&huart1, CanRX, 1);
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	493f      	ldr	r1, [pc, #252]	@ (8000df8 <main+0x140>)
 8000cfa:	4840      	ldr	r0, [pc, #256]	@ (8000dfc <main+0x144>)
 8000cfc:	f004 fc8d 	bl	800561a <HAL_UART_Receive_IT>
	Flash_Read_Data(0x0801fc00U, &SD_count, 2);
 8000d00:	2202      	movs	r2, #2
 8000d02:	493f      	ldr	r1, [pc, #252]	@ (8000e00 <main+0x148>)
 8000d04:	483f      	ldr	r0, [pc, #252]	@ (8000e04 <main+0x14c>)
 8000d06:	f7ff faad 	bl	8000264 <Flash_Read_Data>
	SD_count++;
 8000d0a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e00 <main+0x148>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	4a3b      	ldr	r2, [pc, #236]	@ (8000e00 <main+0x148>)
 8000d12:	6013      	str	r3, [r2, #0]
	Flash_Write_Data(0x0801fc00U, &SD_count, 2);
 8000d14:	2202      	movs	r2, #2
 8000d16:	493a      	ldr	r1, [pc, #232]	@ (8000e00 <main+0x148>)
 8000d18:	483a      	ldr	r0, [pc, #232]	@ (8000e04 <main+0x14c>)
 8000d1a:	f7ff fa47 	bl	80001ac <Flash_Write_Data>
	sd_card[0]=0;
 8000d1e:	4b3a      	ldr	r3, [pc, #232]	@ (8000e08 <main+0x150>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {
		if(WriteSD == true)
 8000d24:	4b39      	ldr	r3, [pc, #228]	@ (8000e0c <main+0x154>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d0fb      	beq.n	8000d24 <main+0x6c>
		{
			sd_card[0] = sd_card[0] + 100;
 8000d2c:	4b36      	ldr	r3, [pc, #216]	@ (8000e08 <main+0x150>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	3364      	adds	r3, #100	@ 0x64
 8000d32:	4a35      	ldr	r2, [pc, #212]	@ (8000e08 <main+0x150>)
 8000d34:	6013      	str	r3, [r2, #0]
			fresult = f_mount(&fs, "", 1);
 8000d36:	2201      	movs	r2, #1
 8000d38:	4935      	ldr	r1, [pc, #212]	@ (8000e10 <main+0x158>)
 8000d3a:	4836      	ldr	r0, [pc, #216]	@ (8000e14 <main+0x15c>)
 8000d3c:	f007 fda4 	bl	8008888 <f_mount>
 8000d40:	4603      	mov	r3, r0
 8000d42:	461a      	mov	r2, r3
 8000d44:	4b34      	ldr	r3, [pc, #208]	@ (8000e18 <main+0x160>)
 8000d46:	701a      	strb	r2, [r3, #0]
			if (fresult == FR_OK) {
 8000d48:	4b33      	ldr	r3, [pc, #204]	@ (8000e18 <main+0x160>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d14a      	bne.n	8000de6 <main+0x12e>

				sprintf(buffer_file, "File%lu.txt" "", SD_count);
 8000d50:	4b2b      	ldr	r3, [pc, #172]	@ (8000e00 <main+0x148>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	461a      	mov	r2, r3
 8000d56:	4931      	ldr	r1, [pc, #196]	@ (8000e1c <main+0x164>)
 8000d58:	4831      	ldr	r0, [pc, #196]	@ (8000e20 <main+0x168>)
 8000d5a:	f009 f84f 	bl	8009dfc <siprintf>
				fresult = f_open(&fil, buffer_file, FA_WRITE);
 8000d5e:	2202      	movs	r2, #2
 8000d60:	492f      	ldr	r1, [pc, #188]	@ (8000e20 <main+0x168>)
 8000d62:	4830      	ldr	r0, [pc, #192]	@ (8000e24 <main+0x16c>)
 8000d64:	f007 fdda 	bl	800891c <f_open>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	4b2a      	ldr	r3, [pc, #168]	@ (8000e18 <main+0x160>)
 8000d6e:	701a      	strb	r2, [r3, #0]
				if (fresult != FR_OK) {
 8000d70:	4b29      	ldr	r3, [pc, #164]	@ (8000e18 <main+0x160>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d00e      	beq.n	8000d96 <main+0xde>
					f_open(&fil, buffer_file, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8000d78:	2213      	movs	r2, #19
 8000d7a:	4929      	ldr	r1, [pc, #164]	@ (8000e20 <main+0x168>)
 8000d7c:	4829      	ldr	r0, [pc, #164]	@ (8000e24 <main+0x16c>)
 8000d7e:	f007 fdcd 	bl	800891c <f_open>
					sprintf(buffer, "*****TURKMEKATRONIK 2023**** ");
 8000d82:	4929      	ldr	r1, [pc, #164]	@ (8000e28 <main+0x170>)
 8000d84:	4829      	ldr	r0, [pc, #164]	@ (8000e2c <main+0x174>)
 8000d86:	f009 f839 	bl	8009dfc <siprintf>
					f_puts(buffer, &fil);
 8000d8a:	4926      	ldr	r1, [pc, #152]	@ (8000e24 <main+0x16c>)
 8000d8c:	4827      	ldr	r0, [pc, #156]	@ (8000e2c <main+0x174>)
 8000d8e:	f008 ff39 	bl	8009c04 <f_puts>
					clear_buffer();
 8000d92:	f7ff ff49 	bl	8000c28 <clear_buffer>
				}
				f_lseek(&fil, fil.fsize);
 8000d96:	4b23      	ldr	r3, [pc, #140]	@ (8000e24 <main+0x16c>)
 8000d98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000d9c:	68db      	ldr	r3, [r3, #12]
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4820      	ldr	r0, [pc, #128]	@ (8000e24 <main+0x16c>)
 8000da2:	f008 fc01 	bl	80095a8 <f_lseek>
				sprintf(buffer, "\n%lu;%lu;%lu;%lu;%lu", sd_card[0], sd_card[1],sd_card[2], sd_card[3], sd_card[4]);
 8000da6:	4b18      	ldr	r3, [pc, #96]	@ (8000e08 <main+0x150>)
 8000da8:	6818      	ldr	r0, [r3, #0]
 8000daa:	4b17      	ldr	r3, [pc, #92]	@ (8000e08 <main+0x150>)
 8000dac:	685c      	ldr	r4, [r3, #4]
 8000dae:	4b16      	ldr	r3, [pc, #88]	@ (8000e08 <main+0x150>)
 8000db0:	689b      	ldr	r3, [r3, #8]
 8000db2:	4a15      	ldr	r2, [pc, #84]	@ (8000e08 <main+0x150>)
 8000db4:	68d2      	ldr	r2, [r2, #12]
 8000db6:	4914      	ldr	r1, [pc, #80]	@ (8000e08 <main+0x150>)
 8000db8:	6909      	ldr	r1, [r1, #16]
 8000dba:	9102      	str	r1, [sp, #8]
 8000dbc:	9201      	str	r2, [sp, #4]
 8000dbe:	9300      	str	r3, [sp, #0]
 8000dc0:	4623      	mov	r3, r4
 8000dc2:	4602      	mov	r2, r0
 8000dc4:	491a      	ldr	r1, [pc, #104]	@ (8000e30 <main+0x178>)
 8000dc6:	4819      	ldr	r0, [pc, #100]	@ (8000e2c <main+0x174>)
 8000dc8:	f009 f818 	bl	8009dfc <siprintf>
				f_puts(buffer, &fil);
 8000dcc:	4915      	ldr	r1, [pc, #84]	@ (8000e24 <main+0x16c>)
 8000dce:	4817      	ldr	r0, [pc, #92]	@ (8000e2c <main+0x174>)
 8000dd0:	f008 ff18 	bl	8009c04 <f_puts>
				clear_buffer();
 8000dd4:	f7ff ff28 	bl	8000c28 <clear_buffer>
				fresult = f_close(&fil);
 8000dd8:	4812      	ldr	r0, [pc, #72]	@ (8000e24 <main+0x16c>)
 8000dda:	f008 fbba 	bl	8009552 <f_close>
 8000dde:	4603      	mov	r3, r0
 8000de0:	461a      	mov	r2, r3
 8000de2:	4b0d      	ldr	r3, [pc, #52]	@ (8000e18 <main+0x160>)
 8000de4:	701a      	strb	r2, [r3, #0]
			}
			WriteSD = false;
 8000de6:	4b09      	ldr	r3, [pc, #36]	@ (8000e0c <main+0x154>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	701a      	strb	r2, [r3, #0]
		if(WriteSD == true)
 8000dec:	e79a      	b.n	8000d24 <main+0x6c>
 8000dee:	bf00      	nop
 8000df0:	2000019c 	.word	0x2000019c
 8000df4:	200001e4 	.word	0x200001e4
 8000df8:	200023d8 	.word	0x200023d8
 8000dfc:	2000022c 	.word	0x2000022c
 8000e00:	20002358 	.word	0x20002358
 8000e04:	0801fc00 	.word	0x0801fc00
 8000e08:	2000235c 	.word	0x2000235c
 8000e0c:	200002b4 	.word	0x200002b4
 8000e10:	0800a774 	.word	0x0800a774
 8000e14:	200002b8 	.word	0x200002b8
 8000e18:	20002314 	.word	0x20002314
 8000e1c:	0800a778 	.word	0x0800a778
 8000e20:	20002318 	.word	0x20002318
 8000e24:	200012e8 	.word	0x200012e8
 8000e28:	0800a784 	.word	0x0800a784
 8000e2c:	20002338 	.word	0x20002338
 8000e30:	0800a7a4 	.word	0x0800a7a4

08000e34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b090      	sub	sp, #64	@ 0x40
 8000e38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e3a:	f107 0318 	add.w	r3, r7, #24
 8000e3e:	2228      	movs	r2, #40	@ 0x28
 8000e40:	2100      	movs	r1, #0
 8000e42:	4618      	mov	r0, r3
 8000e44:	f008 fffc 	bl	8009e40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e48:	1d3b      	adds	r3, r7, #4
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
 8000e52:	60da      	str	r2, [r3, #12]
 8000e54:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e56:	2301      	movs	r3, #1
 8000e58:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e5a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e5e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e60:	2300      	movs	r3, #0
 8000e62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e64:	2301      	movs	r3, #1
 8000e66:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e68:	2302      	movs	r3, #2
 8000e6a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e6c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e70:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e72:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e78:	f107 0318 	add.w	r3, r7, #24
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f002 fed1 	bl	8003c24 <HAL_RCC_OscConfig>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000e88:	f000 fa06 	bl	8001298 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e8c:	230f      	movs	r3, #15
 8000e8e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e90:	2302      	movs	r3, #2
 8000e92:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e94:	2300      	movs	r3, #0
 8000e96:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e9c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ea2:	1d3b      	adds	r3, r7, #4
 8000ea4:	2102      	movs	r1, #2
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f003 f93e 	bl	8004128 <HAL_RCC_ClockConfig>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000eb2:	f000 f9f1 	bl	8001298 <Error_Handler>
  }
}
 8000eb6:	bf00      	nop
 8000eb8:	3740      	adds	r7, #64	@ 0x40
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
	...

08000ec0 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000ec4:	4b17      	ldr	r3, [pc, #92]	@ (8000f24 <MX_CAN_Init+0x64>)
 8000ec6:	4a18      	ldr	r2, [pc, #96]	@ (8000f28 <MX_CAN_Init+0x68>)
 8000ec8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 18;
 8000eca:	4b16      	ldr	r3, [pc, #88]	@ (8000f24 <MX_CAN_Init+0x64>)
 8000ecc:	2212      	movs	r2, #18
 8000ece:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000ed0:	4b14      	ldr	r3, [pc, #80]	@ (8000f24 <MX_CAN_Init+0x64>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000ed6:	4b13      	ldr	r3, [pc, #76]	@ (8000f24 <MX_CAN_Init+0x64>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 8000edc:	4b11      	ldr	r3, [pc, #68]	@ (8000f24 <MX_CAN_Init+0x64>)
 8000ede:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000ee2:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000ee4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f24 <MX_CAN_Init+0x64>)
 8000ee6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000eea:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000eec:	4b0d      	ldr	r3, [pc, #52]	@ (8000f24 <MX_CAN_Init+0x64>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000ef2:	4b0c      	ldr	r3, [pc, #48]	@ (8000f24 <MX_CAN_Init+0x64>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8000f24 <MX_CAN_Init+0x64>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000efe:	4b09      	ldr	r3, [pc, #36]	@ (8000f24 <MX_CAN_Init+0x64>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000f04:	4b07      	ldr	r3, [pc, #28]	@ (8000f24 <MX_CAN_Init+0x64>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000f0a:	4b06      	ldr	r3, [pc, #24]	@ (8000f24 <MX_CAN_Init+0x64>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000f10:	4804      	ldr	r0, [pc, #16]	@ (8000f24 <MX_CAN_Init+0x64>)
 8000f12:	f001 fba7 	bl	8002664 <HAL_CAN_Init>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000f1c:	f000 f9bc 	bl	8001298 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	2000011c 	.word	0x2000011c
 8000f28:	40006400 	.word	0x40006400

08000f2c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f30:	4b17      	ldr	r3, [pc, #92]	@ (8000f90 <MX_SPI1_Init+0x64>)
 8000f32:	4a18      	ldr	r2, [pc, #96]	@ (8000f94 <MX_SPI1_Init+0x68>)
 8000f34:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f36:	4b16      	ldr	r3, [pc, #88]	@ (8000f90 <MX_SPI1_Init+0x64>)
 8000f38:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f3c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f3e:	4b14      	ldr	r3, [pc, #80]	@ (8000f90 <MX_SPI1_Init+0x64>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f44:	4b12      	ldr	r3, [pc, #72]	@ (8000f90 <MX_SPI1_Init+0x64>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f4a:	4b11      	ldr	r3, [pc, #68]	@ (8000f90 <MX_SPI1_Init+0x64>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f50:	4b0f      	ldr	r3, [pc, #60]	@ (8000f90 <MX_SPI1_Init+0x64>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f56:	4b0e      	ldr	r3, [pc, #56]	@ (8000f90 <MX_SPI1_Init+0x64>)
 8000f58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f5c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f90 <MX_SPI1_Init+0x64>)
 8000f60:	2220      	movs	r2, #32
 8000f62:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f64:	4b0a      	ldr	r3, [pc, #40]	@ (8000f90 <MX_SPI1_Init+0x64>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f6a:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <MX_SPI1_Init+0x64>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f70:	4b07      	ldr	r3, [pc, #28]	@ (8000f90 <MX_SPI1_Init+0x64>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000f76:	4b06      	ldr	r3, [pc, #24]	@ (8000f90 <MX_SPI1_Init+0x64>)
 8000f78:	220a      	movs	r2, #10
 8000f7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f7c:	4804      	ldr	r0, [pc, #16]	@ (8000f90 <MX_SPI1_Init+0x64>)
 8000f7e:	f003 fa6b 	bl	8004458 <HAL_SPI_Init>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f88:	f000 f986 	bl	8001298 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f8c:	bf00      	nop
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000144 	.word	0x20000144
 8000f94:	40013000 	.word	0x40013000

08000f98 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f9e:	f107 0308 	add.w	r3, r7, #8
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	605a      	str	r2, [r3, #4]
 8000fa8:	609a      	str	r2, [r3, #8]
 8000faa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fac:	463b      	mov	r3, r7
 8000fae:	2200      	movs	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fb4:	4b1e      	ldr	r3, [pc, #120]	@ (8001030 <MX_TIM2_Init+0x98>)
 8000fb6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2000;
 8000fbc:	4b1c      	ldr	r3, [pc, #112]	@ (8001030 <MX_TIM2_Init+0x98>)
 8000fbe:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000fc2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001030 <MX_TIM2_Init+0x98>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 63999;
 8000fca:	4b19      	ldr	r3, [pc, #100]	@ (8001030 <MX_TIM2_Init+0x98>)
 8000fcc:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8000fd0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fd2:	4b17      	ldr	r3, [pc, #92]	@ (8001030 <MX_TIM2_Init+0x98>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fd8:	4b15      	ldr	r3, [pc, #84]	@ (8001030 <MX_TIM2_Init+0x98>)
 8000fda:	2280      	movs	r2, #128	@ 0x80
 8000fdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fde:	4814      	ldr	r0, [pc, #80]	@ (8001030 <MX_TIM2_Init+0x98>)
 8000fe0:	f003 fe42 	bl	8004c68 <HAL_TIM_Base_Init>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000fea:	f000 f955 	bl	8001298 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ff2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ff4:	f107 0308 	add.w	r3, r7, #8
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	480d      	ldr	r0, [pc, #52]	@ (8001030 <MX_TIM2_Init+0x98>)
 8000ffc:	f003 ffde 	bl	8004fbc <HAL_TIM_ConfigClockSource>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001006:	f000 f947 	bl	8001298 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800100a:	2300      	movs	r3, #0
 800100c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800100e:	2300      	movs	r3, #0
 8001010:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001012:	463b      	mov	r3, r7
 8001014:	4619      	mov	r1, r3
 8001016:	4806      	ldr	r0, [pc, #24]	@ (8001030 <MX_TIM2_Init+0x98>)
 8001018:	f004 f9b0 	bl	800537c <HAL_TIMEx_MasterConfigSynchronization>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001022:	f000 f939 	bl	8001298 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001026:	bf00      	nop
 8001028:	3718      	adds	r7, #24
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	2000019c 	.word	0x2000019c

08001034 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800103a:	f107 0308 	add.w	r3, r7, #8
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
 8001046:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001048:	463b      	mov	r3, r7
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001050:	4b1d      	ldr	r3, [pc, #116]	@ (80010c8 <MX_TIM3_Init+0x94>)
 8001052:	4a1e      	ldr	r2, [pc, #120]	@ (80010cc <MX_TIM3_Init+0x98>)
 8001054:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 119;
 8001056:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <MX_TIM3_Init+0x94>)
 8001058:	2277      	movs	r2, #119	@ 0x77
 800105a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800105c:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_TIM3_Init+0x94>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59999;
 8001062:	4b19      	ldr	r3, [pc, #100]	@ (80010c8 <MX_TIM3_Init+0x94>)
 8001064:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8001068:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800106a:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <MX_TIM3_Init+0x94>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001070:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <MX_TIM3_Init+0x94>)
 8001072:	2280      	movs	r2, #128	@ 0x80
 8001074:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001076:	4814      	ldr	r0, [pc, #80]	@ (80010c8 <MX_TIM3_Init+0x94>)
 8001078:	f003 fdf6 	bl	8004c68 <HAL_TIM_Base_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001082:	f000 f909 	bl	8001298 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001086:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800108a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800108c:	f107 0308 	add.w	r3, r7, #8
 8001090:	4619      	mov	r1, r3
 8001092:	480d      	ldr	r0, [pc, #52]	@ (80010c8 <MX_TIM3_Init+0x94>)
 8001094:	f003 ff92 	bl	8004fbc <HAL_TIM_ConfigClockSource>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800109e:	f000 f8fb 	bl	8001298 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010a2:	2300      	movs	r3, #0
 80010a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80010aa:	463b      	mov	r3, r7
 80010ac:	4619      	mov	r1, r3
 80010ae:	4806      	ldr	r0, [pc, #24]	@ (80010c8 <MX_TIM3_Init+0x94>)
 80010b0:	f004 f964 	bl	800537c <HAL_TIMEx_MasterConfigSynchronization>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80010ba:	f000 f8ed 	bl	8001298 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	3718      	adds	r7, #24
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200001e4 	.word	0x200001e4
 80010cc:	40000400 	.word	0x40000400

080010d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010d4:	4b11      	ldr	r3, [pc, #68]	@ (800111c <MX_USART1_UART_Init+0x4c>)
 80010d6:	4a12      	ldr	r2, [pc, #72]	@ (8001120 <MX_USART1_UART_Init+0x50>)
 80010d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010da:	4b10      	ldr	r3, [pc, #64]	@ (800111c <MX_USART1_UART_Init+0x4c>)
 80010dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010e2:	4b0e      	ldr	r3, [pc, #56]	@ (800111c <MX_USART1_UART_Init+0x4c>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010e8:	4b0c      	ldr	r3, [pc, #48]	@ (800111c <MX_USART1_UART_Init+0x4c>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010ee:	4b0b      	ldr	r3, [pc, #44]	@ (800111c <MX_USART1_UART_Init+0x4c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010f4:	4b09      	ldr	r3, [pc, #36]	@ (800111c <MX_USART1_UART_Init+0x4c>)
 80010f6:	220c      	movs	r2, #12
 80010f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010fa:	4b08      	ldr	r3, [pc, #32]	@ (800111c <MX_USART1_UART_Init+0x4c>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001100:	4b06      	ldr	r3, [pc, #24]	@ (800111c <MX_USART1_UART_Init+0x4c>)
 8001102:	2200      	movs	r2, #0
 8001104:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001106:	4805      	ldr	r0, [pc, #20]	@ (800111c <MX_USART1_UART_Init+0x4c>)
 8001108:	f004 f9a8 	bl	800545c <HAL_UART_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001112:	f000 f8c1 	bl	8001298 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	2000022c 	.word	0x2000022c
 8001120:	40013800 	.word	0x40013800

08001124 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001128:	4b11      	ldr	r3, [pc, #68]	@ (8001170 <MX_USART2_UART_Init+0x4c>)
 800112a:	4a12      	ldr	r2, [pc, #72]	@ (8001174 <MX_USART2_UART_Init+0x50>)
 800112c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800112e:	4b10      	ldr	r3, [pc, #64]	@ (8001170 <MX_USART2_UART_Init+0x4c>)
 8001130:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001134:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001136:	4b0e      	ldr	r3, [pc, #56]	@ (8001170 <MX_USART2_UART_Init+0x4c>)
 8001138:	2200      	movs	r2, #0
 800113a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800113c:	4b0c      	ldr	r3, [pc, #48]	@ (8001170 <MX_USART2_UART_Init+0x4c>)
 800113e:	2200      	movs	r2, #0
 8001140:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001142:	4b0b      	ldr	r3, [pc, #44]	@ (8001170 <MX_USART2_UART_Init+0x4c>)
 8001144:	2200      	movs	r2, #0
 8001146:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001148:	4b09      	ldr	r3, [pc, #36]	@ (8001170 <MX_USART2_UART_Init+0x4c>)
 800114a:	220c      	movs	r2, #12
 800114c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800114e:	4b08      	ldr	r3, [pc, #32]	@ (8001170 <MX_USART2_UART_Init+0x4c>)
 8001150:	2200      	movs	r2, #0
 8001152:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001154:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <MX_USART2_UART_Init+0x4c>)
 8001156:	2200      	movs	r2, #0
 8001158:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800115a:	4805      	ldr	r0, [pc, #20]	@ (8001170 <MX_USART2_UART_Init+0x4c>)
 800115c:	f004 f97e 	bl	800545c <HAL_UART_Init>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001166:	f000 f897 	bl	8001298 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000270 	.word	0x20000270
 8001174:	40004400 	.word	0x40004400

08001178 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117e:	f107 0310 	add.w	r3, r7, #16
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	605a      	str	r2, [r3, #4]
 8001188:	609a      	str	r2, [r3, #8]
 800118a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800118c:	4b3e      	ldr	r3, [pc, #248]	@ (8001288 <MX_GPIO_Init+0x110>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	4a3d      	ldr	r2, [pc, #244]	@ (8001288 <MX_GPIO_Init+0x110>)
 8001192:	f043 0310 	orr.w	r3, r3, #16
 8001196:	6193      	str	r3, [r2, #24]
 8001198:	4b3b      	ldr	r3, [pc, #236]	@ (8001288 <MX_GPIO_Init+0x110>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	f003 0310 	and.w	r3, r3, #16
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011a4:	4b38      	ldr	r3, [pc, #224]	@ (8001288 <MX_GPIO_Init+0x110>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	4a37      	ldr	r2, [pc, #220]	@ (8001288 <MX_GPIO_Init+0x110>)
 80011aa:	f043 0320 	orr.w	r3, r3, #32
 80011ae:	6193      	str	r3, [r2, #24]
 80011b0:	4b35      	ldr	r3, [pc, #212]	@ (8001288 <MX_GPIO_Init+0x110>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	f003 0320 	and.w	r3, r3, #32
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011bc:	4b32      	ldr	r3, [pc, #200]	@ (8001288 <MX_GPIO_Init+0x110>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	4a31      	ldr	r2, [pc, #196]	@ (8001288 <MX_GPIO_Init+0x110>)
 80011c2:	f043 0304 	orr.w	r3, r3, #4
 80011c6:	6193      	str	r3, [r2, #24]
 80011c8:	4b2f      	ldr	r3, [pc, #188]	@ (8001288 <MX_GPIO_Init+0x110>)
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	f003 0304 	and.w	r3, r3, #4
 80011d0:	607b      	str	r3, [r7, #4]
 80011d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001288 <MX_GPIO_Init+0x110>)
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	4a2b      	ldr	r2, [pc, #172]	@ (8001288 <MX_GPIO_Init+0x110>)
 80011da:	f043 0308 	orr.w	r3, r3, #8
 80011de:	6193      	str	r3, [r2, #24]
 80011e0:	4b29      	ldr	r3, [pc, #164]	@ (8001288 <MX_GPIO_Init+0x110>)
 80011e2:	699b      	ldr	r3, [r3, #24]
 80011e4:	f003 0308 	and.w	r3, r3, #8
 80011e8:	603b      	str	r3, [r7, #0]
 80011ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80011ec:	2200      	movs	r2, #0
 80011ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011f2:	4826      	ldr	r0, [pc, #152]	@ (800128c <MX_GPIO_Init+0x114>)
 80011f4:	f002 fce4 	bl	8003bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	2110      	movs	r1, #16
 80011fc:	4824      	ldr	r0, [pc, #144]	@ (8001290 <MX_GPIO_Init+0x118>)
 80011fe:	f002 fcdf 	bl	8003bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001202:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001206:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001208:	2301      	movs	r3, #1
 800120a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001210:	2302      	movs	r3, #2
 8001212:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001214:	f107 0310 	add.w	r3, r7, #16
 8001218:	4619      	mov	r1, r3
 800121a:	481c      	ldr	r0, [pc, #112]	@ (800128c <MX_GPIO_Init+0x114>)
 800121c:	f002 fb4c 	bl	80038b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001220:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001224:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001226:	2303      	movs	r3, #3
 8001228:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800122a:	f107 0310 	add.w	r3, r7, #16
 800122e:	4619      	mov	r1, r3
 8001230:	4816      	ldr	r0, [pc, #88]	@ (800128c <MX_GPIO_Init+0x114>)
 8001232:	f002 fb41 	bl	80038b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_15;
 8001236:	f248 1303 	movw	r3, #33027	@ 0x8103
 800123a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800123c:	2303      	movs	r3, #3
 800123e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001240:	f107 0310 	add.w	r3, r7, #16
 8001244:	4619      	mov	r1, r3
 8001246:	4812      	ldr	r0, [pc, #72]	@ (8001290 <MX_GPIO_Init+0x118>)
 8001248:	f002 fb36 	bl	80038b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800124c:	2310      	movs	r3, #16
 800124e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001250:	2301      	movs	r3, #1
 8001252:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001254:	2300      	movs	r3, #0
 8001256:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001258:	2302      	movs	r3, #2
 800125a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125c:	f107 0310 	add.w	r3, r7, #16
 8001260:	4619      	mov	r1, r3
 8001262:	480b      	ldr	r0, [pc, #44]	@ (8001290 <MX_GPIO_Init+0x118>)
 8001264:	f002 fb28 	bl	80038b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB3 PB4 PB5
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001268:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800126c:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800126e:	2303      	movs	r3, #3
 8001270:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001272:	f107 0310 	add.w	r3, r7, #16
 8001276:	4619      	mov	r1, r3
 8001278:	4806      	ldr	r0, [pc, #24]	@ (8001294 <MX_GPIO_Init+0x11c>)
 800127a:	f002 fb1d 	bl	80038b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800127e:	bf00      	nop
 8001280:	3720      	adds	r7, #32
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40021000 	.word	0x40021000
 800128c:	40011000 	.word	0x40011000
 8001290:	40010800 	.word	0x40010800
 8001294:	40010c00 	.word	0x40010c00

08001298 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800129c:	b672      	cpsid	i
}
 800129e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <Error_Handler+0x8>

080012a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012aa:	4b15      	ldr	r3, [pc, #84]	@ (8001300 <HAL_MspInit+0x5c>)
 80012ac:	699b      	ldr	r3, [r3, #24]
 80012ae:	4a14      	ldr	r2, [pc, #80]	@ (8001300 <HAL_MspInit+0x5c>)
 80012b0:	f043 0301 	orr.w	r3, r3, #1
 80012b4:	6193      	str	r3, [r2, #24]
 80012b6:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <HAL_MspInit+0x5c>)
 80012b8:	699b      	ldr	r3, [r3, #24]
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	60bb      	str	r3, [r7, #8]
 80012c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <HAL_MspInit+0x5c>)
 80012c4:	69db      	ldr	r3, [r3, #28]
 80012c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001300 <HAL_MspInit+0x5c>)
 80012c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012cc:	61d3      	str	r3, [r2, #28]
 80012ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001300 <HAL_MspInit+0x5c>)
 80012d0:	69db      	ldr	r3, [r3, #28]
 80012d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012d6:	607b      	str	r3, [r7, #4]
 80012d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012da:	4b0a      	ldr	r3, [pc, #40]	@ (8001304 <HAL_MspInit+0x60>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	4a04      	ldr	r2, [pc, #16]	@ (8001304 <HAL_MspInit+0x60>)
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012f6:	bf00      	nop
 80012f8:	3714      	adds	r7, #20
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bc80      	pop	{r7}
 80012fe:	4770      	bx	lr
 8001300:	40021000 	.word	0x40021000
 8001304:	40010000 	.word	0x40010000

08001308 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b088      	sub	sp, #32
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001310:	f107 0310 	add.w	r3, r7, #16
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a20      	ldr	r2, [pc, #128]	@ (80013a4 <HAL_CAN_MspInit+0x9c>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d139      	bne.n	800139c <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001328:	4b1f      	ldr	r3, [pc, #124]	@ (80013a8 <HAL_CAN_MspInit+0xa0>)
 800132a:	69db      	ldr	r3, [r3, #28]
 800132c:	4a1e      	ldr	r2, [pc, #120]	@ (80013a8 <HAL_CAN_MspInit+0xa0>)
 800132e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001332:	61d3      	str	r3, [r2, #28]
 8001334:	4b1c      	ldr	r3, [pc, #112]	@ (80013a8 <HAL_CAN_MspInit+0xa0>)
 8001336:	69db      	ldr	r3, [r3, #28]
 8001338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800133c:	60fb      	str	r3, [r7, #12]
 800133e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001340:	4b19      	ldr	r3, [pc, #100]	@ (80013a8 <HAL_CAN_MspInit+0xa0>)
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	4a18      	ldr	r2, [pc, #96]	@ (80013a8 <HAL_CAN_MspInit+0xa0>)
 8001346:	f043 0304 	orr.w	r3, r3, #4
 800134a:	6193      	str	r3, [r2, #24]
 800134c:	4b16      	ldr	r3, [pc, #88]	@ (80013a8 <HAL_CAN_MspInit+0xa0>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	f003 0304 	and.w	r3, r3, #4
 8001354:	60bb      	str	r3, [r7, #8]
 8001356:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001358:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800135c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800135e:	2300      	movs	r3, #0
 8001360:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001366:	f107 0310 	add.w	r3, r7, #16
 800136a:	4619      	mov	r1, r3
 800136c:	480f      	ldr	r0, [pc, #60]	@ (80013ac <HAL_CAN_MspInit+0xa4>)
 800136e:	f002 faa3 	bl	80038b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001372:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001376:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001378:	2302      	movs	r3, #2
 800137a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800137c:	2303      	movs	r3, #3
 800137e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001380:	f107 0310 	add.w	r3, r7, #16
 8001384:	4619      	mov	r1, r3
 8001386:	4809      	ldr	r0, [pc, #36]	@ (80013ac <HAL_CAN_MspInit+0xa4>)
 8001388:	f002 fa96 	bl	80038b8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800138c:	2200      	movs	r2, #0
 800138e:	2100      	movs	r1, #0
 8001390:	2014      	movs	r0, #20
 8001392:	f001 ffa0 	bl	80032d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8001396:	2014      	movs	r0, #20
 8001398:	f001 ffb9 	bl	800330e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800139c:	bf00      	nop
 800139e:	3720      	adds	r7, #32
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40006400 	.word	0x40006400
 80013a8:	40021000 	.word	0x40021000
 80013ac:	40010800 	.word	0x40010800

080013b0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b088      	sub	sp, #32
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b8:	f107 0310 	add.w	r3, r7, #16
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a1b      	ldr	r2, [pc, #108]	@ (8001438 <HAL_SPI_MspInit+0x88>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d12f      	bne.n	8001430 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013d0:	4b1a      	ldr	r3, [pc, #104]	@ (800143c <HAL_SPI_MspInit+0x8c>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	4a19      	ldr	r2, [pc, #100]	@ (800143c <HAL_SPI_MspInit+0x8c>)
 80013d6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013da:	6193      	str	r3, [r2, #24]
 80013dc:	4b17      	ldr	r3, [pc, #92]	@ (800143c <HAL_SPI_MspInit+0x8c>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013e4:	60fb      	str	r3, [r7, #12]
 80013e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e8:	4b14      	ldr	r3, [pc, #80]	@ (800143c <HAL_SPI_MspInit+0x8c>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	4a13      	ldr	r2, [pc, #76]	@ (800143c <HAL_SPI_MspInit+0x8c>)
 80013ee:	f043 0304 	orr.w	r3, r3, #4
 80013f2:	6193      	str	r3, [r2, #24]
 80013f4:	4b11      	ldr	r3, [pc, #68]	@ (800143c <HAL_SPI_MspInit+0x8c>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	f003 0304 	and.w	r3, r3, #4
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001400:	23a0      	movs	r3, #160	@ 0xa0
 8001402:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001404:	2302      	movs	r3, #2
 8001406:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001408:	2303      	movs	r3, #3
 800140a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140c:	f107 0310 	add.w	r3, r7, #16
 8001410:	4619      	mov	r1, r3
 8001412:	480b      	ldr	r0, [pc, #44]	@ (8001440 <HAL_SPI_MspInit+0x90>)
 8001414:	f002 fa50 	bl	80038b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001418:	2340      	movs	r3, #64	@ 0x40
 800141a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001424:	f107 0310 	add.w	r3, r7, #16
 8001428:	4619      	mov	r1, r3
 800142a:	4805      	ldr	r0, [pc, #20]	@ (8001440 <HAL_SPI_MspInit+0x90>)
 800142c:	f002 fa44 	bl	80038b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001430:	bf00      	nop
 8001432:	3720      	adds	r7, #32
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	40013000 	.word	0x40013000
 800143c:	40021000 	.word	0x40021000
 8001440:	40010800 	.word	0x40010800

08001444 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001454:	d114      	bne.n	8001480 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001456:	4b19      	ldr	r3, [pc, #100]	@ (80014bc <HAL_TIM_Base_MspInit+0x78>)
 8001458:	69db      	ldr	r3, [r3, #28]
 800145a:	4a18      	ldr	r2, [pc, #96]	@ (80014bc <HAL_TIM_Base_MspInit+0x78>)
 800145c:	f043 0301 	orr.w	r3, r3, #1
 8001460:	61d3      	str	r3, [r2, #28]
 8001462:	4b16      	ldr	r3, [pc, #88]	@ (80014bc <HAL_TIM_Base_MspInit+0x78>)
 8001464:	69db      	ldr	r3, [r3, #28]
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	60fb      	str	r3, [r7, #12]
 800146c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800146e:	2200      	movs	r2, #0
 8001470:	2100      	movs	r1, #0
 8001472:	201c      	movs	r0, #28
 8001474:	f001 ff2f 	bl	80032d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001478:	201c      	movs	r0, #28
 800147a:	f001 ff48 	bl	800330e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800147e:	e018      	b.n	80014b2 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a0e      	ldr	r2, [pc, #56]	@ (80014c0 <HAL_TIM_Base_MspInit+0x7c>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d113      	bne.n	80014b2 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800148a:	4b0c      	ldr	r3, [pc, #48]	@ (80014bc <HAL_TIM_Base_MspInit+0x78>)
 800148c:	69db      	ldr	r3, [r3, #28]
 800148e:	4a0b      	ldr	r2, [pc, #44]	@ (80014bc <HAL_TIM_Base_MspInit+0x78>)
 8001490:	f043 0302 	orr.w	r3, r3, #2
 8001494:	61d3      	str	r3, [r2, #28]
 8001496:	4b09      	ldr	r3, [pc, #36]	@ (80014bc <HAL_TIM_Base_MspInit+0x78>)
 8001498:	69db      	ldr	r3, [r3, #28]
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	60bb      	str	r3, [r7, #8]
 80014a0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2101      	movs	r1, #1
 80014a6:	201d      	movs	r0, #29
 80014a8:	f001 ff15 	bl	80032d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80014ac:	201d      	movs	r0, #29
 80014ae:	f001 ff2e 	bl	800330e <HAL_NVIC_EnableIRQ>
}
 80014b2:	bf00      	nop
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40021000 	.word	0x40021000
 80014c0:	40000400 	.word	0x40000400

080014c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08a      	sub	sp, #40	@ 0x28
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 0318 	add.w	r3, r7, #24
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a3b      	ldr	r2, [pc, #236]	@ (80015cc <HAL_UART_MspInit+0x108>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d13a      	bne.n	800155a <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014e4:	4b3a      	ldr	r3, [pc, #232]	@ (80015d0 <HAL_UART_MspInit+0x10c>)
 80014e6:	699b      	ldr	r3, [r3, #24]
 80014e8:	4a39      	ldr	r2, [pc, #228]	@ (80015d0 <HAL_UART_MspInit+0x10c>)
 80014ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014ee:	6193      	str	r3, [r2, #24]
 80014f0:	4b37      	ldr	r3, [pc, #220]	@ (80015d0 <HAL_UART_MspInit+0x10c>)
 80014f2:	699b      	ldr	r3, [r3, #24]
 80014f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014f8:	617b      	str	r3, [r7, #20]
 80014fa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014fc:	4b34      	ldr	r3, [pc, #208]	@ (80015d0 <HAL_UART_MspInit+0x10c>)
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	4a33      	ldr	r2, [pc, #204]	@ (80015d0 <HAL_UART_MspInit+0x10c>)
 8001502:	f043 0304 	orr.w	r3, r3, #4
 8001506:	6193      	str	r3, [r2, #24]
 8001508:	4b31      	ldr	r3, [pc, #196]	@ (80015d0 <HAL_UART_MspInit+0x10c>)
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	f003 0304 	and.w	r3, r3, #4
 8001510:	613b      	str	r3, [r7, #16]
 8001512:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001514:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001518:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151a:	2302      	movs	r3, #2
 800151c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800151e:	2303      	movs	r3, #3
 8001520:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001522:	f107 0318 	add.w	r3, r7, #24
 8001526:	4619      	mov	r1, r3
 8001528:	482a      	ldr	r0, [pc, #168]	@ (80015d4 <HAL_UART_MspInit+0x110>)
 800152a:	f002 f9c5 	bl	80038b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800152e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001532:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001534:	2300      	movs	r3, #0
 8001536:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001538:	2300      	movs	r3, #0
 800153a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800153c:	f107 0318 	add.w	r3, r7, #24
 8001540:	4619      	mov	r1, r3
 8001542:	4824      	ldr	r0, [pc, #144]	@ (80015d4 <HAL_UART_MspInit+0x110>)
 8001544:	f002 f9b8 	bl	80038b8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001548:	2200      	movs	r2, #0
 800154a:	2100      	movs	r1, #0
 800154c:	2025      	movs	r0, #37	@ 0x25
 800154e:	f001 fec2 	bl	80032d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001552:	2025      	movs	r0, #37	@ 0x25
 8001554:	f001 fedb 	bl	800330e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001558:	e034      	b.n	80015c4 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a1e      	ldr	r2, [pc, #120]	@ (80015d8 <HAL_UART_MspInit+0x114>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d12f      	bne.n	80015c4 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001564:	4b1a      	ldr	r3, [pc, #104]	@ (80015d0 <HAL_UART_MspInit+0x10c>)
 8001566:	69db      	ldr	r3, [r3, #28]
 8001568:	4a19      	ldr	r2, [pc, #100]	@ (80015d0 <HAL_UART_MspInit+0x10c>)
 800156a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800156e:	61d3      	str	r3, [r2, #28]
 8001570:	4b17      	ldr	r3, [pc, #92]	@ (80015d0 <HAL_UART_MspInit+0x10c>)
 8001572:	69db      	ldr	r3, [r3, #28]
 8001574:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800157c:	4b14      	ldr	r3, [pc, #80]	@ (80015d0 <HAL_UART_MspInit+0x10c>)
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	4a13      	ldr	r2, [pc, #76]	@ (80015d0 <HAL_UART_MspInit+0x10c>)
 8001582:	f043 0304 	orr.w	r3, r3, #4
 8001586:	6193      	str	r3, [r2, #24]
 8001588:	4b11      	ldr	r3, [pc, #68]	@ (80015d0 <HAL_UART_MspInit+0x10c>)
 800158a:	699b      	ldr	r3, [r3, #24]
 800158c:	f003 0304 	and.w	r3, r3, #4
 8001590:	60bb      	str	r3, [r7, #8]
 8001592:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001594:	2304      	movs	r3, #4
 8001596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001598:	2302      	movs	r3, #2
 800159a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800159c:	2303      	movs	r3, #3
 800159e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a0:	f107 0318 	add.w	r3, r7, #24
 80015a4:	4619      	mov	r1, r3
 80015a6:	480b      	ldr	r0, [pc, #44]	@ (80015d4 <HAL_UART_MspInit+0x110>)
 80015a8:	f002 f986 	bl	80038b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015ac:	2308      	movs	r3, #8
 80015ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015b0:	2300      	movs	r3, #0
 80015b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b8:	f107 0318 	add.w	r3, r7, #24
 80015bc:	4619      	mov	r1, r3
 80015be:	4805      	ldr	r0, [pc, #20]	@ (80015d4 <HAL_UART_MspInit+0x110>)
 80015c0:	f002 f97a 	bl	80038b8 <HAL_GPIO_Init>
}
 80015c4:	bf00      	nop
 80015c6:	3728      	adds	r7, #40	@ 0x28
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40013800 	.word	0x40013800
 80015d0:	40021000 	.word	0x40021000
 80015d4:	40010800 	.word	0x40010800
 80015d8:	40004400 	.word	0x40004400

080015dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <NMI_Handler+0x4>

080015e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <HardFault_Handler+0x4>

080015ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f0:	bf00      	nop
 80015f2:	e7fd      	b.n	80015f0 <MemManage_Handler+0x4>

080015f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <BusFault_Handler+0x4>

080015fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <UsageFault_Handler+0x4>

08001604 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001614:	bf00      	nop
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr

0800161c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr

08001628 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if (Timer1 > 0)
 800162c:	4b0b      	ldr	r3, [pc, #44]	@ (800165c <SysTick_Handler+0x34>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d005      	beq.n	8001640 <SysTick_Handler+0x18>
		Timer1--;
 8001634:	4b09      	ldr	r3, [pc, #36]	@ (800165c <SysTick_Handler+0x34>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	3b01      	subs	r3, #1
 800163a:	b2da      	uxtb	r2, r3
 800163c:	4b07      	ldr	r3, [pc, #28]	@ (800165c <SysTick_Handler+0x34>)
 800163e:	701a      	strb	r2, [r3, #0]
	if (Timer2 > 0)
 8001640:	4b07      	ldr	r3, [pc, #28]	@ (8001660 <SysTick_Handler+0x38>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d005      	beq.n	8001654 <SysTick_Handler+0x2c>
		Timer2--;
 8001648:	4b05      	ldr	r3, [pc, #20]	@ (8001660 <SysTick_Handler+0x38>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	3b01      	subs	r3, #1
 800164e:	b2da      	uxtb	r2, r3
 8001650:	4b03      	ldr	r3, [pc, #12]	@ (8001660 <SysTick_Handler+0x38>)
 8001652:	701a      	strb	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001654:	f000 ffc6 	bl	80025e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001658:	bf00      	nop
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000114 	.word	0x20000114
 8001660:	20000116 	.word	0x20000116

08001664 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001668:	4802      	ldr	r0, [pc, #8]	@ (8001674 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800166a:	f001 fb39 	bl	8002ce0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	2000011c 	.word	0x2000011c

08001678 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	Hata_sayac[0]++;/* BCM HATA SAYACI*/
 800167e:	4b24      	ldr	r3, [pc, #144]	@ (8001710 <TIM2_IRQHandler+0x98>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	3301      	adds	r3, #1
 8001684:	b2da      	uxtb	r2, r3
 8001686:	4b22      	ldr	r3, [pc, #136]	@ (8001710 <TIM2_IRQHandler+0x98>)
 8001688:	701a      	strb	r2, [r3, #0]
	Hata_sayac[2]++;/*BMS HATA SAYACI*/
 800168a:	4b21      	ldr	r3, [pc, #132]	@ (8001710 <TIM2_IRQHandler+0x98>)
 800168c:	789b      	ldrb	r3, [r3, #2]
 800168e:	3301      	adds	r3, #1
 8001690:	b2da      	uxtb	r2, r3
 8001692:	4b1f      	ldr	r3, [pc, #124]	@ (8001710 <TIM2_IRQHandler+0x98>)
 8001694:	709a      	strb	r2, [r3, #2]

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001696:	481f      	ldr	r0, [pc, #124]	@ (8001714 <TIM2_IRQHandler+0x9c>)
 8001698:	f003 fb88 	bl	8004dac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
	 //LORA_Send_Together_DATAS();

	if ((Hata_sayac[0] >= 7) || (Hata_sayac[2] >= 7))
 800169c:	4b1c      	ldr	r3, [pc, #112]	@ (8001710 <TIM2_IRQHandler+0x98>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	2b06      	cmp	r3, #6
 80016a2:	d803      	bhi.n	80016ac <TIM2_IRQHandler+0x34>
 80016a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001710 <TIM2_IRQHandler+0x98>)
 80016a6:	789b      	ldrb	r3, [r3, #2]
 80016a8:	2b06      	cmp	r3, #6
 80016aa:	d927      	bls.n	80016fc <TIM2_IRQHandler+0x84>
		{
		for (int i = 0; i < 4; i++) {
 80016ac:	2300      	movs	r3, #0
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	e021      	b.n	80016f6 <TIM2_IRQHandler+0x7e>
			switch (i) {
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d003      	beq.n	80016c0 <TIM2_IRQHandler+0x48>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d00c      	beq.n	80016d8 <TIM2_IRQHandler+0x60>
 80016be:	e017      	b.n	80016f0 <TIM2_IRQHandler+0x78>
			case 0:
				if (Hata_sayac[0] >= 7)/*BCM HATA DURUMU */
 80016c0:	4b13      	ldr	r3, [pc, #76]	@ (8001710 <TIM2_IRQHandler+0x98>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b06      	cmp	r3, #6
 80016c6:	d903      	bls.n	80016d0 <TIM2_IRQHandler+0x58>
					fault[0] = 1;
 80016c8:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <TIM2_IRQHandler+0xa0>)
 80016ca:	2201      	movs	r2, #1
 80016cc:	701a      	strb	r2, [r3, #0]
				else
					fault[0] = 0;
				break;
 80016ce:	e00f      	b.n	80016f0 <TIM2_IRQHandler+0x78>
					fault[0] = 0;
 80016d0:	4b11      	ldr	r3, [pc, #68]	@ (8001718 <TIM2_IRQHandler+0xa0>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	701a      	strb	r2, [r3, #0]
				break;
 80016d6:	e00b      	b.n	80016f0 <TIM2_IRQHandler+0x78>
			case 2:
				if (Hata_sayac[2] >= 7)/*BMS HATA DURUMU*/
 80016d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001710 <TIM2_IRQHandler+0x98>)
 80016da:	789b      	ldrb	r3, [r3, #2]
 80016dc:	2b06      	cmp	r3, #6
 80016de:	d903      	bls.n	80016e8 <TIM2_IRQHandler+0x70>
					fault[2] = 0;
 80016e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001718 <TIM2_IRQHandler+0xa0>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	709a      	strb	r2, [r3, #2]
				else
					fault[2] = 1;
				break;
 80016e6:	e002      	b.n	80016ee <TIM2_IRQHandler+0x76>
					fault[2] = 1;
 80016e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001718 <TIM2_IRQHandler+0xa0>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	709a      	strb	r2, [r3, #2]
				break;
 80016ee:	bf00      	nop
		for (int i = 0; i < 4; i++) {
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3301      	adds	r3, #1
 80016f4:	607b      	str	r3, [r7, #4]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2b03      	cmp	r3, #3
 80016fa:	ddda      	ble.n	80016b2 <TIM2_IRQHandler+0x3a>
			}
		}
	}
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_14);
 80016fc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001700:	4806      	ldr	r0, [pc, #24]	@ (800171c <TIM2_IRQHandler+0xa4>)
 8001702:	f002 fa75 	bl	8003bf0 <HAL_GPIO_TogglePin>
  /* USER CODE END TIM2_IRQn 1 */
}
 8001706:	bf00      	nop
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20002370 	.word	0x20002370
 8001714:	2000019c 	.word	0x2000019c
 8001718:	20002448 	.word	0x20002448
 800171c:	40011000 	.word	0x40011000

08001720 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001724:	4802      	ldr	r0, [pc, #8]	@ (8001730 <TIM3_IRQHandler+0x10>)
 8001726:	f003 fb41 	bl	8004dac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	200001e4 	.word	0x200001e4

08001734 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001738:	4802      	ldr	r0, [pc, #8]	@ (8001744 <USART1_IRQHandler+0x10>)
 800173a:	f003 ff9f 	bl	800567c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	2000022c 	.word	0x2000022c

08001748 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001750:	4a14      	ldr	r2, [pc, #80]	@ (80017a4 <_sbrk+0x5c>)
 8001752:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <_sbrk+0x60>)
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800175c:	4b13      	ldr	r3, [pc, #76]	@ (80017ac <_sbrk+0x64>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d102      	bne.n	800176a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001764:	4b11      	ldr	r3, [pc, #68]	@ (80017ac <_sbrk+0x64>)
 8001766:	4a12      	ldr	r2, [pc, #72]	@ (80017b0 <_sbrk+0x68>)
 8001768:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800176a:	4b10      	ldr	r3, [pc, #64]	@ (80017ac <_sbrk+0x64>)
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4413      	add	r3, r2
 8001772:	693a      	ldr	r2, [r7, #16]
 8001774:	429a      	cmp	r2, r3
 8001776:	d207      	bcs.n	8001788 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001778:	f008 fb6a 	bl	8009e50 <__errno>
 800177c:	4603      	mov	r3, r0
 800177e:	220c      	movs	r2, #12
 8001780:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
 8001786:	e009      	b.n	800179c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001788:	4b08      	ldr	r3, [pc, #32]	@ (80017ac <_sbrk+0x64>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800178e:	4b07      	ldr	r3, [pc, #28]	@ (80017ac <_sbrk+0x64>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4413      	add	r3, r2
 8001796:	4a05      	ldr	r2, [pc, #20]	@ (80017ac <_sbrk+0x64>)
 8001798:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800179a:	68fb      	ldr	r3, [r7, #12]
}
 800179c:	4618      	mov	r0, r3
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20005000 	.word	0x20005000
 80017a8:	00000400 	.word	0x00000400
 80017ac:	20002374 	.word	0x20002374
 80017b0:	200029e8 	.word	0x200029e8

080017b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017b8:	bf00      	nop
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr

080017c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017c0:	480c      	ldr	r0, [pc, #48]	@ (80017f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017c2:	490d      	ldr	r1, [pc, #52]	@ (80017f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017c4:	4a0d      	ldr	r2, [pc, #52]	@ (80017fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017c8:	e002      	b.n	80017d0 <LoopCopyDataInit>

080017ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ce:	3304      	adds	r3, #4

080017d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017d4:	d3f9      	bcc.n	80017ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001800 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001804 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017dc:	e001      	b.n	80017e2 <LoopFillZerobss>

080017de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017e0:	3204      	adds	r2, #4

080017e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017e4:	d3fb      	bcc.n	80017de <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017e6:	f7ff ffe5 	bl	80017b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017ea:	f008 fb37 	bl	8009e5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017ee:	f7ff fa63 	bl	8000cb8 <main>
  bx lr
 80017f2:	4770      	bx	lr
  ldr r0, =_sdata
 80017f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017f8:	200000e8 	.word	0x200000e8
  ldr r2, =_sidata
 80017fc:	0800af90 	.word	0x0800af90
  ldr r2, =_sbss
 8001800:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 8001804:	200029e4 	.word	0x200029e4

08001808 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001808:	e7fe      	b.n	8001808 <ADC1_2_IRQHandler>
	...

0800180c <CANBUS_ConfigFilter_Init>:
 * @brief
 *
 * @pre
 * @post
 */
void CANBUS_ConfigFilter_Init(void) {
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
	//Gelen Mesaj in Filtre Ayarlar Yaplyor...
	TxHeader.StdId = VCU_CANBUS_ID;
 8001810:	4b17      	ldr	r3, [pc, #92]	@ (8001870 <CANBUS_ConfigFilter_Init+0x64>)
 8001812:	2236      	movs	r2, #54	@ 0x36
 8001814:	601a      	str	r2, [r3, #0]
	TxHeader.DLC = 8;
 8001816:	4b16      	ldr	r3, [pc, #88]	@ (8001870 <CANBUS_ConfigFilter_Init+0x64>)
 8001818:	2208      	movs	r2, #8
 800181a:	611a      	str	r2, [r3, #16]
	TxHeader.IDE = CAN_ID_STD;
 800181c:	4b14      	ldr	r3, [pc, #80]	@ (8001870 <CANBUS_ConfigFilter_Init+0x64>)
 800181e:	2200      	movs	r2, #0
 8001820:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA;
 8001822:	4b13      	ldr	r3, [pc, #76]	@ (8001870 <CANBUS_ConfigFilter_Init+0x64>)
 8001824:	2200      	movs	r2, #0
 8001826:	60da      	str	r2, [r3, #12]
	Canfil.FilterBank = 0;
 8001828:	4b12      	ldr	r3, [pc, #72]	@ (8001874 <CANBUS_ConfigFilter_Init+0x68>)
 800182a:	2200      	movs	r2, #0
 800182c:	615a      	str	r2, [r3, #20]
	Canfil.FilterActivation = ENABLE;
 800182e:	4b11      	ldr	r3, [pc, #68]	@ (8001874 <CANBUS_ConfigFilter_Init+0x68>)
 8001830:	2201      	movs	r2, #1
 8001832:	621a      	str	r2, [r3, #32]
	Canfil.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001834:	4b0f      	ldr	r3, [pc, #60]	@ (8001874 <CANBUS_ConfigFilter_Init+0x68>)
 8001836:	2200      	movs	r2, #0
 8001838:	611a      	str	r2, [r3, #16]
	Canfil.FilterIdHigh = 0;
 800183a:	4b0e      	ldr	r3, [pc, #56]	@ (8001874 <CANBUS_ConfigFilter_Init+0x68>)
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
	Canfil.FilterIdLow = 0;
 8001840:	4b0c      	ldr	r3, [pc, #48]	@ (8001874 <CANBUS_ConfigFilter_Init+0x68>)
 8001842:	2200      	movs	r2, #0
 8001844:	605a      	str	r2, [r3, #4]
	Canfil.FilterMaskIdHigh = 0x0000;
 8001846:	4b0b      	ldr	r3, [pc, #44]	@ (8001874 <CANBUS_ConfigFilter_Init+0x68>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
	Canfil.FilterMaskIdLow = 0x0000;
 800184c:	4b09      	ldr	r3, [pc, #36]	@ (8001874 <CANBUS_ConfigFilter_Init+0x68>)
 800184e:	2200      	movs	r2, #0
 8001850:	60da      	str	r2, [r3, #12]
	Canfil.FilterMode = CAN_FILTERMODE_IDMASK;
 8001852:	4b08      	ldr	r3, [pc, #32]	@ (8001874 <CANBUS_ConfigFilter_Init+0x68>)
 8001854:	2200      	movs	r2, #0
 8001856:	619a      	str	r2, [r3, #24]
	Canfil.FilterScale = CAN_FILTERSCALE_32BIT;
 8001858:	4b06      	ldr	r3, [pc, #24]	@ (8001874 <CANBUS_ConfigFilter_Init+0x68>)
 800185a:	2201      	movs	r2, #1
 800185c:	61da      	str	r2, [r3, #28]
	Canfil.SlaveStartFilterBank = 0;
 800185e:	4b05      	ldr	r3, [pc, #20]	@ (8001874 <CANBUS_ConfigFilter_Init+0x68>)
 8001860:	2200      	movs	r2, #0
 8001862:	625a      	str	r2, [r3, #36]	@ 0x24

	//Filtreleme Aktif Ediliyor..
	HAL_CAN_ConfigFilter(&hcan, &Canfil);
 8001864:	4903      	ldr	r1, [pc, #12]	@ (8001874 <CANBUS_ConfigFilter_Init+0x68>)
 8001866:	4804      	ldr	r0, [pc, #16]	@ (8001878 <CANBUS_ConfigFilter_Init+0x6c>)
 8001868:	f000 fff7 	bl	800285a <HAL_CAN_ConfigFilter>
}
 800186c:	bf00      	nop
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20002378 	.word	0x20002378
 8001874:	200023ac 	.word	0x200023ac
 8001878:	2000011c 	.word	0x2000011c

0800187c <CANBUS_Init>:
 * @brief
 *
 * @pre
 * @post
 */
void CANBUS_Init(void) {
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
	HAL_CAN_Start(&hcan);
 8001880:	4805      	ldr	r0, [pc, #20]	@ (8001898 <CANBUS_Init+0x1c>)
 8001882:	f001 f8b3 	bl	80029ec <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001886:	2102      	movs	r1, #2
 8001888:	4803      	ldr	r0, [pc, #12]	@ (8001898 <CANBUS_Init+0x1c>)
 800188a:	f001 fa04 	bl	8002c96 <HAL_CAN_ActivateNotification>
	CANBUS_ConfigFilter_Init();
 800188e:	f7ff ffbd 	bl	800180c <CANBUS_ConfigFilter_Init>

}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	2000011c 	.word	0x2000011c

0800189c <HAL_CAN_RxFifo0MsgPendingCallback>:
 *
 * @pre
 * @post
 * @param hcan
 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, CanRX);
 80018a4:	4b16      	ldr	r3, [pc, #88]	@ (8001900 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 80018a6:	4a17      	ldr	r2, [pc, #92]	@ (8001904 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 80018a8:	2100      	movs	r1, #0
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f001 f8e2 	bl	8002a74 <HAL_CAN_GetRxMessage>
	CAN_ID = RxHeader.StdId;
 80018b0:	4b14      	ldr	r3, [pc, #80]	@ (8001904 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	4b14      	ldr	r3, [pc, #80]	@ (8001908 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80018b8:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80018ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018be:	4813      	ldr	r0, [pc, #76]	@ (800190c <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 80018c0:	f002 f996 	bl	8003bf0 <HAL_GPIO_TogglePin>
	for (uint8_t i = 0; i < 8; i++) {
 80018c4:	2300      	movs	r3, #0
 80018c6:	73fb      	strb	r3, [r7, #15]
 80018c8:	e008      	b.n	80018dc <HAL_CAN_RxFifo0MsgPendingCallback+0x40>
		Nextion_Buffer[i] = CanRX[i];
 80018ca:	7bfa      	ldrb	r2, [r7, #15]
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
 80018ce:	490c      	ldr	r1, [pc, #48]	@ (8001900 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 80018d0:	5c89      	ldrb	r1, [r1, r2]
 80018d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001910 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 80018d4:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 8; i++) {
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
 80018d8:	3301      	adds	r3, #1
 80018da:	73fb      	strb	r3, [r7, #15]
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
 80018de:	2b07      	cmp	r3, #7
 80018e0:	d9f3      	bls.n	80018ca <HAL_CAN_RxFifo0MsgPendingCallback+0x2e>
	}
	Nextion_Incomming_Packet_ID_From_CANBUS(CAN_ID);
 80018e2:	4b09      	ldr	r3, [pc, #36]	@ (8001908 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f000 fbf8 	bl	80020dc <Nextion_Incomming_Packet_ID_From_CANBUS>
	LORA_Incomming_Packet_ID_From_CANBUS(CAN_ID);
 80018ec:	4b06      	ldr	r3, [pc, #24]	@ (8001908 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f000 fdc5 	bl	8002480 <LORA_Incomming_Packet_ID_From_CANBUS>


}
 80018f6:	bf00      	nop
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	200023d8 	.word	0x200023d8
 8001904:	20002390 	.word	0x20002390
 8001908:	200023d4 	.word	0x200023d4
 800190c:	40011000 	.word	0x40011000
 8001910:	200023e4 	.word	0x200023e4

08001914 <Send_BMSMsgPacket_To_Nextion>:
char Sending_Buffer_For_Nextion[50];
uint8_t Nextion_Ending[3] = { 0xFF, 0XFF, 0XFF };
uint8_t fault[6]={0};
extern uint32_t sd_card[5];

void Send_BMSMsgPacket_To_Nextion(void) {
 8001914:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001916:	b093      	sub	sp, #76	@ 0x4c
 8001918:	af0e      	add	r7, sp, #56	@ 0x38
	uint32_t written_bytes;

	switch (CanRX[0]) {
 800191a:	4b7f      	ldr	r3, [pc, #508]	@ (8001b18 <Send_BMSMsgPacket_To_Nextion+0x204>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	3b01      	subs	r3, #1
 8001920:	2b04      	cmp	r3, #4
 8001922:	f200 8142 	bhi.w	8001baa <Send_BMSMsgPacket_To_Nextion+0x296>
 8001926:	a201      	add	r2, pc, #4	@ (adr r2, 800192c <Send_BMSMsgPacket_To_Nextion+0x18>)
 8001928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800192c:	08001941 	.word	0x08001941
 8001930:	0800199d 	.word	0x0800199d
 8001934:	08001a3d 	.word	0x08001a3d
 8001938:	08001aab 	.word	0x08001aab
 800193c:	08001b55 	.word	0x08001b55
	case 1:
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001940:	4b76      	ldr	r3, [pc, #472]	@ (8001b1c <Send_BMSMsgPacket_To_Nextion+0x208>)
 8001942:	6819      	ldr	r1, [r3, #0]
				"%s%u%s%s%u%s%s%u%s", Nextion_Battery_Max_Temperature,
				Nextion_BMS_Buffer[0], (char*) Nextion_Ending,
 8001944:	4b76      	ldr	r3, [pc, #472]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001946:	781b      	ldrb	r3, [r3, #0]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001948:	461e      	mov	r6, r3
 800194a:	4b76      	ldr	r3, [pc, #472]	@ (8001b24 <Send_BMSMsgPacket_To_Nextion+0x210>)
 800194c:	681b      	ldr	r3, [r3, #0]
				Nextion_Motor_Temperature, Nextion_BMS_Buffer[3],
 800194e:	4a74      	ldr	r2, [pc, #464]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001950:	78d2      	ldrb	r2, [r2, #3]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001952:	4614      	mov	r4, r2
 8001954:	4a74      	ldr	r2, [pc, #464]	@ (8001b28 <Send_BMSMsgPacket_To_Nextion+0x214>)
 8001956:	6812      	ldr	r2, [r2, #0]
				(char*) Nextion_Ending, Nextion_Driver_Temperature,
				Nextion_BMS_Buffer[4], (char*) Nextion_Ending);
 8001958:	4871      	ldr	r0, [pc, #452]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 800195a:	7900      	ldrb	r0, [r0, #4]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 800195c:	4605      	mov	r5, r0
 800195e:	4873      	ldr	r0, [pc, #460]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001960:	9006      	str	r0, [sp, #24]
 8001962:	9505      	str	r5, [sp, #20]
 8001964:	9204      	str	r2, [sp, #16]
 8001966:	4a71      	ldr	r2, [pc, #452]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001968:	9203      	str	r2, [sp, #12]
 800196a:	9402      	str	r4, [sp, #8]
 800196c:	9301      	str	r3, [sp, #4]
 800196e:	4b6f      	ldr	r3, [pc, #444]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	4633      	mov	r3, r6
 8001974:	460a      	mov	r2, r1
 8001976:	496e      	ldr	r1, [pc, #440]	@ (8001b30 <Send_BMSMsgPacket_To_Nextion+0x21c>)
 8001978:	486e      	ldr	r0, [pc, #440]	@ (8001b34 <Send_BMSMsgPacket_To_Nextion+0x220>)
 800197a:	f008 fa3f 	bl	8009dfc <siprintf>
 800197e:	4603      	mov	r3, r0
 8001980:	60fb      	str	r3, [r7, #12]
		HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion,
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	b29a      	uxth	r2, r3
 8001986:	2364      	movs	r3, #100	@ 0x64
 8001988:	496a      	ldr	r1, [pc, #424]	@ (8001b34 <Send_BMSMsgPacket_To_Nextion+0x220>)
 800198a:	486b      	ldr	r0, [pc, #428]	@ (8001b38 <Send_BMSMsgPacket_To_Nextion+0x224>)
 800198c:	f003 fdb3 	bl	80054f6 <HAL_UART_Transmit>
				written_bytes, 100);
		sd_card[2]=Nextion_BMS_Buffer[0];//MAKS BATARYA SICAKLII
 8001990:	4b63      	ldr	r3, [pc, #396]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	461a      	mov	r2, r3
 8001996:	4b69      	ldr	r3, [pc, #420]	@ (8001b3c <Send_BMSMsgPacket_To_Nextion+0x228>)
 8001998:	609a      	str	r2, [r3, #8]
		break;
 800199a:	e106      	b.n	8001baa <Send_BMSMsgPacket_To_Nextion+0x296>
	case 2:
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 800199c:	4b68      	ldr	r3, [pc, #416]	@ (8001b40 <Send_BMSMsgPacket_To_Nextion+0x22c>)
 800199e:	681a      	ldr	r2, [r3, #0]
				"%s%u%s%s%u%sV1=%u%sV2=%u%sV3=%u%sV4=%u%sV5=%u%s",
				Nextion_Battery_Total_Voltage, Nextion_BMS_Buffer[5],
 80019a0:	4b5f      	ldr	r3, [pc, #380]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 80019a2:	795b      	ldrb	r3, [r3, #5]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 80019a4:	469c      	mov	ip, r3
 80019a6:	4b67      	ldr	r3, [pc, #412]	@ (8001b44 <Send_BMSMsgPacket_To_Nextion+0x230>)
 80019a8:	681b      	ldr	r3, [r3, #0]
				(char*) Nextion_Ending, Nextion_Battery_SOC,
				Nextion_BMS_Buffer[6], (char*) Nextion_Ending,
 80019aa:	495d      	ldr	r1, [pc, #372]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 80019ac:	7989      	ldrb	r1, [r1, #6]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 80019ae:	4608      	mov	r0, r1
				Nextion_BMS_Buffer[7], (char*) Nextion_Ending,
 80019b0:	495b      	ldr	r1, [pc, #364]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 80019b2:	79c9      	ldrb	r1, [r1, #7]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 80019b4:	460c      	mov	r4, r1
				Nextion_BMS_Buffer[8], (char*) Nextion_Ending,
 80019b6:	495a      	ldr	r1, [pc, #360]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 80019b8:	7a09      	ldrb	r1, [r1, #8]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 80019ba:	460d      	mov	r5, r1
				Nextion_BMS_Buffer[9], (char*) Nextion_Ending,
 80019bc:	4958      	ldr	r1, [pc, #352]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 80019be:	7a49      	ldrb	r1, [r1, #9]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 80019c0:	460e      	mov	r6, r1
				Nextion_BMS_Buffer[10], (char*) Nextion_Ending,
 80019c2:	4957      	ldr	r1, [pc, #348]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 80019c4:	7a89      	ldrb	r1, [r1, #10]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 80019c6:	6079      	str	r1, [r7, #4]
				Nextion_BMS_Buffer[11], (char*) Nextion_Ending);
 80019c8:	4955      	ldr	r1, [pc, #340]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 80019ca:	7ac9      	ldrb	r1, [r1, #11]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 80019cc:	6039      	str	r1, [r7, #0]
 80019ce:	4957      	ldr	r1, [pc, #348]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 80019d0:	910d      	str	r1, [sp, #52]	@ 0x34
 80019d2:	f8d7 e000 	ldr.w	lr, [r7]
 80019d6:	f8cd e030 	str.w	lr, [sp, #48]	@ 0x30
 80019da:	4954      	ldr	r1, [pc, #336]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 80019dc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	910a      	str	r1, [sp, #40]	@ 0x28
 80019e2:	4952      	ldr	r1, [pc, #328]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 80019e4:	9109      	str	r1, [sp, #36]	@ 0x24
 80019e6:	9608      	str	r6, [sp, #32]
 80019e8:	4950      	ldr	r1, [pc, #320]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 80019ea:	9107      	str	r1, [sp, #28]
 80019ec:	9506      	str	r5, [sp, #24]
 80019ee:	494f      	ldr	r1, [pc, #316]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 80019f0:	9105      	str	r1, [sp, #20]
 80019f2:	9404      	str	r4, [sp, #16]
 80019f4:	494d      	ldr	r1, [pc, #308]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 80019f6:	9103      	str	r1, [sp, #12]
 80019f8:	9002      	str	r0, [sp, #8]
 80019fa:	9301      	str	r3, [sp, #4]
 80019fc:	4b4b      	ldr	r3, [pc, #300]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 80019fe:	9300      	str	r3, [sp, #0]
 8001a00:	4663      	mov	r3, ip
 8001a02:	4951      	ldr	r1, [pc, #324]	@ (8001b48 <Send_BMSMsgPacket_To_Nextion+0x234>)
 8001a04:	484b      	ldr	r0, [pc, #300]	@ (8001b34 <Send_BMSMsgPacket_To_Nextion+0x220>)
 8001a06:	f008 f9f9 	bl	8009dfc <siprintf>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	60fb      	str	r3, [r7, #12]
		HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion,
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	2364      	movs	r3, #100	@ 0x64
 8001a14:	4947      	ldr	r1, [pc, #284]	@ (8001b34 <Send_BMSMsgPacket_To_Nextion+0x220>)
 8001a16:	4848      	ldr	r0, [pc, #288]	@ (8001b38 <Send_BMSMsgPacket_To_Nextion+0x224>)
 8001a18:	f003 fd6d 	bl	80054f6 <HAL_UART_Transmit>
				written_bytes, 100);
		sd_card[3]=Nextion_BMS_Buffer[5];//toplam voltaj
 8001a1c:	4b40      	ldr	r3, [pc, #256]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001a1e:	795b      	ldrb	r3, [r3, #5]
 8001a20:	461a      	mov	r2, r3
 8001a22:	4b46      	ldr	r3, [pc, #280]	@ (8001b3c <Send_BMSMsgPacket_To_Nextion+0x228>)
 8001a24:	60da      	str	r2, [r3, #12]
		sd_card[4]=(Nextion_BMS_Buffer[5]*(1218));//batarya kalan enerji hesab (24S 10P pil bankas)
 8001a26:	4b3e      	ldr	r3, [pc, #248]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001a28:	795b      	ldrb	r3, [r3, #5]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	f240 43c2 	movw	r3, #1218	@ 0x4c2
 8001a30:	fb02 f303 	mul.w	r3, r2, r3
 8001a34:	461a      	mov	r2, r3
 8001a36:	4b41      	ldr	r3, [pc, #260]	@ (8001b3c <Send_BMSMsgPacket_To_Nextion+0x228>)
 8001a38:	611a      	str	r2, [r3, #16]
		break;
 8001a3a:	e0b6      	b.n	8001baa <Send_BMSMsgPacket_To_Nextion+0x296>
	case 3:
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
				"V6=%u%sV7=%u%sV8=%u%sV9=%u%sVA=%u%sVB=%u%sVC=%u%s",
				Nextion_BMS_Buffer[12], (char*) Nextion_Ending,
 8001a3c:	4b38      	ldr	r3, [pc, #224]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001a3e:	7b1b      	ldrb	r3, [r3, #12]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001a40:	469c      	mov	ip, r3
				Nextion_BMS_Buffer[13], (char*) Nextion_Ending,
 8001a42:	4b37      	ldr	r3, [pc, #220]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001a44:	7b5b      	ldrb	r3, [r3, #13]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001a46:	461a      	mov	r2, r3
				Nextion_BMS_Buffer[14], (char*) Nextion_Ending,
 8001a48:	4b35      	ldr	r3, [pc, #212]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001a4a:	7b9b      	ldrb	r3, [r3, #14]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001a4c:	4619      	mov	r1, r3
				Nextion_BMS_Buffer[15], (char*) Nextion_Ending,
 8001a4e:	4b34      	ldr	r3, [pc, #208]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001a50:	7bdb      	ldrb	r3, [r3, #15]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001a52:	4618      	mov	r0, r3
				Nextion_BMS_Buffer[16], (char*) Nextion_Ending,
 8001a54:	4b32      	ldr	r3, [pc, #200]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001a56:	7c1b      	ldrb	r3, [r3, #16]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001a58:	461c      	mov	r4, r3
				Nextion_BMS_Buffer[17], (char*) Nextion_Ending,
 8001a5a:	4b31      	ldr	r3, [pc, #196]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001a5c:	7c5b      	ldrb	r3, [r3, #17]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001a5e:	461d      	mov	r5, r3
				Nextion_BMS_Buffer[18], (char*) Nextion_Ending);
 8001a60:	4b2f      	ldr	r3, [pc, #188]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001a62:	7c9b      	ldrb	r3, [r3, #18]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001a64:	461e      	mov	r6, r3
 8001a66:	4b31      	ldr	r3, [pc, #196]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001a68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001a6a:	960a      	str	r6, [sp, #40]	@ 0x28
 8001a6c:	4b2f      	ldr	r3, [pc, #188]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001a6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8001a70:	9508      	str	r5, [sp, #32]
 8001a72:	4b2e      	ldr	r3, [pc, #184]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001a74:	9307      	str	r3, [sp, #28]
 8001a76:	9406      	str	r4, [sp, #24]
 8001a78:	4b2c      	ldr	r3, [pc, #176]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001a7a:	9305      	str	r3, [sp, #20]
 8001a7c:	9004      	str	r0, [sp, #16]
 8001a7e:	4b2b      	ldr	r3, [pc, #172]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001a80:	9303      	str	r3, [sp, #12]
 8001a82:	9102      	str	r1, [sp, #8]
 8001a84:	4b29      	ldr	r3, [pc, #164]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001a86:	9301      	str	r3, [sp, #4]
 8001a88:	9200      	str	r2, [sp, #0]
 8001a8a:	4b28      	ldr	r3, [pc, #160]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001a8c:	4662      	mov	r2, ip
 8001a8e:	492f      	ldr	r1, [pc, #188]	@ (8001b4c <Send_BMSMsgPacket_To_Nextion+0x238>)
 8001a90:	4828      	ldr	r0, [pc, #160]	@ (8001b34 <Send_BMSMsgPacket_To_Nextion+0x220>)
 8001a92:	f008 f9b3 	bl	8009dfc <siprintf>
 8001a96:	4603      	mov	r3, r0
 8001a98:	60fb      	str	r3, [r7, #12]
		HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion,
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	b29a      	uxth	r2, r3
 8001a9e:	2364      	movs	r3, #100	@ 0x64
 8001aa0:	4924      	ldr	r1, [pc, #144]	@ (8001b34 <Send_BMSMsgPacket_To_Nextion+0x220>)
 8001aa2:	4825      	ldr	r0, [pc, #148]	@ (8001b38 <Send_BMSMsgPacket_To_Nextion+0x224>)
 8001aa4:	f003 fd27 	bl	80054f6 <HAL_UART_Transmit>
				written_bytes, 100);
		break;
 8001aa8:	e07f      	b.n	8001baa <Send_BMSMsgPacket_To_Nextion+0x296>
	case 4:
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
				"VD=%u%sVE=%u%sVF=%u%sVG=%u%sVH=%u%sVI=%u%sVJ=%u%s",
				Nextion_BMS_Buffer[19], (char*) Nextion_Ending,
 8001aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001aac:	7cdb      	ldrb	r3, [r3, #19]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001aae:	469c      	mov	ip, r3
				Nextion_BMS_Buffer[20], (char*) Nextion_Ending,
 8001ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001ab2:	7d1b      	ldrb	r3, [r3, #20]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001ab4:	461a      	mov	r2, r3
				Nextion_BMS_Buffer[21], (char*) Nextion_Ending,
 8001ab6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001ab8:	7d5b      	ldrb	r3, [r3, #21]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001aba:	4619      	mov	r1, r3
				Nextion_BMS_Buffer[22], (char*) Nextion_Ending,
 8001abc:	4b18      	ldr	r3, [pc, #96]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001abe:	7d9b      	ldrb	r3, [r3, #22]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001ac0:	4618      	mov	r0, r3
				Nextion_BMS_Buffer[23], (char*) Nextion_Ending,
 8001ac2:	4b17      	ldr	r3, [pc, #92]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001ac4:	7ddb      	ldrb	r3, [r3, #23]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001ac6:	461c      	mov	r4, r3
				Nextion_BMS_Buffer[24], (char*) Nextion_Ending,
 8001ac8:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001aca:	7e1b      	ldrb	r3, [r3, #24]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001acc:	461d      	mov	r5, r3
				Nextion_BMS_Buffer[25], (char*) Nextion_Ending);
 8001ace:	4b14      	ldr	r3, [pc, #80]	@ (8001b20 <Send_BMSMsgPacket_To_Nextion+0x20c>)
 8001ad0:	7e5b      	ldrb	r3, [r3, #25]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001ad2:	461e      	mov	r6, r3
 8001ad4:	4b15      	ldr	r3, [pc, #84]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001ad6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001ad8:	960a      	str	r6, [sp, #40]	@ 0x28
 8001ada:	4b14      	ldr	r3, [pc, #80]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001adc:	9309      	str	r3, [sp, #36]	@ 0x24
 8001ade:	9508      	str	r5, [sp, #32]
 8001ae0:	4b12      	ldr	r3, [pc, #72]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001ae2:	9307      	str	r3, [sp, #28]
 8001ae4:	9406      	str	r4, [sp, #24]
 8001ae6:	4b11      	ldr	r3, [pc, #68]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001ae8:	9305      	str	r3, [sp, #20]
 8001aea:	9004      	str	r0, [sp, #16]
 8001aec:	4b0f      	ldr	r3, [pc, #60]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001aee:	9303      	str	r3, [sp, #12]
 8001af0:	9102      	str	r1, [sp, #8]
 8001af2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001af4:	9301      	str	r3, [sp, #4]
 8001af6:	9200      	str	r2, [sp, #0]
 8001af8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b2c <Send_BMSMsgPacket_To_Nextion+0x218>)
 8001afa:	4662      	mov	r2, ip
 8001afc:	4914      	ldr	r1, [pc, #80]	@ (8001b50 <Send_BMSMsgPacket_To_Nextion+0x23c>)
 8001afe:	480d      	ldr	r0, [pc, #52]	@ (8001b34 <Send_BMSMsgPacket_To_Nextion+0x220>)
 8001b00:	f008 f97c 	bl	8009dfc <siprintf>
 8001b04:	4603      	mov	r3, r0
 8001b06:	60fb      	str	r3, [r7, #12]
		HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion,
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	b29a      	uxth	r2, r3
 8001b0c:	2364      	movs	r3, #100	@ 0x64
 8001b0e:	4909      	ldr	r1, [pc, #36]	@ (8001b34 <Send_BMSMsgPacket_To_Nextion+0x220>)
 8001b10:	4809      	ldr	r0, [pc, #36]	@ (8001b38 <Send_BMSMsgPacket_To_Nextion+0x224>)
 8001b12:	f003 fcf0 	bl	80054f6 <HAL_UART_Transmit>
				written_bytes, 100);
		break;
 8001b16:	e048      	b.n	8001baa <Send_BMSMsgPacket_To_Nextion+0x296>
 8001b18:	200023d8 	.word	0x200023d8
 8001b1c:	20000034 	.word	0x20000034
 8001b20:	200023ec 	.word	0x200023ec
 8001b24:	20000038 	.word	0x20000038
 8001b28:	2000003c 	.word	0x2000003c
 8001b2c:	20000040 	.word	0x20000040
 8001b30:	0800a818 	.word	0x0800a818
 8001b34:	20002414 	.word	0x20002414
 8001b38:	20000270 	.word	0x20000270
 8001b3c:	2000235c 	.word	0x2000235c
 8001b40:	2000002c 	.word	0x2000002c
 8001b44:	20000030 	.word	0x20000030
 8001b48:	0800a82c 	.word	0x0800a82c
 8001b4c:	0800a85c 	.word	0x0800a85c
 8001b50:	0800a890 	.word	0x0800a890
	case 5:
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
				"VK=%u%sVL=%u%sVM=%u%sVN=%u%sVO=%u%s", Nextion_BMS_Buffer[26],
 8001b54:	4b17      	ldr	r3, [pc, #92]	@ (8001bb4 <Send_BMSMsgPacket_To_Nextion+0x2a0>)
 8001b56:	7e9b      	ldrb	r3, [r3, #26]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001b58:	461d      	mov	r5, r3
				(char*) Nextion_Ending, Nextion_BMS_Buffer[27],
 8001b5a:	4b16      	ldr	r3, [pc, #88]	@ (8001bb4 <Send_BMSMsgPacket_To_Nextion+0x2a0>)
 8001b5c:	7edb      	ldrb	r3, [r3, #27]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001b5e:	461a      	mov	r2, r3
				(char*) Nextion_Ending, Nextion_BMS_Buffer[28],
 8001b60:	4b14      	ldr	r3, [pc, #80]	@ (8001bb4 <Send_BMSMsgPacket_To_Nextion+0x2a0>)
 8001b62:	7f1b      	ldrb	r3, [r3, #28]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001b64:	4619      	mov	r1, r3
				(char*) Nextion_Ending, Nextion_BMS_Buffer[29],
 8001b66:	4b13      	ldr	r3, [pc, #76]	@ (8001bb4 <Send_BMSMsgPacket_To_Nextion+0x2a0>)
 8001b68:	7f5b      	ldrb	r3, [r3, #29]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001b6a:	4618      	mov	r0, r3
				(char*) Nextion_Ending, Nextion_BMS_Buffer[30],
 8001b6c:	4b11      	ldr	r3, [pc, #68]	@ (8001bb4 <Send_BMSMsgPacket_To_Nextion+0x2a0>)
 8001b6e:	7f9b      	ldrb	r3, [r3, #30]
		written_bytes = sprintf(Sending_Buffer_For_Nextion,
 8001b70:	461c      	mov	r4, r3
 8001b72:	4b11      	ldr	r3, [pc, #68]	@ (8001bb8 <Send_BMSMsgPacket_To_Nextion+0x2a4>)
 8001b74:	9307      	str	r3, [sp, #28]
 8001b76:	9406      	str	r4, [sp, #24]
 8001b78:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb8 <Send_BMSMsgPacket_To_Nextion+0x2a4>)
 8001b7a:	9305      	str	r3, [sp, #20]
 8001b7c:	9004      	str	r0, [sp, #16]
 8001b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb8 <Send_BMSMsgPacket_To_Nextion+0x2a4>)
 8001b80:	9303      	str	r3, [sp, #12]
 8001b82:	9102      	str	r1, [sp, #8]
 8001b84:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb8 <Send_BMSMsgPacket_To_Nextion+0x2a4>)
 8001b86:	9301      	str	r3, [sp, #4]
 8001b88:	9200      	str	r2, [sp, #0]
 8001b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb8 <Send_BMSMsgPacket_To_Nextion+0x2a4>)
 8001b8c:	462a      	mov	r2, r5
 8001b8e:	490b      	ldr	r1, [pc, #44]	@ (8001bbc <Send_BMSMsgPacket_To_Nextion+0x2a8>)
 8001b90:	480b      	ldr	r0, [pc, #44]	@ (8001bc0 <Send_BMSMsgPacket_To_Nextion+0x2ac>)
 8001b92:	f008 f933 	bl	8009dfc <siprintf>
 8001b96:	4603      	mov	r3, r0
 8001b98:	60fb      	str	r3, [r7, #12]
				(char*) Nextion_Ending);
		HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion,
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	b29a      	uxth	r2, r3
 8001b9e:	2364      	movs	r3, #100	@ 0x64
 8001ba0:	4907      	ldr	r1, [pc, #28]	@ (8001bc0 <Send_BMSMsgPacket_To_Nextion+0x2ac>)
 8001ba2:	4808      	ldr	r0, [pc, #32]	@ (8001bc4 <Send_BMSMsgPacket_To_Nextion+0x2b0>)
 8001ba4:	f003 fca7 	bl	80054f6 <HAL_UART_Transmit>
				written_bytes, 100);
		break;
 8001ba8:	bf00      	nop
	}

}
 8001baa:	bf00      	nop
 8001bac:	3714      	adds	r7, #20
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	200023ec 	.word	0x200023ec
 8001bb8:	20000040 	.word	0x20000040
 8001bbc:	0800a8c4 	.word	0x0800a8c4
 8001bc0:	20002414 	.word	0x20002414
 8001bc4:	20000270 	.word	0x20000270

08001bc8 <Create_BMSMsgPacket_For_Nextion>:

void Create_BMSMsgPacket_For_Nextion(void) {
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
	switch (CanRX[0]) {
 8001bce:	4b42      	ldr	r3, [pc, #264]	@ (8001cd8 <Create_BMSMsgPacket_For_Nextion+0x110>)
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	2b04      	cmp	r3, #4
 8001bd6:	d87a      	bhi.n	8001cce <Create_BMSMsgPacket_For_Nextion+0x106>
 8001bd8:	a201      	add	r2, pc, #4	@ (adr r2, 8001be0 <Create_BMSMsgPacket_For_Nextion+0x18>)
 8001bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bde:	bf00      	nop
 8001be0:	08001bf5 	.word	0x08001bf5
 8001be4:	08001c25 	.word	0x08001c25
 8001be8:	08001c57 	.word	0x08001c57
 8001bec:	08001c7f 	.word	0x08001c7f
 8001bf0:	08001ca7 	.word	0x08001ca7
	case 1:
		//Max,min,ort,motor,src temp
		for (uint8_t i = 0; i < 5; i++) {
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	71fb      	strb	r3, [r7, #7]
 8001bf8:	e009      	b.n	8001c0e <Create_BMSMsgPacket_For_Nextion+0x46>
			Nextion_BMS_Buffer[i] = CanRX[i + 1];
 8001bfa:	79fb      	ldrb	r3, [r7, #7]
 8001bfc:	1c5a      	adds	r2, r3, #1
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	4935      	ldr	r1, [pc, #212]	@ (8001cd8 <Create_BMSMsgPacket_For_Nextion+0x110>)
 8001c02:	5c89      	ldrb	r1, [r1, r2]
 8001c04:	4a35      	ldr	r2, [pc, #212]	@ (8001cdc <Create_BMSMsgPacket_For_Nextion+0x114>)
 8001c06:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 5; i++) {
 8001c08:	79fb      	ldrb	r3, [r7, #7]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	71fb      	strb	r3, [r7, #7]
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	2b04      	cmp	r3, #4
 8001c12:	d9f2      	bls.n	8001bfa <Create_BMSMsgPacket_For_Nextion+0x32>

		}
		Send_BMSMsgPacket_To_Nextion();
 8001c14:	f7ff fe7e 	bl	8001914 <Send_BMSMsgPacket_To_Nextion>
		sd_card[2]=Nextion_BMS_Buffer[0];
 8001c18:	4b30      	ldr	r3, [pc, #192]	@ (8001cdc <Create_BMSMsgPacket_For_Nextion+0x114>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	4b30      	ldr	r3, [pc, #192]	@ (8001ce0 <Create_BMSMsgPacket_For_Nextion+0x118>)
 8001c20:	609a      	str	r2, [r3, #8]
		break;
 8001c22:	e054      	b.n	8001cce <Create_BMSMsgPacket_For_Nextion+0x106>
	case 2:
		//total volt, soc ,battery voltage 1-5
		for (uint8_t i = 0; i < 7; i++) {
 8001c24:	2300      	movs	r3, #0
 8001c26:	71bb      	strb	r3, [r7, #6]
 8001c28:	e00a      	b.n	8001c40 <Create_BMSMsgPacket_For_Nextion+0x78>
			Nextion_BMS_Buffer[i + 5] = CanRX[i + 1];
 8001c2a:	79bb      	ldrb	r3, [r7, #6]
 8001c2c:	1c5a      	adds	r2, r3, #1
 8001c2e:	79bb      	ldrb	r3, [r7, #6]
 8001c30:	3305      	adds	r3, #5
 8001c32:	4929      	ldr	r1, [pc, #164]	@ (8001cd8 <Create_BMSMsgPacket_For_Nextion+0x110>)
 8001c34:	5c89      	ldrb	r1, [r1, r2]
 8001c36:	4a29      	ldr	r2, [pc, #164]	@ (8001cdc <Create_BMSMsgPacket_For_Nextion+0x114>)
 8001c38:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 7; i++) {
 8001c3a:	79bb      	ldrb	r3, [r7, #6]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	71bb      	strb	r3, [r7, #6]
 8001c40:	79bb      	ldrb	r3, [r7, #6]
 8001c42:	2b06      	cmp	r3, #6
 8001c44:	d9f1      	bls.n	8001c2a <Create_BMSMsgPacket_For_Nextion+0x62>
		}
		Send_BMSMsgPacket_To_Nextion();
 8001c46:	f7ff fe65 	bl	8001914 <Send_BMSMsgPacket_To_Nextion>
		sd_card[3]=Nextion_BMS_Buffer[5];
 8001c4a:	4b24      	ldr	r3, [pc, #144]	@ (8001cdc <Create_BMSMsgPacket_For_Nextion+0x114>)
 8001c4c:	795b      	ldrb	r3, [r3, #5]
 8001c4e:	461a      	mov	r2, r3
 8001c50:	4b23      	ldr	r3, [pc, #140]	@ (8001ce0 <Create_BMSMsgPacket_For_Nextion+0x118>)
 8001c52:	60da      	str	r2, [r3, #12]

		break;
 8001c54:	e03b      	b.n	8001cce <Create_BMSMsgPacket_For_Nextion+0x106>
	case 3:
		//battery voltage 6-12
		for (uint8_t i = 0; i < 7; i++) {
 8001c56:	2300      	movs	r3, #0
 8001c58:	717b      	strb	r3, [r7, #5]
 8001c5a:	e00a      	b.n	8001c72 <Create_BMSMsgPacket_For_Nextion+0xaa>
			Nextion_BMS_Buffer[i + 12] = CanRX[i + 1];
 8001c5c:	797b      	ldrb	r3, [r7, #5]
 8001c5e:	1c5a      	adds	r2, r3, #1
 8001c60:	797b      	ldrb	r3, [r7, #5]
 8001c62:	330c      	adds	r3, #12
 8001c64:	491c      	ldr	r1, [pc, #112]	@ (8001cd8 <Create_BMSMsgPacket_For_Nextion+0x110>)
 8001c66:	5c89      	ldrb	r1, [r1, r2]
 8001c68:	4a1c      	ldr	r2, [pc, #112]	@ (8001cdc <Create_BMSMsgPacket_For_Nextion+0x114>)
 8001c6a:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 7; i++) {
 8001c6c:	797b      	ldrb	r3, [r7, #5]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	717b      	strb	r3, [r7, #5]
 8001c72:	797b      	ldrb	r3, [r7, #5]
 8001c74:	2b06      	cmp	r3, #6
 8001c76:	d9f1      	bls.n	8001c5c <Create_BMSMsgPacket_For_Nextion+0x94>
		}
		Send_BMSMsgPacket_To_Nextion();
 8001c78:	f7ff fe4c 	bl	8001914 <Send_BMSMsgPacket_To_Nextion>
		break;
 8001c7c:	e027      	b.n	8001cce <Create_BMSMsgPacket_For_Nextion+0x106>
	case 4:
		//battery voltage 13-20
		for (uint8_t i = 0; i < 7; i++) {
 8001c7e:	2300      	movs	r3, #0
 8001c80:	713b      	strb	r3, [r7, #4]
 8001c82:	e00a      	b.n	8001c9a <Create_BMSMsgPacket_For_Nextion+0xd2>
			Nextion_BMS_Buffer[i + 19] = CanRX[i + 1];
 8001c84:	793b      	ldrb	r3, [r7, #4]
 8001c86:	1c5a      	adds	r2, r3, #1
 8001c88:	793b      	ldrb	r3, [r7, #4]
 8001c8a:	3313      	adds	r3, #19
 8001c8c:	4912      	ldr	r1, [pc, #72]	@ (8001cd8 <Create_BMSMsgPacket_For_Nextion+0x110>)
 8001c8e:	5c89      	ldrb	r1, [r1, r2]
 8001c90:	4a12      	ldr	r2, [pc, #72]	@ (8001cdc <Create_BMSMsgPacket_For_Nextion+0x114>)
 8001c92:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 7; i++) {
 8001c94:	793b      	ldrb	r3, [r7, #4]
 8001c96:	3301      	adds	r3, #1
 8001c98:	713b      	strb	r3, [r7, #4]
 8001c9a:	793b      	ldrb	r3, [r7, #4]
 8001c9c:	2b06      	cmp	r3, #6
 8001c9e:	d9f1      	bls.n	8001c84 <Create_BMSMsgPacket_For_Nextion+0xbc>
		}
		Send_BMSMsgPacket_To_Nextion();
 8001ca0:	f7ff fe38 	bl	8001914 <Send_BMSMsgPacket_To_Nextion>
		break;
 8001ca4:	e013      	b.n	8001cce <Create_BMSMsgPacket_For_Nextion+0x106>
	case 5:
		for (uint8_t i = 0; i < 7; i++) {
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	70fb      	strb	r3, [r7, #3]
 8001caa:	e00a      	b.n	8001cc2 <Create_BMSMsgPacket_For_Nextion+0xfa>
			Nextion_BMS_Buffer[i + 26] = CanRX[i + 1];
 8001cac:	78fb      	ldrb	r3, [r7, #3]
 8001cae:	1c5a      	adds	r2, r3, #1
 8001cb0:	78fb      	ldrb	r3, [r7, #3]
 8001cb2:	331a      	adds	r3, #26
 8001cb4:	4908      	ldr	r1, [pc, #32]	@ (8001cd8 <Create_BMSMsgPacket_For_Nextion+0x110>)
 8001cb6:	5c89      	ldrb	r1, [r1, r2]
 8001cb8:	4a08      	ldr	r2, [pc, #32]	@ (8001cdc <Create_BMSMsgPacket_For_Nextion+0x114>)
 8001cba:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 7; i++) {
 8001cbc:	78fb      	ldrb	r3, [r7, #3]
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	70fb      	strb	r3, [r7, #3]
 8001cc2:	78fb      	ldrb	r3, [r7, #3]
 8001cc4:	2b06      	cmp	r3, #6
 8001cc6:	d9f1      	bls.n	8001cac <Create_BMSMsgPacket_For_Nextion+0xe4>
		}
		Send_BMSMsgPacket_To_Nextion();
 8001cc8:	f7ff fe24 	bl	8001914 <Send_BMSMsgPacket_To_Nextion>
		break;
 8001ccc:	bf00      	nop
	}

}
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200023d8 	.word	0x200023d8
 8001cdc:	200023ec 	.word	0x200023ec
 8001ce0:	2000235c 	.word	0x2000235c

08001ce4 <nextion_uzunlar>:
	//ksa far durumu gnderiliyor..
	sprintf(Sending_Buffer_For_Nextion, "%s%c%s", kisa_far, far_stat, (char*)Nextion_Ending);
	HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion, strlen(Sending_Buffer_For_Nextion), 100);
}

void nextion_uzunlar(void) {
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af02      	add	r7, sp, #8
	//uzun far durumu gnderiliyor..
	sprintf(Sending_Buffer_For_Nextion, "%s%c%s", uzun_far, far_stat, (char*)Nextion_Ending);
 8001cea:	4b07      	ldr	r3, [pc, #28]	@ (8001d08 <nextion_uzunlar+0x24>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	4b07      	ldr	r3, [pc, #28]	@ (8001d0c <nextion_uzunlar+0x28>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4b06      	ldr	r3, [pc, #24]	@ (8001d10 <nextion_uzunlar+0x2c>)
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	4906      	ldr	r1, [pc, #24]	@ (8001d14 <nextion_uzunlar+0x30>)
 8001cfc:	4806      	ldr	r0, [pc, #24]	@ (8001d18 <nextion_uzunlar+0x34>)
 8001cfe:	f008 f87d 	bl	8009dfc <siprintf>
	//HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion, strlen(Sending_Buffer_For_Nextion), 100);
}
 8001d02:	bf00      	nop
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	2000000c 	.word	0x2000000c
 8001d0c:	200023e0 	.word	0x200023e0
 8001d10:	20000040 	.word	0x20000040
 8001d14:	0800a8e8 	.word	0x0800a8e8
 8001d18:	20002414 	.word	0x20002414

08001d1c <nextion_dortlu>:

void nextion_dortlu(void) {
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af02      	add	r7, sp, #8
	//Drtllerin durumu gnderiliyor..
	sprintf(Sending_Buffer_For_Nextion, "%s%c%s", dortlu, dortlu_stat,(char*)Nextion_Ending);
 8001d22:	4b0c      	ldr	r3, [pc, #48]	@ (8001d54 <nextion_dortlu+0x38>)
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	4b0c      	ldr	r3, [pc, #48]	@ (8001d58 <nextion_dortlu+0x3c>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d5c <nextion_dortlu+0x40>)
 8001d2e:	9300      	str	r3, [sp, #0]
 8001d30:	460b      	mov	r3, r1
 8001d32:	490b      	ldr	r1, [pc, #44]	@ (8001d60 <nextion_dortlu+0x44>)
 8001d34:	480b      	ldr	r0, [pc, #44]	@ (8001d64 <nextion_dortlu+0x48>)
 8001d36:	f008 f861 	bl	8009dfc <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion, strlen(Sending_Buffer_For_Nextion), 100);
 8001d3a:	480a      	ldr	r0, [pc, #40]	@ (8001d64 <nextion_dortlu+0x48>)
 8001d3c:	f7fe fa06 	bl	800014c <strlen>
 8001d40:	4603      	mov	r3, r0
 8001d42:	b29a      	uxth	r2, r3
 8001d44:	2364      	movs	r3, #100	@ 0x64
 8001d46:	4907      	ldr	r1, [pc, #28]	@ (8001d64 <nextion_dortlu+0x48>)
 8001d48:	4807      	ldr	r0, [pc, #28]	@ (8001d68 <nextion_dortlu+0x4c>)
 8001d4a:	f003 fbd4 	bl	80054f6 <HAL_UART_Transmit>
}
 8001d4e:	bf00      	nop
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	20000008 	.word	0x20000008
 8001d58:	200023e1 	.word	0x200023e1
 8001d5c:	20000040 	.word	0x20000040
 8001d60:	0800a8e8 	.word	0x0800a8e8
 8001d64:	20002414 	.word	0x20002414
 8001d68:	20000270 	.word	0x20000270

08001d6c <nextion_sol_sinyal>:

void nextion_sol_sinyal(void) {
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af02      	add	r7, sp, #8
	//Sol sinyal gnderiliyor..
	sprintf(Sending_Buffer_For_Nextion, "%s%c%s",nex_sag_sinyal , sinyal_stat, (char*)Nextion_Ending);
 8001d72:	4b0c      	ldr	r3, [pc, #48]	@ (8001da4 <nextion_sol_sinyal+0x38>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	4b0c      	ldr	r3, [pc, #48]	@ (8001da8 <nextion_sol_sinyal+0x3c>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001dac <nextion_sol_sinyal+0x40>)
 8001d7e:	9300      	str	r3, [sp, #0]
 8001d80:	460b      	mov	r3, r1
 8001d82:	490b      	ldr	r1, [pc, #44]	@ (8001db0 <nextion_sol_sinyal+0x44>)
 8001d84:	480b      	ldr	r0, [pc, #44]	@ (8001db4 <nextion_sol_sinyal+0x48>)
 8001d86:	f008 f839 	bl	8009dfc <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion, strlen(Sending_Buffer_For_Nextion), 100);
 8001d8a:	480a      	ldr	r0, [pc, #40]	@ (8001db4 <nextion_sol_sinyal+0x48>)
 8001d8c:	f7fe f9de 	bl	800014c <strlen>
 8001d90:	4603      	mov	r3, r0
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	2364      	movs	r3, #100	@ 0x64
 8001d96:	4907      	ldr	r1, [pc, #28]	@ (8001db4 <nextion_sol_sinyal+0x48>)
 8001d98:	4807      	ldr	r0, [pc, #28]	@ (8001db8 <nextion_sol_sinyal+0x4c>)
 8001d9a:	f003 fbac 	bl	80054f6 <HAL_UART_Transmit>
}
 8001d9e:	bf00      	nop
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000014 	.word	0x20000014
 8001da8:	200023e2 	.word	0x200023e2
 8001dac:	20000040 	.word	0x20000040
 8001db0:	0800a8e8 	.word	0x0800a8e8
 8001db4:	20002414 	.word	0x20002414
 8001db8:	20000270 	.word	0x20000270

08001dbc <nextion_sag_sinyal>:

void nextion_sag_sinyal(void) {
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af02      	add	r7, sp, #8
	//Sa sinyal gnderiliyor..
	sprintf(Sending_Buffer_For_Nextion, "%s%c%s", nex_sol_sinyal, sinyal_stat, (char*)Nextion_Ending);
 8001dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8001df4 <nextion_sag_sinyal+0x38>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8001df8 <nextion_sag_sinyal+0x3c>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	4619      	mov	r1, r3
 8001dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8001dfc <nextion_sag_sinyal+0x40>)
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	490b      	ldr	r1, [pc, #44]	@ (8001e00 <nextion_sag_sinyal+0x44>)
 8001dd4:	480b      	ldr	r0, [pc, #44]	@ (8001e04 <nextion_sag_sinyal+0x48>)
 8001dd6:	f008 f811 	bl	8009dfc <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion, strlen(Sending_Buffer_For_Nextion), 100);
 8001dda:	480a      	ldr	r0, [pc, #40]	@ (8001e04 <nextion_sag_sinyal+0x48>)
 8001ddc:	f7fe f9b6 	bl	800014c <strlen>
 8001de0:	4603      	mov	r3, r0
 8001de2:	b29a      	uxth	r2, r3
 8001de4:	2364      	movs	r3, #100	@ 0x64
 8001de6:	4907      	ldr	r1, [pc, #28]	@ (8001e04 <nextion_sag_sinyal+0x48>)
 8001de8:	4807      	ldr	r0, [pc, #28]	@ (8001e08 <nextion_sag_sinyal+0x4c>)
 8001dea:	f003 fb84 	bl	80054f6 <HAL_UART_Transmit>
}
 8001dee:	bf00      	nop
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	20000010 	.word	0x20000010
 8001df8:	200023e2 	.word	0x200023e2
 8001dfc:	20000040 	.word	0x20000040
 8001e00:	0800a8e8 	.word	0x0800a8e8
 8001e04:	20002414 	.word	0x20002414
 8001e08:	20000270 	.word	0x20000270

08001e0c <Create_BCM_MsgPacket_For_Nextion>:

void Create_BCM_MsgPacket_For_Nextion() {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
	for (int i = 0; i < 8; i++) {
 8001e12:	2300      	movs	r3, #0
 8001e14:	607b      	str	r3, [r7, #4]
 8001e16:	e052      	b.n	8001ebe <Create_BCM_MsgPacket_For_Nextion+0xb2>
		switch (i) {
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2b04      	cmp	r3, #4
 8001e1c:	d84b      	bhi.n	8001eb6 <Create_BCM_MsgPacket_For_Nextion+0xaa>
 8001e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8001e24 <Create_BCM_MsgPacket_For_Nextion+0x18>)
 8001e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e24:	08001e39 	.word	0x08001e39
 8001e28:	08001e59 	.word	0x08001e59
 8001e2c:	08001e79 	.word	0x08001e79
 8001e30:	08001e99 	.word	0x08001e99
 8001e34:	08001eb7 	.word	0x08001eb7
		case 0:
			if (CanRX[0] == 1) {
 8001e38:	4b25      	ldr	r3, [pc, #148]	@ (8001ed0 <Create_BCM_MsgPacket_For_Nextion+0xc4>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d105      	bne.n	8001e4c <Create_BCM_MsgPacket_For_Nextion+0x40>
				//Sa Sinyal aktif
				sinyal_stat = 49;
 8001e40:	4b24      	ldr	r3, [pc, #144]	@ (8001ed4 <Create_BCM_MsgPacket_For_Nextion+0xc8>)
 8001e42:	2231      	movs	r2, #49	@ 0x31
 8001e44:	701a      	strb	r2, [r3, #0]
				nextion_sol_sinyal();
 8001e46:	f7ff ff91 	bl	8001d6c <nextion_sol_sinyal>

			} else {
				sinyal_stat = 48;
				nextion_sol_sinyal();
			}
			break;
 8001e4a:	e035      	b.n	8001eb8 <Create_BCM_MsgPacket_For_Nextion+0xac>
				sinyal_stat = 48;
 8001e4c:	4b21      	ldr	r3, [pc, #132]	@ (8001ed4 <Create_BCM_MsgPacket_For_Nextion+0xc8>)
 8001e4e:	2230      	movs	r2, #48	@ 0x30
 8001e50:	701a      	strb	r2, [r3, #0]
				nextion_sol_sinyal();
 8001e52:	f7ff ff8b 	bl	8001d6c <nextion_sol_sinyal>
			break;
 8001e56:	e02f      	b.n	8001eb8 <Create_BCM_MsgPacket_For_Nextion+0xac>
		case 1:
			if (CanRX[1] == 1) {
 8001e58:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed0 <Create_BCM_MsgPacket_For_Nextion+0xc4>)
 8001e5a:	785b      	ldrb	r3, [r3, #1]
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d105      	bne.n	8001e6c <Create_BCM_MsgPacket_For_Nextion+0x60>
				//Sol Sinyal aktif
				sinyal_stat = 49;
 8001e60:	4b1c      	ldr	r3, [pc, #112]	@ (8001ed4 <Create_BCM_MsgPacket_For_Nextion+0xc8>)
 8001e62:	2231      	movs	r2, #49	@ 0x31
 8001e64:	701a      	strb	r2, [r3, #0]
				nextion_sag_sinyal();
 8001e66:	f7ff ffa9 	bl	8001dbc <nextion_sag_sinyal>
			} else {
				sinyal_stat = 48;
				nextion_sag_sinyal();

			}
			break;
 8001e6a:	e025      	b.n	8001eb8 <Create_BCM_MsgPacket_For_Nextion+0xac>
				sinyal_stat = 48;
 8001e6c:	4b19      	ldr	r3, [pc, #100]	@ (8001ed4 <Create_BCM_MsgPacket_For_Nextion+0xc8>)
 8001e6e:	2230      	movs	r2, #48	@ 0x30
 8001e70:	701a      	strb	r2, [r3, #0]
				nextion_sag_sinyal();
 8001e72:	f7ff ffa3 	bl	8001dbc <nextion_sag_sinyal>
			break;
 8001e76:	e01f      	b.n	8001eb8 <Create_BCM_MsgPacket_For_Nextion+0xac>
		case 2:
			if (CanRX[2] == 1) {
 8001e78:	4b15      	ldr	r3, [pc, #84]	@ (8001ed0 <Create_BCM_MsgPacket_For_Nextion+0xc4>)
 8001e7a:	789b      	ldrb	r3, [r3, #2]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d105      	bne.n	8001e8c <Create_BCM_MsgPacket_For_Nextion+0x80>
				//Drtl Aktif
				dortlu_stat = 49;
 8001e80:	4b15      	ldr	r3, [pc, #84]	@ (8001ed8 <Create_BCM_MsgPacket_For_Nextion+0xcc>)
 8001e82:	2231      	movs	r2, #49	@ 0x31
 8001e84:	701a      	strb	r2, [r3, #0]
				nextion_dortlu();
 8001e86:	f7ff ff49 	bl	8001d1c <nextion_dortlu>
			} else {
				dortlu_stat = 48;
				nextion_dortlu();
			}
			break;
 8001e8a:	e015      	b.n	8001eb8 <Create_BCM_MsgPacket_For_Nextion+0xac>
				dortlu_stat = 48;
 8001e8c:	4b12      	ldr	r3, [pc, #72]	@ (8001ed8 <Create_BCM_MsgPacket_For_Nextion+0xcc>)
 8001e8e:	2230      	movs	r2, #48	@ 0x30
 8001e90:	701a      	strb	r2, [r3, #0]
				nextion_dortlu();
 8001e92:	f7ff ff43 	bl	8001d1c <nextion_dortlu>
			break;
 8001e96:	e00f      	b.n	8001eb8 <Create_BCM_MsgPacket_For_Nextion+0xac>
		case 3:
			if (CanRX[3] == 1) {
 8001e98:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed0 <Create_BCM_MsgPacket_For_Nextion+0xc4>)
 8001e9a:	78db      	ldrb	r3, [r3, #3]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d105      	bne.n	8001eac <Create_BCM_MsgPacket_For_Nextion+0xa0>
				//Far aktif
				far_stat = 49;
 8001ea0:	4b0e      	ldr	r3, [pc, #56]	@ (8001edc <Create_BCM_MsgPacket_For_Nextion+0xd0>)
 8001ea2:	2231      	movs	r2, #49	@ 0x31
 8001ea4:	701a      	strb	r2, [r3, #0]
				nextion_uzunlar();
 8001ea6:	f7ff ff1d 	bl	8001ce4 <nextion_uzunlar>
		case 4:
			if (CanRX[4] == 1) {

			}
		default:
			break;
 8001eaa:	e004      	b.n	8001eb6 <Create_BCM_MsgPacket_For_Nextion+0xaa>
				far_stat = 48;
 8001eac:	4b0b      	ldr	r3, [pc, #44]	@ (8001edc <Create_BCM_MsgPacket_For_Nextion+0xd0>)
 8001eae:	2230      	movs	r2, #48	@ 0x30
 8001eb0:	701a      	strb	r2, [r3, #0]
				nextion_uzunlar();
 8001eb2:	f7ff ff17 	bl	8001ce4 <nextion_uzunlar>
			break;
 8001eb6:	bf00      	nop
	for (int i = 0; i < 8; i++) {
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	607b      	str	r3, [r7, #4]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2b07      	cmp	r3, #7
 8001ec2:	dda9      	ble.n	8001e18 <Create_BCM_MsgPacket_For_Nextion+0xc>
		}

	}
}
 8001ec4:	bf00      	nop
 8001ec6:	bf00      	nop
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	200023d8 	.word	0x200023d8
 8001ed4:	200023e2 	.word	0x200023e2
 8001ed8:	200023e1 	.word	0x200023e1
 8001edc:	200023e0 	.word	0x200023e0

08001ee0 <Create_SPEED_MsgPacket_For_Nextion>:
void Create_SPEED_MsgPacket_For_Nextion() {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af02      	add	r7, sp, #8
	speed = CanRX[0];
 8001ee6:	4b11      	ldr	r3, [pc, #68]	@ (8001f2c <Create_SPEED_MsgPacket_For_Nextion+0x4c>)
 8001ee8:	781a      	ldrb	r2, [r3, #0]
 8001eea:	4b11      	ldr	r3, [pc, #68]	@ (8001f30 <Create_SPEED_MsgPacket_For_Nextion+0x50>)
 8001eec:	701a      	strb	r2, [r3, #0]
	sd_card[1]=speed;
 8001eee:	4b10      	ldr	r3, [pc, #64]	@ (8001f30 <Create_SPEED_MsgPacket_For_Nextion+0x50>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f34 <Create_SPEED_MsgPacket_For_Nextion+0x54>)
 8001ef6:	605a      	str	r2, [r3, #4]
		sprintf(Sending_Buffer_For_Nextion, "%s%u%s", Nextion_Speed, speed, Nextion_Ending);
 8001ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8001f38 <Create_SPEED_MsgPacket_For_Nextion+0x58>)
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	4b0c      	ldr	r3, [pc, #48]	@ (8001f30 <Create_SPEED_MsgPacket_For_Nextion+0x50>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	4619      	mov	r1, r3
 8001f02:	4b0e      	ldr	r3, [pc, #56]	@ (8001f3c <Create_SPEED_MsgPacket_For_Nextion+0x5c>)
 8001f04:	9300      	str	r3, [sp, #0]
 8001f06:	460b      	mov	r3, r1
 8001f08:	490d      	ldr	r1, [pc, #52]	@ (8001f40 <Create_SPEED_MsgPacket_For_Nextion+0x60>)
 8001f0a:	480e      	ldr	r0, [pc, #56]	@ (8001f44 <Create_SPEED_MsgPacket_For_Nextion+0x64>)
 8001f0c:	f007 ff76 	bl	8009dfc <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion, strlen(Sending_Buffer_For_Nextion), 100);
 8001f10:	480c      	ldr	r0, [pc, #48]	@ (8001f44 <Create_SPEED_MsgPacket_For_Nextion+0x64>)
 8001f12:	f7fe f91b 	bl	800014c <strlen>
 8001f16:	4603      	mov	r3, r0
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	2364      	movs	r3, #100	@ 0x64
 8001f1c:	4909      	ldr	r1, [pc, #36]	@ (8001f44 <Create_SPEED_MsgPacket_For_Nextion+0x64>)
 8001f1e:	480a      	ldr	r0, [pc, #40]	@ (8001f48 <Create_SPEED_MsgPacket_For_Nextion+0x68>)
 8001f20:	f003 fae9 	bl	80054f6 <HAL_UART_Transmit>


}
 8001f24:	bf00      	nop
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	200023d8 	.word	0x200023d8
 8001f30:	2000240d 	.word	0x2000240d
 8001f34:	2000235c 	.word	0x2000235c
 8001f38:	20000024 	.word	0x20000024
 8001f3c:	20000040 	.word	0x20000040
 8001f40:	0800a8f0 	.word	0x0800a8f0
 8001f44:	20002414 	.word	0x20002414
 8001f48:	20000270 	.word	0x20000270

08001f4c <Create_CURRENT_MsgPacket_For_Nextion>:
void Create_CURRENT_MsgPacket_For_Nextion() {
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af02      	add	r7, sp, #8
	current = ((CanRX[0] * 256) + (CanRX[1] * 1000) + (CanRX[2] * 256) + CanRX[3]);
 8001f52:	4b1a      	ldr	r3, [pc, #104]	@ (8001fbc <Create_CURRENT_MsgPacket_For_Nextion+0x70>)
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	021a      	lsls	r2, r3, #8
 8001f58:	4b18      	ldr	r3, [pc, #96]	@ (8001fbc <Create_CURRENT_MsgPacket_For_Nextion+0x70>)
 8001f5a:	785b      	ldrb	r3, [r3, #1]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f62:	fb01 f303 	mul.w	r3, r1, r3
 8001f66:	441a      	add	r2, r3
 8001f68:	4b14      	ldr	r3, [pc, #80]	@ (8001fbc <Create_CURRENT_MsgPacket_For_Nextion+0x70>)
 8001f6a:	789b      	ldrb	r3, [r3, #2]
 8001f6c:	021b      	lsls	r3, r3, #8
 8001f6e:	4413      	add	r3, r2
 8001f70:	4a12      	ldr	r2, [pc, #72]	@ (8001fbc <Create_CURRENT_MsgPacket_For_Nextion+0x70>)
 8001f72:	78d2      	ldrb	r2, [r2, #3]
 8001f74:	4413      	add	r3, r2
 8001f76:	461a      	mov	r2, r3
 8001f78:	4b11      	ldr	r3, [pc, #68]	@ (8001fc0 <Create_CURRENT_MsgPacket_For_Nextion+0x74>)
 8001f7a:	601a      	str	r2, [r3, #0]
	current = current/1000;
 8001f7c:	4b10      	ldr	r3, [pc, #64]	@ (8001fc0 <Create_CURRENT_MsgPacket_For_Nextion+0x74>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a10      	ldr	r2, [pc, #64]	@ (8001fc4 <Create_CURRENT_MsgPacket_For_Nextion+0x78>)
 8001f82:	fba2 2303 	umull	r2, r3, r2, r3
 8001f86:	099b      	lsrs	r3, r3, #6
 8001f88:	4a0d      	ldr	r2, [pc, #52]	@ (8001fc0 <Create_CURRENT_MsgPacket_For_Nextion+0x74>)
 8001f8a:	6013      	str	r3, [r2, #0]
		/*Nextion Ekrana veri baslyor..*/

		sprintf(Sending_Buffer_For_Nextion, "%s%lu%s", Nextion_Current, current, Nextion_Ending);
 8001f8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc8 <Create_CURRENT_MsgPacket_For_Nextion+0x7c>)
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	4b0b      	ldr	r3, [pc, #44]	@ (8001fc0 <Create_CURRENT_MsgPacket_For_Nextion+0x74>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	490d      	ldr	r1, [pc, #52]	@ (8001fcc <Create_CURRENT_MsgPacket_For_Nextion+0x80>)
 8001f96:	9100      	str	r1, [sp, #0]
 8001f98:	490d      	ldr	r1, [pc, #52]	@ (8001fd0 <Create_CURRENT_MsgPacket_For_Nextion+0x84>)
 8001f9a:	480e      	ldr	r0, [pc, #56]	@ (8001fd4 <Create_CURRENT_MsgPacket_For_Nextion+0x88>)
 8001f9c:	f007 ff2e 	bl	8009dfc <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion, strlen(Sending_Buffer_For_Nextion), 100);
 8001fa0:	480c      	ldr	r0, [pc, #48]	@ (8001fd4 <Create_CURRENT_MsgPacket_For_Nextion+0x88>)
 8001fa2:	f7fe f8d3 	bl	800014c <strlen>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	b29a      	uxth	r2, r3
 8001faa:	2364      	movs	r3, #100	@ 0x64
 8001fac:	4909      	ldr	r1, [pc, #36]	@ (8001fd4 <Create_CURRENT_MsgPacket_For_Nextion+0x88>)
 8001fae:	480a      	ldr	r0, [pc, #40]	@ (8001fd8 <Create_CURRENT_MsgPacket_For_Nextion+0x8c>)
 8001fb0:	f003 faa1 	bl	80054f6 <HAL_UART_Transmit>

}
 8001fb4:	bf00      	nop
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	200023d8 	.word	0x200023d8
 8001fc0:	20002410 	.word	0x20002410
 8001fc4:	10624dd3 	.word	0x10624dd3
 8001fc8:	20000028 	.word	0x20000028
 8001fcc:	20000040 	.word	0x20000040
 8001fd0:	0800a8f8 	.word	0x0800a8f8
 8001fd4:	20002414 	.word	0x20002414
 8001fd8:	20000270 	.word	0x20000270

08001fdc <Nextion_Fault>:
void Nextion_Fault() {
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af02      	add	r7, sp, #8
	//VCU letiim Hatas Yok
	sprintf(Sending_Buffer_For_Nextion, "%s%d%s", H_VCU, 1, Nextion_Ending);
 8001fe2:	4b36      	ldr	r3, [pc, #216]	@ (80020bc <Nextion_Fault+0xe0>)
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	4b36      	ldr	r3, [pc, #216]	@ (80020c0 <Nextion_Fault+0xe4>)
 8001fe8:	9300      	str	r3, [sp, #0]
 8001fea:	2301      	movs	r3, #1
 8001fec:	4935      	ldr	r1, [pc, #212]	@ (80020c4 <Nextion_Fault+0xe8>)
 8001fee:	4836      	ldr	r0, [pc, #216]	@ (80020c8 <Nextion_Fault+0xec>)
 8001ff0:	f007 ff04 	bl	8009dfc <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion,
			strlen(Sending_Buffer_For_Nextion), 100);
 8001ff4:	4834      	ldr	r0, [pc, #208]	@ (80020c8 <Nextion_Fault+0xec>)
 8001ff6:	f7fe f8a9 	bl	800014c <strlen>
 8001ffa:	4603      	mov	r3, r0
	HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion,
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	2364      	movs	r3, #100	@ 0x64
 8002000:	4931      	ldr	r1, [pc, #196]	@ (80020c8 <Nextion_Fault+0xec>)
 8002002:	4832      	ldr	r0, [pc, #200]	@ (80020cc <Nextion_Fault+0xf0>)
 8002004:	f003 fa77 	bl	80054f6 <HAL_UART_Transmit>

	//Hata sinyal gnderiliyor..
	if (fault[2] == 1) {
 8002008:	4b31      	ldr	r3, [pc, #196]	@ (80020d0 <Nextion_Fault+0xf4>)
 800200a:	789b      	ldrb	r3, [r3, #2]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d113      	bne.n	8002038 <Nextion_Fault+0x5c>
		//BMS letiim Hatas
		sprintf(Sending_Buffer_For_Nextion, "%s%d%s", H_BMS, 1, Nextion_Ending);
 8002010:	4b30      	ldr	r3, [pc, #192]	@ (80020d4 <Nextion_Fault+0xf8>)
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	4b2a      	ldr	r3, [pc, #168]	@ (80020c0 <Nextion_Fault+0xe4>)
 8002016:	9300      	str	r3, [sp, #0]
 8002018:	2301      	movs	r3, #1
 800201a:	492a      	ldr	r1, [pc, #168]	@ (80020c4 <Nextion_Fault+0xe8>)
 800201c:	482a      	ldr	r0, [pc, #168]	@ (80020c8 <Nextion_Fault+0xec>)
 800201e:	f007 feed 	bl	8009dfc <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion,
				strlen(Sending_Buffer_For_Nextion), 100);
 8002022:	4829      	ldr	r0, [pc, #164]	@ (80020c8 <Nextion_Fault+0xec>)
 8002024:	f7fe f892 	bl	800014c <strlen>
 8002028:	4603      	mov	r3, r0
		HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion,
 800202a:	b29a      	uxth	r2, r3
 800202c:	2364      	movs	r3, #100	@ 0x64
 800202e:	4926      	ldr	r1, [pc, #152]	@ (80020c8 <Nextion_Fault+0xec>)
 8002030:	4826      	ldr	r0, [pc, #152]	@ (80020cc <Nextion_Fault+0xf0>)
 8002032:	f003 fa60 	bl	80054f6 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion,
					strlen(Sending_Buffer_For_Nextion), 100);
		}

	}
}
 8002036:	e03d      	b.n	80020b4 <Nextion_Fault+0xd8>
		sprintf(Sending_Buffer_For_Nextion, "%s%d%s", H_BMS, 0, Nextion_Ending);
 8002038:	4b26      	ldr	r3, [pc, #152]	@ (80020d4 <Nextion_Fault+0xf8>)
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	4b20      	ldr	r3, [pc, #128]	@ (80020c0 <Nextion_Fault+0xe4>)
 800203e:	9300      	str	r3, [sp, #0]
 8002040:	2300      	movs	r3, #0
 8002042:	4920      	ldr	r1, [pc, #128]	@ (80020c4 <Nextion_Fault+0xe8>)
 8002044:	4820      	ldr	r0, [pc, #128]	@ (80020c8 <Nextion_Fault+0xec>)
 8002046:	f007 fed9 	bl	8009dfc <siprintf>
				strlen(Sending_Buffer_For_Nextion), 100);
 800204a:	481f      	ldr	r0, [pc, #124]	@ (80020c8 <Nextion_Fault+0xec>)
 800204c:	f7fe f87e 	bl	800014c <strlen>
 8002050:	4603      	mov	r3, r0
		HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion,
 8002052:	b29a      	uxth	r2, r3
 8002054:	2364      	movs	r3, #100	@ 0x64
 8002056:	491c      	ldr	r1, [pc, #112]	@ (80020c8 <Nextion_Fault+0xec>)
 8002058:	481c      	ldr	r0, [pc, #112]	@ (80020cc <Nextion_Fault+0xf0>)
 800205a:	f003 fa4c 	bl	80054f6 <HAL_UART_Transmit>
		if (fault[0] == 1) {
 800205e:	4b1c      	ldr	r3, [pc, #112]	@ (80020d0 <Nextion_Fault+0xf4>)
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	2b01      	cmp	r3, #1
 8002064:	d113      	bne.n	800208e <Nextion_Fault+0xb2>
			sprintf(Sending_Buffer_For_Nextion, "%s%d%s", H_BCM, 1,
 8002066:	4b1c      	ldr	r3, [pc, #112]	@ (80020d8 <Nextion_Fault+0xfc>)
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	4b15      	ldr	r3, [pc, #84]	@ (80020c0 <Nextion_Fault+0xe4>)
 800206c:	9300      	str	r3, [sp, #0]
 800206e:	2301      	movs	r3, #1
 8002070:	4914      	ldr	r1, [pc, #80]	@ (80020c4 <Nextion_Fault+0xe8>)
 8002072:	4815      	ldr	r0, [pc, #84]	@ (80020c8 <Nextion_Fault+0xec>)
 8002074:	f007 fec2 	bl	8009dfc <siprintf>
					strlen(Sending_Buffer_For_Nextion), 100);
 8002078:	4813      	ldr	r0, [pc, #76]	@ (80020c8 <Nextion_Fault+0xec>)
 800207a:	f7fe f867 	bl	800014c <strlen>
 800207e:	4603      	mov	r3, r0
			HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion,
 8002080:	b29a      	uxth	r2, r3
 8002082:	2364      	movs	r3, #100	@ 0x64
 8002084:	4910      	ldr	r1, [pc, #64]	@ (80020c8 <Nextion_Fault+0xec>)
 8002086:	4811      	ldr	r0, [pc, #68]	@ (80020cc <Nextion_Fault+0xf0>)
 8002088:	f003 fa35 	bl	80054f6 <HAL_UART_Transmit>
}
 800208c:	e012      	b.n	80020b4 <Nextion_Fault+0xd8>
			sprintf(Sending_Buffer_For_Nextion, "%s%d%s", H_BCM, 0,
 800208e:	4b12      	ldr	r3, [pc, #72]	@ (80020d8 <Nextion_Fault+0xfc>)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	4b0b      	ldr	r3, [pc, #44]	@ (80020c0 <Nextion_Fault+0xe4>)
 8002094:	9300      	str	r3, [sp, #0]
 8002096:	2300      	movs	r3, #0
 8002098:	490a      	ldr	r1, [pc, #40]	@ (80020c4 <Nextion_Fault+0xe8>)
 800209a:	480b      	ldr	r0, [pc, #44]	@ (80020c8 <Nextion_Fault+0xec>)
 800209c:	f007 feae 	bl	8009dfc <siprintf>
					strlen(Sending_Buffer_For_Nextion), 100);
 80020a0:	4809      	ldr	r0, [pc, #36]	@ (80020c8 <Nextion_Fault+0xec>)
 80020a2:	f7fe f853 	bl	800014c <strlen>
 80020a6:	4603      	mov	r3, r0
			HAL_UART_Transmit(&huart2, (uint8_t*) Sending_Buffer_For_Nextion,
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	2364      	movs	r3, #100	@ 0x64
 80020ac:	4906      	ldr	r1, [pc, #24]	@ (80020c8 <Nextion_Fault+0xec>)
 80020ae:	4807      	ldr	r0, [pc, #28]	@ (80020cc <Nextion_Fault+0xf0>)
 80020b0:	f003 fa21 	bl	80054f6 <HAL_UART_Transmit>
}
 80020b4:	bf00      	nop
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20000020 	.word	0x20000020
 80020c0:	20000040 	.word	0x20000040
 80020c4:	0800a900 	.word	0x0800a900
 80020c8:	20002414 	.word	0x20002414
 80020cc:	20000270 	.word	0x20000270
 80020d0:	20002448 	.word	0x20002448
 80020d4:	20000018 	.word	0x20000018
 80020d8:	2000001c 	.word	0x2000001c

080020dc <Nextion_Incomming_Packet_ID_From_CANBUS>:


void Nextion_Incomming_Packet_ID_From_CANBUS(uint8_t CAN_ID) {
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	71fb      	strb	r3, [r7, #7]
	switch (CAN_ID) {
 80020e6:	79fb      	ldrb	r3, [r7, #7]
 80020e8:	2b36      	cmp	r3, #54	@ 0x36
 80020ea:	dc2f      	bgt.n	800214c <Nextion_Incomming_Packet_ID_From_CANBUS+0x70>
 80020ec:	2b23      	cmp	r3, #35	@ 0x23
 80020ee:	db41      	blt.n	8002174 <Nextion_Incomming_Packet_ID_From_CANBUS+0x98>
 80020f0:	3b23      	subs	r3, #35	@ 0x23
 80020f2:	2b13      	cmp	r3, #19
 80020f4:	d83e      	bhi.n	8002174 <Nextion_Incomming_Packet_ID_From_CANBUS+0x98>
 80020f6:	a201      	add	r2, pc, #4	@ (adr r2, 80020fc <Nextion_Incomming_Packet_ID_From_CANBUS+0x20>)
 80020f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020fc:	08002163 	.word	0x08002163
 8002100:	08002175 	.word	0x08002175
 8002104:	08002175 	.word	0x08002175
 8002108:	08002175 	.word	0x08002175
 800210c:	08002153 	.word	0x08002153
 8002110:	08002175 	.word	0x08002175
 8002114:	08002175 	.word	0x08002175
 8002118:	08002175 	.word	0x08002175
 800211c:	08002175 	.word	0x08002175
 8002120:	08002175 	.word	0x08002175
 8002124:	08002175 	.word	0x08002175
 8002128:	08002175 	.word	0x08002175
 800212c:	08002175 	.word	0x08002175
 8002130:	0800216f 	.word	0x0800216f
 8002134:	08002175 	.word	0x08002175
 8002138:	08002175 	.word	0x08002175
 800213c:	08002175 	.word	0x08002175
 8002140:	08002175 	.word	0x08002175
 8002144:	08002175 	.word	0x08002175
 8002148:	0800215d 	.word	0x0800215d
 800214c:	2b50      	cmp	r3, #80	@ 0x50
 800214e:	d00b      	beq.n	8002168 <Nextion_Incomming_Packet_ID_From_CANBUS+0x8c>
	case Current_ID:
		Create_CURRENT_MsgPacket_For_Nextion();/*KODLARI TAMAMLANDI TEST EDLECEK*/
		break;
	}

}
 8002150:	e010      	b.n	8002174 <Nextion_Incomming_Packet_ID_From_CANBUS+0x98>
		Create_BMSMsgPacket_For_Nextion();/*TM BMS KODLARI TAMAMLANDI*/
 8002152:	f7ff fd39 	bl	8001bc8 <Create_BMSMsgPacket_For_Nextion>
		Nextion_Fault();
 8002156:	f7ff ff41 	bl	8001fdc <Nextion_Fault>
		break;
 800215a:	e00b      	b.n	8002174 <Nextion_Incomming_Packet_ID_From_CANBUS+0x98>
		Nextion_Fault();
 800215c:	f7ff ff3e 	bl	8001fdc <Nextion_Fault>
		break;
 8002160:	e008      	b.n	8002174 <Nextion_Incomming_Packet_ID_From_CANBUS+0x98>
		Create_BCM_MsgPacket_For_Nextion();/*KODLARI TAMAMLANDI TEST EDLECEK*/
 8002162:	f7ff fe53 	bl	8001e0c <Create_BCM_MsgPacket_For_Nextion>
		break;
 8002166:	e005      	b.n	8002174 <Nextion_Incomming_Packet_ID_From_CANBUS+0x98>
		Create_SPEED_MsgPacket_For_Nextion();/*KODLARI TAMAMLANDI TEEST EDLECEK*/
 8002168:	f7ff feba 	bl	8001ee0 <Create_SPEED_MsgPacket_For_Nextion>
		break;
 800216c:	e002      	b.n	8002174 <Nextion_Incomming_Packet_ID_From_CANBUS+0x98>
		Create_CURRENT_MsgPacket_For_Nextion();/*KODLARI TAMAMLANDI TEST EDLECEK*/
 800216e:	f7ff feed 	bl	8001f4c <Create_CURRENT_MsgPacket_For_Nextion>
		break;
 8002172:	bf00      	nop
}
 8002174:	bf00      	nop
 8002176:	3708      	adds	r7, #8
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <Create_BMS_MsgPacket_For_LORA>:
char xchar[2]={'x','\0'};
char dotchar[2]={',','\0'};

char LORA_Sending_Buffer[200];

void Create_BMS_MsgPacket_For_LORA(void) {
 800217c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800217e:	b0b7      	sub	sp, #220	@ 0xdc
 8002180:	af1c      	add	r7, sp, #112	@ 0x70
	switch (CanRX[0]) {
 8002182:	4b7e      	ldr	r3, [pc, #504]	@ (800237c <Create_BMS_MsgPacket_For_LORA+0x200>)
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	3b01      	subs	r3, #1
 8002188:	2b04      	cmp	r3, #4
 800218a:	d868      	bhi.n	800225e <Create_BMS_MsgPacket_For_LORA+0xe2>
 800218c:	a201      	add	r2, pc, #4	@ (adr r2, 8002194 <Create_BMS_MsgPacket_For_LORA+0x18>)
 800218e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002192:	bf00      	nop
 8002194:	080021a9 	.word	0x080021a9
 8002198:	080021cf 	.word	0x080021cf
 800219c:	080021f3 	.word	0x080021f3
 80021a0:	08002217 	.word	0x08002217
 80021a4:	0800223b 	.word	0x0800223b
	case 1:
		//Max,min,ort,motor,src temp
		for (int i = 0; i < 7; i++) {
 80021a8:	2300      	movs	r3, #0
 80021aa:	667b      	str	r3, [r7, #100]	@ 0x64
 80021ac:	e00b      	b.n	80021c6 <Create_BMS_MsgPacket_For_LORA+0x4a>
			LORA_Instant_Buffer[i] = CanRX[i + 1];
 80021ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80021b0:	3301      	adds	r3, #1
 80021b2:	4a72      	ldr	r2, [pc, #456]	@ (800237c <Create_BMS_MsgPacket_For_LORA+0x200>)
 80021b4:	5cd1      	ldrb	r1, [r2, r3]
 80021b6:	4a72      	ldr	r2, [pc, #456]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80021b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80021ba:	4413      	add	r3, r2
 80021bc:	460a      	mov	r2, r1
 80021be:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 7; i++) {
 80021c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80021c2:	3301      	adds	r3, #1
 80021c4:	667b      	str	r3, [r7, #100]	@ 0x64
 80021c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80021c8:	2b06      	cmp	r3, #6
 80021ca:	ddf0      	ble.n	80021ae <Create_BMS_MsgPacket_For_LORA+0x32>
		}
		break;
 80021cc:	e047      	b.n	800225e <Create_BMS_MsgPacket_For_LORA+0xe2>
	case 2:
		//total volt, soc ,battery voltage 1-5
		for (int i = 0; i < 7; i++) {
 80021ce:	2300      	movs	r3, #0
 80021d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80021d2:	e00a      	b.n	80021ea <Create_BMS_MsgPacket_For_LORA+0x6e>
			LORA_Instant_Buffer[i + 5] = CanRX[i + 1];
 80021d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021d6:	1c5a      	adds	r2, r3, #1
 80021d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021da:	3305      	adds	r3, #5
 80021dc:	4967      	ldr	r1, [pc, #412]	@ (800237c <Create_BMS_MsgPacket_For_LORA+0x200>)
 80021de:	5c89      	ldrb	r1, [r1, r2]
 80021e0:	4a67      	ldr	r2, [pc, #412]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80021e2:	54d1      	strb	r1, [r2, r3]
		for (int i = 0; i < 7; i++) {
 80021e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021e6:	3301      	adds	r3, #1
 80021e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80021ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021ec:	2b06      	cmp	r3, #6
 80021ee:	ddf1      	ble.n	80021d4 <Create_BMS_MsgPacket_For_LORA+0x58>
		}
		break;
 80021f0:	e035      	b.n	800225e <Create_BMS_MsgPacket_For_LORA+0xe2>
	case 3:
		//battery voltage 6-12
		for (int i = 0; i < 7; i++) {
 80021f2:	2300      	movs	r3, #0
 80021f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80021f6:	e00a      	b.n	800220e <Create_BMS_MsgPacket_For_LORA+0x92>
			LORA_Instant_Buffer[i + 12] = CanRX[i + 1];
 80021f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021fa:	1c5a      	adds	r2, r3, #1
 80021fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021fe:	330c      	adds	r3, #12
 8002200:	495e      	ldr	r1, [pc, #376]	@ (800237c <Create_BMS_MsgPacket_For_LORA+0x200>)
 8002202:	5c89      	ldrb	r1, [r1, r2]
 8002204:	4a5e      	ldr	r2, [pc, #376]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 8002206:	54d1      	strb	r1, [r2, r3]
		for (int i = 0; i < 7; i++) {
 8002208:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800220a:	3301      	adds	r3, #1
 800220c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800220e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002210:	2b06      	cmp	r3, #6
 8002212:	ddf1      	ble.n	80021f8 <Create_BMS_MsgPacket_For_LORA+0x7c>
		}
		break;
 8002214:	e023      	b.n	800225e <Create_BMS_MsgPacket_For_LORA+0xe2>
	case 4:
		//battery voltage 13-20
		for (int i = 0; i < 7; i++) {
 8002216:	2300      	movs	r3, #0
 8002218:	65bb      	str	r3, [r7, #88]	@ 0x58
 800221a:	e00a      	b.n	8002232 <Create_BMS_MsgPacket_For_LORA+0xb6>
			LORA_Instant_Buffer[i + 19] = CanRX[i + 1];
 800221c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800221e:	1c5a      	adds	r2, r3, #1
 8002220:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002222:	3313      	adds	r3, #19
 8002224:	4955      	ldr	r1, [pc, #340]	@ (800237c <Create_BMS_MsgPacket_For_LORA+0x200>)
 8002226:	5c89      	ldrb	r1, [r1, r2]
 8002228:	4a55      	ldr	r2, [pc, #340]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 800222a:	54d1      	strb	r1, [r2, r3]
		for (int i = 0; i < 7; i++) {
 800222c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800222e:	3301      	adds	r3, #1
 8002230:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002232:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002234:	2b06      	cmp	r3, #6
 8002236:	ddf1      	ble.n	800221c <Create_BMS_MsgPacket_For_LORA+0xa0>
		}
		break;
 8002238:	e011      	b.n	800225e <Create_BMS_MsgPacket_For_LORA+0xe2>
	case 5:  // battery voltage 21-24
		for (int i = 0; i < 6; i++) {
 800223a:	2300      	movs	r3, #0
 800223c:	657b      	str	r3, [r7, #84]	@ 0x54
 800223e:	e00a      	b.n	8002256 <Create_BMS_MsgPacket_For_LORA+0xda>
			LORA_Instant_Buffer[i + 26] = CanRX[i + 1];
 8002240:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002242:	1c5a      	adds	r2, r3, #1
 8002244:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002246:	331a      	adds	r3, #26
 8002248:	494c      	ldr	r1, [pc, #304]	@ (800237c <Create_BMS_MsgPacket_For_LORA+0x200>)
 800224a:	5c89      	ldrb	r1, [r1, r2]
 800224c:	4a4c      	ldr	r2, [pc, #304]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 800224e:	54d1      	strb	r1, [r2, r3]
		for (int i = 0; i < 6; i++) {
 8002250:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002252:	3301      	adds	r3, #1
 8002254:	657b      	str	r3, [r7, #84]	@ 0x54
 8002256:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002258:	2b05      	cmp	r3, #5
 800225a:	ddf1      	ble.n	8002240 <Create_BMS_MsgPacket_For_LORA+0xc4>
		}
		break;
 800225c:	bf00      	nop
	}
	sprintf(LORA_BMS_Buffer,
			"%u,0,0,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,",
			LORA_Instant_Buffer[0],LORA_Instant_Buffer[3],
 800225e:	4b48      	ldr	r3, [pc, #288]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 8002260:	781b      	ldrb	r3, [r3, #0]
	sprintf(LORA_BMS_Buffer,
 8002262:	469c      	mov	ip, r3
			LORA_Instant_Buffer[0],LORA_Instant_Buffer[3],
 8002264:	4b46      	ldr	r3, [pc, #280]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 8002266:	78db      	ldrb	r3, [r3, #3]
	sprintf(LORA_BMS_Buffer,
 8002268:	469e      	mov	lr, r3
			LORA_Instant_Buffer[4], LORA_Instant_Buffer[5],
 800226a:	4b45      	ldr	r3, [pc, #276]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 800226c:	791b      	ldrb	r3, [r3, #4]
	sprintf(LORA_BMS_Buffer,
 800226e:	64fb      	str	r3, [r7, #76]	@ 0x4c
			LORA_Instant_Buffer[4], LORA_Instant_Buffer[5],
 8002270:	4b43      	ldr	r3, [pc, #268]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 8002272:	795b      	ldrb	r3, [r3, #5]
	sprintf(LORA_BMS_Buffer,
 8002274:	64bb      	str	r3, [r7, #72]	@ 0x48
			LORA_Instant_Buffer[6], LORA_Instant_Buffer[7],
 8002276:	4b42      	ldr	r3, [pc, #264]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 8002278:	799b      	ldrb	r3, [r3, #6]
	sprintf(LORA_BMS_Buffer,
 800227a:	647b      	str	r3, [r7, #68]	@ 0x44
			LORA_Instant_Buffer[6], LORA_Instant_Buffer[7],
 800227c:	4b40      	ldr	r3, [pc, #256]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 800227e:	79db      	ldrb	r3, [r3, #7]
	sprintf(LORA_BMS_Buffer,
 8002280:	643b      	str	r3, [r7, #64]	@ 0x40
			LORA_Instant_Buffer[8], LORA_Instant_Buffer[9],
 8002282:	4b3f      	ldr	r3, [pc, #252]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 8002284:	7a1b      	ldrb	r3, [r3, #8]
	sprintf(LORA_BMS_Buffer,
 8002286:	63fb      	str	r3, [r7, #60]	@ 0x3c
			LORA_Instant_Buffer[8], LORA_Instant_Buffer[9],
 8002288:	4b3d      	ldr	r3, [pc, #244]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 800228a:	7a5b      	ldrb	r3, [r3, #9]
	sprintf(LORA_BMS_Buffer,
 800228c:	63bb      	str	r3, [r7, #56]	@ 0x38
			LORA_Instant_Buffer[10], LORA_Instant_Buffer[11],
 800228e:	4b3c      	ldr	r3, [pc, #240]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 8002290:	7a9b      	ldrb	r3, [r3, #10]
	sprintf(LORA_BMS_Buffer,
 8002292:	637b      	str	r3, [r7, #52]	@ 0x34
			LORA_Instant_Buffer[10], LORA_Instant_Buffer[11],
 8002294:	4b3a      	ldr	r3, [pc, #232]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 8002296:	7adb      	ldrb	r3, [r3, #11]
	sprintf(LORA_BMS_Buffer,
 8002298:	633b      	str	r3, [r7, #48]	@ 0x30
			LORA_Instant_Buffer[12], LORA_Instant_Buffer[13],
 800229a:	4b39      	ldr	r3, [pc, #228]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 800229c:	7b1b      	ldrb	r3, [r3, #12]
	sprintf(LORA_BMS_Buffer,
 800229e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			LORA_Instant_Buffer[12], LORA_Instant_Buffer[13],
 80022a0:	4b37      	ldr	r3, [pc, #220]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022a2:	7b5b      	ldrb	r3, [r3, #13]
	sprintf(LORA_BMS_Buffer,
 80022a4:	62bb      	str	r3, [r7, #40]	@ 0x28
			LORA_Instant_Buffer[14], LORA_Instant_Buffer[15],
 80022a6:	4b36      	ldr	r3, [pc, #216]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022a8:	7b9b      	ldrb	r3, [r3, #14]
	sprintf(LORA_BMS_Buffer,
 80022aa:	627b      	str	r3, [r7, #36]	@ 0x24
			LORA_Instant_Buffer[14], LORA_Instant_Buffer[15],
 80022ac:	4b34      	ldr	r3, [pc, #208]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022ae:	7bdb      	ldrb	r3, [r3, #15]
	sprintf(LORA_BMS_Buffer,
 80022b0:	623b      	str	r3, [r7, #32]
			LORA_Instant_Buffer[16], LORA_Instant_Buffer[17],
 80022b2:	4b33      	ldr	r3, [pc, #204]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022b4:	7c1b      	ldrb	r3, [r3, #16]
	sprintf(LORA_BMS_Buffer,
 80022b6:	61fb      	str	r3, [r7, #28]
			LORA_Instant_Buffer[16], LORA_Instant_Buffer[17],
 80022b8:	4b31      	ldr	r3, [pc, #196]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022ba:	7c5b      	ldrb	r3, [r3, #17]
	sprintf(LORA_BMS_Buffer,
 80022bc:	61bb      	str	r3, [r7, #24]
			LORA_Instant_Buffer[18], LORA_Instant_Buffer[19],
 80022be:	4b30      	ldr	r3, [pc, #192]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022c0:	7c9b      	ldrb	r3, [r3, #18]
	sprintf(LORA_BMS_Buffer,
 80022c2:	617b      	str	r3, [r7, #20]
			LORA_Instant_Buffer[18], LORA_Instant_Buffer[19],
 80022c4:	4b2e      	ldr	r3, [pc, #184]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022c6:	7cdb      	ldrb	r3, [r3, #19]
	sprintf(LORA_BMS_Buffer,
 80022c8:	613b      	str	r3, [r7, #16]
			LORA_Instant_Buffer[20], LORA_Instant_Buffer[21],
 80022ca:	4b2d      	ldr	r3, [pc, #180]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022cc:	7d1b      	ldrb	r3, [r3, #20]
	sprintf(LORA_BMS_Buffer,
 80022ce:	60fb      	str	r3, [r7, #12]
			LORA_Instant_Buffer[20], LORA_Instant_Buffer[21],
 80022d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022d2:	7d5b      	ldrb	r3, [r3, #21]
	sprintf(LORA_BMS_Buffer,
 80022d4:	60bb      	str	r3, [r7, #8]
			LORA_Instant_Buffer[22], LORA_Instant_Buffer[23],
 80022d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022d8:	7d9b      	ldrb	r3, [r3, #22]
	sprintf(LORA_BMS_Buffer,
 80022da:	607b      	str	r3, [r7, #4]
			LORA_Instant_Buffer[22], LORA_Instant_Buffer[23],
 80022dc:	4b28      	ldr	r3, [pc, #160]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022de:	7ddb      	ldrb	r3, [r3, #23]
	sprintf(LORA_BMS_Buffer,
 80022e0:	603b      	str	r3, [r7, #0]
			LORA_Instant_Buffer[24], LORA_Instant_Buffer[25],
 80022e2:	4b27      	ldr	r3, [pc, #156]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022e4:	7e1b      	ldrb	r3, [r3, #24]
	sprintf(LORA_BMS_Buffer,
 80022e6:	461e      	mov	r6, r3
			LORA_Instant_Buffer[24], LORA_Instant_Buffer[25],
 80022e8:	4b25      	ldr	r3, [pc, #148]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022ea:	7e5b      	ldrb	r3, [r3, #25]
	sprintf(LORA_BMS_Buffer,
 80022ec:	461d      	mov	r5, r3
			LORA_Instant_Buffer[26], LORA_Instant_Buffer[27],
 80022ee:	4b24      	ldr	r3, [pc, #144]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022f0:	7e9b      	ldrb	r3, [r3, #26]
	sprintf(LORA_BMS_Buffer,
 80022f2:	461c      	mov	r4, r3
			LORA_Instant_Buffer[26], LORA_Instant_Buffer[27],
 80022f4:	4b22      	ldr	r3, [pc, #136]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022f6:	7edb      	ldrb	r3, [r3, #27]
	sprintf(LORA_BMS_Buffer,
 80022f8:	4618      	mov	r0, r3
			LORA_Instant_Buffer[28],LORA_Instant_Buffer[29],
 80022fa:	4b21      	ldr	r3, [pc, #132]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 80022fc:	7f1b      	ldrb	r3, [r3, #28]
	sprintf(LORA_BMS_Buffer,
 80022fe:	4619      	mov	r1, r3
			LORA_Instant_Buffer[28],LORA_Instant_Buffer[29],
 8002300:	4b1f      	ldr	r3, [pc, #124]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 8002302:	7f5b      	ldrb	r3, [r3, #29]
	sprintf(LORA_BMS_Buffer,
 8002304:	461a      	mov	r2, r3
			LORA_Instant_Buffer[30]/*LORA_Instant_Buffer[31]*/);
 8002306:	4b1e      	ldr	r3, [pc, #120]	@ (8002380 <Create_BMS_MsgPacket_For_LORA+0x204>)
 8002308:	7f9b      	ldrb	r3, [r3, #30]
	sprintf(LORA_BMS_Buffer,
 800230a:	931a      	str	r3, [sp, #104]	@ 0x68
 800230c:	9219      	str	r2, [sp, #100]	@ 0x64
 800230e:	9118      	str	r1, [sp, #96]	@ 0x60
 8002310:	9017      	str	r0, [sp, #92]	@ 0x5c
 8002312:	9416      	str	r4, [sp, #88]	@ 0x58
 8002314:	9515      	str	r5, [sp, #84]	@ 0x54
 8002316:	9614      	str	r6, [sp, #80]	@ 0x50
 8002318:	683a      	ldr	r2, [r7, #0]
 800231a:	9213      	str	r2, [sp, #76]	@ 0x4c
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	9212      	str	r2, [sp, #72]	@ 0x48
 8002320:	68ba      	ldr	r2, [r7, #8]
 8002322:	9211      	str	r2, [sp, #68]	@ 0x44
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	9210      	str	r2, [sp, #64]	@ 0x40
 8002328:	693a      	ldr	r2, [r7, #16]
 800232a:	920f      	str	r2, [sp, #60]	@ 0x3c
 800232c:	697a      	ldr	r2, [r7, #20]
 800232e:	920e      	str	r2, [sp, #56]	@ 0x38
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	920d      	str	r2, [sp, #52]	@ 0x34
 8002334:	69fa      	ldr	r2, [r7, #28]
 8002336:	920c      	str	r2, [sp, #48]	@ 0x30
 8002338:	6a3a      	ldr	r2, [r7, #32]
 800233a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800233c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800233e:	920a      	str	r2, [sp, #40]	@ 0x28
 8002340:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002342:	9209      	str	r2, [sp, #36]	@ 0x24
 8002344:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002346:	9208      	str	r2, [sp, #32]
 8002348:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800234a:	9207      	str	r2, [sp, #28]
 800234c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800234e:	9206      	str	r2, [sp, #24]
 8002350:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002352:	9205      	str	r2, [sp, #20]
 8002354:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002356:	9204      	str	r2, [sp, #16]
 8002358:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800235a:	9203      	str	r2, [sp, #12]
 800235c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800235e:	9202      	str	r2, [sp, #8]
 8002360:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002362:	9201      	str	r2, [sp, #4]
 8002364:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	4673      	mov	r3, lr
 800236a:	4662      	mov	r2, ip
 800236c:	4905      	ldr	r1, [pc, #20]	@ (8002384 <Create_BMS_MsgPacket_For_LORA+0x208>)
 800236e:	4806      	ldr	r0, [pc, #24]	@ (8002388 <Create_BMS_MsgPacket_For_LORA+0x20c>)
 8002370:	f007 fd44 	bl	8009dfc <siprintf>

}
 8002374:	bf00      	nop
 8002376:	376c      	adds	r7, #108	@ 0x6c
 8002378:	46bd      	mov	sp, r7
 800237a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800237c:	200023d8 	.word	0x200023d8
 8002380:	20002450 	.word	0x20002450
 8002384:	0800a908 	.word	0x0800a908
 8002388:	20002518 	.word	0x20002518

0800238c <Create_BCM_MsgPacket_For_LORA>:
void Create_BCM_MsgPacket_For_LORA(void) {
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af02      	add	r7, sp, #8
//Sras ile Sa Sinyal, Sol sinyal, Dortlu, Uzunlar
	for (int i = 0; i < 5; i++) {
 8002392:	2300      	movs	r3, #0
 8002394:	607b      	str	r3, [r7, #4]
 8002396:	e00b      	b.n	80023b0 <Create_BCM_MsgPacket_For_LORA+0x24>
		LORA_Instant_Buffer[i] = CanRX[i];
 8002398:	4a12      	ldr	r2, [pc, #72]	@ (80023e4 <Create_BCM_MsgPacket_For_LORA+0x58>)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4413      	add	r3, r2
 800239e:	7819      	ldrb	r1, [r3, #0]
 80023a0:	4a11      	ldr	r2, [pc, #68]	@ (80023e8 <Create_BCM_MsgPacket_For_LORA+0x5c>)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4413      	add	r3, r2
 80023a6:	460a      	mov	r2, r1
 80023a8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 5; i++) {
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	3301      	adds	r3, #1
 80023ae:	607b      	str	r3, [r7, #4]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2b04      	cmp	r3, #4
 80023b4:	ddf0      	ble.n	8002398 <Create_BCM_MsgPacket_For_LORA+0xc>
	}
	sprintf(LORA_BCM_Buffer, "%u,%u,%u,%u,", LORA_Instant_Buffer[1],
 80023b6:	4b0c      	ldr	r3, [pc, #48]	@ (80023e8 <Create_BCM_MsgPacket_For_LORA+0x5c>)
 80023b8:	785b      	ldrb	r3, [r3, #1]
 80023ba:	4619      	mov	r1, r3
			LORA_Instant_Buffer[2], LORA_Instant_Buffer[3],
 80023bc:	4b0a      	ldr	r3, [pc, #40]	@ (80023e8 <Create_BCM_MsgPacket_For_LORA+0x5c>)
 80023be:	789b      	ldrb	r3, [r3, #2]
	sprintf(LORA_BCM_Buffer, "%u,%u,%u,%u,", LORA_Instant_Buffer[1],
 80023c0:	4618      	mov	r0, r3
			LORA_Instant_Buffer[2], LORA_Instant_Buffer[3],
 80023c2:	4b09      	ldr	r3, [pc, #36]	@ (80023e8 <Create_BCM_MsgPacket_For_LORA+0x5c>)
 80023c4:	78db      	ldrb	r3, [r3, #3]
	sprintf(LORA_BCM_Buffer, "%u,%u,%u,%u,", LORA_Instant_Buffer[1],
 80023c6:	461a      	mov	r2, r3
			LORA_Instant_Buffer[4]);
 80023c8:	4b07      	ldr	r3, [pc, #28]	@ (80023e8 <Create_BCM_MsgPacket_For_LORA+0x5c>)
 80023ca:	791b      	ldrb	r3, [r3, #4]
	sprintf(LORA_BCM_Buffer, "%u,%u,%u,%u,", LORA_Instant_Buffer[1],
 80023cc:	9301      	str	r3, [sp, #4]
 80023ce:	9200      	str	r2, [sp, #0]
 80023d0:	4603      	mov	r3, r0
 80023d2:	460a      	mov	r2, r1
 80023d4:	4905      	ldr	r1, [pc, #20]	@ (80023ec <Create_BCM_MsgPacket_For_LORA+0x60>)
 80023d6:	4806      	ldr	r0, [pc, #24]	@ (80023f0 <Create_BCM_MsgPacket_For_LORA+0x64>)
 80023d8:	f007 fd10 	bl	8009dfc <siprintf>
}
 80023dc:	bf00      	nop
 80023de:	3708      	adds	r7, #8
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	200023d8 	.word	0x200023d8
 80023e8:	20002450 	.word	0x20002450
 80023ec:	0800a964 	.word	0x0800a964
 80023f0:	20000044 	.word	0x20000044

080023f4 <Create_SPEED_MsgPacket_For_LORA>:
void Create_SPEED_MsgPacket_For_LORA(void) {
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
	LORA_Instant_Buffer[0] = CanRX[0];
 80023f8:	4b06      	ldr	r3, [pc, #24]	@ (8002414 <Create_SPEED_MsgPacket_For_LORA+0x20>)
 80023fa:	781a      	ldrb	r2, [r3, #0]
 80023fc:	4b06      	ldr	r3, [pc, #24]	@ (8002418 <Create_SPEED_MsgPacket_For_LORA+0x24>)
 80023fe:	701a      	strb	r2, [r3, #0]
	sprintf(LORA_SPEED_Buffer, "%u,",  LORA_Instant_Buffer[0]);
 8002400:	4b05      	ldr	r3, [pc, #20]	@ (8002418 <Create_SPEED_MsgPacket_For_LORA+0x24>)
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	461a      	mov	r2, r3
 8002406:	4905      	ldr	r1, [pc, #20]	@ (800241c <Create_SPEED_MsgPacket_For_LORA+0x28>)
 8002408:	4805      	ldr	r0, [pc, #20]	@ (8002420 <Create_SPEED_MsgPacket_For_LORA+0x2c>)
 800240a:	f007 fcf7 	bl	8009dfc <siprintf>
}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	200023d8 	.word	0x200023d8
 8002418:	20002450 	.word	0x20002450
 800241c:	0800a974 	.word	0x0800a974
 8002420:	20000060 	.word	0x20000060

08002424 <Create_CURRENT_MsgPacket_For_LORA>:
void Create_CURRENT_MsgPacket_For_LORA(void) {
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
	uint32_t CURRENT = ((CanRX[0] * 256) + (CanRX[1] * 1000)
 800242a:	4b11      	ldr	r3, [pc, #68]	@ (8002470 <Create_CURRENT_MsgPacket_For_LORA+0x4c>)
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	021a      	lsls	r2, r3, #8
 8002430:	4b0f      	ldr	r3, [pc, #60]	@ (8002470 <Create_CURRENT_MsgPacket_For_LORA+0x4c>)
 8002432:	785b      	ldrb	r3, [r3, #1]
 8002434:	4619      	mov	r1, r3
 8002436:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800243a:	fb01 f303 	mul.w	r3, r1, r3
 800243e:	441a      	add	r2, r3
			+ (CanRX[2] * 256) + CanRX[3]);
 8002440:	4b0b      	ldr	r3, [pc, #44]	@ (8002470 <Create_CURRENT_MsgPacket_For_LORA+0x4c>)
 8002442:	789b      	ldrb	r3, [r3, #2]
 8002444:	021b      	lsls	r3, r3, #8
 8002446:	4413      	add	r3, r2
 8002448:	4a09      	ldr	r2, [pc, #36]	@ (8002470 <Create_CURRENT_MsgPacket_For_LORA+0x4c>)
 800244a:	78d2      	ldrb	r2, [r2, #3]
 800244c:	4413      	add	r3, r2
	uint32_t CURRENT = ((CanRX[0] * 256) + (CanRX[1] * 1000)
 800244e:	607b      	str	r3, [r7, #4]
	CURRENT=CURRENT/1000;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a08      	ldr	r2, [pc, #32]	@ (8002474 <Create_CURRENT_MsgPacket_For_LORA+0x50>)
 8002454:	fba2 2303 	umull	r2, r3, r2, r3
 8002458:	099b      	lsrs	r3, r3, #6
 800245a:	607b      	str	r3, [r7, #4]
	sprintf(LORA_CURRENT_Buffer, "%lu",  CURRENT);
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	4906      	ldr	r1, [pc, #24]	@ (8002478 <Create_CURRENT_MsgPacket_For_LORA+0x54>)
 8002460:	4806      	ldr	r0, [pc, #24]	@ (800247c <Create_CURRENT_MsgPacket_For_LORA+0x58>)
 8002462:	f007 fccb 	bl	8009dfc <siprintf>
}
 8002466:	bf00      	nop
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	200023d8 	.word	0x200023d8
 8002474:	10624dd3 	.word	0x10624dd3
 8002478:	0800a978 	.word	0x0800a978
 800247c:	2000006c 	.word	0x2000006c

08002480 <LORA_Incomming_Packet_ID_From_CANBUS>:
void LORA_Incomming_Packet_ID_From_CANBUS(uint8_t CAN_ID) {
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	71fb      	strb	r3, [r7, #7]
	switch (CAN_ID) {
 800248a:	79fb      	ldrb	r3, [r7, #7]
 800248c:	2b50      	cmp	r3, #80	@ 0x50
 800248e:	d00f      	beq.n	80024b0 <LORA_Incomming_Packet_ID_From_CANBUS+0x30>
 8002490:	2b50      	cmp	r3, #80	@ 0x50
 8002492:	dc13      	bgt.n	80024bc <LORA_Incomming_Packet_ID_From_CANBUS+0x3c>
 8002494:	2b30      	cmp	r3, #48	@ 0x30
 8002496:	d00e      	beq.n	80024b6 <LORA_Incomming_Packet_ID_From_CANBUS+0x36>
 8002498:	2b30      	cmp	r3, #48	@ 0x30
 800249a:	dc0f      	bgt.n	80024bc <LORA_Incomming_Packet_ID_From_CANBUS+0x3c>
 800249c:	2b23      	cmp	r3, #35	@ 0x23
 800249e:	d004      	beq.n	80024aa <LORA_Incomming_Packet_ID_From_CANBUS+0x2a>
 80024a0:	2b27      	cmp	r3, #39	@ 0x27
 80024a2:	d10b      	bne.n	80024bc <LORA_Incomming_Packet_ID_From_CANBUS+0x3c>
	case BMS_ID:
		Create_BMS_MsgPacket_For_LORA();
 80024a4:	f7ff fe6a 	bl	800217c <Create_BMS_MsgPacket_For_LORA>

		break;
 80024a8:	e008      	b.n	80024bc <LORA_Incomming_Packet_ID_From_CANBUS+0x3c>
	case BCM_ID:
		Create_BCM_MsgPacket_For_LORA();
 80024aa:	f7ff ff6f 	bl	800238c <Create_BCM_MsgPacket_For_LORA>

		break;
 80024ae:	e005      	b.n	80024bc <LORA_Incomming_Packet_ID_From_CANBUS+0x3c>
	case SPEED_ID:
		Create_SPEED_MsgPacket_For_LORA();
 80024b0:	f7ff ffa0 	bl	80023f4 <Create_SPEED_MsgPacket_For_LORA>

		break;
 80024b4:	e002      	b.n	80024bc <LORA_Incomming_Packet_ID_From_CANBUS+0x3c>
	case Current_ID:
		Create_CURRENT_MsgPacket_For_LORA();
 80024b6:	f7ff ffb5 	bl	8002424 <Create_CURRENT_MsgPacket_For_LORA>

		break;
 80024ba:	bf00      	nop
	}

}
 80024bc:	bf00      	nop
 80024be:	3708      	adds	r7, #8
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <LORA_Send_Together_DATAS>:

void LORA_Send_Together_DATAS(void) {
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af04      	add	r7, sp, #16
	uint32_t length = 0;
 80024ca:	2300      	movs	r3, #0
 80024cc:	607b      	str	r3, [r7, #4]
	char LORA_Adress[3]={'\0'};
 80024ce:	463b      	mov	r3, r7
 80024d0:	2100      	movs	r1, #0
 80024d2:	460a      	mov	r2, r1
 80024d4:	801a      	strh	r2, [r3, #0]
 80024d6:	460a      	mov	r2, r1
 80024d8:	709a      	strb	r2, [r3, #2]
	LORA_Adress[0] = (char) 0x05;
 80024da:	2305      	movs	r3, #5
 80024dc:	703b      	strb	r3, [r7, #0]
	LORA_Adress[1] = LORA_RECEIVER_HIGH;
 80024de:	2327      	movs	r3, #39	@ 0x27
 80024e0:	707b      	strb	r3, [r7, #1]
	LORA_Adress[2] = LORA_RECEIVER_LOW;
 80024e2:	2327      	movs	r3, #39	@ 0x27
 80024e4:	70bb      	strb	r3, [r7, #2]
	LORA_Adress[3] = '\0';
 80024e6:	2300      	movs	r3, #0
 80024e8:	70fb      	strb	r3, [r7, #3]
//	for(int i =3 ; i<=n;i++)
//	{
//		LORA_Sending_Buffer[i]= LORA_Sending_Buffer[i+1];
//	}

	sprintf(LORA_Sending_Buffer, "%s%s%s%s%s%s", LORA_Adress, LORA_BCM_Buffer,
 80024ea:	463a      	mov	r2, r7
 80024ec:	4b12      	ldr	r3, [pc, #72]	@ (8002538 <LORA_Send_Together_DATAS+0x74>)
 80024ee:	9303      	str	r3, [sp, #12]
 80024f0:	4b12      	ldr	r3, [pc, #72]	@ (800253c <LORA_Send_Together_DATAS+0x78>)
 80024f2:	9302      	str	r3, [sp, #8]
 80024f4:	4b12      	ldr	r3, [pc, #72]	@ (8002540 <LORA_Send_Together_DATAS+0x7c>)
 80024f6:	9301      	str	r3, [sp, #4]
 80024f8:	4b12      	ldr	r3, [pc, #72]	@ (8002544 <LORA_Send_Together_DATAS+0x80>)
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	4b12      	ldr	r3, [pc, #72]	@ (8002548 <LORA_Send_Together_DATAS+0x84>)
 80024fe:	4913      	ldr	r1, [pc, #76]	@ (800254c <LORA_Send_Together_DATAS+0x88>)
 8002500:	4813      	ldr	r0, [pc, #76]	@ (8002550 <LORA_Send_Together_DATAS+0x8c>)
 8002502:	f007 fc7b 	bl	8009dfc <siprintf>
			LORA_SPEED_Buffer, LORA_BMS_Buffer, LORA_CURRENT_Buffer, xchar);
	length = strlen(LORA_Sending_Buffer);
 8002506:	4812      	ldr	r0, [pc, #72]	@ (8002550 <LORA_Send_Together_DATAS+0x8c>)
 8002508:	f7fd fe20 	bl	800014c <strlen>
 800250c:	6078      	str	r0, [r7, #4]

	LORA_Sending_Buffer[0] = (char) 0x00;
 800250e:	4b10      	ldr	r3, [pc, #64]	@ (8002550 <LORA_Send_Together_DATAS+0x8c>)
 8002510:	2200      	movs	r2, #0
 8002512:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) LORA_Sending_Buffer,
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	b29a      	uxth	r2, r3
 8002518:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800251c:	490c      	ldr	r1, [pc, #48]	@ (8002550 <LORA_Send_Together_DATAS+0x8c>)
 800251e:	480d      	ldr	r0, [pc, #52]	@ (8002554 <LORA_Send_Together_DATAS+0x90>)
 8002520:	f002 ffe9 	bl	80054f6 <HAL_UART_Transmit>
			(uint16_t) (length), 500);
	memset(LORA_Sending_Buffer, '\0', 200);
 8002524:	22c8      	movs	r2, #200	@ 0xc8
 8002526:	2100      	movs	r1, #0
 8002528:	4809      	ldr	r0, [pc, #36]	@ (8002550 <LORA_Send_Together_DATAS+0x8c>)
 800252a:	f007 fc89 	bl	8009e40 <memset>
}
 800252e:	bf00      	nop
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000078 	.word	0x20000078
 800253c:	2000006c 	.word	0x2000006c
 8002540:	20002518 	.word	0x20002518
 8002544:	20000060 	.word	0x20000060
 8002548:	20000044 	.word	0x20000044
 800254c:	0800a97c 	.word	0x0800a97c
 8002550:	2000257c 	.word	0x2000257c
 8002554:	2000022c 	.word	0x2000022c

08002558 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800255c:	4b08      	ldr	r3, [pc, #32]	@ (8002580 <HAL_Init+0x28>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a07      	ldr	r2, [pc, #28]	@ (8002580 <HAL_Init+0x28>)
 8002562:	f043 0310 	orr.w	r3, r3, #16
 8002566:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002568:	2003      	movs	r0, #3
 800256a:	f000 fea9 	bl	80032c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800256e:	2000      	movs	r0, #0
 8002570:	f000 f808 	bl	8002584 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002574:	f7fe fe96 	bl	80012a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40022000 	.word	0x40022000

08002584 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800258c:	4b12      	ldr	r3, [pc, #72]	@ (80025d8 <HAL_InitTick+0x54>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	4b12      	ldr	r3, [pc, #72]	@ (80025dc <HAL_InitTick+0x58>)
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	4619      	mov	r1, r3
 8002596:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800259a:	fbb3 f3f1 	udiv	r3, r3, r1
 800259e:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a2:	4618      	mov	r0, r3
 80025a4:	f000 fec1 	bl	800332a <HAL_SYSTICK_Config>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e00e      	b.n	80025d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2b0f      	cmp	r3, #15
 80025b6:	d80a      	bhi.n	80025ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025b8:	2200      	movs	r2, #0
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	f04f 30ff 	mov.w	r0, #4294967295
 80025c0:	f000 fe89 	bl	80032d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025c4:	4a06      	ldr	r2, [pc, #24]	@ (80025e0 <HAL_InitTick+0x5c>)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025ca:	2300      	movs	r3, #0
 80025cc:	e000      	b.n	80025d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20000004 	.word	0x20000004
 80025dc:	20000080 	.word	0x20000080
 80025e0:	2000007c 	.word	0x2000007c

080025e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025e8:	4b05      	ldr	r3, [pc, #20]	@ (8002600 <HAL_IncTick+0x1c>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	461a      	mov	r2, r3
 80025ee:	4b05      	ldr	r3, [pc, #20]	@ (8002604 <HAL_IncTick+0x20>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4413      	add	r3, r2
 80025f4:	4a03      	ldr	r2, [pc, #12]	@ (8002604 <HAL_IncTick+0x20>)
 80025f6:	6013      	str	r3, [r2, #0]
}
 80025f8:	bf00      	nop
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr
 8002600:	20000080 	.word	0x20000080
 8002604:	20002644 	.word	0x20002644

08002608 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return uwTick;
 800260c:	4b02      	ldr	r3, [pc, #8]	@ (8002618 <HAL_GetTick+0x10>)
 800260e:	681b      	ldr	r3, [r3, #0]
}
 8002610:	4618      	mov	r0, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	bc80      	pop	{r7}
 8002616:	4770      	bx	lr
 8002618:	20002644 	.word	0x20002644

0800261c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002624:	f7ff fff0 	bl	8002608 <HAL_GetTick>
 8002628:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002634:	d005      	beq.n	8002642 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002636:	4b0a      	ldr	r3, [pc, #40]	@ (8002660 <HAL_Delay+0x44>)
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	461a      	mov	r2, r3
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	4413      	add	r3, r2
 8002640:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002642:	bf00      	nop
 8002644:	f7ff ffe0 	bl	8002608 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	429a      	cmp	r2, r3
 8002652:	d8f7      	bhi.n	8002644 <HAL_Delay+0x28>
  {
  }
}
 8002654:	bf00      	nop
 8002656:	bf00      	nop
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	20000080 	.word	0x20000080

08002664 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e0ed      	b.n	8002852 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f893 3020 	ldrb.w	r3, [r3, #32]
 800267c:	b2db      	uxtb	r3, r3
 800267e:	2b00      	cmp	r3, #0
 8002680:	d102      	bne.n	8002688 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f7fe fe40 	bl	8001308 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f042 0201 	orr.w	r2, r2, #1
 8002696:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002698:	f7ff ffb6 	bl	8002608 <HAL_GetTick>
 800269c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800269e:	e012      	b.n	80026c6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80026a0:	f7ff ffb2 	bl	8002608 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b0a      	cmp	r3, #10
 80026ac:	d90b      	bls.n	80026c6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2205      	movs	r2, #5
 80026be:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e0c5      	b.n	8002852 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f003 0301 	and.w	r3, r3, #1
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d0e5      	beq.n	80026a0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f022 0202 	bic.w	r2, r2, #2
 80026e2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80026e4:	f7ff ff90 	bl	8002608 <HAL_GetTick>
 80026e8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80026ea:	e012      	b.n	8002712 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80026ec:	f7ff ff8c 	bl	8002608 <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b0a      	cmp	r3, #10
 80026f8:	d90b      	bls.n	8002712 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fe:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2205      	movs	r2, #5
 800270a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e09f      	b.n	8002852 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1e5      	bne.n	80026ec <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	7e1b      	ldrb	r3, [r3, #24]
 8002724:	2b01      	cmp	r3, #1
 8002726:	d108      	bne.n	800273a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	e007      	b.n	800274a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002748:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	7e5b      	ldrb	r3, [r3, #25]
 800274e:	2b01      	cmp	r3, #1
 8002750:	d108      	bne.n	8002764 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002760:	601a      	str	r2, [r3, #0]
 8002762:	e007      	b.n	8002774 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002772:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	7e9b      	ldrb	r3, [r3, #26]
 8002778:	2b01      	cmp	r3, #1
 800277a:	d108      	bne.n	800278e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f042 0220 	orr.w	r2, r2, #32
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	e007      	b.n	800279e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f022 0220 	bic.w	r2, r2, #32
 800279c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	7edb      	ldrb	r3, [r3, #27]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d108      	bne.n	80027b8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f022 0210 	bic.w	r2, r2, #16
 80027b4:	601a      	str	r2, [r3, #0]
 80027b6:	e007      	b.n	80027c8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f042 0210 	orr.w	r2, r2, #16
 80027c6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	7f1b      	ldrb	r3, [r3, #28]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d108      	bne.n	80027e2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f042 0208 	orr.w	r2, r2, #8
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	e007      	b.n	80027f2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f022 0208 	bic.w	r2, r2, #8
 80027f0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	7f5b      	ldrb	r3, [r3, #29]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d108      	bne.n	800280c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f042 0204 	orr.w	r2, r2, #4
 8002808:	601a      	str	r2, [r3, #0]
 800280a:	e007      	b.n	800281c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f022 0204 	bic.w	r2, r2, #4
 800281a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689a      	ldr	r2, [r3, #8]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	431a      	orrs	r2, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	431a      	orrs	r2, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	695b      	ldr	r3, [r3, #20]
 8002830:	ea42 0103 	orr.w	r1, r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	1e5a      	subs	r2, r3, #1
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	430a      	orrs	r2, r1
 8002840:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800285a:	b480      	push	{r7}
 800285c:	b087      	sub	sp, #28
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
 8002862:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002870:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002872:	7cfb      	ldrb	r3, [r7, #19]
 8002874:	2b01      	cmp	r3, #1
 8002876:	d003      	beq.n	8002880 <HAL_CAN_ConfigFilter+0x26>
 8002878:	7cfb      	ldrb	r3, [r7, #19]
 800287a:	2b02      	cmp	r3, #2
 800287c:	f040 80aa 	bne.w	80029d4 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002886:	f043 0201 	orr.w	r2, r3, #1
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	695b      	ldr	r3, [r3, #20]
 8002894:	f003 031f 	and.w	r3, r3, #31
 8002898:	2201      	movs	r2, #1
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	43db      	mvns	r3, r3
 80028aa:	401a      	ands	r2, r3
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d123      	bne.n	8002902 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	43db      	mvns	r3, r3
 80028c4:	401a      	ands	r2, r3
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80028d8:	683a      	ldr	r2, [r7, #0]
 80028da:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80028dc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	3248      	adds	r2, #72	@ 0x48
 80028e2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80028f6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80028f8:	6979      	ldr	r1, [r7, #20]
 80028fa:	3348      	adds	r3, #72	@ 0x48
 80028fc:	00db      	lsls	r3, r3, #3
 80028fe:	440b      	add	r3, r1
 8002900:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d122      	bne.n	8002950 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	431a      	orrs	r2, r3
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800292a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	3248      	adds	r2, #72	@ 0x48
 8002930:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002944:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002946:	6979      	ldr	r1, [r7, #20]
 8002948:	3348      	adds	r3, #72	@ 0x48
 800294a:	00db      	lsls	r3, r3, #3
 800294c:	440b      	add	r3, r1
 800294e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	699b      	ldr	r3, [r3, #24]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d109      	bne.n	800296c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	43db      	mvns	r3, r3
 8002962:	401a      	ands	r2, r3
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800296a:	e007      	b.n	800297c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	431a      	orrs	r2, r3
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d109      	bne.n	8002998 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	43db      	mvns	r3, r3
 800298e:	401a      	ands	r2, r3
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002996:	e007      	b.n	80029a8 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	431a      	orrs	r2, r3
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	6a1b      	ldr	r3, [r3, #32]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d107      	bne.n	80029c0 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	431a      	orrs	r2, r3
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80029c6:	f023 0201 	bic.w	r2, r3, #1
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80029d0:	2300      	movs	r3, #0
 80029d2:	e006      	b.n	80029e2 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
  }
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	371c      	adds	r7, #28
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bc80      	pop	{r7}
 80029ea:	4770      	bx	lr

080029ec <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d12e      	bne.n	8002a5e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2202      	movs	r2, #2
 8002a04:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f022 0201 	bic.w	r2, r2, #1
 8002a16:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002a18:	f7ff fdf6 	bl	8002608 <HAL_GetTick>
 8002a1c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002a1e:	e012      	b.n	8002a46 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a20:	f7ff fdf2 	bl	8002608 <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	2b0a      	cmp	r3, #10
 8002a2c:	d90b      	bls.n	8002a46 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a32:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2205      	movs	r2, #5
 8002a3e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e012      	b.n	8002a6c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1e5      	bne.n	8002a20 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	e006      	b.n	8002a6c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a62:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
  }
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3710      	adds	r7, #16
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002a74:	b480      	push	{r7}
 8002a76:	b087      	sub	sp, #28
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
 8002a80:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a88:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002a8a:	7dfb      	ldrb	r3, [r7, #23]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d003      	beq.n	8002a98 <HAL_CAN_GetRxMessage+0x24>
 8002a90:	7dfb      	ldrb	r3, [r7, #23]
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	f040 80f3 	bne.w	8002c7e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d10e      	bne.n	8002abc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	f003 0303 	and.w	r3, r3, #3
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d116      	bne.n	8002ada <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e0e7      	b.n	8002c8c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	f003 0303 	and.w	r3, r3, #3
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d107      	bne.n	8002ada <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ace:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e0d8      	b.n	8002c8c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	331b      	adds	r3, #27
 8002ae2:	011b      	lsls	r3, r3, #4
 8002ae4:	4413      	add	r3, r2
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0204 	and.w	r2, r3, #4
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d10c      	bne.n	8002b12 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	331b      	adds	r3, #27
 8002b00:	011b      	lsls	r3, r3, #4
 8002b02:	4413      	add	r3, r2
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	0d5b      	lsrs	r3, r3, #21
 8002b08:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	601a      	str	r2, [r3, #0]
 8002b10:	e00b      	b.n	8002b2a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	331b      	adds	r3, #27
 8002b1a:	011b      	lsls	r3, r3, #4
 8002b1c:	4413      	add	r3, r2
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	08db      	lsrs	r3, r3, #3
 8002b22:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	331b      	adds	r3, #27
 8002b32:	011b      	lsls	r3, r3, #4
 8002b34:	4413      	add	r3, r2
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0202 	and.w	r2, r3, #2
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	331b      	adds	r3, #27
 8002b48:	011b      	lsls	r3, r3, #4
 8002b4a:	4413      	add	r3, r2
 8002b4c:	3304      	adds	r3, #4
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 020f 	and.w	r2, r3, #15
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	331b      	adds	r3, #27
 8002b60:	011b      	lsls	r3, r3, #4
 8002b62:	4413      	add	r3, r2
 8002b64:	3304      	adds	r3, #4
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	0a1b      	lsrs	r3, r3, #8
 8002b6a:	b2da      	uxtb	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	331b      	adds	r3, #27
 8002b78:	011b      	lsls	r3, r3, #4
 8002b7a:	4413      	add	r3, r2
 8002b7c:	3304      	adds	r3, #4
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	0c1b      	lsrs	r3, r3, #16
 8002b82:	b29a      	uxth	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	011b      	lsls	r3, r3, #4
 8002b90:	4413      	add	r3, r2
 8002b92:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	b2da      	uxtb	r2, r3
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	011b      	lsls	r3, r3, #4
 8002ba6:	4413      	add	r3, r2
 8002ba8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	0a1a      	lsrs	r2, r3, #8
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	b2d2      	uxtb	r2, r2
 8002bb6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	011b      	lsls	r3, r3, #4
 8002bc0:	4413      	add	r3, r2
 8002bc2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	0c1a      	lsrs	r2, r3, #16
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	3302      	adds	r3, #2
 8002bce:	b2d2      	uxtb	r2, r2
 8002bd0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	011b      	lsls	r3, r3, #4
 8002bda:	4413      	add	r3, r2
 8002bdc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	0e1a      	lsrs	r2, r3, #24
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	3303      	adds	r3, #3
 8002be8:	b2d2      	uxtb	r2, r2
 8002bea:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	011b      	lsls	r3, r3, #4
 8002bf4:	4413      	add	r3, r2
 8002bf6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	3304      	adds	r3, #4
 8002c00:	b2d2      	uxtb	r2, r2
 8002c02:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	011b      	lsls	r3, r3, #4
 8002c0c:	4413      	add	r3, r2
 8002c0e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	0a1a      	lsrs	r2, r3, #8
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	3305      	adds	r3, #5
 8002c1a:	b2d2      	uxtb	r2, r2
 8002c1c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	011b      	lsls	r3, r3, #4
 8002c26:	4413      	add	r3, r2
 8002c28:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	0c1a      	lsrs	r2, r3, #16
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	3306      	adds	r3, #6
 8002c34:	b2d2      	uxtb	r2, r2
 8002c36:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	011b      	lsls	r3, r3, #4
 8002c40:	4413      	add	r3, r2
 8002c42:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	0e1a      	lsrs	r2, r3, #24
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	3307      	adds	r3, #7
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d108      	bne.n	8002c6a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f042 0220 	orr.w	r2, r2, #32
 8002c66:	60da      	str	r2, [r3, #12]
 8002c68:	e007      	b.n	8002c7a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	691a      	ldr	r2, [r3, #16]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f042 0220 	orr.w	r2, r2, #32
 8002c78:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	e006      	b.n	8002c8c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c82:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
  }
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	371c      	adds	r7, #28
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr

08002c96 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b085      	sub	sp, #20
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
 8002c9e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ca6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002ca8:	7bfb      	ldrb	r3, [r7, #15]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d002      	beq.n	8002cb4 <HAL_CAN_ActivateNotification+0x1e>
 8002cae:	7bfb      	ldrb	r3, [r7, #15]
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d109      	bne.n	8002cc8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	6959      	ldr	r1, [r3, #20]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	683a      	ldr	r2, [r7, #0]
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	e006      	b.n	8002cd6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ccc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
  }
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3714      	adds	r7, #20
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bc80      	pop	{r7}
 8002cde:	4770      	bx	lr

08002ce0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b08a      	sub	sp, #40	@ 0x28
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002d1c:	6a3b      	ldr	r3, [r7, #32]
 8002d1e:	f003 0301 	and.w	r3, r3, #1
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d07c      	beq.n	8002e20 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d023      	beq.n	8002d78 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2201      	movs	r2, #1
 8002d36:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	f003 0302 	and.w	r3, r3, #2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d003      	beq.n	8002d4a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f000 f983 	bl	800304e <HAL_CAN_TxMailbox0CompleteCallback>
 8002d48:	e016      	b.n	8002d78 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	f003 0304 	and.w	r3, r3, #4
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d004      	beq.n	8002d5e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d56:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d5c:	e00c      	b.n	8002d78 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	f003 0308 	and.w	r3, r3, #8
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d004      	beq.n	8002d72 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d6a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d70:	e002      	b.n	8002d78 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f000 f986 	bl	8003084 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d024      	beq.n	8002dcc <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d8a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d003      	beq.n	8002d9e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f000 f962 	bl	8003060 <HAL_CAN_TxMailbox1CompleteCallback>
 8002d9c:	e016      	b.n	8002dcc <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d004      	beq.n	8002db2 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002daa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002dae:	627b      	str	r3, [r7, #36]	@ 0x24
 8002db0:	e00c      	b.n	8002dcc <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d004      	beq.n	8002dc6 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dc4:	e002      	b.n	8002dcc <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 f965 	bl	8003096 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d024      	beq.n	8002e20 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002dde:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d003      	beq.n	8002df2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 f941 	bl	8003072 <HAL_CAN_TxMailbox2CompleteCallback>
 8002df0:	e016      	b.n	8002e20 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002df2:	69bb      	ldr	r3, [r7, #24]
 8002df4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d004      	beq.n	8002e06 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e02:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e04:	e00c      	b.n	8002e20 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d004      	beq.n	8002e1a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e16:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e18:	e002      	b.n	8002e20 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f000 f944 	bl	80030a8 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002e20:	6a3b      	ldr	r3, [r7, #32]
 8002e22:	f003 0308 	and.w	r3, r3, #8
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00c      	beq.n	8002e44 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	f003 0310 	and.w	r3, r3, #16
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d007      	beq.n	8002e44 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e36:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e3a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2210      	movs	r2, #16
 8002e42:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002e44:	6a3b      	ldr	r3, [r7, #32]
 8002e46:	f003 0304 	and.w	r3, r3, #4
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00b      	beq.n	8002e66 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	f003 0308 	and.w	r3, r3, #8
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d006      	beq.n	8002e66 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2208      	movs	r2, #8
 8002e5e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f000 f92a 	bl	80030ba <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002e66:	6a3b      	ldr	r3, [r7, #32]
 8002e68:	f003 0302 	and.w	r3, r3, #2
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d009      	beq.n	8002e84 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	f003 0303 	and.w	r3, r3, #3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d002      	beq.n	8002e84 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f7fe fd0c 	bl	800189c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002e84:	6a3b      	ldr	r3, [r7, #32]
 8002e86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d00c      	beq.n	8002ea8 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	f003 0310 	and.w	r3, r3, #16
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d007      	beq.n	8002ea8 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e9e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2210      	movs	r2, #16
 8002ea6:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002ea8:	6a3b      	ldr	r3, [r7, #32]
 8002eaa:	f003 0320 	and.w	r3, r3, #32
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d00b      	beq.n	8002eca <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	f003 0308 	and.w	r3, r3, #8
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d006      	beq.n	8002eca <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2208      	movs	r2, #8
 8002ec2:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	f000 f90a 	bl	80030de <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002eca:	6a3b      	ldr	r3, [r7, #32]
 8002ecc:	f003 0310 	and.w	r3, r3, #16
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d009      	beq.n	8002ee8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	f003 0303 	and.w	r3, r3, #3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d002      	beq.n	8002ee8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 f8f2 	bl	80030cc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002ee8:	6a3b      	ldr	r3, [r7, #32]
 8002eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00b      	beq.n	8002f0a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	f003 0310 	and.w	r3, r3, #16
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d006      	beq.n	8002f0a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2210      	movs	r2, #16
 8002f02:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 f8f3 	bl	80030f0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002f0a:	6a3b      	ldr	r3, [r7, #32]
 8002f0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d00b      	beq.n	8002f2c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f003 0308 	and.w	r3, r3, #8
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d006      	beq.n	8002f2c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2208      	movs	r2, #8
 8002f24:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f000 f8eb 	bl	8003102 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002f2c:	6a3b      	ldr	r3, [r7, #32]
 8002f2e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d07b      	beq.n	800302e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	f003 0304 	and.w	r3, r3, #4
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d072      	beq.n	8003026 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002f40:	6a3b      	ldr	r3, [r7, #32]
 8002f42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d008      	beq.n	8002f5c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d003      	beq.n	8002f5c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f56:	f043 0301 	orr.w	r3, r3, #1
 8002f5a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002f5c:	6a3b      	ldr	r3, [r7, #32]
 8002f5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d008      	beq.n	8002f78 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d003      	beq.n	8002f78 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f72:	f043 0302 	orr.w	r3, r3, #2
 8002f76:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002f78:	6a3b      	ldr	r3, [r7, #32]
 8002f7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d008      	beq.n	8002f94 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d003      	beq.n	8002f94 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8e:	f043 0304 	orr.w	r3, r3, #4
 8002f92:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002f94:	6a3b      	ldr	r3, [r7, #32]
 8002f96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d043      	beq.n	8003026 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d03e      	beq.n	8003026 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fae:	2b60      	cmp	r3, #96	@ 0x60
 8002fb0:	d02b      	beq.n	800300a <HAL_CAN_IRQHandler+0x32a>
 8002fb2:	2b60      	cmp	r3, #96	@ 0x60
 8002fb4:	d82e      	bhi.n	8003014 <HAL_CAN_IRQHandler+0x334>
 8002fb6:	2b50      	cmp	r3, #80	@ 0x50
 8002fb8:	d022      	beq.n	8003000 <HAL_CAN_IRQHandler+0x320>
 8002fba:	2b50      	cmp	r3, #80	@ 0x50
 8002fbc:	d82a      	bhi.n	8003014 <HAL_CAN_IRQHandler+0x334>
 8002fbe:	2b40      	cmp	r3, #64	@ 0x40
 8002fc0:	d019      	beq.n	8002ff6 <HAL_CAN_IRQHandler+0x316>
 8002fc2:	2b40      	cmp	r3, #64	@ 0x40
 8002fc4:	d826      	bhi.n	8003014 <HAL_CAN_IRQHandler+0x334>
 8002fc6:	2b30      	cmp	r3, #48	@ 0x30
 8002fc8:	d010      	beq.n	8002fec <HAL_CAN_IRQHandler+0x30c>
 8002fca:	2b30      	cmp	r3, #48	@ 0x30
 8002fcc:	d822      	bhi.n	8003014 <HAL_CAN_IRQHandler+0x334>
 8002fce:	2b10      	cmp	r3, #16
 8002fd0:	d002      	beq.n	8002fd8 <HAL_CAN_IRQHandler+0x2f8>
 8002fd2:	2b20      	cmp	r3, #32
 8002fd4:	d005      	beq.n	8002fe2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002fd6:	e01d      	b.n	8003014 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fda:	f043 0308 	orr.w	r3, r3, #8
 8002fde:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002fe0:	e019      	b.n	8003016 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe4:	f043 0310 	orr.w	r3, r3, #16
 8002fe8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002fea:	e014      	b.n	8003016 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fee:	f043 0320 	orr.w	r3, r3, #32
 8002ff2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002ff4:	e00f      	b.n	8003016 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ffc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002ffe:	e00a      	b.n	8003016 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003002:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003006:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003008:	e005      	b.n	8003016 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800300a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003010:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003012:	e000      	b.n	8003016 <HAL_CAN_IRQHandler+0x336>
            break;
 8003014:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	699a      	ldr	r2, [r3, #24]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003024:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	2204      	movs	r2, #4
 800302c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800302e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003030:	2b00      	cmp	r3, #0
 8003032:	d008      	beq.n	8003046 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 f867 	bl	8003114 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003046:	bf00      	nop
 8003048:	3728      	adds	r7, #40	@ 0x28
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800304e:	b480      	push	{r7}
 8003050:	b083      	sub	sp, #12
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr

08003060 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	bc80      	pop	{r7}
 8003070:	4770      	bx	lr

08003072 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003072:	b480      	push	{r7}
 8003074:	b083      	sub	sp, #12
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800307a:	bf00      	nop
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	bc80      	pop	{r7}
 8003082:	4770      	bx	lr

08003084 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800308c:	bf00      	nop
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	bc80      	pop	{r7}
 8003094:	4770      	bx	lr

08003096 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003096:	b480      	push	{r7}
 8003098:	b083      	sub	sp, #12
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800309e:	bf00      	nop
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bc80      	pop	{r7}
 80030a6:	4770      	bx	lr

080030a8 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80030b0:	bf00      	nop
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bc80      	pop	{r7}
 80030b8:	4770      	bx	lr

080030ba <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80030ba:	b480      	push	{r7}
 80030bc:	b083      	sub	sp, #12
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80030c2:	bf00      	nop
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bc80      	pop	{r7}
 80030ca:	4770      	bx	lr

080030cc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80030d4:	bf00      	nop
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	bc80      	pop	{r7}
 80030dc:	4770      	bx	lr

080030de <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr

080030f0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bc80      	pop	{r7}
 8003100:	4770      	bx	lr

08003102 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003102:	b480      	push	{r7}
 8003104:	b083      	sub	sp, #12
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr

08003114 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	bc80      	pop	{r7}
 8003124:	4770      	bx	lr
	...

08003128 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f003 0307 	and.w	r3, r3, #7
 8003136:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003138:	4b0c      	ldr	r3, [pc, #48]	@ (800316c <__NVIC_SetPriorityGrouping+0x44>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800313e:	68ba      	ldr	r2, [r7, #8]
 8003140:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003144:	4013      	ands	r3, r2
 8003146:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003150:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003154:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800315a:	4a04      	ldr	r2, [pc, #16]	@ (800316c <__NVIC_SetPriorityGrouping+0x44>)
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	60d3      	str	r3, [r2, #12]
}
 8003160:	bf00      	nop
 8003162:	3714      	adds	r7, #20
 8003164:	46bd      	mov	sp, r7
 8003166:	bc80      	pop	{r7}
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	e000ed00 	.word	0xe000ed00

08003170 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003174:	4b04      	ldr	r3, [pc, #16]	@ (8003188 <__NVIC_GetPriorityGrouping+0x18>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	0a1b      	lsrs	r3, r3, #8
 800317a:	f003 0307 	and.w	r3, r3, #7
}
 800317e:	4618      	mov	r0, r3
 8003180:	46bd      	mov	sp, r7
 8003182:	bc80      	pop	{r7}
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	e000ed00 	.word	0xe000ed00

0800318c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	4603      	mov	r3, r0
 8003194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800319a:	2b00      	cmp	r3, #0
 800319c:	db0b      	blt.n	80031b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800319e:	79fb      	ldrb	r3, [r7, #7]
 80031a0:	f003 021f 	and.w	r2, r3, #31
 80031a4:	4906      	ldr	r1, [pc, #24]	@ (80031c0 <__NVIC_EnableIRQ+0x34>)
 80031a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031aa:	095b      	lsrs	r3, r3, #5
 80031ac:	2001      	movs	r0, #1
 80031ae:	fa00 f202 	lsl.w	r2, r0, r2
 80031b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031b6:	bf00      	nop
 80031b8:	370c      	adds	r7, #12
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr
 80031c0:	e000e100 	.word	0xe000e100

080031c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	4603      	mov	r3, r0
 80031cc:	6039      	str	r1, [r7, #0]
 80031ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	db0a      	blt.n	80031ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	b2da      	uxtb	r2, r3
 80031dc:	490c      	ldr	r1, [pc, #48]	@ (8003210 <__NVIC_SetPriority+0x4c>)
 80031de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e2:	0112      	lsls	r2, r2, #4
 80031e4:	b2d2      	uxtb	r2, r2
 80031e6:	440b      	add	r3, r1
 80031e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031ec:	e00a      	b.n	8003204 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	b2da      	uxtb	r2, r3
 80031f2:	4908      	ldr	r1, [pc, #32]	@ (8003214 <__NVIC_SetPriority+0x50>)
 80031f4:	79fb      	ldrb	r3, [r7, #7]
 80031f6:	f003 030f 	and.w	r3, r3, #15
 80031fa:	3b04      	subs	r3, #4
 80031fc:	0112      	lsls	r2, r2, #4
 80031fe:	b2d2      	uxtb	r2, r2
 8003200:	440b      	add	r3, r1
 8003202:	761a      	strb	r2, [r3, #24]
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	bc80      	pop	{r7}
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	e000e100 	.word	0xe000e100
 8003214:	e000ed00 	.word	0xe000ed00

08003218 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003218:	b480      	push	{r7}
 800321a:	b089      	sub	sp, #36	@ 0x24
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	f1c3 0307 	rsb	r3, r3, #7
 8003232:	2b04      	cmp	r3, #4
 8003234:	bf28      	it	cs
 8003236:	2304      	movcs	r3, #4
 8003238:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	3304      	adds	r3, #4
 800323e:	2b06      	cmp	r3, #6
 8003240:	d902      	bls.n	8003248 <NVIC_EncodePriority+0x30>
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	3b03      	subs	r3, #3
 8003246:	e000      	b.n	800324a <NVIC_EncodePriority+0x32>
 8003248:	2300      	movs	r3, #0
 800324a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800324c:	f04f 32ff 	mov.w	r2, #4294967295
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	fa02 f303 	lsl.w	r3, r2, r3
 8003256:	43da      	mvns	r2, r3
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	401a      	ands	r2, r3
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003260:	f04f 31ff 	mov.w	r1, #4294967295
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	fa01 f303 	lsl.w	r3, r1, r3
 800326a:	43d9      	mvns	r1, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003270:	4313      	orrs	r3, r2
         );
}
 8003272:	4618      	mov	r0, r3
 8003274:	3724      	adds	r7, #36	@ 0x24
 8003276:	46bd      	mov	sp, r7
 8003278:	bc80      	pop	{r7}
 800327a:	4770      	bx	lr

0800327c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	3b01      	subs	r3, #1
 8003288:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800328c:	d301      	bcc.n	8003292 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800328e:	2301      	movs	r3, #1
 8003290:	e00f      	b.n	80032b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003292:	4a0a      	ldr	r2, [pc, #40]	@ (80032bc <SysTick_Config+0x40>)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3b01      	subs	r3, #1
 8003298:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800329a:	210f      	movs	r1, #15
 800329c:	f04f 30ff 	mov.w	r0, #4294967295
 80032a0:	f7ff ff90 	bl	80031c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032a4:	4b05      	ldr	r3, [pc, #20]	@ (80032bc <SysTick_Config+0x40>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032aa:	4b04      	ldr	r3, [pc, #16]	@ (80032bc <SysTick_Config+0x40>)
 80032ac:	2207      	movs	r2, #7
 80032ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3708      	adds	r7, #8
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	e000e010 	.word	0xe000e010

080032c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f7ff ff2d 	bl	8003128 <__NVIC_SetPriorityGrouping>
}
 80032ce:	bf00      	nop
 80032d0:	3708      	adds	r7, #8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b086      	sub	sp, #24
 80032da:	af00      	add	r7, sp, #0
 80032dc:	4603      	mov	r3, r0
 80032de:	60b9      	str	r1, [r7, #8]
 80032e0:	607a      	str	r2, [r7, #4]
 80032e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032e4:	2300      	movs	r3, #0
 80032e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032e8:	f7ff ff42 	bl	8003170 <__NVIC_GetPriorityGrouping>
 80032ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	68b9      	ldr	r1, [r7, #8]
 80032f2:	6978      	ldr	r0, [r7, #20]
 80032f4:	f7ff ff90 	bl	8003218 <NVIC_EncodePriority>
 80032f8:	4602      	mov	r2, r0
 80032fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032fe:	4611      	mov	r1, r2
 8003300:	4618      	mov	r0, r3
 8003302:	f7ff ff5f 	bl	80031c4 <__NVIC_SetPriority>
}
 8003306:	bf00      	nop
 8003308:	3718      	adds	r7, #24
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800330e:	b580      	push	{r7, lr}
 8003310:	b082      	sub	sp, #8
 8003312:	af00      	add	r7, sp, #0
 8003314:	4603      	mov	r3, r0
 8003316:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331c:	4618      	mov	r0, r3
 800331e:	f7ff ff35 	bl	800318c <__NVIC_EnableIRQ>
}
 8003322:	bf00      	nop
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800332a:	b580      	push	{r7, lr}
 800332c:	b082      	sub	sp, #8
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7ff ffa2 	bl	800327c <SysTick_Config>
 8003338:	4603      	mov	r3, r0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003342:	b480      	push	{r7}
 8003344:	b085      	sub	sp, #20
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003354:	2b02      	cmp	r3, #2
 8003356:	d008      	beq.n	800336a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2204      	movs	r2, #4
 800335c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e020      	b.n	80033ac <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f022 020e 	bic.w	r2, r2, #14
 8003378:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f022 0201 	bic.w	r2, r2, #1
 8003388:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003392:	2101      	movs	r1, #1
 8003394:	fa01 f202 	lsl.w	r2, r1, r2
 8003398:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80033aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3714      	adds	r7, #20
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bc80      	pop	{r7}
 80033b4:	4770      	bx	lr
	...

080033b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033c0:	2300      	movs	r3, #0
 80033c2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d005      	beq.n	80033da <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2204      	movs	r2, #4
 80033d2:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	73fb      	strb	r3, [r7, #15]
 80033d8:	e051      	b.n	800347e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f022 020e 	bic.w	r2, r2, #14
 80033e8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f022 0201 	bic.w	r2, r2, #1
 80033f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a22      	ldr	r2, [pc, #136]	@ (8003488 <HAL_DMA_Abort_IT+0xd0>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d029      	beq.n	8003458 <HAL_DMA_Abort_IT+0xa0>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a20      	ldr	r2, [pc, #128]	@ (800348c <HAL_DMA_Abort_IT+0xd4>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d022      	beq.n	8003454 <HAL_DMA_Abort_IT+0x9c>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a1f      	ldr	r2, [pc, #124]	@ (8003490 <HAL_DMA_Abort_IT+0xd8>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d01a      	beq.n	800344e <HAL_DMA_Abort_IT+0x96>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a1d      	ldr	r2, [pc, #116]	@ (8003494 <HAL_DMA_Abort_IT+0xdc>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d012      	beq.n	8003448 <HAL_DMA_Abort_IT+0x90>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a1c      	ldr	r2, [pc, #112]	@ (8003498 <HAL_DMA_Abort_IT+0xe0>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d00a      	beq.n	8003442 <HAL_DMA_Abort_IT+0x8a>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a1a      	ldr	r2, [pc, #104]	@ (800349c <HAL_DMA_Abort_IT+0xe4>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d102      	bne.n	800343c <HAL_DMA_Abort_IT+0x84>
 8003436:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800343a:	e00e      	b.n	800345a <HAL_DMA_Abort_IT+0xa2>
 800343c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003440:	e00b      	b.n	800345a <HAL_DMA_Abort_IT+0xa2>
 8003442:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003446:	e008      	b.n	800345a <HAL_DMA_Abort_IT+0xa2>
 8003448:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800344c:	e005      	b.n	800345a <HAL_DMA_Abort_IT+0xa2>
 800344e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003452:	e002      	b.n	800345a <HAL_DMA_Abort_IT+0xa2>
 8003454:	2310      	movs	r3, #16
 8003456:	e000      	b.n	800345a <HAL_DMA_Abort_IT+0xa2>
 8003458:	2301      	movs	r3, #1
 800345a:	4a11      	ldr	r2, [pc, #68]	@ (80034a0 <HAL_DMA_Abort_IT+0xe8>)
 800345c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2201      	movs	r2, #1
 8003462:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2200      	movs	r2, #0
 800346a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	4798      	blx	r3
    } 
  }
  return status;
 800347e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003480:	4618      	mov	r0, r3
 8003482:	3710      	adds	r7, #16
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}
 8003488:	40020008 	.word	0x40020008
 800348c:	4002001c 	.word	0x4002001c
 8003490:	40020030 	.word	0x40020030
 8003494:	40020044 	.word	0x40020044
 8003498:	40020058 	.word	0x40020058
 800349c:	4002006c 	.word	0x4002006c
 80034a0:	40020000 	.word	0x40020000

080034a4 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80034a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034a6:	b087      	sub	sp, #28
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	60b9      	str	r1, [r7, #8]
 80034ae:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80034b6:	2300      	movs	r3, #0
 80034b8:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80034ba:	2300      	movs	r3, #0
 80034bc:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80034be:	4b2f      	ldr	r3, [pc, #188]	@ (800357c <HAL_FLASH_Program+0xd8>)
 80034c0:	7e1b      	ldrb	r3, [r3, #24]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d101      	bne.n	80034ca <HAL_FLASH_Program+0x26>
 80034c6:	2302      	movs	r3, #2
 80034c8:	e054      	b.n	8003574 <HAL_FLASH_Program+0xd0>
 80034ca:	4b2c      	ldr	r3, [pc, #176]	@ (800357c <HAL_FLASH_Program+0xd8>)
 80034cc:	2201      	movs	r2, #1
 80034ce:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80034d0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80034d4:	f000 f8b2 	bl	800363c <FLASH_WaitForLastOperation>
 80034d8:	4603      	mov	r3, r0
 80034da:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80034dc:	7dfb      	ldrb	r3, [r7, #23]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d144      	bne.n	800356c <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d102      	bne.n	80034ee <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80034e8:	2301      	movs	r3, #1
 80034ea:	757b      	strb	r3, [r7, #21]
 80034ec:	e007      	b.n	80034fe <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d102      	bne.n	80034fa <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80034f4:	2302      	movs	r3, #2
 80034f6:	757b      	strb	r3, [r7, #21]
 80034f8:	e001      	b.n	80034fe <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80034fa:	2304      	movs	r3, #4
 80034fc:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80034fe:	2300      	movs	r3, #0
 8003500:	75bb      	strb	r3, [r7, #22]
 8003502:	e02d      	b.n	8003560 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003504:	7dbb      	ldrb	r3, [r7, #22]
 8003506:	005a      	lsls	r2, r3, #1
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	eb02 0c03 	add.w	ip, r2, r3
 800350e:	7dbb      	ldrb	r3, [r7, #22]
 8003510:	0119      	lsls	r1, r3, #4
 8003512:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003516:	f1c1 0620 	rsb	r6, r1, #32
 800351a:	f1a1 0020 	sub.w	r0, r1, #32
 800351e:	fa22 f401 	lsr.w	r4, r2, r1
 8003522:	fa03 f606 	lsl.w	r6, r3, r6
 8003526:	4334      	orrs	r4, r6
 8003528:	fa23 f000 	lsr.w	r0, r3, r0
 800352c:	4304      	orrs	r4, r0
 800352e:	fa23 f501 	lsr.w	r5, r3, r1
 8003532:	b2a3      	uxth	r3, r4
 8003534:	4619      	mov	r1, r3
 8003536:	4660      	mov	r0, ip
 8003538:	f000 f864 	bl	8003604 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800353c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003540:	f000 f87c 	bl	800363c <FLASH_WaitForLastOperation>
 8003544:	4603      	mov	r3, r0
 8003546:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003548:	4b0d      	ldr	r3, [pc, #52]	@ (8003580 <HAL_FLASH_Program+0xdc>)
 800354a:	691b      	ldr	r3, [r3, #16]
 800354c:	4a0c      	ldr	r2, [pc, #48]	@ (8003580 <HAL_FLASH_Program+0xdc>)
 800354e:	f023 0301 	bic.w	r3, r3, #1
 8003552:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8003554:	7dfb      	ldrb	r3, [r7, #23]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d107      	bne.n	800356a <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 800355a:	7dbb      	ldrb	r3, [r7, #22]
 800355c:	3301      	adds	r3, #1
 800355e:	75bb      	strb	r3, [r7, #22]
 8003560:	7dba      	ldrb	r2, [r7, #22]
 8003562:	7d7b      	ldrb	r3, [r7, #21]
 8003564:	429a      	cmp	r2, r3
 8003566:	d3cd      	bcc.n	8003504 <HAL_FLASH_Program+0x60>
 8003568:	e000      	b.n	800356c <HAL_FLASH_Program+0xc8>
      {
        break;
 800356a:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800356c:	4b03      	ldr	r3, [pc, #12]	@ (800357c <HAL_FLASH_Program+0xd8>)
 800356e:	2200      	movs	r2, #0
 8003570:	761a      	strb	r2, [r3, #24]

  return status;
 8003572:	7dfb      	ldrb	r3, [r7, #23]
}
 8003574:	4618      	mov	r0, r3
 8003576:	371c      	adds	r7, #28
 8003578:	46bd      	mov	sp, r7
 800357a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800357c:	20002648 	.word	0x20002648
 8003580:	40022000 	.word	0x40022000

08003584 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800358a:	2300      	movs	r3, #0
 800358c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800358e:	4b0d      	ldr	r3, [pc, #52]	@ (80035c4 <HAL_FLASH_Unlock+0x40>)
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00d      	beq.n	80035b6 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800359a:	4b0a      	ldr	r3, [pc, #40]	@ (80035c4 <HAL_FLASH_Unlock+0x40>)
 800359c:	4a0a      	ldr	r2, [pc, #40]	@ (80035c8 <HAL_FLASH_Unlock+0x44>)
 800359e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80035a0:	4b08      	ldr	r3, [pc, #32]	@ (80035c4 <HAL_FLASH_Unlock+0x40>)
 80035a2:	4a0a      	ldr	r2, [pc, #40]	@ (80035cc <HAL_FLASH_Unlock+0x48>)
 80035a4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80035a6:	4b07      	ldr	r3, [pc, #28]	@ (80035c4 <HAL_FLASH_Unlock+0x40>)
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80035b6:	79fb      	ldrb	r3, [r7, #7]
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	bc80      	pop	{r7}
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	40022000 	.word	0x40022000
 80035c8:	45670123 	.word	0x45670123
 80035cc:	cdef89ab 	.word	0xcdef89ab

080035d0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80035d4:	4b05      	ldr	r3, [pc, #20]	@ (80035ec <HAL_FLASH_Lock+0x1c>)
 80035d6:	691b      	ldr	r3, [r3, #16]
 80035d8:	4a04      	ldr	r2, [pc, #16]	@ (80035ec <HAL_FLASH_Lock+0x1c>)
 80035da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035de:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bc80      	pop	{r7}
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	40022000 	.word	0x40022000

080035f0 <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 80035f4:	4b02      	ldr	r3, [pc, #8]	@ (8003600 <HAL_FLASH_GetError+0x10>)
 80035f6:	69db      	ldr	r3, [r3, #28]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bc80      	pop	{r7}
 80035fe:	4770      	bx	lr
 8003600:	20002648 	.word	0x20002648

08003604 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	460b      	mov	r3, r1
 800360e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003610:	4b08      	ldr	r3, [pc, #32]	@ (8003634 <FLASH_Program_HalfWord+0x30>)
 8003612:	2200      	movs	r2, #0
 8003614:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003616:	4b08      	ldr	r3, [pc, #32]	@ (8003638 <FLASH_Program_HalfWord+0x34>)
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	4a07      	ldr	r2, [pc, #28]	@ (8003638 <FLASH_Program_HalfWord+0x34>)
 800361c:	f043 0301 	orr.w	r3, r3, #1
 8003620:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	887a      	ldrh	r2, [r7, #2]
 8003626:	801a      	strh	r2, [r3, #0]
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	bc80      	pop	{r7}
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	20002648 	.word	0x20002648
 8003638:	40022000 	.word	0x40022000

0800363c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003644:	f7fe ffe0 	bl	8002608 <HAL_GetTick>
 8003648:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800364a:	e010      	b.n	800366e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003652:	d00c      	beq.n	800366e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d007      	beq.n	800366a <FLASH_WaitForLastOperation+0x2e>
 800365a:	f7fe ffd5 	bl	8002608 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	429a      	cmp	r2, r3
 8003668:	d201      	bcs.n	800366e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e025      	b.n	80036ba <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800366e:	4b15      	ldr	r3, [pc, #84]	@ (80036c4 <FLASH_WaitForLastOperation+0x88>)
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	f003 0301 	and.w	r3, r3, #1
 8003676:	2b00      	cmp	r3, #0
 8003678:	d1e8      	bne.n	800364c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800367a:	4b12      	ldr	r3, [pc, #72]	@ (80036c4 <FLASH_WaitForLastOperation+0x88>)
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	f003 0320 	and.w	r3, r3, #32
 8003682:	2b00      	cmp	r3, #0
 8003684:	d002      	beq.n	800368c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003686:	4b0f      	ldr	r3, [pc, #60]	@ (80036c4 <FLASH_WaitForLastOperation+0x88>)
 8003688:	2220      	movs	r2, #32
 800368a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800368c:	4b0d      	ldr	r3, [pc, #52]	@ (80036c4 <FLASH_WaitForLastOperation+0x88>)
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	f003 0310 	and.w	r3, r3, #16
 8003694:	2b00      	cmp	r3, #0
 8003696:	d10b      	bne.n	80036b0 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003698:	4b0a      	ldr	r3, [pc, #40]	@ (80036c4 <FLASH_WaitForLastOperation+0x88>)
 800369a:	69db      	ldr	r3, [r3, #28]
 800369c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d105      	bne.n	80036b0 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80036a4:	4b07      	ldr	r3, [pc, #28]	@ (80036c4 <FLASH_WaitForLastOperation+0x88>)
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d003      	beq.n	80036b8 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80036b0:	f000 f80a 	bl	80036c8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e000      	b.n	80036ba <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	40022000 	.word	0x40022000

080036c8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80036ce:	2300      	movs	r3, #0
 80036d0:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80036d2:	4b23      	ldr	r3, [pc, #140]	@ (8003760 <FLASH_SetErrorCode+0x98>)
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	f003 0310 	and.w	r3, r3, #16
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d009      	beq.n	80036f2 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80036de:	4b21      	ldr	r3, [pc, #132]	@ (8003764 <FLASH_SetErrorCode+0x9c>)
 80036e0:	69db      	ldr	r3, [r3, #28]
 80036e2:	f043 0302 	orr.w	r3, r3, #2
 80036e6:	4a1f      	ldr	r2, [pc, #124]	@ (8003764 <FLASH_SetErrorCode+0x9c>)
 80036e8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f043 0310 	orr.w	r3, r3, #16
 80036f0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80036f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003760 <FLASH_SetErrorCode+0x98>)
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	f003 0304 	and.w	r3, r3, #4
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d009      	beq.n	8003712 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80036fe:	4b19      	ldr	r3, [pc, #100]	@ (8003764 <FLASH_SetErrorCode+0x9c>)
 8003700:	69db      	ldr	r3, [r3, #28]
 8003702:	f043 0301 	orr.w	r3, r3, #1
 8003706:	4a17      	ldr	r2, [pc, #92]	@ (8003764 <FLASH_SetErrorCode+0x9c>)
 8003708:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	f043 0304 	orr.w	r3, r3, #4
 8003710:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003712:	4b13      	ldr	r3, [pc, #76]	@ (8003760 <FLASH_SetErrorCode+0x98>)
 8003714:	69db      	ldr	r3, [r3, #28]
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00b      	beq.n	8003736 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800371e:	4b11      	ldr	r3, [pc, #68]	@ (8003764 <FLASH_SetErrorCode+0x9c>)
 8003720:	69db      	ldr	r3, [r3, #28]
 8003722:	f043 0304 	orr.w	r3, r3, #4
 8003726:	4a0f      	ldr	r2, [pc, #60]	@ (8003764 <FLASH_SetErrorCode+0x9c>)
 8003728:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800372a:	4b0d      	ldr	r3, [pc, #52]	@ (8003760 <FLASH_SetErrorCode+0x98>)
 800372c:	69db      	ldr	r3, [r3, #28]
 800372e:	4a0c      	ldr	r2, [pc, #48]	@ (8003760 <FLASH_SetErrorCode+0x98>)
 8003730:	f023 0301 	bic.w	r3, r3, #1
 8003734:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f240 1201 	movw	r2, #257	@ 0x101
 800373c:	4293      	cmp	r3, r2
 800373e:	d106      	bne.n	800374e <FLASH_SetErrorCode+0x86>
 8003740:	4b07      	ldr	r3, [pc, #28]	@ (8003760 <FLASH_SetErrorCode+0x98>)
 8003742:	69db      	ldr	r3, [r3, #28]
 8003744:	4a06      	ldr	r2, [pc, #24]	@ (8003760 <FLASH_SetErrorCode+0x98>)
 8003746:	f023 0301 	bic.w	r3, r3, #1
 800374a:	61d3      	str	r3, [r2, #28]
}  
 800374c:	e002      	b.n	8003754 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800374e:	4a04      	ldr	r2, [pc, #16]	@ (8003760 <FLASH_SetErrorCode+0x98>)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	60d3      	str	r3, [r2, #12]
}  
 8003754:	bf00      	nop
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	bc80      	pop	{r7}
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	40022000 	.word	0x40022000
 8003764:	20002648 	.word	0x20002648

08003768 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003776:	2300      	movs	r3, #0
 8003778:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800377a:	4b2f      	ldr	r3, [pc, #188]	@ (8003838 <HAL_FLASHEx_Erase+0xd0>)
 800377c:	7e1b      	ldrb	r3, [r3, #24]
 800377e:	2b01      	cmp	r3, #1
 8003780:	d101      	bne.n	8003786 <HAL_FLASHEx_Erase+0x1e>
 8003782:	2302      	movs	r3, #2
 8003784:	e053      	b.n	800382e <HAL_FLASHEx_Erase+0xc6>
 8003786:	4b2c      	ldr	r3, [pc, #176]	@ (8003838 <HAL_FLASHEx_Erase+0xd0>)
 8003788:	2201      	movs	r2, #1
 800378a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2b02      	cmp	r3, #2
 8003792:	d116      	bne.n	80037c2 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003794:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003798:	f7ff ff50 	bl	800363c <FLASH_WaitForLastOperation>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d141      	bne.n	8003826 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80037a2:	2001      	movs	r0, #1
 80037a4:	f000 f84c 	bl	8003840 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80037a8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80037ac:	f7ff ff46 	bl	800363c <FLASH_WaitForLastOperation>
 80037b0:	4603      	mov	r3, r0
 80037b2:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80037b4:	4b21      	ldr	r3, [pc, #132]	@ (800383c <HAL_FLASHEx_Erase+0xd4>)
 80037b6:	691b      	ldr	r3, [r3, #16]
 80037b8:	4a20      	ldr	r2, [pc, #128]	@ (800383c <HAL_FLASHEx_Erase+0xd4>)
 80037ba:	f023 0304 	bic.w	r3, r3, #4
 80037be:	6113      	str	r3, [r2, #16]
 80037c0:	e031      	b.n	8003826 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80037c2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80037c6:	f7ff ff39 	bl	800363c <FLASH_WaitForLastOperation>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d12a      	bne.n	8003826 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	f04f 32ff 	mov.w	r2, #4294967295
 80037d6:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	60bb      	str	r3, [r7, #8]
 80037de:	e019      	b.n	8003814 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80037e0:	68b8      	ldr	r0, [r7, #8]
 80037e2:	f000 f849 	bl	8003878 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80037e6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80037ea:	f7ff ff27 	bl	800363c <FLASH_WaitForLastOperation>
 80037ee:	4603      	mov	r3, r0
 80037f0:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80037f2:	4b12      	ldr	r3, [pc, #72]	@ (800383c <HAL_FLASHEx_Erase+0xd4>)
 80037f4:	691b      	ldr	r3, [r3, #16]
 80037f6:	4a11      	ldr	r2, [pc, #68]	@ (800383c <HAL_FLASHEx_Erase+0xd4>)
 80037f8:	f023 0302 	bic.w	r3, r3, #2
 80037fc:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80037fe:	7bfb      	ldrb	r3, [r7, #15]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d003      	beq.n	800380c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	601a      	str	r2, [r3, #0]
            break;
 800380a:	e00c      	b.n	8003826 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003812:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	029a      	lsls	r2, r3, #10
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	4413      	add	r3, r2
 8003820:	68ba      	ldr	r2, [r7, #8]
 8003822:	429a      	cmp	r2, r3
 8003824:	d3dc      	bcc.n	80037e0 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003826:	4b04      	ldr	r3, [pc, #16]	@ (8003838 <HAL_FLASHEx_Erase+0xd0>)
 8003828:	2200      	movs	r2, #0
 800382a:	761a      	strb	r2, [r3, #24]

  return status;
 800382c:	7bfb      	ldrb	r3, [r7, #15]
}
 800382e:	4618      	mov	r0, r3
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	20002648 	.word	0x20002648
 800383c:	40022000 	.word	0x40022000

08003840 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003848:	4b09      	ldr	r3, [pc, #36]	@ (8003870 <FLASH_MassErase+0x30>)
 800384a:	2200      	movs	r2, #0
 800384c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800384e:	4b09      	ldr	r3, [pc, #36]	@ (8003874 <FLASH_MassErase+0x34>)
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	4a08      	ldr	r2, [pc, #32]	@ (8003874 <FLASH_MassErase+0x34>)
 8003854:	f043 0304 	orr.w	r3, r3, #4
 8003858:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800385a:	4b06      	ldr	r3, [pc, #24]	@ (8003874 <FLASH_MassErase+0x34>)
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	4a05      	ldr	r2, [pc, #20]	@ (8003874 <FLASH_MassErase+0x34>)
 8003860:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003864:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003866:	bf00      	nop
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr
 8003870:	20002648 	.word	0x20002648
 8003874:	40022000 	.word	0x40022000

08003878 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003880:	4b0b      	ldr	r3, [pc, #44]	@ (80038b0 <FLASH_PageErase+0x38>)
 8003882:	2200      	movs	r2, #0
 8003884:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003886:	4b0b      	ldr	r3, [pc, #44]	@ (80038b4 <FLASH_PageErase+0x3c>)
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	4a0a      	ldr	r2, [pc, #40]	@ (80038b4 <FLASH_PageErase+0x3c>)
 800388c:	f043 0302 	orr.w	r3, r3, #2
 8003890:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003892:	4a08      	ldr	r2, [pc, #32]	@ (80038b4 <FLASH_PageErase+0x3c>)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003898:	4b06      	ldr	r3, [pc, #24]	@ (80038b4 <FLASH_PageErase+0x3c>)
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	4a05      	ldr	r2, [pc, #20]	@ (80038b4 <FLASH_PageErase+0x3c>)
 800389e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038a2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80038a4:	bf00      	nop
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bc80      	pop	{r7}
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	20002648 	.word	0x20002648
 80038b4:	40022000 	.word	0x40022000

080038b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b08b      	sub	sp, #44	@ 0x2c
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038c2:	2300      	movs	r3, #0
 80038c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80038c6:	2300      	movs	r3, #0
 80038c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038ca:	e169      	b.n	8003ba0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80038cc:	2201      	movs	r2, #1
 80038ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d0:	fa02 f303 	lsl.w	r3, r2, r3
 80038d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	69fa      	ldr	r2, [r7, #28]
 80038dc:	4013      	ands	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	f040 8158 	bne.w	8003b9a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	4a9a      	ldr	r2, [pc, #616]	@ (8003b58 <HAL_GPIO_Init+0x2a0>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d05e      	beq.n	80039b2 <HAL_GPIO_Init+0xfa>
 80038f4:	4a98      	ldr	r2, [pc, #608]	@ (8003b58 <HAL_GPIO_Init+0x2a0>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d875      	bhi.n	80039e6 <HAL_GPIO_Init+0x12e>
 80038fa:	4a98      	ldr	r2, [pc, #608]	@ (8003b5c <HAL_GPIO_Init+0x2a4>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d058      	beq.n	80039b2 <HAL_GPIO_Init+0xfa>
 8003900:	4a96      	ldr	r2, [pc, #600]	@ (8003b5c <HAL_GPIO_Init+0x2a4>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d86f      	bhi.n	80039e6 <HAL_GPIO_Init+0x12e>
 8003906:	4a96      	ldr	r2, [pc, #600]	@ (8003b60 <HAL_GPIO_Init+0x2a8>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d052      	beq.n	80039b2 <HAL_GPIO_Init+0xfa>
 800390c:	4a94      	ldr	r2, [pc, #592]	@ (8003b60 <HAL_GPIO_Init+0x2a8>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d869      	bhi.n	80039e6 <HAL_GPIO_Init+0x12e>
 8003912:	4a94      	ldr	r2, [pc, #592]	@ (8003b64 <HAL_GPIO_Init+0x2ac>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d04c      	beq.n	80039b2 <HAL_GPIO_Init+0xfa>
 8003918:	4a92      	ldr	r2, [pc, #584]	@ (8003b64 <HAL_GPIO_Init+0x2ac>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d863      	bhi.n	80039e6 <HAL_GPIO_Init+0x12e>
 800391e:	4a92      	ldr	r2, [pc, #584]	@ (8003b68 <HAL_GPIO_Init+0x2b0>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d046      	beq.n	80039b2 <HAL_GPIO_Init+0xfa>
 8003924:	4a90      	ldr	r2, [pc, #576]	@ (8003b68 <HAL_GPIO_Init+0x2b0>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d85d      	bhi.n	80039e6 <HAL_GPIO_Init+0x12e>
 800392a:	2b12      	cmp	r3, #18
 800392c:	d82a      	bhi.n	8003984 <HAL_GPIO_Init+0xcc>
 800392e:	2b12      	cmp	r3, #18
 8003930:	d859      	bhi.n	80039e6 <HAL_GPIO_Init+0x12e>
 8003932:	a201      	add	r2, pc, #4	@ (adr r2, 8003938 <HAL_GPIO_Init+0x80>)
 8003934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003938:	080039b3 	.word	0x080039b3
 800393c:	0800398d 	.word	0x0800398d
 8003940:	0800399f 	.word	0x0800399f
 8003944:	080039e1 	.word	0x080039e1
 8003948:	080039e7 	.word	0x080039e7
 800394c:	080039e7 	.word	0x080039e7
 8003950:	080039e7 	.word	0x080039e7
 8003954:	080039e7 	.word	0x080039e7
 8003958:	080039e7 	.word	0x080039e7
 800395c:	080039e7 	.word	0x080039e7
 8003960:	080039e7 	.word	0x080039e7
 8003964:	080039e7 	.word	0x080039e7
 8003968:	080039e7 	.word	0x080039e7
 800396c:	080039e7 	.word	0x080039e7
 8003970:	080039e7 	.word	0x080039e7
 8003974:	080039e7 	.word	0x080039e7
 8003978:	080039e7 	.word	0x080039e7
 800397c:	08003995 	.word	0x08003995
 8003980:	080039a9 	.word	0x080039a9
 8003984:	4a79      	ldr	r2, [pc, #484]	@ (8003b6c <HAL_GPIO_Init+0x2b4>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d013      	beq.n	80039b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800398a:	e02c      	b.n	80039e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	623b      	str	r3, [r7, #32]
          break;
 8003992:	e029      	b.n	80039e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	3304      	adds	r3, #4
 800399a:	623b      	str	r3, [r7, #32]
          break;
 800399c:	e024      	b.n	80039e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	3308      	adds	r3, #8
 80039a4:	623b      	str	r3, [r7, #32]
          break;
 80039a6:	e01f      	b.n	80039e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	330c      	adds	r3, #12
 80039ae:	623b      	str	r3, [r7, #32]
          break;
 80039b0:	e01a      	b.n	80039e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d102      	bne.n	80039c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80039ba:	2304      	movs	r3, #4
 80039bc:	623b      	str	r3, [r7, #32]
          break;
 80039be:	e013      	b.n	80039e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d105      	bne.n	80039d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039c8:	2308      	movs	r3, #8
 80039ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	69fa      	ldr	r2, [r7, #28]
 80039d0:	611a      	str	r2, [r3, #16]
          break;
 80039d2:	e009      	b.n	80039e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039d4:	2308      	movs	r3, #8
 80039d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	69fa      	ldr	r2, [r7, #28]
 80039dc:	615a      	str	r2, [r3, #20]
          break;
 80039de:	e003      	b.n	80039e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80039e0:	2300      	movs	r3, #0
 80039e2:	623b      	str	r3, [r7, #32]
          break;
 80039e4:	e000      	b.n	80039e8 <HAL_GPIO_Init+0x130>
          break;
 80039e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	2bff      	cmp	r3, #255	@ 0xff
 80039ec:	d801      	bhi.n	80039f2 <HAL_GPIO_Init+0x13a>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	e001      	b.n	80039f6 <HAL_GPIO_Init+0x13e>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	3304      	adds	r3, #4
 80039f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	2bff      	cmp	r3, #255	@ 0xff
 80039fc:	d802      	bhi.n	8003a04 <HAL_GPIO_Init+0x14c>
 80039fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	e002      	b.n	8003a0a <HAL_GPIO_Init+0x152>
 8003a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a06:	3b08      	subs	r3, #8
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	210f      	movs	r1, #15
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	fa01 f303 	lsl.w	r3, r1, r3
 8003a18:	43db      	mvns	r3, r3
 8003a1a:	401a      	ands	r2, r3
 8003a1c:	6a39      	ldr	r1, [r7, #32]
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	fa01 f303 	lsl.w	r3, r1, r3
 8003a24:	431a      	orrs	r2, r3
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f000 80b1 	beq.w	8003b9a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a38:	4b4d      	ldr	r3, [pc, #308]	@ (8003b70 <HAL_GPIO_Init+0x2b8>)
 8003a3a:	699b      	ldr	r3, [r3, #24]
 8003a3c:	4a4c      	ldr	r2, [pc, #304]	@ (8003b70 <HAL_GPIO_Init+0x2b8>)
 8003a3e:	f043 0301 	orr.w	r3, r3, #1
 8003a42:	6193      	str	r3, [r2, #24]
 8003a44:	4b4a      	ldr	r3, [pc, #296]	@ (8003b70 <HAL_GPIO_Init+0x2b8>)
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	60bb      	str	r3, [r7, #8]
 8003a4e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003a50:	4a48      	ldr	r2, [pc, #288]	@ (8003b74 <HAL_GPIO_Init+0x2bc>)
 8003a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a54:	089b      	lsrs	r3, r3, #2
 8003a56:	3302      	adds	r3, #2
 8003a58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a5c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a60:	f003 0303 	and.w	r3, r3, #3
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	220f      	movs	r2, #15
 8003a68:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6c:	43db      	mvns	r3, r3
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	4013      	ands	r3, r2
 8003a72:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a40      	ldr	r2, [pc, #256]	@ (8003b78 <HAL_GPIO_Init+0x2c0>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d013      	beq.n	8003aa4 <HAL_GPIO_Init+0x1ec>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a3f      	ldr	r2, [pc, #252]	@ (8003b7c <HAL_GPIO_Init+0x2c4>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d00d      	beq.n	8003aa0 <HAL_GPIO_Init+0x1e8>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a3e      	ldr	r2, [pc, #248]	@ (8003b80 <HAL_GPIO_Init+0x2c8>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d007      	beq.n	8003a9c <HAL_GPIO_Init+0x1e4>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4a3d      	ldr	r2, [pc, #244]	@ (8003b84 <HAL_GPIO_Init+0x2cc>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d101      	bne.n	8003a98 <HAL_GPIO_Init+0x1e0>
 8003a94:	2303      	movs	r3, #3
 8003a96:	e006      	b.n	8003aa6 <HAL_GPIO_Init+0x1ee>
 8003a98:	2304      	movs	r3, #4
 8003a9a:	e004      	b.n	8003aa6 <HAL_GPIO_Init+0x1ee>
 8003a9c:	2302      	movs	r3, #2
 8003a9e:	e002      	b.n	8003aa6 <HAL_GPIO_Init+0x1ee>
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e000      	b.n	8003aa6 <HAL_GPIO_Init+0x1ee>
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aa8:	f002 0203 	and.w	r2, r2, #3
 8003aac:	0092      	lsls	r2, r2, #2
 8003aae:	4093      	lsls	r3, r2
 8003ab0:	68fa      	ldr	r2, [r7, #12]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003ab6:	492f      	ldr	r1, [pc, #188]	@ (8003b74 <HAL_GPIO_Init+0x2bc>)
 8003ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aba:	089b      	lsrs	r3, r3, #2
 8003abc:	3302      	adds	r3, #2
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d006      	beq.n	8003ade <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003ad0:	4b2d      	ldr	r3, [pc, #180]	@ (8003b88 <HAL_GPIO_Init+0x2d0>)
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	492c      	ldr	r1, [pc, #176]	@ (8003b88 <HAL_GPIO_Init+0x2d0>)
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	600b      	str	r3, [r1, #0]
 8003adc:	e006      	b.n	8003aec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003ade:	4b2a      	ldr	r3, [pc, #168]	@ (8003b88 <HAL_GPIO_Init+0x2d0>)
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	69bb      	ldr	r3, [r7, #24]
 8003ae4:	43db      	mvns	r3, r3
 8003ae6:	4928      	ldr	r1, [pc, #160]	@ (8003b88 <HAL_GPIO_Init+0x2d0>)
 8003ae8:	4013      	ands	r3, r2
 8003aea:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d006      	beq.n	8003b06 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003af8:	4b23      	ldr	r3, [pc, #140]	@ (8003b88 <HAL_GPIO_Init+0x2d0>)
 8003afa:	685a      	ldr	r2, [r3, #4]
 8003afc:	4922      	ldr	r1, [pc, #136]	@ (8003b88 <HAL_GPIO_Init+0x2d0>)
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	604b      	str	r3, [r1, #4]
 8003b04:	e006      	b.n	8003b14 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003b06:	4b20      	ldr	r3, [pc, #128]	@ (8003b88 <HAL_GPIO_Init+0x2d0>)
 8003b08:	685a      	ldr	r2, [r3, #4]
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	43db      	mvns	r3, r3
 8003b0e:	491e      	ldr	r1, [pc, #120]	@ (8003b88 <HAL_GPIO_Init+0x2d0>)
 8003b10:	4013      	ands	r3, r2
 8003b12:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d006      	beq.n	8003b2e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003b20:	4b19      	ldr	r3, [pc, #100]	@ (8003b88 <HAL_GPIO_Init+0x2d0>)
 8003b22:	689a      	ldr	r2, [r3, #8]
 8003b24:	4918      	ldr	r1, [pc, #96]	@ (8003b88 <HAL_GPIO_Init+0x2d0>)
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	608b      	str	r3, [r1, #8]
 8003b2c:	e006      	b.n	8003b3c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003b2e:	4b16      	ldr	r3, [pc, #88]	@ (8003b88 <HAL_GPIO_Init+0x2d0>)
 8003b30:	689a      	ldr	r2, [r3, #8]
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	43db      	mvns	r3, r3
 8003b36:	4914      	ldr	r1, [pc, #80]	@ (8003b88 <HAL_GPIO_Init+0x2d0>)
 8003b38:	4013      	ands	r3, r2
 8003b3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d021      	beq.n	8003b8c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003b48:	4b0f      	ldr	r3, [pc, #60]	@ (8003b88 <HAL_GPIO_Init+0x2d0>)
 8003b4a:	68da      	ldr	r2, [r3, #12]
 8003b4c:	490e      	ldr	r1, [pc, #56]	@ (8003b88 <HAL_GPIO_Init+0x2d0>)
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	60cb      	str	r3, [r1, #12]
 8003b54:	e021      	b.n	8003b9a <HAL_GPIO_Init+0x2e2>
 8003b56:	bf00      	nop
 8003b58:	10320000 	.word	0x10320000
 8003b5c:	10310000 	.word	0x10310000
 8003b60:	10220000 	.word	0x10220000
 8003b64:	10210000 	.word	0x10210000
 8003b68:	10120000 	.word	0x10120000
 8003b6c:	10110000 	.word	0x10110000
 8003b70:	40021000 	.word	0x40021000
 8003b74:	40010000 	.word	0x40010000
 8003b78:	40010800 	.word	0x40010800
 8003b7c:	40010c00 	.word	0x40010c00
 8003b80:	40011000 	.word	0x40011000
 8003b84:	40011400 	.word	0x40011400
 8003b88:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003bbc <HAL_GPIO_Init+0x304>)
 8003b8e:	68da      	ldr	r2, [r3, #12]
 8003b90:	69bb      	ldr	r3, [r7, #24]
 8003b92:	43db      	mvns	r3, r3
 8003b94:	4909      	ldr	r1, [pc, #36]	@ (8003bbc <HAL_GPIO_Init+0x304>)
 8003b96:	4013      	ands	r3, r2
 8003b98:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b9c:	3301      	adds	r3, #1
 8003b9e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	f47f ae8e 	bne.w	80038cc <HAL_GPIO_Init+0x14>
  }
}
 8003bb0:	bf00      	nop
 8003bb2:	bf00      	nop
 8003bb4:	372c      	adds	r7, #44	@ 0x2c
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bc80      	pop	{r7}
 8003bba:	4770      	bx	lr
 8003bbc:	40010400 	.word	0x40010400

08003bc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	460b      	mov	r3, r1
 8003bca:	807b      	strh	r3, [r7, #2]
 8003bcc:	4613      	mov	r3, r2
 8003bce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bd0:	787b      	ldrb	r3, [r7, #1]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d003      	beq.n	8003bde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bd6:	887a      	ldrh	r2, [r7, #2]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003bdc:	e003      	b.n	8003be6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003bde:	887b      	ldrh	r3, [r7, #2]
 8003be0:	041a      	lsls	r2, r3, #16
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	611a      	str	r2, [r3, #16]
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bc80      	pop	{r7}
 8003bee:	4770      	bx	lr

08003bf0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c02:	887a      	ldrh	r2, [r7, #2]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	4013      	ands	r3, r2
 8003c08:	041a      	lsls	r2, r3, #16
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	43d9      	mvns	r1, r3
 8003c0e:	887b      	ldrh	r3, [r7, #2]
 8003c10:	400b      	ands	r3, r1
 8003c12:	431a      	orrs	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	611a      	str	r2, [r3, #16]
}
 8003c18:	bf00      	nop
 8003c1a:	3714      	adds	r7, #20
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bc80      	pop	{r7}
 8003c20:	4770      	bx	lr
	...

08003c24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d101      	bne.n	8003c36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e272      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	f000 8087 	beq.w	8003d52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c44:	4b92      	ldr	r3, [pc, #584]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f003 030c 	and.w	r3, r3, #12
 8003c4c:	2b04      	cmp	r3, #4
 8003c4e:	d00c      	beq.n	8003c6a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003c50:	4b8f      	ldr	r3, [pc, #572]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f003 030c 	and.w	r3, r3, #12
 8003c58:	2b08      	cmp	r3, #8
 8003c5a:	d112      	bne.n	8003c82 <HAL_RCC_OscConfig+0x5e>
 8003c5c:	4b8c      	ldr	r3, [pc, #560]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c68:	d10b      	bne.n	8003c82 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c6a:	4b89      	ldr	r3, [pc, #548]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d06c      	beq.n	8003d50 <HAL_RCC_OscConfig+0x12c>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d168      	bne.n	8003d50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e24c      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c8a:	d106      	bne.n	8003c9a <HAL_RCC_OscConfig+0x76>
 8003c8c:	4b80      	ldr	r3, [pc, #512]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a7f      	ldr	r2, [pc, #508]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003c92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c96:	6013      	str	r3, [r2, #0]
 8003c98:	e02e      	b.n	8003cf8 <HAL_RCC_OscConfig+0xd4>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10c      	bne.n	8003cbc <HAL_RCC_OscConfig+0x98>
 8003ca2:	4b7b      	ldr	r3, [pc, #492]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a7a      	ldr	r2, [pc, #488]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003ca8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cac:	6013      	str	r3, [r2, #0]
 8003cae:	4b78      	ldr	r3, [pc, #480]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a77      	ldr	r2, [pc, #476]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003cb4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003cb8:	6013      	str	r3, [r2, #0]
 8003cba:	e01d      	b.n	8003cf8 <HAL_RCC_OscConfig+0xd4>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cc4:	d10c      	bne.n	8003ce0 <HAL_RCC_OscConfig+0xbc>
 8003cc6:	4b72      	ldr	r3, [pc, #456]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a71      	ldr	r2, [pc, #452]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003ccc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cd0:	6013      	str	r3, [r2, #0]
 8003cd2:	4b6f      	ldr	r3, [pc, #444]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a6e      	ldr	r2, [pc, #440]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003cd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cdc:	6013      	str	r3, [r2, #0]
 8003cde:	e00b      	b.n	8003cf8 <HAL_RCC_OscConfig+0xd4>
 8003ce0:	4b6b      	ldr	r3, [pc, #428]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a6a      	ldr	r2, [pc, #424]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003ce6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cea:	6013      	str	r3, [r2, #0]
 8003cec:	4b68      	ldr	r3, [pc, #416]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a67      	ldr	r2, [pc, #412]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003cf2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003cf6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d013      	beq.n	8003d28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d00:	f7fe fc82 	bl	8002608 <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d08:	f7fe fc7e 	bl	8002608 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b64      	cmp	r3, #100	@ 0x64
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e200      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d1a:	4b5d      	ldr	r3, [pc, #372]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d0f0      	beq.n	8003d08 <HAL_RCC_OscConfig+0xe4>
 8003d26:	e014      	b.n	8003d52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d28:	f7fe fc6e 	bl	8002608 <HAL_GetTick>
 8003d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d2e:	e008      	b.n	8003d42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d30:	f7fe fc6a 	bl	8002608 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	2b64      	cmp	r3, #100	@ 0x64
 8003d3c:	d901      	bls.n	8003d42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e1ec      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d42:	4b53      	ldr	r3, [pc, #332]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d1f0      	bne.n	8003d30 <HAL_RCC_OscConfig+0x10c>
 8003d4e:	e000      	b.n	8003d52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d063      	beq.n	8003e26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d5e:	4b4c      	ldr	r3, [pc, #304]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f003 030c 	and.w	r3, r3, #12
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00b      	beq.n	8003d82 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003d6a:	4b49      	ldr	r3, [pc, #292]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f003 030c 	and.w	r3, r3, #12
 8003d72:	2b08      	cmp	r3, #8
 8003d74:	d11c      	bne.n	8003db0 <HAL_RCC_OscConfig+0x18c>
 8003d76:	4b46      	ldr	r3, [pc, #280]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d116      	bne.n	8003db0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d82:	4b43      	ldr	r3, [pc, #268]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0302 	and.w	r3, r3, #2
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d005      	beq.n	8003d9a <HAL_RCC_OscConfig+0x176>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d001      	beq.n	8003d9a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e1c0      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d9a:	4b3d      	ldr	r3, [pc, #244]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	00db      	lsls	r3, r3, #3
 8003da8:	4939      	ldr	r1, [pc, #228]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dae:	e03a      	b.n	8003e26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d020      	beq.n	8003dfa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003db8:	4b36      	ldr	r3, [pc, #216]	@ (8003e94 <HAL_RCC_OscConfig+0x270>)
 8003dba:	2201      	movs	r2, #1
 8003dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dbe:	f7fe fc23 	bl	8002608 <HAL_GetTick>
 8003dc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc4:	e008      	b.n	8003dd8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dc6:	f7fe fc1f 	bl	8002608 <HAL_GetTick>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d901      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e1a1      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd8:	4b2d      	ldr	r3, [pc, #180]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d0f0      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003de4:	4b2a      	ldr	r3, [pc, #168]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	695b      	ldr	r3, [r3, #20]
 8003df0:	00db      	lsls	r3, r3, #3
 8003df2:	4927      	ldr	r1, [pc, #156]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	600b      	str	r3, [r1, #0]
 8003df8:	e015      	b.n	8003e26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dfa:	4b26      	ldr	r3, [pc, #152]	@ (8003e94 <HAL_RCC_OscConfig+0x270>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e00:	f7fe fc02 	bl	8002608 <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e06:	e008      	b.n	8003e1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e08:	f7fe fbfe 	bl	8002608 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e180      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e1a:	4b1d      	ldr	r3, [pc, #116]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1f0      	bne.n	8003e08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0308 	and.w	r3, r3, #8
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d03a      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d019      	beq.n	8003e6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e3a:	4b17      	ldr	r3, [pc, #92]	@ (8003e98 <HAL_RCC_OscConfig+0x274>)
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e40:	f7fe fbe2 	bl	8002608 <HAL_GetTick>
 8003e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e46:	e008      	b.n	8003e5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e48:	f7fe fbde 	bl	8002608 <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e160      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e90 <HAL_RCC_OscConfig+0x26c>)
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d0f0      	beq.n	8003e48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003e66:	2001      	movs	r0, #1
 8003e68:	f000 fad8 	bl	800441c <RCC_Delay>
 8003e6c:	e01c      	b.n	8003ea8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e98 <HAL_RCC_OscConfig+0x274>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e74:	f7fe fbc8 	bl	8002608 <HAL_GetTick>
 8003e78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e7a:	e00f      	b.n	8003e9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e7c:	f7fe fbc4 	bl	8002608 <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d908      	bls.n	8003e9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e146      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
 8003e8e:	bf00      	nop
 8003e90:	40021000 	.word	0x40021000
 8003e94:	42420000 	.word	0x42420000
 8003e98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e9c:	4b92      	ldr	r3, [pc, #584]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea0:	f003 0302 	and.w	r3, r3, #2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d1e9      	bne.n	8003e7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0304 	and.w	r3, r3, #4
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f000 80a6 	beq.w	8004002 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eba:	4b8b      	ldr	r3, [pc, #556]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003ebc:	69db      	ldr	r3, [r3, #28]
 8003ebe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10d      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ec6:	4b88      	ldr	r3, [pc, #544]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003ec8:	69db      	ldr	r3, [r3, #28]
 8003eca:	4a87      	ldr	r2, [pc, #540]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003ecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ed0:	61d3      	str	r3, [r2, #28]
 8003ed2:	4b85      	ldr	r3, [pc, #532]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003ed4:	69db      	ldr	r3, [r3, #28]
 8003ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eda:	60bb      	str	r3, [r7, #8]
 8003edc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ee2:	4b82      	ldr	r3, [pc, #520]	@ (80040ec <HAL_RCC_OscConfig+0x4c8>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d118      	bne.n	8003f20 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003eee:	4b7f      	ldr	r3, [pc, #508]	@ (80040ec <HAL_RCC_OscConfig+0x4c8>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a7e      	ldr	r2, [pc, #504]	@ (80040ec <HAL_RCC_OscConfig+0x4c8>)
 8003ef4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ef8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003efa:	f7fe fb85 	bl	8002608 <HAL_GetTick>
 8003efe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f00:	e008      	b.n	8003f14 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f02:	f7fe fb81 	bl	8002608 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	2b64      	cmp	r3, #100	@ 0x64
 8003f0e:	d901      	bls.n	8003f14 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e103      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f14:	4b75      	ldr	r3, [pc, #468]	@ (80040ec <HAL_RCC_OscConfig+0x4c8>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d0f0      	beq.n	8003f02 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d106      	bne.n	8003f36 <HAL_RCC_OscConfig+0x312>
 8003f28:	4b6f      	ldr	r3, [pc, #444]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f2a:	6a1b      	ldr	r3, [r3, #32]
 8003f2c:	4a6e      	ldr	r2, [pc, #440]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f2e:	f043 0301 	orr.w	r3, r3, #1
 8003f32:	6213      	str	r3, [r2, #32]
 8003f34:	e02d      	b.n	8003f92 <HAL_RCC_OscConfig+0x36e>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10c      	bne.n	8003f58 <HAL_RCC_OscConfig+0x334>
 8003f3e:	4b6a      	ldr	r3, [pc, #424]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f40:	6a1b      	ldr	r3, [r3, #32]
 8003f42:	4a69      	ldr	r2, [pc, #420]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f44:	f023 0301 	bic.w	r3, r3, #1
 8003f48:	6213      	str	r3, [r2, #32]
 8003f4a:	4b67      	ldr	r3, [pc, #412]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f4c:	6a1b      	ldr	r3, [r3, #32]
 8003f4e:	4a66      	ldr	r2, [pc, #408]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f50:	f023 0304 	bic.w	r3, r3, #4
 8003f54:	6213      	str	r3, [r2, #32]
 8003f56:	e01c      	b.n	8003f92 <HAL_RCC_OscConfig+0x36e>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	2b05      	cmp	r3, #5
 8003f5e:	d10c      	bne.n	8003f7a <HAL_RCC_OscConfig+0x356>
 8003f60:	4b61      	ldr	r3, [pc, #388]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f62:	6a1b      	ldr	r3, [r3, #32]
 8003f64:	4a60      	ldr	r2, [pc, #384]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f66:	f043 0304 	orr.w	r3, r3, #4
 8003f6a:	6213      	str	r3, [r2, #32]
 8003f6c:	4b5e      	ldr	r3, [pc, #376]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f6e:	6a1b      	ldr	r3, [r3, #32]
 8003f70:	4a5d      	ldr	r2, [pc, #372]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f72:	f043 0301 	orr.w	r3, r3, #1
 8003f76:	6213      	str	r3, [r2, #32]
 8003f78:	e00b      	b.n	8003f92 <HAL_RCC_OscConfig+0x36e>
 8003f7a:	4b5b      	ldr	r3, [pc, #364]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f7c:	6a1b      	ldr	r3, [r3, #32]
 8003f7e:	4a5a      	ldr	r2, [pc, #360]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f80:	f023 0301 	bic.w	r3, r3, #1
 8003f84:	6213      	str	r3, [r2, #32]
 8003f86:	4b58      	ldr	r3, [pc, #352]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f88:	6a1b      	ldr	r3, [r3, #32]
 8003f8a:	4a57      	ldr	r2, [pc, #348]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003f8c:	f023 0304 	bic.w	r3, r3, #4
 8003f90:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d015      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f9a:	f7fe fb35 	bl	8002608 <HAL_GetTick>
 8003f9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fa0:	e00a      	b.n	8003fb8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fa2:	f7fe fb31 	bl	8002608 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d901      	bls.n	8003fb8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e0b1      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fb8:	4b4b      	ldr	r3, [pc, #300]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003fba:	6a1b      	ldr	r3, [r3, #32]
 8003fbc:	f003 0302 	and.w	r3, r3, #2
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d0ee      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x37e>
 8003fc4:	e014      	b.n	8003ff0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fc6:	f7fe fb1f 	bl	8002608 <HAL_GetTick>
 8003fca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fcc:	e00a      	b.n	8003fe4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fce:	f7fe fb1b 	bl	8002608 <HAL_GetTick>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d901      	bls.n	8003fe4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	e09b      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fe4:	4b40      	ldr	r3, [pc, #256]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003fe6:	6a1b      	ldr	r3, [r3, #32]
 8003fe8:	f003 0302 	and.w	r3, r3, #2
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d1ee      	bne.n	8003fce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ff0:	7dfb      	ldrb	r3, [r7, #23]
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d105      	bne.n	8004002 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ff6:	4b3c      	ldr	r3, [pc, #240]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003ff8:	69db      	ldr	r3, [r3, #28]
 8003ffa:	4a3b      	ldr	r2, [pc, #236]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8003ffc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004000:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	69db      	ldr	r3, [r3, #28]
 8004006:	2b00      	cmp	r3, #0
 8004008:	f000 8087 	beq.w	800411a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800400c:	4b36      	ldr	r3, [pc, #216]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f003 030c 	and.w	r3, r3, #12
 8004014:	2b08      	cmp	r3, #8
 8004016:	d061      	beq.n	80040dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	69db      	ldr	r3, [r3, #28]
 800401c:	2b02      	cmp	r3, #2
 800401e:	d146      	bne.n	80040ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004020:	4b33      	ldr	r3, [pc, #204]	@ (80040f0 <HAL_RCC_OscConfig+0x4cc>)
 8004022:	2200      	movs	r2, #0
 8004024:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004026:	f7fe faef 	bl	8002608 <HAL_GetTick>
 800402a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800402c:	e008      	b.n	8004040 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800402e:	f7fe faeb 	bl	8002608 <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d901      	bls.n	8004040 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e06d      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004040:	4b29      	ldr	r3, [pc, #164]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004048:	2b00      	cmp	r3, #0
 800404a:	d1f0      	bne.n	800402e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a1b      	ldr	r3, [r3, #32]
 8004050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004054:	d108      	bne.n	8004068 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004056:	4b24      	ldr	r3, [pc, #144]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	4921      	ldr	r1, [pc, #132]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 8004064:	4313      	orrs	r3, r2
 8004066:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004068:	4b1f      	ldr	r3, [pc, #124]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6a19      	ldr	r1, [r3, #32]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004078:	430b      	orrs	r3, r1
 800407a:	491b      	ldr	r1, [pc, #108]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 800407c:	4313      	orrs	r3, r2
 800407e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004080:	4b1b      	ldr	r3, [pc, #108]	@ (80040f0 <HAL_RCC_OscConfig+0x4cc>)
 8004082:	2201      	movs	r2, #1
 8004084:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004086:	f7fe fabf 	bl	8002608 <HAL_GetTick>
 800408a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800408c:	e008      	b.n	80040a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800408e:	f7fe fabb 	bl	8002608 <HAL_GetTick>
 8004092:	4602      	mov	r2, r0
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	1ad3      	subs	r3, r2, r3
 8004098:	2b02      	cmp	r3, #2
 800409a:	d901      	bls.n	80040a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800409c:	2303      	movs	r3, #3
 800409e:	e03d      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040a0:	4b11      	ldr	r3, [pc, #68]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d0f0      	beq.n	800408e <HAL_RCC_OscConfig+0x46a>
 80040ac:	e035      	b.n	800411a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040ae:	4b10      	ldr	r3, [pc, #64]	@ (80040f0 <HAL_RCC_OscConfig+0x4cc>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040b4:	f7fe faa8 	bl	8002608 <HAL_GetTick>
 80040b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040ba:	e008      	b.n	80040ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040bc:	f7fe faa4 	bl	8002608 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	2b02      	cmp	r3, #2
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e026      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040ce:	4b06      	ldr	r3, [pc, #24]	@ (80040e8 <HAL_RCC_OscConfig+0x4c4>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1f0      	bne.n	80040bc <HAL_RCC_OscConfig+0x498>
 80040da:	e01e      	b.n	800411a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	69db      	ldr	r3, [r3, #28]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d107      	bne.n	80040f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e019      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
 80040e8:	40021000 	.word	0x40021000
 80040ec:	40007000 	.word	0x40007000
 80040f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80040f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004124 <HAL_RCC_OscConfig+0x500>)
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a1b      	ldr	r3, [r3, #32]
 8004104:	429a      	cmp	r2, r3
 8004106:	d106      	bne.n	8004116 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004112:	429a      	cmp	r2, r3
 8004114:	d001      	beq.n	800411a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e000      	b.n	800411c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800411a:	2300      	movs	r3, #0
}
 800411c:	4618      	mov	r0, r3
 800411e:	3718      	adds	r7, #24
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	40021000 	.word	0x40021000

08004128 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d101      	bne.n	800413c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e0d0      	b.n	80042de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800413c:	4b6a      	ldr	r3, [pc, #424]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c0>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0307 	and.w	r3, r3, #7
 8004144:	683a      	ldr	r2, [r7, #0]
 8004146:	429a      	cmp	r2, r3
 8004148:	d910      	bls.n	800416c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800414a:	4b67      	ldr	r3, [pc, #412]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c0>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f023 0207 	bic.w	r2, r3, #7
 8004152:	4965      	ldr	r1, [pc, #404]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	4313      	orrs	r3, r2
 8004158:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800415a:	4b63      	ldr	r3, [pc, #396]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c0>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0307 	and.w	r3, r3, #7
 8004162:	683a      	ldr	r2, [r7, #0]
 8004164:	429a      	cmp	r2, r3
 8004166:	d001      	beq.n	800416c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e0b8      	b.n	80042de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0302 	and.w	r3, r3, #2
 8004174:	2b00      	cmp	r3, #0
 8004176:	d020      	beq.n	80041ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0304 	and.w	r3, r3, #4
 8004180:	2b00      	cmp	r3, #0
 8004182:	d005      	beq.n	8004190 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004184:	4b59      	ldr	r3, [pc, #356]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	4a58      	ldr	r2, [pc, #352]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 800418a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800418e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0308 	and.w	r3, r3, #8
 8004198:	2b00      	cmp	r3, #0
 800419a:	d005      	beq.n	80041a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800419c:	4b53      	ldr	r3, [pc, #332]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	4a52      	ldr	r2, [pc, #328]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 80041a2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80041a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041a8:	4b50      	ldr	r3, [pc, #320]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	494d      	ldr	r1, [pc, #308]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0301 	and.w	r3, r3, #1
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d040      	beq.n	8004248 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d107      	bne.n	80041de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ce:	4b47      	ldr	r3, [pc, #284]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d115      	bne.n	8004206 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e07f      	b.n	80042de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d107      	bne.n	80041f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041e6:	4b41      	ldr	r3, [pc, #260]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d109      	bne.n	8004206 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e073      	b.n	80042de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041f6:	4b3d      	ldr	r3, [pc, #244]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e06b      	b.n	80042de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004206:	4b39      	ldr	r3, [pc, #228]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	f023 0203 	bic.w	r2, r3, #3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	4936      	ldr	r1, [pc, #216]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 8004214:	4313      	orrs	r3, r2
 8004216:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004218:	f7fe f9f6 	bl	8002608 <HAL_GetTick>
 800421c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800421e:	e00a      	b.n	8004236 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004220:	f7fe f9f2 	bl	8002608 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800422e:	4293      	cmp	r3, r2
 8004230:	d901      	bls.n	8004236 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e053      	b.n	80042de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004236:	4b2d      	ldr	r3, [pc, #180]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	f003 020c 	and.w	r2, r3, #12
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	429a      	cmp	r2, r3
 8004246:	d1eb      	bne.n	8004220 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004248:	4b27      	ldr	r3, [pc, #156]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c0>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0307 	and.w	r3, r3, #7
 8004250:	683a      	ldr	r2, [r7, #0]
 8004252:	429a      	cmp	r2, r3
 8004254:	d210      	bcs.n	8004278 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004256:	4b24      	ldr	r3, [pc, #144]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f023 0207 	bic.w	r2, r3, #7
 800425e:	4922      	ldr	r1, [pc, #136]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	4313      	orrs	r3, r2
 8004264:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004266:	4b20      	ldr	r3, [pc, #128]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0307 	and.w	r3, r3, #7
 800426e:	683a      	ldr	r2, [r7, #0]
 8004270:	429a      	cmp	r2, r3
 8004272:	d001      	beq.n	8004278 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e032      	b.n	80042de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0304 	and.w	r3, r3, #4
 8004280:	2b00      	cmp	r3, #0
 8004282:	d008      	beq.n	8004296 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004284:	4b19      	ldr	r3, [pc, #100]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	4916      	ldr	r1, [pc, #88]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 8004292:	4313      	orrs	r3, r2
 8004294:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0308 	and.w	r3, r3, #8
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d009      	beq.n	80042b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80042a2:	4b12      	ldr	r3, [pc, #72]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	00db      	lsls	r3, r3, #3
 80042b0:	490e      	ldr	r1, [pc, #56]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 80042b2:	4313      	orrs	r3, r2
 80042b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042b6:	f000 f821 	bl	80042fc <HAL_RCC_GetSysClockFreq>
 80042ba:	4602      	mov	r2, r0
 80042bc:	4b0b      	ldr	r3, [pc, #44]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	091b      	lsrs	r3, r3, #4
 80042c2:	f003 030f 	and.w	r3, r3, #15
 80042c6:	490a      	ldr	r1, [pc, #40]	@ (80042f0 <HAL_RCC_ClockConfig+0x1c8>)
 80042c8:	5ccb      	ldrb	r3, [r1, r3]
 80042ca:	fa22 f303 	lsr.w	r3, r2, r3
 80042ce:	4a09      	ldr	r2, [pc, #36]	@ (80042f4 <HAL_RCC_ClockConfig+0x1cc>)
 80042d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80042d2:	4b09      	ldr	r3, [pc, #36]	@ (80042f8 <HAL_RCC_ClockConfig+0x1d0>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4618      	mov	r0, r3
 80042d8:	f7fe f954 	bl	8002584 <HAL_InitTick>

  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3710      	adds	r7, #16
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	40022000 	.word	0x40022000
 80042ec:	40021000 	.word	0x40021000
 80042f0:	0800a9e4 	.word	0x0800a9e4
 80042f4:	20000004 	.word	0x20000004
 80042f8:	2000007c 	.word	0x2000007c

080042fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042fc:	b490      	push	{r4, r7}
 80042fe:	b08a      	sub	sp, #40	@ 0x28
 8004300:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004302:	4b29      	ldr	r3, [pc, #164]	@ (80043a8 <HAL_RCC_GetSysClockFreq+0xac>)
 8004304:	1d3c      	adds	r4, r7, #4
 8004306:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004308:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800430c:	f240 2301 	movw	r3, #513	@ 0x201
 8004310:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004312:	2300      	movs	r3, #0
 8004314:	61fb      	str	r3, [r7, #28]
 8004316:	2300      	movs	r3, #0
 8004318:	61bb      	str	r3, [r7, #24]
 800431a:	2300      	movs	r3, #0
 800431c:	627b      	str	r3, [r7, #36]	@ 0x24
 800431e:	2300      	movs	r3, #0
 8004320:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004322:	2300      	movs	r3, #0
 8004324:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004326:	4b21      	ldr	r3, [pc, #132]	@ (80043ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	f003 030c 	and.w	r3, r3, #12
 8004332:	2b04      	cmp	r3, #4
 8004334:	d002      	beq.n	800433c <HAL_RCC_GetSysClockFreq+0x40>
 8004336:	2b08      	cmp	r3, #8
 8004338:	d003      	beq.n	8004342 <HAL_RCC_GetSysClockFreq+0x46>
 800433a:	e02b      	b.n	8004394 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800433c:	4b1c      	ldr	r3, [pc, #112]	@ (80043b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800433e:	623b      	str	r3, [r7, #32]
      break;
 8004340:	e02b      	b.n	800439a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	0c9b      	lsrs	r3, r3, #18
 8004346:	f003 030f 	and.w	r3, r3, #15
 800434a:	3328      	adds	r3, #40	@ 0x28
 800434c:	443b      	add	r3, r7
 800434e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004352:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d012      	beq.n	8004384 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800435e:	4b13      	ldr	r3, [pc, #76]	@ (80043ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	0c5b      	lsrs	r3, r3, #17
 8004364:	f003 0301 	and.w	r3, r3, #1
 8004368:	3328      	adds	r3, #40	@ 0x28
 800436a:	443b      	add	r3, r7
 800436c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004370:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	4a0e      	ldr	r2, [pc, #56]	@ (80043b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004376:	fb03 f202 	mul.w	r2, r3, r2
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004380:	627b      	str	r3, [r7, #36]	@ 0x24
 8004382:	e004      	b.n	800438e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	4a0b      	ldr	r2, [pc, #44]	@ (80043b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004388:	fb02 f303 	mul.w	r3, r2, r3
 800438c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      sysclockfreq = pllclk;
 800438e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004390:	623b      	str	r3, [r7, #32]
      break;
 8004392:	e002      	b.n	800439a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004394:	4b06      	ldr	r3, [pc, #24]	@ (80043b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004396:	623b      	str	r3, [r7, #32]
      break;
 8004398:	bf00      	nop
    }
  }
  return sysclockfreq;
 800439a:	6a3b      	ldr	r3, [r7, #32]
}
 800439c:	4618      	mov	r0, r3
 800439e:	3728      	adds	r7, #40	@ 0x28
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bc90      	pop	{r4, r7}
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	0800a98c 	.word	0x0800a98c
 80043ac:	40021000 	.word	0x40021000
 80043b0:	007a1200 	.word	0x007a1200
 80043b4:	003d0900 	.word	0x003d0900

080043b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043b8:	b480      	push	{r7}
 80043ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043bc:	4b02      	ldr	r3, [pc, #8]	@ (80043c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80043be:	681b      	ldr	r3, [r3, #0]
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bc80      	pop	{r7}
 80043c6:	4770      	bx	lr
 80043c8:	20000004 	.word	0x20000004

080043cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80043d0:	f7ff fff2 	bl	80043b8 <HAL_RCC_GetHCLKFreq>
 80043d4:	4602      	mov	r2, r0
 80043d6:	4b05      	ldr	r3, [pc, #20]	@ (80043ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	0a1b      	lsrs	r3, r3, #8
 80043dc:	f003 0307 	and.w	r3, r3, #7
 80043e0:	4903      	ldr	r1, [pc, #12]	@ (80043f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043e2:	5ccb      	ldrb	r3, [r1, r3]
 80043e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	40021000 	.word	0x40021000
 80043f0:	0800a9f4 	.word	0x0800a9f4

080043f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80043f8:	f7ff ffde 	bl	80043b8 <HAL_RCC_GetHCLKFreq>
 80043fc:	4602      	mov	r2, r0
 80043fe:	4b05      	ldr	r3, [pc, #20]	@ (8004414 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	0adb      	lsrs	r3, r3, #11
 8004404:	f003 0307 	and.w	r3, r3, #7
 8004408:	4903      	ldr	r1, [pc, #12]	@ (8004418 <HAL_RCC_GetPCLK2Freq+0x24>)
 800440a:	5ccb      	ldrb	r3, [r1, r3]
 800440c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004410:	4618      	mov	r0, r3
 8004412:	bd80      	pop	{r7, pc}
 8004414:	40021000 	.word	0x40021000
 8004418:	0800a9f4 	.word	0x0800a9f4

0800441c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800441c:	b480      	push	{r7}
 800441e:	b085      	sub	sp, #20
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004424:	4b0a      	ldr	r3, [pc, #40]	@ (8004450 <RCC_Delay+0x34>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a0a      	ldr	r2, [pc, #40]	@ (8004454 <RCC_Delay+0x38>)
 800442a:	fba2 2303 	umull	r2, r3, r2, r3
 800442e:	0a5b      	lsrs	r3, r3, #9
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	fb02 f303 	mul.w	r3, r2, r3
 8004436:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004438:	bf00      	nop
  }
  while (Delay --);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	1e5a      	subs	r2, r3, #1
 800443e:	60fa      	str	r2, [r7, #12]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d1f9      	bne.n	8004438 <RCC_Delay+0x1c>
}
 8004444:	bf00      	nop
 8004446:	bf00      	nop
 8004448:	3714      	adds	r7, #20
 800444a:	46bd      	mov	sp, r7
 800444c:	bc80      	pop	{r7}
 800444e:	4770      	bx	lr
 8004450:	20000004 	.word	0x20000004
 8004454:	10624dd3 	.word	0x10624dd3

08004458 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b082      	sub	sp, #8
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d101      	bne.n	800446a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e076      	b.n	8004558 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446e:	2b00      	cmp	r3, #0
 8004470:	d108      	bne.n	8004484 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800447a:	d009      	beq.n	8004490 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	61da      	str	r2, [r3, #28]
 8004482:	e005      	b.n	8004490 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800449c:	b2db      	uxtb	r3, r3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d106      	bne.n	80044b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f7fc ff80 	bl	80013b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2202      	movs	r2, #2
 80044b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80044d8:	431a      	orrs	r2, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044e2:	431a      	orrs	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	431a      	orrs	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	431a      	orrs	r2, r3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004500:	431a      	orrs	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	69db      	ldr	r3, [r3, #28]
 8004506:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800450a:	431a      	orrs	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a1b      	ldr	r3, [r3, #32]
 8004510:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004514:	ea42 0103 	orr.w	r1, r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800451c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	430a      	orrs	r2, r1
 8004526:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	699b      	ldr	r3, [r3, #24]
 800452c:	0c1a      	lsrs	r2, r3, #16
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f002 0204 	and.w	r2, r2, #4
 8004536:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	69da      	ldr	r2, [r3, #28]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004546:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	3708      	adds	r7, #8
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b088      	sub	sp, #32
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	603b      	str	r3, [r7, #0]
 800456c:	4613      	mov	r3, r2
 800456e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004570:	2300      	movs	r3, #0
 8004572:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800457a:	2b01      	cmp	r3, #1
 800457c:	d101      	bne.n	8004582 <HAL_SPI_Transmit+0x22>
 800457e:	2302      	movs	r3, #2
 8004580:	e126      	b.n	80047d0 <HAL_SPI_Transmit+0x270>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800458a:	f7fe f83d 	bl	8002608 <HAL_GetTick>
 800458e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004590:	88fb      	ldrh	r3, [r7, #6]
 8004592:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b01      	cmp	r3, #1
 800459e:	d002      	beq.n	80045a6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80045a0:	2302      	movs	r3, #2
 80045a2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80045a4:	e10b      	b.n	80047be <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d002      	beq.n	80045b2 <HAL_SPI_Transmit+0x52>
 80045ac:	88fb      	ldrh	r3, [r7, #6]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d102      	bne.n	80045b8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80045b6:	e102      	b.n	80047be <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2203      	movs	r2, #3
 80045bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	68ba      	ldr	r2, [r7, #8]
 80045ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	88fa      	ldrh	r2, [r7, #6]
 80045d0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	88fa      	ldrh	r2, [r7, #6]
 80045d6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045fe:	d10f      	bne.n	8004620 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800460e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800461e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800462a:	2b40      	cmp	r3, #64	@ 0x40
 800462c:	d007      	beq.n	800463e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800463c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004646:	d14b      	bne.n	80046e0 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d002      	beq.n	8004656 <HAL_SPI_Transmit+0xf6>
 8004650:	8afb      	ldrh	r3, [r7, #22]
 8004652:	2b01      	cmp	r3, #1
 8004654:	d13e      	bne.n	80046d4 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800465a:	881a      	ldrh	r2, [r3, #0]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004666:	1c9a      	adds	r2, r3, #2
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004670:	b29b      	uxth	r3, r3
 8004672:	3b01      	subs	r3, #1
 8004674:	b29a      	uxth	r2, r3
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800467a:	e02b      	b.n	80046d4 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f003 0302 	and.w	r3, r3, #2
 8004686:	2b02      	cmp	r3, #2
 8004688:	d112      	bne.n	80046b0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800468e:	881a      	ldrh	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800469a:	1c9a      	adds	r2, r3, #2
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	3b01      	subs	r3, #1
 80046a8:	b29a      	uxth	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	86da      	strh	r2, [r3, #54]	@ 0x36
 80046ae:	e011      	b.n	80046d4 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046b0:	f7fd ffaa 	bl	8002608 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	683a      	ldr	r2, [r7, #0]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d803      	bhi.n	80046c8 <HAL_SPI_Transmit+0x168>
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c6:	d102      	bne.n	80046ce <HAL_SPI_Transmit+0x16e>
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d102      	bne.n	80046d4 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80046d2:	e074      	b.n	80047be <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046d8:	b29b      	uxth	r3, r3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d1ce      	bne.n	800467c <HAL_SPI_Transmit+0x11c>
 80046de:	e04c      	b.n	800477a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d002      	beq.n	80046ee <HAL_SPI_Transmit+0x18e>
 80046e8:	8afb      	ldrh	r3, [r7, #22]
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d140      	bne.n	8004770 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	330c      	adds	r3, #12
 80046f8:	7812      	ldrb	r2, [r2, #0]
 80046fa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004700:	1c5a      	adds	r2, r3, #1
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800470a:	b29b      	uxth	r3, r3
 800470c:	3b01      	subs	r3, #1
 800470e:	b29a      	uxth	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004714:	e02c      	b.n	8004770 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	f003 0302 	and.w	r3, r3, #2
 8004720:	2b02      	cmp	r3, #2
 8004722:	d113      	bne.n	800474c <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	330c      	adds	r3, #12
 800472e:	7812      	ldrb	r2, [r2, #0]
 8004730:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004736:	1c5a      	adds	r2, r3, #1
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004740:	b29b      	uxth	r3, r3
 8004742:	3b01      	subs	r3, #1
 8004744:	b29a      	uxth	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	86da      	strh	r2, [r3, #54]	@ 0x36
 800474a:	e011      	b.n	8004770 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800474c:	f7fd ff5c 	bl	8002608 <HAL_GetTick>
 8004750:	4602      	mov	r2, r0
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	683a      	ldr	r2, [r7, #0]
 8004758:	429a      	cmp	r2, r3
 800475a:	d803      	bhi.n	8004764 <HAL_SPI_Transmit+0x204>
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004762:	d102      	bne.n	800476a <HAL_SPI_Transmit+0x20a>
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d102      	bne.n	8004770 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800476e:	e026      	b.n	80047be <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004774:	b29b      	uxth	r3, r3
 8004776:	2b00      	cmp	r3, #0
 8004778:	d1cd      	bne.n	8004716 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800477a:	69ba      	ldr	r2, [r7, #24]
 800477c:	6839      	ldr	r1, [r7, #0]
 800477e:	68f8      	ldr	r0, [r7, #12]
 8004780:	f000 fa54 	bl	8004c2c <SPI_EndRxTxTransaction>
 8004784:	4603      	mov	r3, r0
 8004786:	2b00      	cmp	r3, #0
 8004788:	d002      	beq.n	8004790 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2220      	movs	r2, #32
 800478e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10a      	bne.n	80047ae <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004798:	2300      	movs	r3, #0
 800479a:	613b      	str	r3, [r7, #16]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	613b      	str	r3, [r7, #16]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	613b      	str	r3, [r7, #16]
 80047ac:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d002      	beq.n	80047bc <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	77fb      	strb	r3, [r7, #31]
 80047ba:	e000      	b.n	80047be <HAL_SPI_Transmit+0x25e>
  }

error:
 80047bc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2201      	movs	r2, #1
 80047c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80047ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3720      	adds	r7, #32
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b08c      	sub	sp, #48	@ 0x30
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	607a      	str	r2, [r7, #4]
 80047e4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80047e6:	2301      	movs	r3, #1
 80047e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80047ea:	2300      	movs	r3, #0
 80047ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d101      	bne.n	80047fe <HAL_SPI_TransmitReceive+0x26>
 80047fa:	2302      	movs	r3, #2
 80047fc:	e18a      	b.n	8004b14 <HAL_SPI_TransmitReceive+0x33c>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004806:	f7fd feff 	bl	8002608 <HAL_GetTick>
 800480a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004812:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800481c:	887b      	ldrh	r3, [r7, #2]
 800481e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004820:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004824:	2b01      	cmp	r3, #1
 8004826:	d00f      	beq.n	8004848 <HAL_SPI_TransmitReceive+0x70>
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800482e:	d107      	bne.n	8004840 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d103      	bne.n	8004840 <HAL_SPI_TransmitReceive+0x68>
 8004838:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800483c:	2b04      	cmp	r3, #4
 800483e:	d003      	beq.n	8004848 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004840:	2302      	movs	r3, #2
 8004842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8004846:	e15b      	b.n	8004b00 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d005      	beq.n	800485a <HAL_SPI_TransmitReceive+0x82>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d002      	beq.n	800485a <HAL_SPI_TransmitReceive+0x82>
 8004854:	887b      	ldrh	r3, [r7, #2]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d103      	bne.n	8004862 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8004860:	e14e      	b.n	8004b00 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004868:	b2db      	uxtb	r3, r3
 800486a:	2b04      	cmp	r3, #4
 800486c:	d003      	beq.n	8004876 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2205      	movs	r2, #5
 8004872:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	887a      	ldrh	r2, [r7, #2]
 8004886:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	887a      	ldrh	r2, [r7, #2]
 800488c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	887a      	ldrh	r2, [r7, #2]
 8004898:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	887a      	ldrh	r2, [r7, #2]
 800489e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2200      	movs	r2, #0
 80048a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048b6:	2b40      	cmp	r3, #64	@ 0x40
 80048b8:	d007      	beq.n	80048ca <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048d2:	d178      	bne.n	80049c6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d002      	beq.n	80048e2 <HAL_SPI_TransmitReceive+0x10a>
 80048dc:	8b7b      	ldrh	r3, [r7, #26]
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d166      	bne.n	80049b0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e6:	881a      	ldrh	r2, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f2:	1c9a      	adds	r2, r3, #2
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	3b01      	subs	r3, #1
 8004900:	b29a      	uxth	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004906:	e053      	b.n	80049b0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	2b02      	cmp	r3, #2
 8004914:	d11b      	bne.n	800494e <HAL_SPI_TransmitReceive+0x176>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800491a:	b29b      	uxth	r3, r3
 800491c:	2b00      	cmp	r3, #0
 800491e:	d016      	beq.n	800494e <HAL_SPI_TransmitReceive+0x176>
 8004920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004922:	2b01      	cmp	r3, #1
 8004924:	d113      	bne.n	800494e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800492a:	881a      	ldrh	r2, [r3, #0]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004936:	1c9a      	adds	r2, r3, #2
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004940:	b29b      	uxth	r3, r3
 8004942:	3b01      	subs	r3, #1
 8004944:	b29a      	uxth	r2, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800494a:	2300      	movs	r3, #0
 800494c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f003 0301 	and.w	r3, r3, #1
 8004958:	2b01      	cmp	r3, #1
 800495a:	d119      	bne.n	8004990 <HAL_SPI_TransmitReceive+0x1b8>
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004960:	b29b      	uxth	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d014      	beq.n	8004990 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68da      	ldr	r2, [r3, #12]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004970:	b292      	uxth	r2, r2
 8004972:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004978:	1c9a      	adds	r2, r3, #2
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004982:	b29b      	uxth	r3, r3
 8004984:	3b01      	subs	r3, #1
 8004986:	b29a      	uxth	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800498c:	2301      	movs	r3, #1
 800498e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004990:	f7fd fe3a 	bl	8002608 <HAL_GetTick>
 8004994:	4602      	mov	r2, r0
 8004996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800499c:	429a      	cmp	r2, r3
 800499e:	d807      	bhi.n	80049b0 <HAL_SPI_TransmitReceive+0x1d8>
 80049a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a6:	d003      	beq.n	80049b0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80049ae:	e0a7      	b.n	8004b00 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1a6      	bne.n	8004908 <HAL_SPI_TransmitReceive+0x130>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049be:	b29b      	uxth	r3, r3
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d1a1      	bne.n	8004908 <HAL_SPI_TransmitReceive+0x130>
 80049c4:	e07c      	b.n	8004ac0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d002      	beq.n	80049d4 <HAL_SPI_TransmitReceive+0x1fc>
 80049ce:	8b7b      	ldrh	r3, [r7, #26]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d16b      	bne.n	8004aac <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	330c      	adds	r3, #12
 80049de:	7812      	ldrb	r2, [r2, #0]
 80049e0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e6:	1c5a      	adds	r2, r3, #1
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	3b01      	subs	r3, #1
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049fa:	e057      	b.n	8004aac <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f003 0302 	and.w	r3, r3, #2
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d11c      	bne.n	8004a44 <HAL_SPI_TransmitReceive+0x26c>
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d017      	beq.n	8004a44 <HAL_SPI_TransmitReceive+0x26c>
 8004a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d114      	bne.n	8004a44 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	330c      	adds	r3, #12
 8004a24:	7812      	ldrb	r2, [r2, #0]
 8004a26:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a2c:	1c5a      	adds	r2, r3, #1
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	b29a      	uxth	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a40:	2300      	movs	r3, #0
 8004a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d119      	bne.n	8004a86 <HAL_SPI_TransmitReceive+0x2ae>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d014      	beq.n	8004a86 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68da      	ldr	r2, [r3, #12]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a6e:	1c5a      	adds	r2, r3, #1
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a82:	2301      	movs	r3, #1
 8004a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a86:	f7fd fdbf 	bl	8002608 <HAL_GetTick>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d803      	bhi.n	8004a9e <HAL_SPI_TransmitReceive+0x2c6>
 8004a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a9c:	d102      	bne.n	8004aa4 <HAL_SPI_TransmitReceive+0x2cc>
 8004a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d103      	bne.n	8004aac <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8004aaa:	e029      	b.n	8004b00 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d1a2      	bne.n	80049fc <HAL_SPI_TransmitReceive+0x224>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d19d      	bne.n	80049fc <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ac0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ac2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004ac4:	68f8      	ldr	r0, [r7, #12]
 8004ac6:	f000 f8b1 	bl	8004c2c <SPI_EndRxTxTransaction>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d006      	beq.n	8004ade <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2220      	movs	r2, #32
 8004ada:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8004adc:	e010      	b.n	8004b00 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d10b      	bne.n	8004afe <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	617b      	str	r3, [r7, #20]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	617b      	str	r3, [r7, #20]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	617b      	str	r3, [r7, #20]
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	e000      	b.n	8004b00 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004afe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004b10:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3730      	adds	r7, #48	@ 0x30
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b088      	sub	sp, #32
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	60b9      	str	r1, [r7, #8]
 8004b26:	603b      	str	r3, [r7, #0]
 8004b28:	4613      	mov	r3, r2
 8004b2a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b2c:	f7fd fd6c 	bl	8002608 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b34:	1a9b      	subs	r3, r3, r2
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	4413      	add	r3, r2
 8004b3a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b3c:	f7fd fd64 	bl	8002608 <HAL_GetTick>
 8004b40:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b42:	4b39      	ldr	r3, [pc, #228]	@ (8004c28 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	015b      	lsls	r3, r3, #5
 8004b48:	0d1b      	lsrs	r3, r3, #20
 8004b4a:	69fa      	ldr	r2, [r7, #28]
 8004b4c:	fb02 f303 	mul.w	r3, r2, r3
 8004b50:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b52:	e054      	b.n	8004bfe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b5a:	d050      	beq.n	8004bfe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b5c:	f7fd fd54 	bl	8002608 <HAL_GetTick>
 8004b60:	4602      	mov	r2, r0
 8004b62:	69bb      	ldr	r3, [r7, #24]
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	69fa      	ldr	r2, [r7, #28]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d902      	bls.n	8004b72 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d13d      	bne.n	8004bee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	685a      	ldr	r2, [r3, #4]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b80:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b8a:	d111      	bne.n	8004bb0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b94:	d004      	beq.n	8004ba0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b9e:	d107      	bne.n	8004bb0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bb8:	d10f      	bne.n	8004bda <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004bc8:	601a      	str	r2, [r3, #0]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bd8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2200      	movs	r2, #0
 8004be6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e017      	b.n	8004c1e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d101      	bne.n	8004bf8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	3b01      	subs	r3, #1
 8004bfc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	689a      	ldr	r2, [r3, #8]
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	4013      	ands	r3, r2
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	bf0c      	ite	eq
 8004c0e:	2301      	moveq	r3, #1
 8004c10:	2300      	movne	r3, #0
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	461a      	mov	r2, r3
 8004c16:	79fb      	ldrb	r3, [r7, #7]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d19b      	bne.n	8004b54 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c1c:	2300      	movs	r3, #0
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3720      	adds	r7, #32
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop
 8004c28:	20000004 	.word	0x20000004

08004c2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b086      	sub	sp, #24
 8004c30:	af02      	add	r7, sp, #8
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	60b9      	str	r1, [r7, #8]
 8004c36:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	9300      	str	r3, [sp, #0]
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	2180      	movs	r1, #128	@ 0x80
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	f7ff ff6a 	bl	8004b1c <SPI_WaitFlagStateUntilTimeout>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d007      	beq.n	8004c5e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c52:	f043 0220 	orr.w	r2, r3, #32
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e000      	b.n	8004c60 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3710      	adds	r7, #16
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d101      	bne.n	8004c7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e041      	b.n	8004cfe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d106      	bne.n	8004c94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f7fc fbd8 	bl	8001444 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2202      	movs	r2, #2
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	3304      	adds	r3, #4
 8004ca4:	4619      	mov	r1, r3
 8004ca6:	4610      	mov	r0, r2
 8004ca8:	f000 fa70 	bl	800518c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3708      	adds	r7, #8
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
	...

08004d08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d001      	beq.n	8004d20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e03a      	b.n	8004d96 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2202      	movs	r2, #2
 8004d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68da      	ldr	r2, [r3, #12]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f042 0201 	orr.w	r2, r2, #1
 8004d36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a18      	ldr	r2, [pc, #96]	@ (8004da0 <HAL_TIM_Base_Start_IT+0x98>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d00e      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x58>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d4a:	d009      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x58>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a14      	ldr	r2, [pc, #80]	@ (8004da4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d004      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x58>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a13      	ldr	r2, [pc, #76]	@ (8004da8 <HAL_TIM_Base_Start_IT+0xa0>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d111      	bne.n	8004d84 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f003 0307 	and.w	r3, r3, #7
 8004d6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2b06      	cmp	r3, #6
 8004d70:	d010      	beq.n	8004d94 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f042 0201 	orr.w	r2, r2, #1
 8004d80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d82:	e007      	b.n	8004d94 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f042 0201 	orr.w	r2, r2, #1
 8004d92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3714      	adds	r7, #20
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bc80      	pop	{r7}
 8004d9e:	4770      	bx	lr
 8004da0:	40012c00 	.word	0x40012c00
 8004da4:	40000400 	.word	0x40000400
 8004da8:	40000800 	.word	0x40000800

08004dac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	f003 0302 	and.w	r3, r3, #2
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d122      	bne.n	8004e08 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	f003 0302 	and.w	r3, r3, #2
 8004dcc:	2b02      	cmp	r3, #2
 8004dce:	d11b      	bne.n	8004e08 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f06f 0202 	mvn.w	r2, #2
 8004dd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	699b      	ldr	r3, [r3, #24]
 8004de6:	f003 0303 	and.w	r3, r3, #3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d003      	beq.n	8004df6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f000 f9b1 	bl	8005156 <HAL_TIM_IC_CaptureCallback>
 8004df4:	e005      	b.n	8004e02 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f000 f9a4 	bl	8005144 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f000 f9b3 	bl	8005168 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	691b      	ldr	r3, [r3, #16]
 8004e0e:	f003 0304 	and.w	r3, r3, #4
 8004e12:	2b04      	cmp	r3, #4
 8004e14:	d122      	bne.n	8004e5c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	f003 0304 	and.w	r3, r3, #4
 8004e20:	2b04      	cmp	r3, #4
 8004e22:	d11b      	bne.n	8004e5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f06f 0204 	mvn.w	r2, #4
 8004e2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2202      	movs	r2, #2
 8004e32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d003      	beq.n	8004e4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f000 f987 	bl	8005156 <HAL_TIM_IC_CaptureCallback>
 8004e48:	e005      	b.n	8004e56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 f97a 	bl	8005144 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f000 f989 	bl	8005168 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	f003 0308 	and.w	r3, r3, #8
 8004e66:	2b08      	cmp	r3, #8
 8004e68:	d122      	bne.n	8004eb0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	f003 0308 	and.w	r3, r3, #8
 8004e74:	2b08      	cmp	r3, #8
 8004e76:	d11b      	bne.n	8004eb0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f06f 0208 	mvn.w	r2, #8
 8004e80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2204      	movs	r2, #4
 8004e86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	69db      	ldr	r3, [r3, #28]
 8004e8e:	f003 0303 	and.w	r3, r3, #3
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d003      	beq.n	8004e9e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 f95d 	bl	8005156 <HAL_TIM_IC_CaptureCallback>
 8004e9c:	e005      	b.n	8004eaa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 f950 	bl	8005144 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 f95f 	bl	8005168 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	691b      	ldr	r3, [r3, #16]
 8004eb6:	f003 0310 	and.w	r3, r3, #16
 8004eba:	2b10      	cmp	r3, #16
 8004ebc:	d122      	bne.n	8004f04 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	f003 0310 	and.w	r3, r3, #16
 8004ec8:	2b10      	cmp	r3, #16
 8004eca:	d11b      	bne.n	8004f04 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f06f 0210 	mvn.w	r2, #16
 8004ed4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2208      	movs	r2, #8
 8004eda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	69db      	ldr	r3, [r3, #28]
 8004ee2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d003      	beq.n	8004ef2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f000 f933 	bl	8005156 <HAL_TIM_IC_CaptureCallback>
 8004ef0:	e005      	b.n	8004efe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f000 f926 	bl	8005144 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f000 f935 	bl	8005168 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	f003 0301 	and.w	r3, r3, #1
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d10e      	bne.n	8004f30 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	f003 0301 	and.w	r3, r3, #1
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d107      	bne.n	8004f30 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f06f 0201 	mvn.w	r2, #1
 8004f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7fb fea8 	bl	8000c80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f3a:	2b80      	cmp	r3, #128	@ 0x80
 8004f3c:	d10e      	bne.n	8004f5c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f48:	2b80      	cmp	r3, #128	@ 0x80
 8004f4a:	d107      	bne.n	8004f5c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 fa77 	bl	800544a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f66:	2b40      	cmp	r3, #64	@ 0x40
 8004f68:	d10e      	bne.n	8004f88 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f74:	2b40      	cmp	r3, #64	@ 0x40
 8004f76:	d107      	bne.n	8004f88 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 f8f9 	bl	800517a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	f003 0320 	and.w	r3, r3, #32
 8004f92:	2b20      	cmp	r3, #32
 8004f94:	d10e      	bne.n	8004fb4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	f003 0320 	and.w	r3, r3, #32
 8004fa0:	2b20      	cmp	r3, #32
 8004fa2:	d107      	bne.n	8004fb4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f06f 0220 	mvn.w	r2, #32
 8004fac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 fa42 	bl	8005438 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004fb4:	bf00      	nop
 8004fb6:	3708      	adds	r7, #8
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b084      	sub	sp, #16
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d101      	bne.n	8004fd4 <HAL_TIM_ConfigClockSource+0x18>
 8004fd0:	2302      	movs	r3, #2
 8004fd2:	e0b3      	b.n	800513c <HAL_TIM_ConfigClockSource+0x180>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2202      	movs	r2, #2
 8004fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004ff2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ffa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68fa      	ldr	r2, [r7, #12]
 8005002:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800500c:	d03e      	beq.n	800508c <HAL_TIM_ConfigClockSource+0xd0>
 800500e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005012:	f200 8087 	bhi.w	8005124 <HAL_TIM_ConfigClockSource+0x168>
 8005016:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800501a:	f000 8085 	beq.w	8005128 <HAL_TIM_ConfigClockSource+0x16c>
 800501e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005022:	d87f      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
 8005024:	2b70      	cmp	r3, #112	@ 0x70
 8005026:	d01a      	beq.n	800505e <HAL_TIM_ConfigClockSource+0xa2>
 8005028:	2b70      	cmp	r3, #112	@ 0x70
 800502a:	d87b      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
 800502c:	2b60      	cmp	r3, #96	@ 0x60
 800502e:	d050      	beq.n	80050d2 <HAL_TIM_ConfigClockSource+0x116>
 8005030:	2b60      	cmp	r3, #96	@ 0x60
 8005032:	d877      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
 8005034:	2b50      	cmp	r3, #80	@ 0x50
 8005036:	d03c      	beq.n	80050b2 <HAL_TIM_ConfigClockSource+0xf6>
 8005038:	2b50      	cmp	r3, #80	@ 0x50
 800503a:	d873      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
 800503c:	2b40      	cmp	r3, #64	@ 0x40
 800503e:	d058      	beq.n	80050f2 <HAL_TIM_ConfigClockSource+0x136>
 8005040:	2b40      	cmp	r3, #64	@ 0x40
 8005042:	d86f      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
 8005044:	2b30      	cmp	r3, #48	@ 0x30
 8005046:	d064      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x156>
 8005048:	2b30      	cmp	r3, #48	@ 0x30
 800504a:	d86b      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
 800504c:	2b20      	cmp	r3, #32
 800504e:	d060      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x156>
 8005050:	2b20      	cmp	r3, #32
 8005052:	d867      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
 8005054:	2b00      	cmp	r3, #0
 8005056:	d05c      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x156>
 8005058:	2b10      	cmp	r3, #16
 800505a:	d05a      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800505c:	e062      	b.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6818      	ldr	r0, [r3, #0]
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	6899      	ldr	r1, [r3, #8]
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	685a      	ldr	r2, [r3, #4]
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	68db      	ldr	r3, [r3, #12]
 800506e:	f000 f966 	bl	800533e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005080:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	609a      	str	r2, [r3, #8]
      break;
 800508a:	e04e      	b.n	800512a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6818      	ldr	r0, [r3, #0]
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	6899      	ldr	r1, [r3, #8]
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	685a      	ldr	r2, [r3, #4]
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	f000 f94f 	bl	800533e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	689a      	ldr	r2, [r3, #8]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050ae:	609a      	str	r2, [r3, #8]
      break;
 80050b0:	e03b      	b.n	800512a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6818      	ldr	r0, [r3, #0]
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	6859      	ldr	r1, [r3, #4]
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	461a      	mov	r2, r3
 80050c0:	f000 f8c6 	bl	8005250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2150      	movs	r1, #80	@ 0x50
 80050ca:	4618      	mov	r0, r3
 80050cc:	f000 f91d 	bl	800530a <TIM_ITRx_SetConfig>
      break;
 80050d0:	e02b      	b.n	800512a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6818      	ldr	r0, [r3, #0]
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	6859      	ldr	r1, [r3, #4]
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	461a      	mov	r2, r3
 80050e0:	f000 f8e4 	bl	80052ac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2160      	movs	r1, #96	@ 0x60
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 f90d 	bl	800530a <TIM_ITRx_SetConfig>
      break;
 80050f0:	e01b      	b.n	800512a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6818      	ldr	r0, [r3, #0]
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	6859      	ldr	r1, [r3, #4]
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	461a      	mov	r2, r3
 8005100:	f000 f8a6 	bl	8005250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2140      	movs	r1, #64	@ 0x40
 800510a:	4618      	mov	r0, r3
 800510c:	f000 f8fd 	bl	800530a <TIM_ITRx_SetConfig>
      break;
 8005110:	e00b      	b.n	800512a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4619      	mov	r1, r3
 800511c:	4610      	mov	r0, r2
 800511e:	f000 f8f4 	bl	800530a <TIM_ITRx_SetConfig>
        break;
 8005122:	e002      	b.n	800512a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005124:	bf00      	nop
 8005126:	e000      	b.n	800512a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005128:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800513a:	2300      	movs	r3, #0
}
 800513c:	4618      	mov	r0, r3
 800513e:	3710      	adds	r7, #16
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005144:	b480      	push	{r7}
 8005146:	b083      	sub	sp, #12
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800514c:	bf00      	nop
 800514e:	370c      	adds	r7, #12
 8005150:	46bd      	mov	sp, r7
 8005152:	bc80      	pop	{r7}
 8005154:	4770      	bx	lr

08005156 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005156:	b480      	push	{r7}
 8005158:	b083      	sub	sp, #12
 800515a:	af00      	add	r7, sp, #0
 800515c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800515e:	bf00      	nop
 8005160:	370c      	adds	r7, #12
 8005162:	46bd      	mov	sp, r7
 8005164:	bc80      	pop	{r7}
 8005166:	4770      	bx	lr

08005168 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005170:	bf00      	nop
 8005172:	370c      	adds	r7, #12
 8005174:	46bd      	mov	sp, r7
 8005176:	bc80      	pop	{r7}
 8005178:	4770      	bx	lr

0800517a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800517a:	b480      	push	{r7}
 800517c:	b083      	sub	sp, #12
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005182:	bf00      	nop
 8005184:	370c      	adds	r7, #12
 8005186:	46bd      	mov	sp, r7
 8005188:	bc80      	pop	{r7}
 800518a:	4770      	bx	lr

0800518c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800518c:	b480      	push	{r7}
 800518e:	b085      	sub	sp, #20
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a29      	ldr	r2, [pc, #164]	@ (8005244 <TIM_Base_SetConfig+0xb8>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d00b      	beq.n	80051bc <TIM_Base_SetConfig+0x30>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051aa:	d007      	beq.n	80051bc <TIM_Base_SetConfig+0x30>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a26      	ldr	r2, [pc, #152]	@ (8005248 <TIM_Base_SetConfig+0xbc>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d003      	beq.n	80051bc <TIM_Base_SetConfig+0x30>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a25      	ldr	r2, [pc, #148]	@ (800524c <TIM_Base_SetConfig+0xc0>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d108      	bne.n	80051ce <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a1c      	ldr	r2, [pc, #112]	@ (8005244 <TIM_Base_SetConfig+0xb8>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d00b      	beq.n	80051ee <TIM_Base_SetConfig+0x62>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051dc:	d007      	beq.n	80051ee <TIM_Base_SetConfig+0x62>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a19      	ldr	r2, [pc, #100]	@ (8005248 <TIM_Base_SetConfig+0xbc>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d003      	beq.n	80051ee <TIM_Base_SetConfig+0x62>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a18      	ldr	r2, [pc, #96]	@ (800524c <TIM_Base_SetConfig+0xc0>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d108      	bne.n	8005200 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	4313      	orrs	r3, r2
 800520c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	68fa      	ldr	r2, [r7, #12]
 8005212:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	689a      	ldr	r2, [r3, #8]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a07      	ldr	r2, [pc, #28]	@ (8005244 <TIM_Base_SetConfig+0xb8>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d103      	bne.n	8005234 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	691a      	ldr	r2, [r3, #16]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2201      	movs	r2, #1
 8005238:	615a      	str	r2, [r3, #20]
}
 800523a:	bf00      	nop
 800523c:	3714      	adds	r7, #20
 800523e:	46bd      	mov	sp, r7
 8005240:	bc80      	pop	{r7}
 8005242:	4770      	bx	lr
 8005244:	40012c00 	.word	0x40012c00
 8005248:	40000400 	.word	0x40000400
 800524c:	40000800 	.word	0x40000800

08005250 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005250:	b480      	push	{r7}
 8005252:	b087      	sub	sp, #28
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6a1b      	ldr	r3, [r3, #32]
 8005260:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6a1b      	ldr	r3, [r3, #32]
 8005266:	f023 0201 	bic.w	r2, r3, #1
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800527a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	011b      	lsls	r3, r3, #4
 8005280:	693a      	ldr	r2, [r7, #16]
 8005282:	4313      	orrs	r3, r2
 8005284:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f023 030a 	bic.w	r3, r3, #10
 800528c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	4313      	orrs	r3, r2
 8005294:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	693a      	ldr	r2, [r7, #16]
 800529a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	621a      	str	r2, [r3, #32]
}
 80052a2:	bf00      	nop
 80052a4:	371c      	adds	r7, #28
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bc80      	pop	{r7}
 80052aa:	4770      	bx	lr

080052ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b087      	sub	sp, #28
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6a1b      	ldr	r3, [r3, #32]
 80052bc:	f023 0210 	bic.w	r2, r3, #16
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80052d6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	031b      	lsls	r3, r3, #12
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	4313      	orrs	r3, r2
 80052e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80052e8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	011b      	lsls	r3, r3, #4
 80052ee:	693a      	ldr	r2, [r7, #16]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	697a      	ldr	r2, [r7, #20]
 80052f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	693a      	ldr	r2, [r7, #16]
 80052fe:	621a      	str	r2, [r3, #32]
}
 8005300:	bf00      	nop
 8005302:	371c      	adds	r7, #28
 8005304:	46bd      	mov	sp, r7
 8005306:	bc80      	pop	{r7}
 8005308:	4770      	bx	lr

0800530a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800530a:	b480      	push	{r7}
 800530c:	b085      	sub	sp, #20
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
 8005312:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005320:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005322:	683a      	ldr	r2, [r7, #0]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	4313      	orrs	r3, r2
 8005328:	f043 0307 	orr.w	r3, r3, #7
 800532c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68fa      	ldr	r2, [r7, #12]
 8005332:	609a      	str	r2, [r3, #8]
}
 8005334:	bf00      	nop
 8005336:	3714      	adds	r7, #20
 8005338:	46bd      	mov	sp, r7
 800533a:	bc80      	pop	{r7}
 800533c:	4770      	bx	lr

0800533e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800533e:	b480      	push	{r7}
 8005340:	b087      	sub	sp, #28
 8005342:	af00      	add	r7, sp, #0
 8005344:	60f8      	str	r0, [r7, #12]
 8005346:	60b9      	str	r1, [r7, #8]
 8005348:	607a      	str	r2, [r7, #4]
 800534a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005358:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	021a      	lsls	r2, r3, #8
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	431a      	orrs	r2, r3
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	4313      	orrs	r3, r2
 8005366:	697a      	ldr	r2, [r7, #20]
 8005368:	4313      	orrs	r3, r2
 800536a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	609a      	str	r2, [r3, #8]
}
 8005372:	bf00      	nop
 8005374:	371c      	adds	r7, #28
 8005376:	46bd      	mov	sp, r7
 8005378:	bc80      	pop	{r7}
 800537a:	4770      	bx	lr

0800537c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800537c:	b480      	push	{r7}
 800537e:	b085      	sub	sp, #20
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800538c:	2b01      	cmp	r3, #1
 800538e:	d101      	bne.n	8005394 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005390:	2302      	movs	r3, #2
 8005392:	e046      	b.n	8005422 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2202      	movs	r2, #2
 80053a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a16      	ldr	r2, [pc, #88]	@ (800542c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d00e      	beq.n	80053f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053e0:	d009      	beq.n	80053f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a12      	ldr	r2, [pc, #72]	@ (8005430 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d004      	beq.n	80053f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a10      	ldr	r2, [pc, #64]	@ (8005434 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d10c      	bne.n	8005410 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	68ba      	ldr	r2, [r7, #8]
 8005404:	4313      	orrs	r3, r2
 8005406:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	68ba      	ldr	r2, [r7, #8]
 800540e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005420:	2300      	movs	r3, #0
}
 8005422:	4618      	mov	r0, r3
 8005424:	3714      	adds	r7, #20
 8005426:	46bd      	mov	sp, r7
 8005428:	bc80      	pop	{r7}
 800542a:	4770      	bx	lr
 800542c:	40012c00 	.word	0x40012c00
 8005430:	40000400 	.word	0x40000400
 8005434:	40000800 	.word	0x40000800

08005438 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005438:	b480      	push	{r7}
 800543a:	b083      	sub	sp, #12
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005440:	bf00      	nop
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	bc80      	pop	{r7}
 8005448:	4770      	bx	lr

0800544a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800544a:	b480      	push	{r7}
 800544c:	b083      	sub	sp, #12
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005452:	bf00      	nop
 8005454:	370c      	adds	r7, #12
 8005456:	46bd      	mov	sp, r7
 8005458:	bc80      	pop	{r7}
 800545a:	4770      	bx	lr

0800545c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b082      	sub	sp, #8
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d101      	bne.n	800546e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e03f      	b.n	80054ee <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005474:	b2db      	uxtb	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d106      	bne.n	8005488 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f7fc f81e 	bl	80014c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2224      	movs	r2, #36	@ 0x24
 800548c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68da      	ldr	r2, [r3, #12]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800549e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f000 fc85 	bl	8005db0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	691a      	ldr	r2, [r3, #16]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80054b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	695a      	ldr	r2, [r3, #20]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80054c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68da      	ldr	r2, [r3, #12]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80054d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2200      	movs	r2, #0
 80054da:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2220      	movs	r2, #32
 80054e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2220      	movs	r2, #32
 80054e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3708      	adds	r7, #8
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}

080054f6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054f6:	b580      	push	{r7, lr}
 80054f8:	b08a      	sub	sp, #40	@ 0x28
 80054fa:	af02      	add	r7, sp, #8
 80054fc:	60f8      	str	r0, [r7, #12]
 80054fe:	60b9      	str	r1, [r7, #8]
 8005500:	603b      	str	r3, [r7, #0]
 8005502:	4613      	mov	r3, r2
 8005504:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005506:	2300      	movs	r3, #0
 8005508:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b20      	cmp	r3, #32
 8005514:	d17c      	bne.n	8005610 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d002      	beq.n	8005522 <HAL_UART_Transmit+0x2c>
 800551c:	88fb      	ldrh	r3, [r7, #6]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d101      	bne.n	8005526 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e075      	b.n	8005612 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800552c:	2b01      	cmp	r3, #1
 800552e:	d101      	bne.n	8005534 <HAL_UART_Transmit+0x3e>
 8005530:	2302      	movs	r3, #2
 8005532:	e06e      	b.n	8005612 <HAL_UART_Transmit+0x11c>
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2200      	movs	r2, #0
 8005540:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2221      	movs	r2, #33	@ 0x21
 8005546:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800554a:	f7fd f85d 	bl	8002608 <HAL_GetTick>
 800554e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	88fa      	ldrh	r2, [r7, #6]
 8005554:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	88fa      	ldrh	r2, [r7, #6]
 800555a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005564:	d108      	bne.n	8005578 <HAL_UART_Transmit+0x82>
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	691b      	ldr	r3, [r3, #16]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d104      	bne.n	8005578 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800556e:	2300      	movs	r3, #0
 8005570:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	61bb      	str	r3, [r7, #24]
 8005576:	e003      	b.n	8005580 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800557c:	2300      	movs	r3, #0
 800557e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8005588:	e02a      	b.n	80055e0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	9300      	str	r3, [sp, #0]
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	2200      	movs	r2, #0
 8005592:	2180      	movs	r1, #128	@ 0x80
 8005594:	68f8      	ldr	r0, [r7, #12]
 8005596:	f000 fa38 	bl	8005a0a <UART_WaitOnFlagUntilTimeout>
 800559a:	4603      	mov	r3, r0
 800559c:	2b00      	cmp	r3, #0
 800559e:	d001      	beq.n	80055a4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80055a0:	2303      	movs	r3, #3
 80055a2:	e036      	b.n	8005612 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80055a4:	69fb      	ldr	r3, [r7, #28]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d10b      	bne.n	80055c2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	881b      	ldrh	r3, [r3, #0]
 80055ae:	461a      	mov	r2, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80055ba:	69bb      	ldr	r3, [r7, #24]
 80055bc:	3302      	adds	r3, #2
 80055be:	61bb      	str	r3, [r7, #24]
 80055c0:	e007      	b.n	80055d2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	781a      	ldrb	r2, [r3, #0]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80055cc:	69fb      	ldr	r3, [r7, #28]
 80055ce:	3301      	adds	r3, #1
 80055d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	3b01      	subs	r3, #1
 80055da:	b29a      	uxth	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d1cf      	bne.n	800558a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	2200      	movs	r2, #0
 80055f2:	2140      	movs	r1, #64	@ 0x40
 80055f4:	68f8      	ldr	r0, [r7, #12]
 80055f6:	f000 fa08 	bl	8005a0a <UART_WaitOnFlagUntilTimeout>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d001      	beq.n	8005604 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005600:	2303      	movs	r3, #3
 8005602:	e006      	b.n	8005612 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2220      	movs	r2, #32
 8005608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800560c:	2300      	movs	r3, #0
 800560e:	e000      	b.n	8005612 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005610:	2302      	movs	r3, #2
  }
}
 8005612:	4618      	mov	r0, r3
 8005614:	3720      	adds	r7, #32
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}

0800561a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800561a:	b580      	push	{r7, lr}
 800561c:	b084      	sub	sp, #16
 800561e:	af00      	add	r7, sp, #0
 8005620:	60f8      	str	r0, [r7, #12]
 8005622:	60b9      	str	r1, [r7, #8]
 8005624:	4613      	mov	r3, r2
 8005626:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800562e:	b2db      	uxtb	r3, r3
 8005630:	2b20      	cmp	r3, #32
 8005632:	d11d      	bne.n	8005670 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d002      	beq.n	8005640 <HAL_UART_Receive_IT+0x26>
 800563a:	88fb      	ldrh	r3, [r7, #6]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d101      	bne.n	8005644 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e016      	b.n	8005672 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800564a:	2b01      	cmp	r3, #1
 800564c:	d101      	bne.n	8005652 <HAL_UART_Receive_IT+0x38>
 800564e:	2302      	movs	r3, #2
 8005650:	e00f      	b.n	8005672 <HAL_UART_Receive_IT+0x58>
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2201      	movs	r2, #1
 8005656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2200      	movs	r2, #0
 800565e:	631a      	str	r2, [r3, #48]	@ 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005660:	88fb      	ldrh	r3, [r7, #6]
 8005662:	461a      	mov	r2, r3
 8005664:	68b9      	ldr	r1, [r7, #8]
 8005666:	68f8      	ldr	r0, [r7, #12]
 8005668:	f000 fa19 	bl	8005a9e <UART_Start_Receive_IT>
 800566c:	4603      	mov	r3, r0
 800566e:	e000      	b.n	8005672 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005670:	2302      	movs	r3, #2
  }
}
 8005672:	4618      	mov	r0, r3
 8005674:	3710      	adds	r7, #16
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
	...

0800567c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b08a      	sub	sp, #40	@ 0x28
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	695b      	ldr	r3, [r3, #20]
 800569a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800569c:	2300      	movs	r3, #0
 800569e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80056a0:	2300      	movs	r3, #0
 80056a2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80056a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a6:	f003 030f 	and.w	r3, r3, #15
 80056aa:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80056ac:	69bb      	ldr	r3, [r7, #24]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d10d      	bne.n	80056ce <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b4:	f003 0320 	and.w	r3, r3, #32
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d008      	beq.n	80056ce <HAL_UART_IRQHandler+0x52>
 80056bc:	6a3b      	ldr	r3, [r7, #32]
 80056be:	f003 0320 	and.w	r3, r3, #32
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d003      	beq.n	80056ce <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 fac9 	bl	8005c5e <UART_Receive_IT>
      return;
 80056cc:	e17b      	b.n	80059c6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80056ce:	69bb      	ldr	r3, [r7, #24]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	f000 80b1 	beq.w	8005838 <HAL_UART_IRQHandler+0x1bc>
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	f003 0301 	and.w	r3, r3, #1
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d105      	bne.n	80056ec <HAL_UART_IRQHandler+0x70>
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	f000 80a6 	beq.w	8005838 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80056ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ee:	f003 0301 	and.w	r3, r3, #1
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d00a      	beq.n	800570c <HAL_UART_IRQHandler+0x90>
 80056f6:	6a3b      	ldr	r3, [r7, #32]
 80056f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d005      	beq.n	800570c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005704:	f043 0201 	orr.w	r2, r3, #1
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800570c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570e:	f003 0304 	and.w	r3, r3, #4
 8005712:	2b00      	cmp	r3, #0
 8005714:	d00a      	beq.n	800572c <HAL_UART_IRQHandler+0xb0>
 8005716:	69fb      	ldr	r3, [r7, #28]
 8005718:	f003 0301 	and.w	r3, r3, #1
 800571c:	2b00      	cmp	r3, #0
 800571e:	d005      	beq.n	800572c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005724:	f043 0202 	orr.w	r2, r3, #2
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800572c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572e:	f003 0302 	and.w	r3, r3, #2
 8005732:	2b00      	cmp	r3, #0
 8005734:	d00a      	beq.n	800574c <HAL_UART_IRQHandler+0xd0>
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	f003 0301 	and.w	r3, r3, #1
 800573c:	2b00      	cmp	r3, #0
 800573e:	d005      	beq.n	800574c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005744:	f043 0204 	orr.w	r2, r3, #4
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800574c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574e:	f003 0308 	and.w	r3, r3, #8
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00f      	beq.n	8005776 <HAL_UART_IRQHandler+0xfa>
 8005756:	6a3b      	ldr	r3, [r7, #32]
 8005758:	f003 0320 	and.w	r3, r3, #32
 800575c:	2b00      	cmp	r3, #0
 800575e:	d104      	bne.n	800576a <HAL_UART_IRQHandler+0xee>
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	f003 0301 	and.w	r3, r3, #1
 8005766:	2b00      	cmp	r3, #0
 8005768:	d005      	beq.n	8005776 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800576e:	f043 0208 	orr.w	r2, r3, #8
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800577a:	2b00      	cmp	r3, #0
 800577c:	f000 811e 	beq.w	80059bc <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005782:	f003 0320 	and.w	r3, r3, #32
 8005786:	2b00      	cmp	r3, #0
 8005788:	d007      	beq.n	800579a <HAL_UART_IRQHandler+0x11e>
 800578a:	6a3b      	ldr	r3, [r7, #32]
 800578c:	f003 0320 	and.w	r3, r3, #32
 8005790:	2b00      	cmp	r3, #0
 8005792:	d002      	beq.n	800579a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f000 fa62 	bl	8005c5e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	695b      	ldr	r3, [r3, #20]
 80057a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	bf14      	ite	ne
 80057a8:	2301      	movne	r3, #1
 80057aa:	2300      	moveq	r3, #0
 80057ac:	b2db      	uxtb	r3, r3
 80057ae:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b4:	f003 0308 	and.w	r3, r3, #8
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d102      	bne.n	80057c2 <HAL_UART_IRQHandler+0x146>
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d031      	beq.n	8005826 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 f9a4 	bl	8005b10 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d023      	beq.n	800581e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	695a      	ldr	r2, [r3, #20]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057e4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d013      	beq.n	8005816 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057f2:	4a76      	ldr	r2, [pc, #472]	@ (80059cc <HAL_UART_IRQHandler+0x350>)
 80057f4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7fd fddc 	bl	80033b8 <HAL_DMA_Abort_IT>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d016      	beq.n	8005834 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800580a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005810:	4610      	mov	r0, r2
 8005812:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005814:	e00e      	b.n	8005834 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f000 f8e3 	bl	80059e2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800581c:	e00a      	b.n	8005834 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f8df 	bl	80059e2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005824:	e006      	b.n	8005834 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 f8db 	bl	80059e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2200      	movs	r2, #0
 8005830:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8005832:	e0c3      	b.n	80059bc <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005834:	bf00      	nop
    return;
 8005836:	e0c1      	b.n	80059bc <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800583c:	2b01      	cmp	r3, #1
 800583e:	f040 80a1 	bne.w	8005984 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005844:	f003 0310 	and.w	r3, r3, #16
 8005848:	2b00      	cmp	r3, #0
 800584a:	f000 809b 	beq.w	8005984 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800584e:	6a3b      	ldr	r3, [r7, #32]
 8005850:	f003 0310 	and.w	r3, r3, #16
 8005854:	2b00      	cmp	r3, #0
 8005856:	f000 8095 	beq.w	8005984 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800585a:	2300      	movs	r3, #0
 800585c:	60fb      	str	r3, [r7, #12]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	60fb      	str	r3, [r7, #12]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	60fb      	str	r3, [r7, #12]
 800586e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800587a:	2b00      	cmp	r3, #0
 800587c:	d04e      	beq.n	800591c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005888:	8a3b      	ldrh	r3, [r7, #16]
 800588a:	2b00      	cmp	r3, #0
 800588c:	f000 8098 	beq.w	80059c0 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005894:	8a3a      	ldrh	r2, [r7, #16]
 8005896:	429a      	cmp	r2, r3
 8005898:	f080 8092 	bcs.w	80059c0 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	8a3a      	ldrh	r2, [r7, #16]
 80058a0:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a6:	699b      	ldr	r3, [r3, #24]
 80058a8:	2b20      	cmp	r3, #32
 80058aa:	d02b      	beq.n	8005904 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68da      	ldr	r2, [r3, #12]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058ba:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	695a      	ldr	r2, [r3, #20]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f022 0201 	bic.w	r2, r2, #1
 80058ca:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	695a      	ldr	r2, [r3, #20]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058da:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2220      	movs	r2, #32
 80058e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	631a      	str	r2, [r3, #48]	@ 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68da      	ldr	r2, [r3, #12]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f022 0210 	bic.w	r2, r2, #16
 80058f8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058fe:	4618      	mov	r0, r3
 8005900:	f7fd fd1f 	bl	8003342 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800590c:	b29b      	uxth	r3, r3
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	b29b      	uxth	r3, r3
 8005912:	4619      	mov	r1, r3
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f000 f86d 	bl	80059f4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800591a:	e051      	b.n	80059c0 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005924:	b29b      	uxth	r3, r3
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800592e:	b29b      	uxth	r3, r3
 8005930:	2b00      	cmp	r3, #0
 8005932:	d047      	beq.n	80059c4 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005934:	8a7b      	ldrh	r3, [r7, #18]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d044      	beq.n	80059c4 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	68da      	ldr	r2, [r3, #12]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8005948:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	695a      	ldr	r2, [r3, #20]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f022 0201 	bic.w	r2, r2, #1
 8005958:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2220      	movs	r2, #32
 800595e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	631a      	str	r2, [r3, #48]	@ 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68da      	ldr	r2, [r3, #12]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f022 0210 	bic.w	r2, r2, #16
 8005976:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005978:	8a7b      	ldrh	r3, [r7, #18]
 800597a:	4619      	mov	r1, r3
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 f839 	bl	80059f4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005982:	e01f      	b.n	80059c4 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800598a:	2b00      	cmp	r3, #0
 800598c:	d008      	beq.n	80059a0 <HAL_UART_IRQHandler+0x324>
 800598e:	6a3b      	ldr	r3, [r7, #32]
 8005990:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005994:	2b00      	cmp	r3, #0
 8005996:	d003      	beq.n	80059a0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 f8f9 	bl	8005b90 <UART_Transmit_IT>
    return;
 800599e:	e012      	b.n	80059c6 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80059a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00d      	beq.n	80059c6 <HAL_UART_IRQHandler+0x34a>
 80059aa:	6a3b      	ldr	r3, [r7, #32]
 80059ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d008      	beq.n	80059c6 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f000 f93a 	bl	8005c2e <UART_EndTransmit_IT>
    return;
 80059ba:	e004      	b.n	80059c6 <HAL_UART_IRQHandler+0x34a>
    return;
 80059bc:	bf00      	nop
 80059be:	e002      	b.n	80059c6 <HAL_UART_IRQHandler+0x34a>
      return;
 80059c0:	bf00      	nop
 80059c2:	e000      	b.n	80059c6 <HAL_UART_IRQHandler+0x34a>
      return;
 80059c4:	bf00      	nop
  }
}
 80059c6:	3728      	adds	r7, #40	@ 0x28
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	08005b69 	.word	0x08005b69

080059d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	bc80      	pop	{r7}
 80059e0:	4770      	bx	lr

080059e2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b083      	sub	sp, #12
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80059ea:	bf00      	nop
 80059ec:	370c      	adds	r7, #12
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bc80      	pop	{r7}
 80059f2:	4770      	bx	lr

080059f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b083      	sub	sp, #12
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	460b      	mov	r3, r1
 80059fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a00:	bf00      	nop
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bc80      	pop	{r7}
 8005a08:	4770      	bx	lr

08005a0a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005a0a:	b580      	push	{r7, lr}
 8005a0c:	b084      	sub	sp, #16
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	60f8      	str	r0, [r7, #12]
 8005a12:	60b9      	str	r1, [r7, #8]
 8005a14:	603b      	str	r3, [r7, #0]
 8005a16:	4613      	mov	r3, r2
 8005a18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a1a:	e02c      	b.n	8005a76 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a1c:	69bb      	ldr	r3, [r7, #24]
 8005a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a22:	d028      	beq.n	8005a76 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d007      	beq.n	8005a3a <UART_WaitOnFlagUntilTimeout+0x30>
 8005a2a:	f7fc fded 	bl	8002608 <HAL_GetTick>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	69ba      	ldr	r2, [r7, #24]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d21d      	bcs.n	8005a76 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68da      	ldr	r2, [r3, #12]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8005a48:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	695a      	ldr	r2, [r3, #20]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f022 0201 	bic.w	r2, r2, #1
 8005a58:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2220      	movs	r2, #32
 8005a5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2220      	movs	r2, #32
 8005a66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8005a72:	2303      	movs	r3, #3
 8005a74:	e00f      	b.n	8005a96 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	4013      	ands	r3, r2
 8005a80:	68ba      	ldr	r2, [r7, #8]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	bf0c      	ite	eq
 8005a86:	2301      	moveq	r3, #1
 8005a88:	2300      	movne	r3, #0
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	79fb      	ldrb	r3, [r7, #7]
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d0c3      	beq.n	8005a1c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3710      	adds	r7, #16
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a9e:	b480      	push	{r7}
 8005aa0:	b085      	sub	sp, #20
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	60f8      	str	r0, [r7, #12]
 8005aa6:	60b9      	str	r1, [r7, #8]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	68ba      	ldr	r2, [r7, #8]
 8005ab0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	88fa      	ldrh	r2, [r7, #6]
 8005ab6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	88fa      	ldrh	r2, [r7, #6]
 8005abc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2222      	movs	r2, #34	@ 0x22
 8005ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68da      	ldr	r2, [r3, #12]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ae2:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	695a      	ldr	r2, [r3, #20]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f042 0201 	orr.w	r2, r2, #1
 8005af2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	68da      	ldr	r2, [r3, #12]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f042 0220 	orr.w	r2, r2, #32
 8005b02:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005b04:	2300      	movs	r3, #0
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3714      	adds	r7, #20
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bc80      	pop	{r7}
 8005b0e:	4770      	bx	lr

08005b10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b083      	sub	sp, #12
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68da      	ldr	r2, [r3, #12]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8005b26:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	695a      	ldr	r2, [r3, #20]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f022 0201 	bic.w	r2, r2, #1
 8005b36:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d107      	bne.n	8005b50 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68da      	ldr	r2, [r3, #12]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f022 0210 	bic.w	r2, r2, #16
 8005b4e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2220      	movs	r2, #32
 8005b54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005b5e:	bf00      	nop
 8005b60:	370c      	adds	r7, #12
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bc80      	pop	{r7}
 8005b66:	4770      	bx	lr

08005b68 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b084      	sub	sp, #16
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b74:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b82:	68f8      	ldr	r0, [r7, #12]
 8005b84:	f7ff ff2d 	bl	80059e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b88:	bf00      	nop
 8005b8a:	3710      	adds	r7, #16
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b085      	sub	sp, #20
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	2b21      	cmp	r3, #33	@ 0x21
 8005ba2:	d13e      	bne.n	8005c22 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bac:	d114      	bne.n	8005bd8 <UART_Transmit_IT+0x48>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	691b      	ldr	r3, [r3, #16]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d110      	bne.n	8005bd8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6a1b      	ldr	r3, [r3, #32]
 8005bba:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	881b      	ldrh	r3, [r3, #0]
 8005bc0:	461a      	mov	r2, r3
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bca:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6a1b      	ldr	r3, [r3, #32]
 8005bd0:	1c9a      	adds	r2, r3, #2
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	621a      	str	r2, [r3, #32]
 8005bd6:	e008      	b.n	8005bea <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a1b      	ldr	r3, [r3, #32]
 8005bdc:	1c59      	adds	r1, r3, #1
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	6211      	str	r1, [r2, #32]
 8005be2:	781a      	ldrb	r2, [r3, #0]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	b29b      	uxth	r3, r3
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d10f      	bne.n	8005c1e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68da      	ldr	r2, [r3, #12]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c0c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68da      	ldr	r2, [r3, #12]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c1c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	e000      	b.n	8005c24 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c22:	2302      	movs	r3, #2
  }
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3714      	adds	r7, #20
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bc80      	pop	{r7}
 8005c2c:	4770      	bx	lr

08005c2e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c2e:	b580      	push	{r7, lr}
 8005c30:	b082      	sub	sp, #8
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68da      	ldr	r2, [r3, #12]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c44:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f7ff febe 	bl	80059d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3708      	adds	r7, #8
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}

08005c5e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b086      	sub	sp, #24
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	2b22      	cmp	r3, #34	@ 0x22
 8005c70:	f040 8099 	bne.w	8005da6 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c7c:	d117      	bne.n	8005cae <UART_Receive_IT+0x50>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d113      	bne.n	8005cae <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005c86:	2300      	movs	r3, #0
 8005c88:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c8e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c9c:	b29a      	uxth	r2, r3
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ca6:	1c9a      	adds	r2, r3, #2
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	629a      	str	r2, [r3, #40]	@ 0x28
 8005cac:	e026      	b.n	8005cfc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb2:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cc0:	d007      	beq.n	8005cd2 <UART_Receive_IT+0x74>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d10a      	bne.n	8005ce0 <UART_Receive_IT+0x82>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	691b      	ldr	r3, [r3, #16]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d106      	bne.n	8005ce0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	b2da      	uxtb	r2, r3
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	701a      	strb	r2, [r3, #0]
 8005cde:	e008      	b.n	8005cf2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cec:	b2da      	uxtb	r2, r3
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf6:	1c5a      	adds	r2, r3, #1
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	3b01      	subs	r3, #1
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	4619      	mov	r1, r3
 8005d0a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d148      	bne.n	8005da2 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68da      	ldr	r2, [r3, #12]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f022 0220 	bic.w	r2, r2, #32
 8005d1e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	68da      	ldr	r2, [r3, #12]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	695a      	ldr	r2, [r3, #20]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f022 0201 	bic.w	r2, r2, #1
 8005d3e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2220      	movs	r2, #32
 8005d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d123      	bne.n	8005d98 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	68da      	ldr	r2, [r3, #12]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f022 0210 	bic.w	r2, r2, #16
 8005d64:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 0310 	and.w	r3, r3, #16
 8005d70:	2b10      	cmp	r3, #16
 8005d72:	d10a      	bne.n	8005d8a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d74:	2300      	movs	r3, #0
 8005d76:	60fb      	str	r3, [r7, #12]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	60fb      	str	r3, [r7, #12]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	60fb      	str	r3, [r7, #12]
 8005d88:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d8e:	4619      	mov	r1, r3
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f7ff fe2f 	bl	80059f4 <HAL_UARTEx_RxEventCallback>
 8005d96:	e002      	b.n	8005d9e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f7fa ff5f 	bl	8000c5c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	e002      	b.n	8005da8 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005da2:	2300      	movs	r3, #0
 8005da4:	e000      	b.n	8005da8 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005da6:	2302      	movs	r3, #2
  }
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3718      	adds	r7, #24
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	691b      	ldr	r3, [r3, #16]
 8005dbe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	68da      	ldr	r2, [r3, #12]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	430a      	orrs	r2, r1
 8005dcc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	689a      	ldr	r2, [r3, #8]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	431a      	orrs	r2, r3
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	695b      	ldr	r3, [r3, #20]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005dea:	f023 030c 	bic.w	r3, r3, #12
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	6812      	ldr	r2, [r2, #0]
 8005df2:	68b9      	ldr	r1, [r7, #8]
 8005df4:	430b      	orrs	r3, r1
 8005df6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	695b      	ldr	r3, [r3, #20]
 8005dfe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	699a      	ldr	r2, [r3, #24]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	430a      	orrs	r2, r1
 8005e0c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a2c      	ldr	r2, [pc, #176]	@ (8005ec4 <UART_SetConfig+0x114>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d103      	bne.n	8005e20 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005e18:	f7fe faec 	bl	80043f4 <HAL_RCC_GetPCLK2Freq>
 8005e1c:	60f8      	str	r0, [r7, #12]
 8005e1e:	e002      	b.n	8005e26 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005e20:	f7fe fad4 	bl	80043cc <HAL_RCC_GetPCLK1Freq>
 8005e24:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e26:	68fa      	ldr	r2, [r7, #12]
 8005e28:	4613      	mov	r3, r2
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	4413      	add	r3, r2
 8005e2e:	009a      	lsls	r2, r3, #2
 8005e30:	441a      	add	r2, r3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e3c:	4a22      	ldr	r2, [pc, #136]	@ (8005ec8 <UART_SetConfig+0x118>)
 8005e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e42:	095b      	lsrs	r3, r3, #5
 8005e44:	0119      	lsls	r1, r3, #4
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	4413      	add	r3, r2
 8005e4e:	009a      	lsls	r2, r3, #2
 8005e50:	441a      	add	r2, r3
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8005ec8 <UART_SetConfig+0x118>)
 8005e5e:	fba3 0302 	umull	r0, r3, r3, r2
 8005e62:	095b      	lsrs	r3, r3, #5
 8005e64:	2064      	movs	r0, #100	@ 0x64
 8005e66:	fb00 f303 	mul.w	r3, r0, r3
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	011b      	lsls	r3, r3, #4
 8005e6e:	3332      	adds	r3, #50	@ 0x32
 8005e70:	4a15      	ldr	r2, [pc, #84]	@ (8005ec8 <UART_SetConfig+0x118>)
 8005e72:	fba2 2303 	umull	r2, r3, r2, r3
 8005e76:	095b      	lsrs	r3, r3, #5
 8005e78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e7c:	4419      	add	r1, r3
 8005e7e:	68fa      	ldr	r2, [r7, #12]
 8005e80:	4613      	mov	r3, r2
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	4413      	add	r3, r2
 8005e86:	009a      	lsls	r2, r3, #2
 8005e88:	441a      	add	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e94:	4b0c      	ldr	r3, [pc, #48]	@ (8005ec8 <UART_SetConfig+0x118>)
 8005e96:	fba3 0302 	umull	r0, r3, r3, r2
 8005e9a:	095b      	lsrs	r3, r3, #5
 8005e9c:	2064      	movs	r0, #100	@ 0x64
 8005e9e:	fb00 f303 	mul.w	r3, r0, r3
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	011b      	lsls	r3, r3, #4
 8005ea6:	3332      	adds	r3, #50	@ 0x32
 8005ea8:	4a07      	ldr	r2, [pc, #28]	@ (8005ec8 <UART_SetConfig+0x118>)
 8005eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8005eae:	095b      	lsrs	r3, r3, #5
 8005eb0:	f003 020f 	and.w	r2, r3, #15
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	440a      	add	r2, r1
 8005eba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005ebc:	bf00      	nop
 8005ebe:	3710      	adds	r7, #16
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	40013800 	.word	0x40013800
 8005ec8:	51eb851f 	.word	0x51eb851f

08005ecc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005ed0:	4904      	ldr	r1, [pc, #16]	@ (8005ee4 <MX_FATFS_Init+0x18>)
 8005ed2:	4805      	ldr	r0, [pc, #20]	@ (8005ee8 <MX_FATFS_Init+0x1c>)
 8005ed4:	f003 ff1a 	bl	8009d0c <FATFS_LinkDriver>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	461a      	mov	r2, r3
 8005edc:	4b03      	ldr	r3, [pc, #12]	@ (8005eec <MX_FATFS_Init+0x20>)
 8005ede:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005ee0:	bf00      	nop
 8005ee2:	bd80      	pop	{r7, pc}
 8005ee4:	2000266c 	.word	0x2000266c
 8005ee8:	20000084 	.word	0x20000084
 8005eec:	20002668 	.word	0x20002668

08005ef0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005ef4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bc80      	pop	{r7}
 8005efc:	4770      	bx	lr

08005efe <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005efe:	b580      	push	{r7, lr}
 8005f00:	b082      	sub	sp, #8
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	4603      	mov	r3, r0
 8005f06:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    // Stat = STA_NOINIT;
    // return Stat;
	return SD_disk_initialize(pdrv);
 8005f08:	79fb      	ldrb	r3, [r7, #7]
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f7fa fb7a 	bl	8000604 <SD_disk_initialize>
 8005f10:	4603      	mov	r3, r0
 8005f12:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3708      	adds	r7, #8
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b082      	sub	sp, #8
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	4603      	mov	r3, r0
 8005f24:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    // Stat = STA_NOINIT;
    // return Stat;
	return SD_disk_status(pdrv);
 8005f26:	79fb      	ldrb	r3, [r7, #7]
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f7fa fc51 	bl	80007d0 <SD_disk_status>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3708      	adds	r7, #8
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b084      	sub	sp, #16
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	607a      	str	r2, [r7, #4]
 8005f44:	603b      	str	r3, [r7, #0]
 8005f46:	4603      	mov	r3, r0
 8005f48:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    // return RES_OK;
	return SD_disk_read(pdrv, buff, sector, count);
 8005f4a:	7bf8      	ldrb	r0, [r7, #15]
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	68b9      	ldr	r1, [r7, #8]
 8005f52:	f7fa fc51 	bl	80007f8 <SD_disk_read>
 8005f56:	4603      	mov	r3, r0
 8005f58:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}

08005f62 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8005f62:	b580      	push	{r7, lr}
 8005f64:	b084      	sub	sp, #16
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	60b9      	str	r1, [r7, #8]
 8005f6a:	607a      	str	r2, [r7, #4]
 8005f6c:	603b      	str	r3, [r7, #0]
 8005f6e:	4603      	mov	r3, r0
 8005f70:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    // return RES_OK;
	return SD_disk_write(pdrv, buff, sector, count);
 8005f72:	7bf8      	ldrb	r0, [r7, #15]
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	68b9      	ldr	r1, [r7, #8]
 8005f7a:	f7fa fca7 	bl	80008cc <SD_disk_write>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3710      	adds	r7, #16
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b082      	sub	sp, #8
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	4603      	mov	r3, r0
 8005f92:	603a      	str	r2, [r7, #0]
 8005f94:	71fb      	strb	r3, [r7, #7]
 8005f96:	460b      	mov	r3, r1
 8005f98:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    // DRESULT res = RES_ERROR;
    // return res;
    return SD_disk_ioctl(pdrv, cmd, buff);
 8005f9a:	79fb      	ldrb	r3, [r7, #7]
 8005f9c:	79b9      	ldrb	r1, [r7, #6]
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f7fa fd17 	bl	80009d4 <SD_disk_ioctl>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3708      	adds	r7, #8
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
	...

08005fb4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	4603      	mov	r3, r0
 8005fbc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005fbe:	79fb      	ldrb	r3, [r7, #7]
 8005fc0:	4a08      	ldr	r2, [pc, #32]	@ (8005fe4 <disk_status+0x30>)
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	4413      	add	r3, r2
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	79fa      	ldrb	r2, [r7, #7]
 8005fcc:	4905      	ldr	r1, [pc, #20]	@ (8005fe4 <disk_status+0x30>)
 8005fce:	440a      	add	r2, r1
 8005fd0:	7a12      	ldrb	r2, [r2, #8]
 8005fd2:	4610      	mov	r0, r2
 8005fd4:	4798      	blx	r3
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	3710      	adds	r7, #16
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	20002890 	.word	0x20002890

08005fe8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b084      	sub	sp, #16
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	4603      	mov	r3, r0
 8005ff0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8005ff6:	79fb      	ldrb	r3, [r7, #7]
 8005ff8:	4a0d      	ldr	r2, [pc, #52]	@ (8006030 <disk_initialize+0x48>)
 8005ffa:	5cd3      	ldrb	r3, [r2, r3]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d111      	bne.n	8006024 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8006000:	79fb      	ldrb	r3, [r7, #7]
 8006002:	4a0b      	ldr	r2, [pc, #44]	@ (8006030 <disk_initialize+0x48>)
 8006004:	2101      	movs	r1, #1
 8006006:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006008:	79fb      	ldrb	r3, [r7, #7]
 800600a:	4a09      	ldr	r2, [pc, #36]	@ (8006030 <disk_initialize+0x48>)
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	4413      	add	r3, r2
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	79fa      	ldrb	r2, [r7, #7]
 8006016:	4906      	ldr	r1, [pc, #24]	@ (8006030 <disk_initialize+0x48>)
 8006018:	440a      	add	r2, r1
 800601a:	7a12      	ldrb	r2, [r2, #8]
 800601c:	4610      	mov	r0, r2
 800601e:	4798      	blx	r3
 8006020:	4603      	mov	r3, r0
 8006022:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006024:	7bfb      	ldrb	r3, [r7, #15]
}
 8006026:	4618      	mov	r0, r3
 8006028:	3710      	adds	r7, #16
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	20002890 	.word	0x20002890

08006034 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006034:	b590      	push	{r4, r7, lr}
 8006036:	b087      	sub	sp, #28
 8006038:	af00      	add	r7, sp, #0
 800603a:	60b9      	str	r1, [r7, #8]
 800603c:	607a      	str	r2, [r7, #4]
 800603e:	603b      	str	r3, [r7, #0]
 8006040:	4603      	mov	r3, r0
 8006042:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006044:	7bfb      	ldrb	r3, [r7, #15]
 8006046:	4a0a      	ldr	r2, [pc, #40]	@ (8006070 <disk_read+0x3c>)
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	4413      	add	r3, r2
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	689c      	ldr	r4, [r3, #8]
 8006050:	7bfb      	ldrb	r3, [r7, #15]
 8006052:	4a07      	ldr	r2, [pc, #28]	@ (8006070 <disk_read+0x3c>)
 8006054:	4413      	add	r3, r2
 8006056:	7a18      	ldrb	r0, [r3, #8]
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	68b9      	ldr	r1, [r7, #8]
 800605e:	47a0      	blx	r4
 8006060:	4603      	mov	r3, r0
 8006062:	75fb      	strb	r3, [r7, #23]
  return res;
 8006064:	7dfb      	ldrb	r3, [r7, #23]
}
 8006066:	4618      	mov	r0, r3
 8006068:	371c      	adds	r7, #28
 800606a:	46bd      	mov	sp, r7
 800606c:	bd90      	pop	{r4, r7, pc}
 800606e:	bf00      	nop
 8006070:	20002890 	.word	0x20002890

08006074 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006074:	b590      	push	{r4, r7, lr}
 8006076:	b087      	sub	sp, #28
 8006078:	af00      	add	r7, sp, #0
 800607a:	60b9      	str	r1, [r7, #8]
 800607c:	607a      	str	r2, [r7, #4]
 800607e:	603b      	str	r3, [r7, #0]
 8006080:	4603      	mov	r3, r0
 8006082:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006084:	7bfb      	ldrb	r3, [r7, #15]
 8006086:	4a0a      	ldr	r2, [pc, #40]	@ (80060b0 <disk_write+0x3c>)
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	4413      	add	r3, r2
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	68dc      	ldr	r4, [r3, #12]
 8006090:	7bfb      	ldrb	r3, [r7, #15]
 8006092:	4a07      	ldr	r2, [pc, #28]	@ (80060b0 <disk_write+0x3c>)
 8006094:	4413      	add	r3, r2
 8006096:	7a18      	ldrb	r0, [r3, #8]
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	68b9      	ldr	r1, [r7, #8]
 800609e:	47a0      	blx	r4
 80060a0:	4603      	mov	r3, r0
 80060a2:	75fb      	strb	r3, [r7, #23]
  return res;
 80060a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	371c      	adds	r7, #28
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd90      	pop	{r4, r7, pc}
 80060ae:	bf00      	nop
 80060b0:	20002890 	.word	0x20002890

080060b4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b084      	sub	sp, #16
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	4603      	mov	r3, r0
 80060bc:	603a      	str	r2, [r7, #0]
 80060be:	71fb      	strb	r3, [r7, #7]
 80060c0:	460b      	mov	r3, r1
 80060c2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80060c4:	79fb      	ldrb	r3, [r7, #7]
 80060c6:	4a09      	ldr	r2, [pc, #36]	@ (80060ec <disk_ioctl+0x38>)
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	4413      	add	r3, r2
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	691b      	ldr	r3, [r3, #16]
 80060d0:	79fa      	ldrb	r2, [r7, #7]
 80060d2:	4906      	ldr	r1, [pc, #24]	@ (80060ec <disk_ioctl+0x38>)
 80060d4:	440a      	add	r2, r1
 80060d6:	7a10      	ldrb	r0, [r2, #8]
 80060d8:	79b9      	ldrb	r1, [r7, #6]
 80060da:	683a      	ldr	r2, [r7, #0]
 80060dc:	4798      	blx	r3
 80060de:	4603      	mov	r3, r0
 80060e0:	73fb      	strb	r3, [r7, #15]
  return res;
 80060e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3710      	adds	r7, #16
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	20002890 	.word	0x20002890

080060f0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80060f0:	b480      	push	{r7}
 80060f2:	b087      	sub	sp, #28
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8006104:	e007      	b.n	8006116 <mem_cpy+0x26>
		*d++ = *s++;
 8006106:	693a      	ldr	r2, [r7, #16]
 8006108:	1c53      	adds	r3, r2, #1
 800610a:	613b      	str	r3, [r7, #16]
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	1c59      	adds	r1, r3, #1
 8006110:	6179      	str	r1, [r7, #20]
 8006112:	7812      	ldrb	r2, [r2, #0]
 8006114:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	1e5a      	subs	r2, r3, #1
 800611a:	607a      	str	r2, [r7, #4]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d1f2      	bne.n	8006106 <mem_cpy+0x16>
}
 8006120:	bf00      	nop
 8006122:	bf00      	nop
 8006124:	371c      	adds	r7, #28
 8006126:	46bd      	mov	sp, r7
 8006128:	bc80      	pop	{r7}
 800612a:	4770      	bx	lr

0800612c <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 800612c:	b480      	push	{r7}
 800612e:	b087      	sub	sp, #28
 8006130:	af00      	add	r7, sp, #0
 8006132:	60f8      	str	r0, [r7, #12]
 8006134:	60b9      	str	r1, [r7, #8]
 8006136:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	617b      	str	r3, [r7, #20]

	while (cnt--)
 800613c:	e005      	b.n	800614a <mem_set+0x1e>
		*d++ = (BYTE)val;
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	1c5a      	adds	r2, r3, #1
 8006142:	617a      	str	r2, [r7, #20]
 8006144:	68ba      	ldr	r2, [r7, #8]
 8006146:	b2d2      	uxtb	r2, r2
 8006148:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	1e5a      	subs	r2, r3, #1
 800614e:	607a      	str	r2, [r7, #4]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1f4      	bne.n	800613e <mem_set+0x12>
}
 8006154:	bf00      	nop
 8006156:	bf00      	nop
 8006158:	371c      	adds	r7, #28
 800615a:	46bd      	mov	sp, r7
 800615c:	bc80      	pop	{r7}
 800615e:	4770      	bx	lr

08006160 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8006160:	b480      	push	{r7}
 8006162:	b089      	sub	sp, #36	@ 0x24
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	61fb      	str	r3, [r7, #28]
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006174:	2300      	movs	r3, #0
 8006176:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8006178:	bf00      	nop
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	1e5a      	subs	r2, r3, #1
 800617e:	607a      	str	r2, [r7, #4]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d00d      	beq.n	80061a0 <mem_cmp+0x40>
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	1c5a      	adds	r2, r3, #1
 8006188:	61fa      	str	r2, [r7, #28]
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	4619      	mov	r1, r3
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	1c5a      	adds	r2, r3, #1
 8006192:	61ba      	str	r2, [r7, #24]
 8006194:	781b      	ldrb	r3, [r3, #0]
 8006196:	1acb      	subs	r3, r1, r3
 8006198:	617b      	str	r3, [r7, #20]
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d0ec      	beq.n	800617a <mem_cmp+0x1a>
	return r;
 80061a0:	697b      	ldr	r3, [r7, #20]
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3724      	adds	r7, #36	@ 0x24
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bc80      	pop	{r7}
 80061aa:	4770      	bx	lr

080061ac <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80061ac:	b480      	push	{r7}
 80061ae:	b083      	sub	sp, #12
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80061b6:	e002      	b.n	80061be <chk_chr+0x12>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	3301      	adds	r3, #1
 80061bc:	607b      	str	r3, [r7, #4]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	781b      	ldrb	r3, [r3, #0]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d005      	beq.n	80061d2 <chk_chr+0x26>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	781b      	ldrb	r3, [r3, #0]
 80061ca:	461a      	mov	r2, r3
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d1f2      	bne.n	80061b8 <chk_chr+0xc>
	return *str;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	781b      	ldrb	r3, [r3, #0]
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	370c      	adds	r7, #12
 80061da:	46bd      	mov	sp, r7
 80061dc:	bc80      	pop	{r7}
 80061de:	4770      	bx	lr

080061e0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b085      	sub	sp, #20
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80061ea:	2300      	movs	r3, #0
 80061ec:	60bb      	str	r3, [r7, #8]
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	60fb      	str	r3, [r7, #12]
 80061f2:	e03b      	b.n	800626c <chk_lock+0x8c>
		if (Files[i].fs) {	/* Existing entry */
 80061f4:	4931      	ldr	r1, [pc, #196]	@ (80062bc <chk_lock+0xdc>)
 80061f6:	68fa      	ldr	r2, [r7, #12]
 80061f8:	4613      	mov	r3, r2
 80061fa:	005b      	lsls	r3, r3, #1
 80061fc:	4413      	add	r3, r2
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	440b      	add	r3, r1
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d02c      	beq.n	8006262 <chk_lock+0x82>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8006208:	492c      	ldr	r1, [pc, #176]	@ (80062bc <chk_lock+0xdc>)
 800620a:	68fa      	ldr	r2, [r7, #12]
 800620c:	4613      	mov	r3, r2
 800620e:	005b      	lsls	r3, r3, #1
 8006210:	4413      	add	r3, r2
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	440b      	add	r3, r1
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	429a      	cmp	r2, r3
 8006222:	d120      	bne.n	8006266 <chk_lock+0x86>
				Files[i].clu == dp->sclust &&
 8006224:	4925      	ldr	r1, [pc, #148]	@ (80062bc <chk_lock+0xdc>)
 8006226:	68fa      	ldr	r2, [r7, #12]
 8006228:	4613      	mov	r3, r2
 800622a:	005b      	lsls	r3, r3, #1
 800622c:	4413      	add	r3, r2
 800622e:	009b      	lsls	r3, r3, #2
 8006230:	440b      	add	r3, r1
 8006232:	3304      	adds	r3, #4
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800623c:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800623e:	429a      	cmp	r2, r3
 8006240:	d111      	bne.n	8006266 <chk_lock+0x86>
				Files[i].idx == dp->index) break;
 8006242:	491e      	ldr	r1, [pc, #120]	@ (80062bc <chk_lock+0xdc>)
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	4613      	mov	r3, r2
 8006248:	005b      	lsls	r3, r3, #1
 800624a:	4413      	add	r3, r2
 800624c:	009b      	lsls	r3, r3, #2
 800624e:	440b      	add	r3, r1
 8006250:	3308      	adds	r3, #8
 8006252:	881a      	ldrh	r2, [r3, #0]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800625a:	88db      	ldrh	r3, [r3, #6]
				Files[i].clu == dp->sclust &&
 800625c:	429a      	cmp	r2, r3
 800625e:	d102      	bne.n	8006266 <chk_lock+0x86>
				Files[i].idx == dp->index) break;
 8006260:	e007      	b.n	8006272 <chk_lock+0x92>
		} else {			/* Blank entry */
			be = 1;
 8006262:	2301      	movs	r3, #1
 8006264:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	3301      	adds	r3, #1
 800626a:	60fb      	str	r3, [r7, #12]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2b01      	cmp	r3, #1
 8006270:	d9c0      	bls.n	80061f4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2b02      	cmp	r3, #2
 8006276:	d109      	bne.n	800628c <chk_lock+0xac>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d102      	bne.n	8006284 <chk_lock+0xa4>
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	2b02      	cmp	r3, #2
 8006282:	d101      	bne.n	8006288 <chk_lock+0xa8>
 8006284:	2300      	movs	r3, #0
 8006286:	e013      	b.n	80062b0 <chk_lock+0xd0>
 8006288:	2312      	movs	r3, #18
 800628a:	e011      	b.n	80062b0 <chk_lock+0xd0>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d10b      	bne.n	80062aa <chk_lock+0xca>
 8006292:	490a      	ldr	r1, [pc, #40]	@ (80062bc <chk_lock+0xdc>)
 8006294:	68fa      	ldr	r2, [r7, #12]
 8006296:	4613      	mov	r3, r2
 8006298:	005b      	lsls	r3, r3, #1
 800629a:	4413      	add	r3, r2
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	440b      	add	r3, r1
 80062a0:	330a      	adds	r3, #10
 80062a2:	881b      	ldrh	r3, [r3, #0]
 80062a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062a8:	d101      	bne.n	80062ae <chk_lock+0xce>
 80062aa:	2310      	movs	r3, #16
 80062ac:	e000      	b.n	80062b0 <chk_lock+0xd0>
 80062ae:	2300      	movs	r3, #0
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3714      	adds	r7, #20
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bc80      	pop	{r7}
 80062b8:	4770      	bx	lr
 80062ba:	bf00      	nop
 80062bc:	20002678 	.word	0x20002678

080062c0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80062c6:	2300      	movs	r3, #0
 80062c8:	607b      	str	r3, [r7, #4]
 80062ca:	e002      	b.n	80062d2 <enq_lock+0x12>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	3301      	adds	r3, #1
 80062d0:	607b      	str	r3, [r7, #4]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d809      	bhi.n	80062ec <enq_lock+0x2c>
 80062d8:	490a      	ldr	r1, [pc, #40]	@ (8006304 <enq_lock+0x44>)
 80062da:	687a      	ldr	r2, [r7, #4]
 80062dc:	4613      	mov	r3, r2
 80062de:	005b      	lsls	r3, r3, #1
 80062e0:	4413      	add	r3, r2
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	440b      	add	r3, r1
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d1ef      	bne.n	80062cc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2b02      	cmp	r3, #2
 80062f0:	bf14      	ite	ne
 80062f2:	2301      	movne	r3, #1
 80062f4:	2300      	moveq	r3, #0
 80062f6:	b2db      	uxtb	r3, r3
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	370c      	adds	r7, #12
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bc80      	pop	{r7}
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop
 8006304:	20002678 	.word	0x20002678

08006308 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006308:	b480      	push	{r7}
 800630a:	b085      	sub	sp, #20
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006312:	2300      	movs	r3, #0
 8006314:	60fb      	str	r3, [r7, #12]
 8006316:	e02e      	b.n	8006376 <inc_lock+0x6e>
		if (Files[i].fs == dp->fs &&
 8006318:	4958      	ldr	r1, [pc, #352]	@ (800647c <inc_lock+0x174>)
 800631a:	68fa      	ldr	r2, [r7, #12]
 800631c:	4613      	mov	r3, r2
 800631e:	005b      	lsls	r3, r3, #1
 8006320:	4413      	add	r3, r2
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	440b      	add	r3, r1
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	429a      	cmp	r2, r3
 8006332:	d11d      	bne.n	8006370 <inc_lock+0x68>
			Files[i].clu == dp->sclust &&
 8006334:	4951      	ldr	r1, [pc, #324]	@ (800647c <inc_lock+0x174>)
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	4613      	mov	r3, r2
 800633a:	005b      	lsls	r3, r3, #1
 800633c:	4413      	add	r3, r2
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	440b      	add	r3, r1
 8006342:	3304      	adds	r3, #4
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800634c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->fs &&
 800634e:	429a      	cmp	r2, r3
 8006350:	d10e      	bne.n	8006370 <inc_lock+0x68>
			Files[i].idx == dp->index) break;
 8006352:	494a      	ldr	r1, [pc, #296]	@ (800647c <inc_lock+0x174>)
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	4613      	mov	r3, r2
 8006358:	005b      	lsls	r3, r3, #1
 800635a:	4413      	add	r3, r2
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	440b      	add	r3, r1
 8006360:	3308      	adds	r3, #8
 8006362:	881a      	ldrh	r2, [r3, #0]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800636a:	88db      	ldrh	r3, [r3, #6]
			Files[i].clu == dp->sclust &&
 800636c:	429a      	cmp	r2, r3
 800636e:	d006      	beq.n	800637e <inc_lock+0x76>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	3301      	adds	r3, #1
 8006374:	60fb      	str	r3, [r7, #12]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2b01      	cmp	r3, #1
 800637a:	d9cd      	bls.n	8006318 <inc_lock+0x10>
 800637c:	e000      	b.n	8006380 <inc_lock+0x78>
			Files[i].idx == dp->index) break;
 800637e:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2b02      	cmp	r3, #2
 8006384:	d148      	bne.n	8006418 <inc_lock+0x110>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006386:	2300      	movs	r3, #0
 8006388:	60fb      	str	r3, [r7, #12]
 800638a:	e002      	b.n	8006392 <inc_lock+0x8a>
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	3301      	adds	r3, #1
 8006390:	60fb      	str	r3, [r7, #12]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2b01      	cmp	r3, #1
 8006396:	d809      	bhi.n	80063ac <inc_lock+0xa4>
 8006398:	4938      	ldr	r1, [pc, #224]	@ (800647c <inc_lock+0x174>)
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	4613      	mov	r3, r2
 800639e:	005b      	lsls	r3, r3, #1
 80063a0:	4413      	add	r3, r2
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	440b      	add	r3, r1
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d1ef      	bne.n	800638c <inc_lock+0x84>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2b02      	cmp	r3, #2
 80063b0:	d101      	bne.n	80063b6 <inc_lock+0xae>
 80063b2:	2300      	movs	r3, #0
 80063b4:	e05d      	b.n	8006472 <inc_lock+0x16a>
		Files[i].fs = dp->fs;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063bc:	6819      	ldr	r1, [r3, #0]
 80063be:	482f      	ldr	r0, [pc, #188]	@ (800647c <inc_lock+0x174>)
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	4613      	mov	r3, r2
 80063c4:	005b      	lsls	r3, r3, #1
 80063c6:	4413      	add	r3, r2
 80063c8:	009b      	lsls	r3, r3, #2
 80063ca:	4403      	add	r3, r0
 80063cc:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063d4:	6899      	ldr	r1, [r3, #8]
 80063d6:	4829      	ldr	r0, [pc, #164]	@ (800647c <inc_lock+0x174>)
 80063d8:	68fa      	ldr	r2, [r7, #12]
 80063da:	4613      	mov	r3, r2
 80063dc:	005b      	lsls	r3, r3, #1
 80063de:	4413      	add	r3, r2
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	4403      	add	r3, r0
 80063e4:	3304      	adds	r3, #4
 80063e6:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063ee:	88d8      	ldrh	r0, [r3, #6]
 80063f0:	4922      	ldr	r1, [pc, #136]	@ (800647c <inc_lock+0x174>)
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	4613      	mov	r3, r2
 80063f6:	005b      	lsls	r3, r3, #1
 80063f8:	4413      	add	r3, r2
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	440b      	add	r3, r1
 80063fe:	3308      	adds	r3, #8
 8006400:	4602      	mov	r2, r0
 8006402:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8006404:	491d      	ldr	r1, [pc, #116]	@ (800647c <inc_lock+0x174>)
 8006406:	68fa      	ldr	r2, [r7, #12]
 8006408:	4613      	mov	r3, r2
 800640a:	005b      	lsls	r3, r3, #1
 800640c:	4413      	add	r3, r2
 800640e:	009b      	lsls	r3, r3, #2
 8006410:	440b      	add	r3, r1
 8006412:	330a      	adds	r3, #10
 8006414:	2200      	movs	r2, #0
 8006416:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00c      	beq.n	8006438 <inc_lock+0x130>
 800641e:	4917      	ldr	r1, [pc, #92]	@ (800647c <inc_lock+0x174>)
 8006420:	68fa      	ldr	r2, [r7, #12]
 8006422:	4613      	mov	r3, r2
 8006424:	005b      	lsls	r3, r3, #1
 8006426:	4413      	add	r3, r2
 8006428:	009b      	lsls	r3, r3, #2
 800642a:	440b      	add	r3, r1
 800642c:	330a      	adds	r3, #10
 800642e:	881b      	ldrh	r3, [r3, #0]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d001      	beq.n	8006438 <inc_lock+0x130>
 8006434:	2300      	movs	r3, #0
 8006436:	e01c      	b.n	8006472 <inc_lock+0x16a>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d10b      	bne.n	8006456 <inc_lock+0x14e>
 800643e:	490f      	ldr	r1, [pc, #60]	@ (800647c <inc_lock+0x174>)
 8006440:	68fa      	ldr	r2, [r7, #12]
 8006442:	4613      	mov	r3, r2
 8006444:	005b      	lsls	r3, r3, #1
 8006446:	4413      	add	r3, r2
 8006448:	009b      	lsls	r3, r3, #2
 800644a:	440b      	add	r3, r1
 800644c:	330a      	adds	r3, #10
 800644e:	881b      	ldrh	r3, [r3, #0]
 8006450:	3301      	adds	r3, #1
 8006452:	b299      	uxth	r1, r3
 8006454:	e001      	b.n	800645a <inc_lock+0x152>
 8006456:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800645a:	4808      	ldr	r0, [pc, #32]	@ (800647c <inc_lock+0x174>)
 800645c:	68fa      	ldr	r2, [r7, #12]
 800645e:	4613      	mov	r3, r2
 8006460:	005b      	lsls	r3, r3, #1
 8006462:	4413      	add	r3, r2
 8006464:	009b      	lsls	r3, r3, #2
 8006466:	4403      	add	r3, r0
 8006468:	330a      	adds	r3, #10
 800646a:	460a      	mov	r2, r1
 800646c:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	3301      	adds	r3, #1
}
 8006472:	4618      	mov	r0, r3
 8006474:	3714      	adds	r7, #20
 8006476:	46bd      	mov	sp, r7
 8006478:	bc80      	pop	{r7}
 800647a:	4770      	bx	lr
 800647c:	20002678 	.word	0x20002678

08006480 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	3b01      	subs	r3, #1
 800648c:	607b      	str	r3, [r7, #4]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2b01      	cmp	r3, #1
 8006492:	d82e      	bhi.n	80064f2 <dec_lock+0x72>
		n = Files[i].ctr;
 8006494:	491b      	ldr	r1, [pc, #108]	@ (8006504 <dec_lock+0x84>)
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	4613      	mov	r3, r2
 800649a:	005b      	lsls	r3, r3, #1
 800649c:	4413      	add	r3, r2
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	440b      	add	r3, r1
 80064a2:	330a      	adds	r3, #10
 80064a4:	881b      	ldrh	r3, [r3, #0]
 80064a6:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80064a8:	89fb      	ldrh	r3, [r7, #14]
 80064aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064ae:	d101      	bne.n	80064b4 <dec_lock+0x34>
 80064b0:	2300      	movs	r3, #0
 80064b2:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 80064b4:	89fb      	ldrh	r3, [r7, #14]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d002      	beq.n	80064c0 <dec_lock+0x40>
 80064ba:	89fb      	ldrh	r3, [r7, #14]
 80064bc:	3b01      	subs	r3, #1
 80064be:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80064c0:	4910      	ldr	r1, [pc, #64]	@ (8006504 <dec_lock+0x84>)
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	4613      	mov	r3, r2
 80064c6:	005b      	lsls	r3, r3, #1
 80064c8:	4413      	add	r3, r2
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	440b      	add	r3, r1
 80064ce:	330a      	adds	r3, #10
 80064d0:	89fa      	ldrh	r2, [r7, #14]
 80064d2:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80064d4:	89fb      	ldrh	r3, [r7, #14]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d108      	bne.n	80064ec <dec_lock+0x6c>
 80064da:	490a      	ldr	r1, [pc, #40]	@ (8006504 <dec_lock+0x84>)
 80064dc:	687a      	ldr	r2, [r7, #4]
 80064de:	4613      	mov	r3, r2
 80064e0:	005b      	lsls	r3, r3, #1
 80064e2:	4413      	add	r3, r2
 80064e4:	009b      	lsls	r3, r3, #2
 80064e6:	440b      	add	r3, r1
 80064e8:	2200      	movs	r2, #0
 80064ea:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80064ec:	2300      	movs	r3, #0
 80064ee:	737b      	strb	r3, [r7, #13]
 80064f0:	e001      	b.n	80064f6 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80064f2:	2302      	movs	r3, #2
 80064f4:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80064f6:	7b7b      	ldrb	r3, [r7, #13]
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3714      	adds	r7, #20
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bc80      	pop	{r7}
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop
 8006504:	20002678 	.word	0x20002678

08006508 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006508:	b480      	push	{r7}
 800650a:	b085      	sub	sp, #20
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006510:	2300      	movs	r3, #0
 8006512:	60fb      	str	r3, [r7, #12]
 8006514:	e016      	b.n	8006544 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006516:	4910      	ldr	r1, [pc, #64]	@ (8006558 <clear_lock+0x50>)
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	4613      	mov	r3, r2
 800651c:	005b      	lsls	r3, r3, #1
 800651e:	4413      	add	r3, r2
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	440b      	add	r3, r1
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	429a      	cmp	r2, r3
 800652a:	d108      	bne.n	800653e <clear_lock+0x36>
 800652c:	490a      	ldr	r1, [pc, #40]	@ (8006558 <clear_lock+0x50>)
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	4613      	mov	r3, r2
 8006532:	005b      	lsls	r3, r3, #1
 8006534:	4413      	add	r3, r2
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	440b      	add	r3, r1
 800653a:	2200      	movs	r2, #0
 800653c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	3301      	adds	r3, #1
 8006542:	60fb      	str	r3, [r7, #12]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2b01      	cmp	r3, #1
 8006548:	d9e5      	bls.n	8006516 <clear_lock+0xe>
	}
}
 800654a:	bf00      	nop
 800654c:	bf00      	nop
 800654e:	3714      	adds	r7, #20
 8006550:	46bd      	mov	sp, r7
 8006552:	bc80      	pop	{r7}
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	20002678 	.word	0x20002678

0800655c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b086      	sub	sp, #24
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006564:	2300      	movs	r3, #0
 8006566:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800656e:	791b      	ldrb	r3, [r3, #4]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d040      	beq.n	80065f6 <sync_window+0x9a>
		wsect = fs->winsect;	/* Current sector number */
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800657a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800657c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006584:	7858      	ldrb	r0, [r3, #1]
 8006586:	6879      	ldr	r1, [r7, #4]
 8006588:	2301      	movs	r3, #1
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	f7ff fd72 	bl	8006074 <disk_write>
 8006590:	4603      	mov	r3, r0
 8006592:	2b00      	cmp	r3, #0
 8006594:	d002      	beq.n	800659c <sync_window+0x40>
			res = FR_DISK_ERR;
 8006596:	2301      	movs	r3, #1
 8006598:	73fb      	strb	r3, [r7, #15]
 800659a:	e02c      	b.n	80065f6 <sync_window+0x9a>
		} else {
			fs->wflag = 0;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065a2:	2200      	movs	r2, #0
 80065a4:	711a      	strb	r2, [r3, #4]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065ac:	6a1b      	ldr	r3, [r3, #32]
 80065ae:	697a      	ldr	r2, [r7, #20]
 80065b0:	1ad2      	subs	r2, r2, r3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065b8:	699b      	ldr	r3, [r3, #24]
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d21b      	bcs.n	80065f6 <sync_window+0x9a>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065c4:	78db      	ldrb	r3, [r3, #3]
 80065c6:	613b      	str	r3, [r7, #16]
 80065c8:	e012      	b.n	80065f0 <sync_window+0x94>
					wsect += fs->fsize;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065d0:	699b      	ldr	r3, [r3, #24]
 80065d2:	697a      	ldr	r2, [r7, #20]
 80065d4:	4413      	add	r3, r2
 80065d6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065de:	7858      	ldrb	r0, [r3, #1]
 80065e0:	6879      	ldr	r1, [r7, #4]
 80065e2:	2301      	movs	r3, #1
 80065e4:	697a      	ldr	r2, [r7, #20]
 80065e6:	f7ff fd45 	bl	8006074 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	3b01      	subs	r3, #1
 80065ee:	613b      	str	r3, [r7, #16]
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d8e9      	bhi.n	80065ca <sync_window+0x6e>
				}
			}
		}
	}
	return res;
 80065f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3718      	adds	r7, #24
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}

08006600 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b084      	sub	sp, #16
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800660a:	2300      	movs	r3, #0
 800660c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006616:	683a      	ldr	r2, [r7, #0]
 8006618:	429a      	cmp	r2, r3
 800661a:	d01e      	beq.n	800665a <move_window+0x5a>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f7ff ff9d 	bl	800655c <sync_window>
 8006622:	4603      	mov	r3, r0
 8006624:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006626:	7bfb      	ldrb	r3, [r7, #15]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d116      	bne.n	800665a <move_window+0x5a>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006632:	7858      	ldrb	r0, [r3, #1]
 8006634:	6879      	ldr	r1, [r7, #4]
 8006636:	2301      	movs	r3, #1
 8006638:	683a      	ldr	r2, [r7, #0]
 800663a:	f7ff fcfb 	bl	8006034 <disk_read>
 800663e:	4603      	mov	r3, r0
 8006640:	2b00      	cmp	r3, #0
 8006642:	d004      	beq.n	800664e <move_window+0x4e>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006644:	f04f 33ff 	mov.w	r3, #4294967295
 8006648:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800664a:	2301      	movs	r3, #1
 800664c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006654:	461a      	mov	r2, r3
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	62d3      	str	r3, [r2, #44]	@ 0x2c
		}
	}
	return res;
 800665a:	7bfb      	ldrb	r3, [r7, #15]
}
 800665c:	4618      	mov	r0, r3
 800665e:	3710      	adds	r7, #16
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f7ff ff75 	bl	800655c <sync_window>
 8006672:	4603      	mov	r3, r0
 8006674:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006676:	7bfb      	ldrb	r3, [r7, #15]
 8006678:	2b00      	cmp	r3, #0
 800667a:	f040 80ad 	bne.w	80067d8 <sync_fs+0x174>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006684:	781b      	ldrb	r3, [r3, #0]
 8006686:	2b03      	cmp	r3, #3
 8006688:	f040 8098 	bne.w	80067bc <sync_fs+0x158>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006692:	795b      	ldrb	r3, [r3, #5]
 8006694:	2b01      	cmp	r3, #1
 8006696:	f040 8091 	bne.w	80067bc <sync_fs+0x158>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066a2:	895b      	ldrh	r3, [r3, #10]
 80066a4:	461a      	mov	r2, r3
 80066a6:	2100      	movs	r1, #0
 80066a8:	f7ff fd40 	bl	800612c <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2255      	movs	r2, #85	@ 0x55
 80066b0:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	22aa      	movs	r2, #170	@ 0xaa
 80066b8:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2252      	movs	r2, #82	@ 0x52
 80066c0:	701a      	strb	r2, [r3, #0]
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2252      	movs	r2, #82	@ 0x52
 80066c6:	705a      	strb	r2, [r3, #1]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2261      	movs	r2, #97	@ 0x61
 80066cc:	709a      	strb	r2, [r3, #2]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2241      	movs	r2, #65	@ 0x41
 80066d2:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2272      	movs	r2, #114	@ 0x72
 80066d8:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2272      	movs	r2, #114	@ 0x72
 80066e0:	f883 21e5 	strb.w	r2, [r3, #485]	@ 0x1e5
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2241      	movs	r2, #65	@ 0x41
 80066e8:	f883 21e6 	strb.w	r2, [r3, #486]	@ 0x1e6
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2261      	movs	r2, #97	@ 0x61
 80066f0:	f883 21e7 	strb.w	r2, [r3, #487]	@ 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066fa:	691b      	ldr	r3, [r3, #16]
 80066fc:	b2da      	uxtb	r2, r3
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f883 21e8 	strb.w	r2, [r3, #488]	@ 0x1e8
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800670a:	691b      	ldr	r3, [r3, #16]
 800670c:	b29b      	uxth	r3, r3
 800670e:	0a1b      	lsrs	r3, r3, #8
 8006710:	b29b      	uxth	r3, r3
 8006712:	b2da      	uxtb	r2, r3
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f883 21e9 	strb.w	r2, [r3, #489]	@ 0x1e9
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006720:	691b      	ldr	r3, [r3, #16]
 8006722:	0c1b      	lsrs	r3, r3, #16
 8006724:	b2da      	uxtb	r2, r3
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f883 21ea 	strb.w	r2, [r3, #490]	@ 0x1ea
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	0e1b      	lsrs	r3, r3, #24
 8006736:	b2da      	uxtb	r2, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f883 21eb 	strb.w	r2, [r3, #491]	@ 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006744:	68db      	ldr	r3, [r3, #12]
 8006746:	b2da      	uxtb	r2, r3
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f883 21ec 	strb.w	r2, [r3, #492]	@ 0x1ec
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	b29b      	uxth	r3, r3
 8006758:	0a1b      	lsrs	r3, r3, #8
 800675a:	b29b      	uxth	r3, r3
 800675c:	b2da      	uxtb	r2, r3
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f883 21ed 	strb.w	r2, [r3, #493]	@ 0x1ed
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	0c1b      	lsrs	r3, r3, #16
 800676e:	b2da      	uxtb	r2, r3
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f883 21ee 	strb.w	r2, [r3, #494]	@ 0x1ee
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800677c:	68db      	ldr	r3, [r3, #12]
 800677e:	0e1b      	lsrs	r3, r3, #24
 8006780:	b2da      	uxtb	r2, r3
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f883 21ef 	strb.w	r2, [r3, #495]	@ 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800678e:	69db      	ldr	r3, [r3, #28]
 8006790:	3301      	adds	r3, #1
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006798:	62d3      	str	r3, [r2, #44]	@ 0x2c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067a0:	7858      	ldrb	r0, [r3, #1]
 80067a2:	6879      	ldr	r1, [r7, #4]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067ac:	2301      	movs	r3, #1
 80067ae:	f7ff fc61 	bl	8006074 <disk_write>
			fs->fsi_flag = 0;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067b8:	2200      	movs	r2, #0
 80067ba:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067c2:	785b      	ldrb	r3, [r3, #1]
 80067c4:	2200      	movs	r2, #0
 80067c6:	2100      	movs	r1, #0
 80067c8:	4618      	mov	r0, r3
 80067ca:	f7ff fc73 	bl	80060b4 <disk_ioctl>
 80067ce:	4603      	mov	r3, r0
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d001      	beq.n	80067d8 <sync_fs+0x174>
			res = FR_DISK_ERR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80067d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3710      	adds	r7, #16
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}

080067e2 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80067e2:	b480      	push	{r7}
 80067e4:	b083      	sub	sp, #12
 80067e6:	af00      	add	r7, sp, #0
 80067e8:	6078      	str	r0, [r7, #4]
 80067ea:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	3b02      	subs	r3, #2
 80067f0:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067f8:	695b      	ldr	r3, [r3, #20]
 80067fa:	3b02      	subs	r3, #2
 80067fc:	683a      	ldr	r2, [r7, #0]
 80067fe:	429a      	cmp	r2, r3
 8006800:	d301      	bcc.n	8006806 <clust2sect+0x24>
 8006802:	2300      	movs	r3, #0
 8006804:	e00c      	b.n	8006820 <clust2sect+0x3e>
	return clst * fs->csize + fs->database;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800680c:	789b      	ldrb	r3, [r3, #2]
 800680e:	461a      	mov	r2, r3
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	fb03 f202 	mul.w	r2, r3, r2
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800681c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800681e:	4413      	add	r3, r2
}
 8006820:	4618      	mov	r0, r3
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	bc80      	pop	{r7}
 8006828:	4770      	bx	lr

0800682a <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 800682a:	b580      	push	{r7, lr}
 800682c:	b086      	sub	sp, #24
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
 8006832:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	2b01      	cmp	r3, #1
 8006838:	d906      	bls.n	8006848 <get_fat+0x1e>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006840:	695b      	ldr	r3, [r3, #20]
 8006842:	683a      	ldr	r2, [r7, #0]
 8006844:	429a      	cmp	r2, r3
 8006846:	d302      	bcc.n	800684e <get_fat+0x24>
		val = 1;	/* Internal error */
 8006848:	2301      	movs	r3, #1
 800684a:	617b      	str	r3, [r7, #20]
 800684c:	e0e4      	b.n	8006a18 <get_fat+0x1ee>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800684e:	f04f 33ff 	mov.w	r3, #4294967295
 8006852:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	2b03      	cmp	r3, #3
 800685e:	f000 8098 	beq.w	8006992 <get_fat+0x168>
 8006862:	2b03      	cmp	r3, #3
 8006864:	f300 80ce 	bgt.w	8006a04 <get_fat+0x1da>
 8006868:	2b01      	cmp	r3, #1
 800686a:	d002      	beq.n	8006872 <get_fat+0x48>
 800686c:	2b02      	cmp	r3, #2
 800686e:	d05e      	beq.n	800692e <get_fat+0x104>
 8006870:	e0c8      	b.n	8006a04 <get_fat+0x1da>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	60fb      	str	r3, [r7, #12]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	085b      	lsrs	r3, r3, #1
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	4413      	add	r3, r2
 800687e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006886:	6a1a      	ldr	r2, [r3, #32]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800688e:	895b      	ldrh	r3, [r3, #10]
 8006890:	4619      	mov	r1, r3
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	fbb3 f3f1 	udiv	r3, r3, r1
 8006898:	4413      	add	r3, r2
 800689a:	4619      	mov	r1, r3
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f7ff feaf 	bl	8006600 <move_window>
 80068a2:	4603      	mov	r3, r0
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	f040 80b0 	bne.w	8006a0a <get_fat+0x1e0>
			wc = fs->win.d8[bc++ % SS(fs)];
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	1c5a      	adds	r2, r3, #1
 80068ae:	60fa      	str	r2, [r7, #12]
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80068b6:	8952      	ldrh	r2, [r2, #10]
 80068b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80068bc:	fb01 f202 	mul.w	r2, r1, r2
 80068c0:	1a9b      	subs	r3, r3, r2
 80068c2:	687a      	ldr	r2, [r7, #4]
 80068c4:	5cd3      	ldrb	r3, [r2, r3]
 80068c6:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068ce:	6a1a      	ldr	r2, [r3, #32]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068d6:	895b      	ldrh	r3, [r3, #10]
 80068d8:	4619      	mov	r1, r3
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	fbb3 f3f1 	udiv	r3, r3, r1
 80068e0:	4413      	add	r3, r2
 80068e2:	4619      	mov	r1, r3
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f7ff fe8b 	bl	8006600 <move_window>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f040 808e 	bne.w	8006a0e <get_fat+0x1e4>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068f8:	895b      	ldrh	r3, [r3, #10]
 80068fa:	461a      	mov	r2, r3
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	fbb3 f1f2 	udiv	r1, r3, r2
 8006902:	fb01 f202 	mul.w	r2, r1, r2
 8006906:	1a9b      	subs	r3, r3, r2
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	5cd3      	ldrb	r3, [r2, r3]
 800690c:	021b      	lsls	r3, r3, #8
 800690e:	68ba      	ldr	r2, [r7, #8]
 8006910:	4313      	orrs	r3, r2
 8006912:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	f003 0301 	and.w	r3, r3, #1
 800691a:	2b00      	cmp	r3, #0
 800691c:	d002      	beq.n	8006924 <get_fat+0xfa>
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	091b      	lsrs	r3, r3, #4
 8006922:	e002      	b.n	800692a <get_fat+0x100>
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800692a:	617b      	str	r3, [r7, #20]
			break;
 800692c:	e074      	b.n	8006a18 <get_fat+0x1ee>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006934:	6a1a      	ldr	r2, [r3, #32]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800693c:	895b      	ldrh	r3, [r3, #10]
 800693e:	085b      	lsrs	r3, r3, #1
 8006940:	b29b      	uxth	r3, r3
 8006942:	4619      	mov	r1, r3
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	fbb3 f3f1 	udiv	r3, r3, r1
 800694a:	4413      	add	r3, r2
 800694c:	4619      	mov	r1, r3
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f7ff fe56 	bl	8006600 <move_window>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d15b      	bne.n	8006a12 <get_fat+0x1e8>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	005b      	lsls	r3, r3, #1
 800695e:	687a      	ldr	r2, [r7, #4]
 8006960:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006964:	8952      	ldrh	r2, [r2, #10]
 8006966:	fbb3 f1f2 	udiv	r1, r3, r2
 800696a:	fb01 f202 	mul.w	r2, r1, r2
 800696e:	1a9b      	subs	r3, r3, r2
 8006970:	687a      	ldr	r2, [r7, #4]
 8006972:	4413      	add	r3, r2
 8006974:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	3301      	adds	r3, #1
 800697a:	781b      	ldrb	r3, [r3, #0]
 800697c:	b21b      	sxth	r3, r3
 800697e:	021b      	lsls	r3, r3, #8
 8006980:	b21a      	sxth	r2, r3
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	781b      	ldrb	r3, [r3, #0]
 8006986:	b21b      	sxth	r3, r3
 8006988:	4313      	orrs	r3, r2
 800698a:	b21b      	sxth	r3, r3
 800698c:	b29b      	uxth	r3, r3
 800698e:	617b      	str	r3, [r7, #20]
			break;
 8006990:	e042      	b.n	8006a18 <get_fat+0x1ee>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006998:	6a1a      	ldr	r2, [r3, #32]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069a0:	895b      	ldrh	r3, [r3, #10]
 80069a2:	089b      	lsrs	r3, r3, #2
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	4619      	mov	r1, r3
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80069ae:	4413      	add	r3, r2
 80069b0:	4619      	mov	r1, r3
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f7ff fe24 	bl	8006600 <move_window>
 80069b8:	4603      	mov	r3, r0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d12b      	bne.n	8006a16 <get_fat+0x1ec>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80069c8:	8952      	ldrh	r2, [r2, #10]
 80069ca:	fbb3 f1f2 	udiv	r1, r3, r2
 80069ce:	fb01 f202 	mul.w	r2, r1, r2
 80069d2:	1a9b      	subs	r3, r3, r2
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	4413      	add	r3, r2
 80069d8:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	3303      	adds	r3, #3
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	061a      	lsls	r2, r3, #24
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	3302      	adds	r3, #2
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	041b      	lsls	r3, r3, #16
 80069ea:	431a      	orrs	r2, r3
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	3301      	adds	r3, #1
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	021b      	lsls	r3, r3, #8
 80069f4:	4313      	orrs	r3, r2
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	7812      	ldrb	r2, [r2, #0]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006a00:	617b      	str	r3, [r7, #20]
			break;
 8006a02:	e009      	b.n	8006a18 <get_fat+0x1ee>

		default:
			val = 1;	/* Internal error */
 8006a04:	2301      	movs	r3, #1
 8006a06:	617b      	str	r3, [r7, #20]
 8006a08:	e006      	b.n	8006a18 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006a0a:	bf00      	nop
 8006a0c:	e004      	b.n	8006a18 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006a0e:	bf00      	nop
 8006a10:	e002      	b.n	8006a18 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006a12:	bf00      	nop
 8006a14:	e000      	b.n	8006a18 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006a16:	bf00      	nop
		}
	}

	return val;
 8006a18:	697b      	ldr	r3, [r7, #20]
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3718      	adds	r7, #24
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8006a22:	b580      	push	{r7, lr}
 8006a24:	b088      	sub	sp, #32
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	60f8      	str	r0, [r7, #12]
 8006a2a:	60b9      	str	r1, [r7, #8]
 8006a2c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d906      	bls.n	8006a42 <put_fat+0x20>
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a3a:	695b      	ldr	r3, [r3, #20]
 8006a3c:	68ba      	ldr	r2, [r7, #8]
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d302      	bcc.n	8006a48 <put_fat+0x26>
		res = FR_INT_ERR;
 8006a42:	2302      	movs	r3, #2
 8006a44:	77fb      	strb	r3, [r7, #31]
 8006a46:	e13a      	b.n	8006cbe <put_fat+0x29c>

	} else {
		switch (fs->fs_type) {
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	2b03      	cmp	r3, #3
 8006a52:	f000 80d0 	beq.w	8006bf6 <put_fat+0x1d4>
 8006a56:	2b03      	cmp	r3, #3
 8006a58:	f300 8127 	bgt.w	8006caa <put_fat+0x288>
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d003      	beq.n	8006a68 <put_fat+0x46>
 8006a60:	2b02      	cmp	r3, #2
 8006a62:	f000 808f 	beq.w	8006b84 <put_fat+0x162>
 8006a66:	e120      	b.n	8006caa <put_fat+0x288>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	617b      	str	r3, [r7, #20]
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	085b      	lsrs	r3, r3, #1
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	4413      	add	r3, r2
 8006a74:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a7c:	6a1a      	ldr	r2, [r3, #32]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a84:	895b      	ldrh	r3, [r3, #10]
 8006a86:	4619      	mov	r1, r3
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8006a8e:	4413      	add	r3, r2
 8006a90:	4619      	mov	r1, r3
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f7ff fdb4 	bl	8006600 <move_window>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006a9c:	7ffb      	ldrb	r3, [r7, #31]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	f040 8106 	bne.w	8006cb0 <put_fat+0x28e>
			p = &fs->win.d8[bc++ % SS(fs)];
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	1c5a      	adds	r2, r3, #1
 8006aa8:	617a      	str	r2, [r7, #20]
 8006aaa:	68fa      	ldr	r2, [r7, #12]
 8006aac:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006ab0:	8952      	ldrh	r2, [r2, #10]
 8006ab2:	fbb3 f1f2 	udiv	r1, r3, r2
 8006ab6:	fb01 f202 	mul.w	r2, r1, r2
 8006aba:	1a9b      	subs	r3, r3, r2
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	4413      	add	r3, r2
 8006ac0:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	f003 0301 	and.w	r3, r3, #1
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d00d      	beq.n	8006ae8 <put_fat+0xc6>
 8006acc:	69bb      	ldr	r3, [r7, #24]
 8006ace:	781b      	ldrb	r3, [r3, #0]
 8006ad0:	b25b      	sxtb	r3, r3
 8006ad2:	f003 030f 	and.w	r3, r3, #15
 8006ad6:	b25a      	sxtb	r2, r3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	b25b      	sxtb	r3, r3
 8006adc:	011b      	lsls	r3, r3, #4
 8006ade:	b25b      	sxtb	r3, r3
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	b25b      	sxtb	r3, r3
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	e001      	b.n	8006aec <put_fat+0xca>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	69ba      	ldr	r2, [r7, #24]
 8006aee:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006af6:	2201      	movs	r2, #1
 8006af8:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b00:	6a1a      	ldr	r2, [r3, #32]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b08:	895b      	ldrh	r3, [r3, #10]
 8006b0a:	4619      	mov	r1, r3
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006b12:	4413      	add	r3, r2
 8006b14:	4619      	mov	r1, r3
 8006b16:	68f8      	ldr	r0, [r7, #12]
 8006b18:	f7ff fd72 	bl	8006600 <move_window>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006b20:	7ffb      	ldrb	r3, [r7, #31]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	f040 80c6 	bne.w	8006cb4 <put_fat+0x292>
			p = &fs->win.d8[bc % SS(fs)];
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b2e:	895b      	ldrh	r3, [r3, #10]
 8006b30:	461a      	mov	r2, r3
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	fbb3 f1f2 	udiv	r1, r3, r2
 8006b38:	fb01 f202 	mul.w	r2, r1, r2
 8006b3c:	1a9b      	subs	r3, r3, r2
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	4413      	add	r3, r2
 8006b42:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	f003 0301 	and.w	r3, r3, #1
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d003      	beq.n	8006b56 <put_fat+0x134>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	091b      	lsrs	r3, r3, #4
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	e00e      	b.n	8006b74 <put_fat+0x152>
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	781b      	ldrb	r3, [r3, #0]
 8006b5a:	b25b      	sxtb	r3, r3
 8006b5c:	f023 030f 	bic.w	r3, r3, #15
 8006b60:	b25a      	sxtb	r2, r3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	0a1b      	lsrs	r3, r3, #8
 8006b66:	b25b      	sxtb	r3, r3
 8006b68:	f003 030f 	and.w	r3, r3, #15
 8006b6c:	b25b      	sxtb	r3, r3
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	b25b      	sxtb	r3, r3
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	69ba      	ldr	r2, [r7, #24]
 8006b76:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b7e:	2201      	movs	r2, #1
 8006b80:	711a      	strb	r2, [r3, #4]
			break;
 8006b82:	e09c      	b.n	8006cbe <put_fat+0x29c>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b8a:	6a1a      	ldr	r2, [r3, #32]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b92:	895b      	ldrh	r3, [r3, #10]
 8006b94:	085b      	lsrs	r3, r3, #1
 8006b96:	b29b      	uxth	r3, r3
 8006b98:	4619      	mov	r1, r3
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	fbb3 f3f1 	udiv	r3, r3, r1
 8006ba0:	4413      	add	r3, r2
 8006ba2:	4619      	mov	r1, r3
 8006ba4:	68f8      	ldr	r0, [r7, #12]
 8006ba6:	f7ff fd2b 	bl	8006600 <move_window>
 8006baa:	4603      	mov	r3, r0
 8006bac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006bae:	7ffb      	ldrb	r3, [r7, #31]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	f040 8081 	bne.w	8006cb8 <put_fat+0x296>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	005b      	lsls	r3, r3, #1
 8006bba:	68fa      	ldr	r2, [r7, #12]
 8006bbc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006bc0:	8952      	ldrh	r2, [r2, #10]
 8006bc2:	fbb3 f1f2 	udiv	r1, r3, r2
 8006bc6:	fb01 f202 	mul.w	r2, r1, r2
 8006bca:	1a9b      	subs	r3, r3, r2
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	4413      	add	r3, r2
 8006bd0:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	b2da      	uxtb	r2, r3
 8006bd6:	69bb      	ldr	r3, [r7, #24]
 8006bd8:	701a      	strb	r2, [r3, #0]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	0a1b      	lsrs	r3, r3, #8
 8006be0:	b29a      	uxth	r2, r3
 8006be2:	69bb      	ldr	r3, [r7, #24]
 8006be4:	3301      	adds	r3, #1
 8006be6:	b2d2      	uxtb	r2, r2
 8006be8:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	711a      	strb	r2, [r3, #4]
			break;
 8006bf4:	e063      	b.n	8006cbe <put_fat+0x29c>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bfc:	6a1a      	ldr	r2, [r3, #32]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c04:	895b      	ldrh	r3, [r3, #10]
 8006c06:	089b      	lsrs	r3, r3, #2
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	4619      	mov	r1, r3
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006c12:	4413      	add	r3, r2
 8006c14:	4619      	mov	r1, r3
 8006c16:	68f8      	ldr	r0, [r7, #12]
 8006c18:	f7ff fcf2 	bl	8006600 <move_window>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006c20:	7ffb      	ldrb	r3, [r7, #31]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d14a      	bne.n	8006cbc <put_fat+0x29a>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	009b      	lsls	r3, r3, #2
 8006c2a:	68fa      	ldr	r2, [r7, #12]
 8006c2c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006c30:	8952      	ldrh	r2, [r2, #10]
 8006c32:	fbb3 f1f2 	udiv	r1, r3, r2
 8006c36:	fb01 f202 	mul.w	r2, r1, r2
 8006c3a:	1a9b      	subs	r3, r3, r2
 8006c3c:	68fa      	ldr	r2, [r7, #12]
 8006c3e:	4413      	add	r3, r2
 8006c40:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	3303      	adds	r3, #3
 8006c46:	781b      	ldrb	r3, [r3, #0]
 8006c48:	061a      	lsls	r2, r3, #24
 8006c4a:	69bb      	ldr	r3, [r7, #24]
 8006c4c:	3302      	adds	r3, #2
 8006c4e:	781b      	ldrb	r3, [r3, #0]
 8006c50:	041b      	lsls	r3, r3, #16
 8006c52:	431a      	orrs	r2, r3
 8006c54:	69bb      	ldr	r3, [r7, #24]
 8006c56:	3301      	adds	r3, #1
 8006c58:	781b      	ldrb	r3, [r3, #0]
 8006c5a:	021b      	lsls	r3, r3, #8
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	69ba      	ldr	r2, [r7, #24]
 8006c60:	7812      	ldrb	r2, [r2, #0]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006c68:	687a      	ldr	r2, [r7, #4]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	b2da      	uxtb	r2, r3
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	701a      	strb	r2, [r3, #0]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	0a1b      	lsrs	r3, r3, #8
 8006c7c:	b29a      	uxth	r2, r3
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	3301      	adds	r3, #1
 8006c82:	b2d2      	uxtb	r2, r2
 8006c84:	701a      	strb	r2, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	0c1a      	lsrs	r2, r3, #16
 8006c8a:	69bb      	ldr	r3, [r7, #24]
 8006c8c:	3302      	adds	r3, #2
 8006c8e:	b2d2      	uxtb	r2, r2
 8006c90:	701a      	strb	r2, [r3, #0]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	0e1a      	lsrs	r2, r3, #24
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	3303      	adds	r3, #3
 8006c9a:	b2d2      	uxtb	r2, r2
 8006c9c:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	711a      	strb	r2, [r3, #4]
			break;
 8006ca8:	e009      	b.n	8006cbe <put_fat+0x29c>

		default :
			res = FR_INT_ERR;
 8006caa:	2302      	movs	r3, #2
 8006cac:	77fb      	strb	r3, [r7, #31]
 8006cae:	e006      	b.n	8006cbe <put_fat+0x29c>
			if (res != FR_OK) break;
 8006cb0:	bf00      	nop
 8006cb2:	e004      	b.n	8006cbe <put_fat+0x29c>
			if (res != FR_OK) break;
 8006cb4:	bf00      	nop
 8006cb6:	e002      	b.n	8006cbe <put_fat+0x29c>
			if (res != FR_OK) break;
 8006cb8:	bf00      	nop
 8006cba:	e000      	b.n	8006cbe <put_fat+0x29c>
			if (res != FR_OK) break;
 8006cbc:	bf00      	nop
		}
	}

	return res;
 8006cbe:	7ffb      	ldrb	r3, [r7, #31]
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3720      	adds	r7, #32
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}

08006cc8 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b084      	sub	sp, #16
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d906      	bls.n	8006ce6 <remove_chain+0x1e>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cde:	695b      	ldr	r3, [r3, #20]
 8006ce0:	683a      	ldr	r2, [r7, #0]
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d302      	bcc.n	8006cec <remove_chain+0x24>
		res = FR_INT_ERR;
 8006ce6:	2302      	movs	r3, #2
 8006ce8:	73fb      	strb	r3, [r7, #15]
 8006cea:	e049      	b.n	8006d80 <remove_chain+0xb8>

	} else {
		res = FR_OK;
 8006cec:	2300      	movs	r3, #0
 8006cee:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8006cf0:	e03b      	b.n	8006d6a <remove_chain+0xa2>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8006cf2:	6839      	ldr	r1, [r7, #0]
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f7ff fd98 	bl	800682a <get_fat>
 8006cfa:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d03b      	beq.n	8006d7a <remove_chain+0xb2>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d102      	bne.n	8006d0e <remove_chain+0x46>
 8006d08:	2302      	movs	r3, #2
 8006d0a:	73fb      	strb	r3, [r7, #15]
 8006d0c:	e038      	b.n	8006d80 <remove_chain+0xb8>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d14:	d102      	bne.n	8006d1c <remove_chain+0x54>
 8006d16:	2301      	movs	r3, #1
 8006d18:	73fb      	strb	r3, [r7, #15]
 8006d1a:	e031      	b.n	8006d80 <remove_chain+0xb8>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	6839      	ldr	r1, [r7, #0]
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f7ff fe7e 	bl	8006a22 <put_fat>
 8006d26:	4603      	mov	r3, r0
 8006d28:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8006d2a:	7bfb      	ldrb	r3, [r7, #15]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d126      	bne.n	8006d7e <remove_chain+0xb6>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d36:	691b      	ldr	r3, [r3, #16]
 8006d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d3c:	d013      	beq.n	8006d66 <remove_chain+0x9e>
				fs->free_clust++;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d44:	691b      	ldr	r3, [r3, #16]
 8006d46:	3301      	adds	r3, #1
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006d4e:	6113      	str	r3, [r2, #16]
				fs->fsi_flag |= 1;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d56:	795b      	ldrb	r3, [r3, #5]
 8006d58:	f043 0301 	orr.w	r3, r3, #1
 8006d5c:	b2da      	uxtb	r2, r3
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d64:	715a      	strb	r2, [r3, #5]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d70:	695b      	ldr	r3, [r3, #20]
 8006d72:	683a      	ldr	r2, [r7, #0]
 8006d74:	429a      	cmp	r2, r3
 8006d76:	d3bc      	bcc.n	8006cf2 <remove_chain+0x2a>
 8006d78:	e002      	b.n	8006d80 <remove_chain+0xb8>
			if (nxt == 0) break;				/* Empty cluster? */
 8006d7a:	bf00      	nop
 8006d7c:	e000      	b.n	8006d80 <remove_chain+0xb8>
			if (res != FR_OK) break;
 8006d7e:	bf00      	nop
		}
	}

	return res;
 8006d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3710      	adds	r7, #16
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}

08006d8a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8006d8a:	b580      	push	{r7, lr}
 8006d8c:	b086      	sub	sp, #24
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]
 8006d92:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d111      	bne.n	8006dbe <create_chain+0x34>
		scl = fs->last_clust;			/* Get suggested start point */
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d006      	beq.n	8006db8 <create_chain+0x2e>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006db0:	695b      	ldr	r3, [r3, #20]
 8006db2:	693a      	ldr	r2, [r7, #16]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d31d      	bcc.n	8006df4 <create_chain+0x6a>
 8006db8:	2301      	movs	r3, #1
 8006dba:	613b      	str	r3, [r7, #16]
 8006dbc:	e01a      	b.n	8006df4 <create_chain+0x6a>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8006dbe:	6839      	ldr	r1, [r7, #0]
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f7ff fd32 	bl	800682a <get_fat>
 8006dc6:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d801      	bhi.n	8006dd2 <create_chain+0x48>
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e07f      	b.n	8006ed2 <create_chain+0x148>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dd8:	d101      	bne.n	8006dde <create_chain+0x54>
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	e079      	b.n	8006ed2 <create_chain+0x148>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006de4:	695b      	ldr	r3, [r3, #20]
 8006de6:	68ba      	ldr	r2, [r7, #8]
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d201      	bcs.n	8006df0 <create_chain+0x66>
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	e070      	b.n	8006ed2 <create_chain+0x148>
		scl = clst;
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e04:	695b      	ldr	r3, [r3, #20]
 8006e06:	697a      	ldr	r2, [r7, #20]
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d307      	bcc.n	8006e1c <create_chain+0x92>
			ncl = 2;
 8006e0c:	2302      	movs	r3, #2
 8006e0e:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8006e10:	697a      	ldr	r2, [r7, #20]
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d901      	bls.n	8006e1c <create_chain+0x92>
 8006e18:	2300      	movs	r3, #0
 8006e1a:	e05a      	b.n	8006ed2 <create_chain+0x148>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8006e1c:	6979      	ldr	r1, [r7, #20]
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f7ff fd03 	bl	800682a <get_fat>
 8006e24:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d00e      	beq.n	8006e4a <create_chain+0xc0>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e32:	d002      	beq.n	8006e3a <create_chain+0xb0>
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d101      	bne.n	8006e3e <create_chain+0xb4>
			return cs;
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	e049      	b.n	8006ed2 <create_chain+0x148>
		if (ncl == scl) return 0;		/* No free cluster */
 8006e3e:	697a      	ldr	r2, [r7, #20]
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	429a      	cmp	r2, r3
 8006e44:	d1d8      	bne.n	8006df8 <create_chain+0x6e>
 8006e46:	2300      	movs	r3, #0
 8006e48:	e043      	b.n	8006ed2 <create_chain+0x148>
		if (cs == 0) break;				/* Found a free cluster */
 8006e4a:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8006e4c:	f06f 4270 	mvn.w	r2, #4026531840	@ 0xf0000000
 8006e50:	6979      	ldr	r1, [r7, #20]
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f7ff fde5 	bl	8006a22 <put_fat>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8006e5c:	7bfb      	ldrb	r3, [r7, #15]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d109      	bne.n	8006e76 <create_chain+0xec>
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d006      	beq.n	8006e76 <create_chain+0xec>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8006e68:	697a      	ldr	r2, [r7, #20]
 8006e6a:	6839      	ldr	r1, [r7, #0]
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f7ff fdd8 	bl	8006a22 <put_fat>
 8006e72:	4603      	mov	r3, r0
 8006e74:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8006e76:	7bfb      	ldrb	r3, [r7, #15]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d121      	bne.n	8006ec0 <create_chain+0x136>
		fs->last_clust = ncl;			/* Update FSINFO */
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e82:	461a      	mov	r2, r3
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	60d3      	str	r3, [r2, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e8e:	691b      	ldr	r3, [r3, #16]
 8006e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e94:	d01c      	beq.n	8006ed0 <create_chain+0x146>
			fs->free_clust--;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e9c:	691b      	ldr	r3, [r3, #16]
 8006e9e:	3b01      	subs	r3, #1
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006ea6:	6113      	str	r3, [r2, #16]
			fs->fsi_flag |= 1;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006eae:	795b      	ldrb	r3, [r3, #5]
 8006eb0:	f043 0301 	orr.w	r3, r3, #1
 8006eb4:	b2da      	uxtb	r2, r3
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ebc:	715a      	strb	r2, [r3, #5]
 8006ebe:	e007      	b.n	8006ed0 <create_chain+0x146>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8006ec0:	7bfb      	ldrb	r3, [r7, #15]
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d102      	bne.n	8006ecc <create_chain+0x142>
 8006ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8006eca:	e000      	b.n	8006ece <create_chain+0x144>
 8006ecc:	2301      	movs	r3, #1
 8006ece:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8006ed0:	697b      	ldr	r3, [r7, #20]
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3718      	adds	r7, #24
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}

08006eda <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8006eda:	b480      	push	{r7}
 8006edc:	b087      	sub	sp, #28
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	6078      	str	r0, [r7, #4]
 8006ee2:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eec:	3304      	adds	r3, #4
 8006eee:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006efc:	895b      	ldrh	r3, [r3, #10]
 8006efe:	461a      	mov	r2, r3
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006f0c:	6812      	ldr	r2, [r2, #0]
 8006f0e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006f12:	7892      	ldrb	r2, [r2, #2]
 8006f14:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f18:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	1d1a      	adds	r2, r3, #4
 8006f1e:	613a      	str	r2, [r7, #16]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d101      	bne.n	8006f2e <clmt_clust+0x54>
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	e010      	b.n	8006f50 <clmt_clust+0x76>
		if (cl < ncl) break;	/* In this fragment? */
 8006f2e:	697a      	ldr	r2, [r7, #20]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d307      	bcc.n	8006f46 <clmt_clust+0x6c>
		cl -= ncl; tbl++;		/* Next fragment */
 8006f36:	697a      	ldr	r2, [r7, #20]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	1ad3      	subs	r3, r2, r3
 8006f3c:	617b      	str	r3, [r7, #20]
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	3304      	adds	r3, #4
 8006f42:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006f44:	e7e9      	b.n	8006f1a <clmt_clust+0x40>
		if (cl < ncl) break;	/* In this fragment? */
 8006f46:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	4413      	add	r3, r2
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	371c      	adds	r7, #28
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bc80      	pop	{r7}
 8006f58:	4770      	bx	lr

08006f5a <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8006f5a:	b580      	push	{r7, lr}
 8006f5c:	b086      	sub	sp, #24
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
 8006f62:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	b29a      	uxth	r2, r3
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f6e:	80da      	strh	r2, [r3, #6]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d009      	beq.n	8006f94 <dir_sdi+0x3a>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f8c:	695b      	ldr	r3, [r3, #20]
 8006f8e:	697a      	ldr	r2, [r7, #20]
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d301      	bcc.n	8006f98 <dir_sdi+0x3e>
		return FR_INT_ERR;
 8006f94:	2302      	movs	r3, #2
 8006f96:	e0aa      	b.n	80070ee <dir_sdi+0x194>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d110      	bne.n	8006fc0 <dir_sdi+0x66>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006faa:	781b      	ldrb	r3, [r3, #0]
 8006fac:	2b03      	cmp	r3, #3
 8006fae:	d107      	bne.n	8006fc0 <dir_sdi+0x66>
		clst = dp->fs->dirbase;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fbe:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d115      	bne.n	8006ff2 <dir_sdi+0x98>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fd2:	891b      	ldrh	r3, [r3, #8]
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d301      	bcc.n	8006fe0 <dir_sdi+0x86>
			return FR_INT_ERR;
 8006fdc:	2302      	movs	r3, #2
 8006fde:	e086      	b.n	80070ee <dir_sdi+0x194>
		sect = dp->fs->dirbase;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fee:	613b      	str	r3, [r7, #16]
 8006ff0:	e043      	b.n	800707a <dir_sdi+0x120>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ffe:	895b      	ldrh	r3, [r3, #10]
 8007000:	095b      	lsrs	r3, r3, #5
 8007002:	b29b      	uxth	r3, r3
 8007004:	461a      	mov	r2, r3
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007012:	789b      	ldrb	r3, [r3, #2]
 8007014:	fb02 f303 	mul.w	r3, r2, r3
 8007018:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800701a:	e021      	b.n	8007060 <dir_sdi+0x106>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	6979      	ldr	r1, [r7, #20]
 8007026:	4618      	mov	r0, r3
 8007028:	f7ff fbff 	bl	800682a <get_fat>
 800702c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007034:	d101      	bne.n	800703a <dir_sdi+0xe0>
 8007036:	2301      	movs	r3, #1
 8007038:	e059      	b.n	80070ee <dir_sdi+0x194>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	2b01      	cmp	r3, #1
 800703e:	d909      	bls.n	8007054 <dir_sdi+0xfa>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800704c:	695b      	ldr	r3, [r3, #20]
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	429a      	cmp	r2, r3
 8007052:	d301      	bcc.n	8007058 <dir_sdi+0xfe>
				return FR_INT_ERR;
 8007054:	2302      	movs	r3, #2
 8007056:	e04a      	b.n	80070ee <dir_sdi+0x194>
			idx -= ic;
 8007058:	683a      	ldr	r2, [r7, #0]
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	1ad3      	subs	r3, r2, r3
 800705e:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 8007060:	683a      	ldr	r2, [r7, #0]
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	429a      	cmp	r2, r3
 8007066:	d2d9      	bcs.n	800701c <dir_sdi+0xc2>
		}
		sect = clust2sect(dp->fs, clst);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	6979      	ldr	r1, [r7, #20]
 8007072:	4618      	mov	r0, r3
 8007074:	f7ff fbb5 	bl	80067e2 <clust2sect>
 8007078:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007080:	461a      	mov	r2, r3
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	60d3      	str	r3, [r2, #12]
	if (!sect) return FR_INT_ERR;
 8007086:	693b      	ldr	r3, [r7, #16]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d101      	bne.n	8007090 <dir_sdi+0x136>
 800708c:	2302      	movs	r3, #2
 800708e:	e02e      	b.n	80070ee <dir_sdi+0x194>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800709c:	895b      	ldrh	r3, [r3, #10]
 800709e:	095b      	lsrs	r3, r3, #5
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	461a      	mov	r2, r3
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	4413      	add	r3, r2
 80070ae:	687a      	ldr	r2, [r7, #4]
 80070b0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80070b4:	6113      	str	r3, [r2, #16]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4618      	mov	r0, r3
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80070cc:	895b      	ldrh	r3, [r3, #10]
 80070ce:	095b      	lsrs	r3, r3, #5
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	461a      	mov	r2, r3
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	fbb3 f1f2 	udiv	r1, r3, r2
 80070da:	fb01 f202 	mul.w	r2, r1, r2
 80070de:	1a9b      	subs	r3, r3, r2
 80070e0:	015b      	lsls	r3, r3, #5
 80070e2:	4403      	add	r3, r0
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80070ea:	6153      	str	r3, [r2, #20]

	return FR_OK;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3718      	adds	r7, #24
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}

080070f6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80070f6:	b590      	push	{r4, r7, lr}
 80070f8:	b087      	sub	sp, #28
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	6078      	str	r0, [r7, #4]
 80070fe:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007106:	88db      	ldrh	r3, [r3, #6]
 8007108:	3301      	adds	r3, #1
 800710a:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	b29b      	uxth	r3, r3
 8007110:	2b00      	cmp	r3, #0
 8007112:	d005      	beq.n	8007120 <dir_next+0x2a>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800711a:	691b      	ldr	r3, [r3, #16]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d101      	bne.n	8007124 <dir_next+0x2e>
		return FR_NO_FILE;
 8007120:	2304      	movs	r3, #4
 8007122:	e12e      	b.n	8007382 <dir_next+0x28c>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007130:	895b      	ldrh	r3, [r3, #10]
 8007132:	095b      	lsrs	r3, r3, #5
 8007134:	b29b      	uxth	r3, r3
 8007136:	461a      	mov	r2, r3
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	fbb3 f1f2 	udiv	r1, r3, r2
 800713e:	fb01 f202 	mul.w	r2, r1, r2
 8007142:	1a9b      	subs	r3, r3, r2
 8007144:	2b00      	cmp	r3, #0
 8007146:	f040 80fa 	bne.w	800733e <dir_next+0x248>
		dp->sect++;					/* Next sector */
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007150:	691b      	ldr	r3, [r3, #16]
 8007152:	3301      	adds	r3, #1
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800715a:	6113      	str	r3, [r2, #16]

		if (!dp->clust) {		/* Static table */
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007162:	68db      	ldr	r3, [r3, #12]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d10d      	bne.n	8007184 <dir_next+0x8e>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007174:	891b      	ldrh	r3, [r3, #8]
 8007176:	461a      	mov	r2, r3
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	4293      	cmp	r3, r2
 800717c:	f0c0 80df 	bcc.w	800733e <dir_next+0x248>
				return FR_NO_FILE;
 8007180:	2304      	movs	r3, #4
 8007182:	e0fe      	b.n	8007382 <dir_next+0x28c>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007190:	895b      	ldrh	r3, [r3, #10]
 8007192:	095b      	lsrs	r3, r3, #5
 8007194:	b29b      	uxth	r3, r3
 8007196:	461a      	mov	r2, r3
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	fbb3 f3f2 	udiv	r3, r3, r2
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80071a4:	6812      	ldr	r2, [r2, #0]
 80071a6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80071aa:	7892      	ldrb	r2, [r2, #2]
 80071ac:	3a01      	subs	r2, #1
 80071ae:	4013      	ands	r3, r2
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	f040 80c4 	bne.w	800733e <dir_next+0x248>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071bc:	681a      	ldr	r2, [r3, #0]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	4619      	mov	r1, r3
 80071c8:	4610      	mov	r0, r2
 80071ca:	f7ff fb2e 	bl	800682a <get_fat>
 80071ce:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	2b01      	cmp	r3, #1
 80071d4:	d801      	bhi.n	80071da <dir_next+0xe4>
 80071d6:	2302      	movs	r3, #2
 80071d8:	e0d3      	b.n	8007382 <dir_next+0x28c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e0:	d101      	bne.n	80071e6 <dir_next+0xf0>
 80071e2:	2301      	movs	r3, #1
 80071e4:	e0cd      	b.n	8007382 <dir_next+0x28c>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071f2:	695b      	ldr	r3, [r3, #20]
 80071f4:	697a      	ldr	r2, [r7, #20]
 80071f6:	429a      	cmp	r2, r3
 80071f8:	f0c0 808e 	bcc.w	8007318 <dir_next+0x222>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d101      	bne.n	8007206 <dir_next+0x110>
 8007202:	2304      	movs	r3, #4
 8007204:	e0bd      	b.n	8007382 <dir_next+0x28c>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	4619      	mov	r1, r3
 8007218:	4610      	mov	r0, r2
 800721a:	f7ff fdb6 	bl	8006d8a <create_chain>
 800721e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d101      	bne.n	800722a <dir_next+0x134>
 8007226:	2307      	movs	r3, #7
 8007228:	e0ab      	b.n	8007382 <dir_next+0x28c>
					if (clst == 1) return FR_INT_ERR;
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	2b01      	cmp	r3, #1
 800722e:	d101      	bne.n	8007234 <dir_next+0x13e>
 8007230:	2302      	movs	r3, #2
 8007232:	e0a6      	b.n	8007382 <dir_next+0x28c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800723a:	d101      	bne.n	8007240 <dir_next+0x14a>
 800723c:	2301      	movs	r3, #1
 800723e:	e0a0      	b.n	8007382 <dir_next+0x28c>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4618      	mov	r0, r3
 800724a:	f7ff f987 	bl	800655c <sync_window>
 800724e:	4603      	mov	r3, r0
 8007250:	2b00      	cmp	r3, #0
 8007252:	d001      	beq.n	8007258 <dir_next+0x162>
 8007254:	2301      	movs	r3, #1
 8007256:	e094      	b.n	8007382 <dir_next+0x28c>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4618      	mov	r0, r3
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800726e:	895b      	ldrh	r3, [r3, #10]
 8007270:	461a      	mov	r2, r3
 8007272:	2100      	movs	r1, #0
 8007274:	f7fe ff5a 	bl	800612c <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007286:	681c      	ldr	r4, [r3, #0]
 8007288:	6979      	ldr	r1, [r7, #20]
 800728a:	4610      	mov	r0, r2
 800728c:	f7ff faa9 	bl	80067e2 <clust2sect>
 8007290:	4603      	mov	r3, r0
 8007292:	f504 5280 	add.w	r2, r4, #4096	@ 0x1000
 8007296:	62d3      	str	r3, [r2, #44]	@ 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8007298:	2300      	movs	r3, #0
 800729a:	613b      	str	r3, [r7, #16]
 800729c:	e021      	b.n	80072e2 <dir_next+0x1ec>
						dp->fs->wflag = 1;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072aa:	2201      	movs	r2, #1
 80072ac:	711a      	strb	r2, [r3, #4]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4618      	mov	r0, r3
 80072b8:	f7ff f950 	bl	800655c <sync_window>
 80072bc:	4603      	mov	r3, r0
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d001      	beq.n	80072c6 <dir_next+0x1d0>
 80072c2:	2301      	movs	r3, #1
 80072c4:	e05d      	b.n	8007382 <dir_next+0x28c>
						dp->fs->winsect++;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f503 5280 	add.w	r2, r3, #4096	@ 0x1000
 80072d2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80072d4:	3201      	adds	r2, #1
 80072d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072da:	62da      	str	r2, [r3, #44]	@ 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	3301      	adds	r3, #1
 80072e0:	613b      	str	r3, [r7, #16]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072ee:	789b      	ldrb	r3, [r3, #2]
 80072f0:	461a      	mov	r2, r3
 80072f2:	693b      	ldr	r3, [r7, #16]
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d3d2      	bcc.n	800729e <dir_next+0x1a8>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007304:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	1acb      	subs	r3, r1, r3
 8007312:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007316:	62d3      	str	r3, [r2, #44]	@ 0x2c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800731e:	461a      	mov	r2, r3
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	60d3      	str	r3, [r2, #12]
				dp->sect = clust2sect(dp->fs, clst);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	6979      	ldr	r1, [r7, #20]
 800732e:	4618      	mov	r0, r3
 8007330:	f7ff fa57 	bl	80067e2 <clust2sect>
 8007334:	4602      	mov	r2, r0
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800733c:	611a      	str	r2, [r3, #16]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	b29a      	uxth	r2, r3
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007348:	80da      	strh	r2, [r3, #6]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4618      	mov	r0, r3
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007360:	895b      	ldrh	r3, [r3, #10]
 8007362:	095b      	lsrs	r3, r3, #5
 8007364:	b29b      	uxth	r3, r3
 8007366:	461a      	mov	r2, r3
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	fbb3 f1f2 	udiv	r1, r3, r2
 800736e:	fb01 f202 	mul.w	r2, r1, r2
 8007372:	1a9b      	subs	r3, r3, r2
 8007374:	015b      	lsls	r3, r3, #5
 8007376:	4403      	add	r3, r0
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800737e:	6153      	str	r3, [r2, #20]

	return FR_OK;
 8007380:	2300      	movs	r3, #0
}
 8007382:	4618      	mov	r0, r3
 8007384:	371c      	adds	r7, #28
 8007386:	46bd      	mov	sp, r7
 8007388:	bd90      	pop	{r4, r7, pc}

0800738a <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 800738a:	b580      	push	{r7, lr}
 800738c:	b084      	sub	sp, #16
 800738e:	af00      	add	r7, sp, #0
 8007390:	6078      	str	r0, [r7, #4]
 8007392:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8007394:	2100      	movs	r1, #0
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f7ff fddf 	bl	8006f5a <dir_sdi>
 800739c:	4603      	mov	r3, r0
 800739e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80073a0:	7bfb      	ldrb	r3, [r7, #15]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d135      	bne.n	8007412 <dir_alloc+0x88>
		n = 0;
 80073a6:	2300      	movs	r3, #0
 80073a8:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073b8:	691b      	ldr	r3, [r3, #16]
 80073ba:	4619      	mov	r1, r3
 80073bc:	4610      	mov	r0, r2
 80073be:	f7ff f91f 	bl	8006600 <move_window>
 80073c2:	4603      	mov	r3, r0
 80073c4:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80073c6:	7bfb      	ldrb	r3, [r7, #15]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d121      	bne.n	8007410 <dir_alloc+0x86>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073d2:	695b      	ldr	r3, [r3, #20]
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	2be5      	cmp	r3, #229	@ 0xe5
 80073d8:	d006      	beq.n	80073e8 <dir_alloc+0x5e>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073e0:	695b      	ldr	r3, [r3, #20]
 80073e2:	781b      	ldrb	r3, [r3, #0]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d107      	bne.n	80073f8 <dir_alloc+0x6e>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	3301      	adds	r3, #1
 80073ec:	60bb      	str	r3, [r7, #8]
 80073ee:	68ba      	ldr	r2, [r7, #8]
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	429a      	cmp	r2, r3
 80073f4:	d102      	bne.n	80073fc <dir_alloc+0x72>
 80073f6:	e00c      	b.n	8007412 <dir_alloc+0x88>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80073f8:	2300      	movs	r3, #0
 80073fa:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 80073fc:	2101      	movs	r1, #1
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f7ff fe79 	bl	80070f6 <dir_next>
 8007404:	4603      	mov	r3, r0
 8007406:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8007408:	7bfb      	ldrb	r3, [r7, #15]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d0cd      	beq.n	80073aa <dir_alloc+0x20>
 800740e:	e000      	b.n	8007412 <dir_alloc+0x88>
			if (res != FR_OK) break;
 8007410:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007412:	7bfb      	ldrb	r3, [r7, #15]
 8007414:	2b04      	cmp	r3, #4
 8007416:	d101      	bne.n	800741c <dir_alloc+0x92>
 8007418:	2307      	movs	r3, #7
 800741a:	73fb      	strb	r3, [r7, #15]
	return res;
 800741c:	7bfb      	ldrb	r3, [r7, #15]
}
 800741e:	4618      	mov	r0, r3
 8007420:	3710      	adds	r7, #16
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}

08007426 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8007426:	b480      	push	{r7}
 8007428:	b085      	sub	sp, #20
 800742a:	af00      	add	r7, sp, #0
 800742c:	6078      	str	r0, [r7, #4]
 800742e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	331b      	adds	r3, #27
 8007434:	781b      	ldrb	r3, [r3, #0]
 8007436:	b21b      	sxth	r3, r3
 8007438:	021b      	lsls	r3, r3, #8
 800743a:	b21a      	sxth	r2, r3
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	331a      	adds	r3, #26
 8007440:	781b      	ldrb	r3, [r3, #0]
 8007442:	b21b      	sxth	r3, r3
 8007444:	4313      	orrs	r3, r2
 8007446:	b21b      	sxth	r3, r3
 8007448:	b29b      	uxth	r3, r3
 800744a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007452:	781b      	ldrb	r3, [r3, #0]
 8007454:	2b03      	cmp	r3, #3
 8007456:	d110      	bne.n	800747a <ld_clust+0x54>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	3315      	adds	r3, #21
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	b21b      	sxth	r3, r3
 8007460:	021b      	lsls	r3, r3, #8
 8007462:	b21a      	sxth	r2, r3
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	3314      	adds	r3, #20
 8007468:	781b      	ldrb	r3, [r3, #0]
 800746a:	b21b      	sxth	r3, r3
 800746c:	4313      	orrs	r3, r2
 800746e:	b21b      	sxth	r3, r3
 8007470:	b29b      	uxth	r3, r3
 8007472:	041b      	lsls	r3, r3, #16
 8007474:	68fa      	ldr	r2, [r7, #12]
 8007476:	4313      	orrs	r3, r2
 8007478:	60fb      	str	r3, [r7, #12]

	return cl;
 800747a:	68fb      	ldr	r3, [r7, #12]
}
 800747c:	4618      	mov	r0, r3
 800747e:	3714      	adds	r7, #20
 8007480:	46bd      	mov	sp, r7
 8007482:	bc80      	pop	{r7}
 8007484:	4770      	bx	lr

08007486 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8007486:	b480      	push	{r7}
 8007488:	b083      	sub	sp, #12
 800748a:	af00      	add	r7, sp, #0
 800748c:	6078      	str	r0, [r7, #4]
 800748e:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	331a      	adds	r3, #26
 8007494:	683a      	ldr	r2, [r7, #0]
 8007496:	b2d2      	uxtb	r2, r2
 8007498:	701a      	strb	r2, [r3, #0]
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	b29b      	uxth	r3, r3
 800749e:	0a1b      	lsrs	r3, r3, #8
 80074a0:	b29a      	uxth	r2, r3
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	331b      	adds	r3, #27
 80074a6:	b2d2      	uxtb	r2, r2
 80074a8:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	0c1a      	lsrs	r2, r3, #16
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	3314      	adds	r3, #20
 80074b2:	b2d2      	uxtb	r2, r2
 80074b4:	701a      	strb	r2, [r3, #0]
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	0c1b      	lsrs	r3, r3, #16
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	0a1b      	lsrs	r3, r3, #8
 80074be:	b29a      	uxth	r2, r3
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	3315      	adds	r3, #21
 80074c4:	b2d2      	uxtb	r2, r2
 80074c6:	701a      	strb	r2, [r3, #0]
}
 80074c8:	bf00      	nop
 80074ca:	370c      	adds	r7, #12
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bc80      	pop	{r7}
 80074d0:	4770      	bx	lr
	...

080074d4 <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b086      	sub	sp, #24
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
 80074dc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	781b      	ldrb	r3, [r3, #0]
 80074e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074e6:	1e5a      	subs	r2, r3, #1
 80074e8:	4613      	mov	r3, r2
 80074ea:	005b      	lsls	r3, r3, #1
 80074ec:	4413      	add	r3, r2
 80074ee:	009b      	lsls	r3, r3, #2
 80074f0:	4413      	add	r3, r2
 80074f2:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 80074f4:	2300      	movs	r3, #0
 80074f6:	613b      	str	r3, [r7, #16]
 80074f8:	2301      	movs	r3, #1
 80074fa:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 80074fc:	4a2b      	ldr	r2, [pc, #172]	@ (80075ac <cmp_lfn+0xd8>)
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	4413      	add	r3, r2
 8007502:	781b      	ldrb	r3, [r3, #0]
 8007504:	3301      	adds	r3, #1
 8007506:	683a      	ldr	r2, [r7, #0]
 8007508:	4413      	add	r3, r2
 800750a:	781b      	ldrb	r3, [r3, #0]
 800750c:	b21b      	sxth	r3, r3
 800750e:	021b      	lsls	r3, r3, #8
 8007510:	b21a      	sxth	r2, r3
 8007512:	4926      	ldr	r1, [pc, #152]	@ (80075ac <cmp_lfn+0xd8>)
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	440b      	add	r3, r1
 8007518:	781b      	ldrb	r3, [r3, #0]
 800751a:	4619      	mov	r1, r3
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	440b      	add	r3, r1
 8007520:	781b      	ldrb	r3, [r3, #0]
 8007522:	b21b      	sxth	r3, r3
 8007524:	4313      	orrs	r3, r2
 8007526:	b21b      	sxth	r3, r3
 8007528:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 800752a:	89fb      	ldrh	r3, [r7, #14]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d019      	beq.n	8007564 <cmp_lfn+0x90>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 8007530:	89bb      	ldrh	r3, [r7, #12]
 8007532:	4618      	mov	r0, r3
 8007534:	f002 fc34 	bl	8009da0 <ff_wtoupper>
 8007538:	4603      	mov	r3, r0
 800753a:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	2bfe      	cmp	r3, #254	@ 0xfe
 8007540:	d80e      	bhi.n	8007560 <cmp_lfn+0x8c>
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	1c5a      	adds	r2, r3, #1
 8007546:	617a      	str	r2, [r7, #20]
 8007548:	005b      	lsls	r3, r3, #1
 800754a:	687a      	ldr	r2, [r7, #4]
 800754c:	4413      	add	r3, r2
 800754e:	881b      	ldrh	r3, [r3, #0]
 8007550:	4618      	mov	r0, r3
 8007552:	f002 fc25 	bl	8009da0 <ff_wtoupper>
 8007556:	4603      	mov	r3, r0
 8007558:	461a      	mov	r2, r3
 800755a:	89fb      	ldrh	r3, [r7, #14]
 800755c:	4293      	cmp	r3, r2
 800755e:	d008      	beq.n	8007572 <cmp_lfn+0x9e>
				return 0;				/* Not matched */
 8007560:	2300      	movs	r3, #0
 8007562:	e01f      	b.n	80075a4 <cmp_lfn+0xd0>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 8007564:	89bb      	ldrh	r3, [r7, #12]
 8007566:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800756a:	4293      	cmp	r3, r2
 800756c:	d001      	beq.n	8007572 <cmp_lfn+0x9e>
 800756e:	2300      	movs	r3, #0
 8007570:	e018      	b.n	80075a4 <cmp_lfn+0xd0>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 8007572:	693b      	ldr	r3, [r7, #16]
 8007574:	3301      	adds	r3, #1
 8007576:	613b      	str	r3, [r7, #16]
 8007578:	693b      	ldr	r3, [r7, #16]
 800757a:	2b0c      	cmp	r3, #12
 800757c:	d9be      	bls.n	80074fc <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	781b      	ldrb	r3, [r3, #0]
 8007582:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007586:	2b00      	cmp	r3, #0
 8007588:	d00b      	beq.n	80075a2 <cmp_lfn+0xce>
 800758a:	89fb      	ldrh	r3, [r7, #14]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d008      	beq.n	80075a2 <cmp_lfn+0xce>
 8007590:	697b      	ldr	r3, [r7, #20]
 8007592:	005b      	lsls	r3, r3, #1
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	4413      	add	r3, r2
 8007598:	881b      	ldrh	r3, [r3, #0]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d001      	beq.n	80075a2 <cmp_lfn+0xce>
		return 0;
 800759e:	2300      	movs	r3, #0
 80075a0:	e000      	b.n	80075a4 <cmp_lfn+0xd0>

	return 1;						/* The part of LFN matched */
 80075a2:	2301      	movs	r3, #1
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3718      	adds	r7, #24
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}
 80075ac:	0800aa7c 	.word	0x0800aa7c

080075b0 <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b089      	sub	sp, #36	@ 0x24
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	60b9      	str	r1, [r7, #8]
 80075ba:	4611      	mov	r1, r2
 80075bc:	461a      	mov	r2, r3
 80075be:	460b      	mov	r3, r1
 80075c0:	71fb      	strb	r3, [r7, #7]
 80075c2:	4613      	mov	r3, r2
 80075c4:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	330d      	adds	r3, #13
 80075ca:	79ba      	ldrb	r2, [r7, #6]
 80075cc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	330b      	adds	r3, #11
 80075d2:	220f      	movs	r2, #15
 80075d4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	330c      	adds	r3, #12
 80075da:	2200      	movs	r2, #0
 80075dc:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	331a      	adds	r3, #26
 80075e2:	2200      	movs	r2, #0
 80075e4:	701a      	strb	r2, [r3, #0]
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	331b      	adds	r3, #27
 80075ea:	2200      	movs	r2, #0
 80075ec:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 80075ee:	79fb      	ldrb	r3, [r7, #7]
 80075f0:	1e5a      	subs	r2, r3, #1
 80075f2:	4613      	mov	r3, r2
 80075f4:	005b      	lsls	r3, r3, #1
 80075f6:	4413      	add	r3, r2
 80075f8:	009b      	lsls	r3, r3, #2
 80075fa:	4413      	add	r3, r2
 80075fc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80075fe:	2300      	movs	r3, #0
 8007600:	82fb      	strh	r3, [r7, #22]
 8007602:	2300      	movs	r3, #0
 8007604:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 8007606:	8afb      	ldrh	r3, [r7, #22]
 8007608:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800760c:	4293      	cmp	r3, r2
 800760e:	d007      	beq.n	8007620 <fit_lfn+0x70>
 8007610:	69fb      	ldr	r3, [r7, #28]
 8007612:	1c5a      	adds	r2, r3, #1
 8007614:	61fa      	str	r2, [r7, #28]
 8007616:	005b      	lsls	r3, r3, #1
 8007618:	68fa      	ldr	r2, [r7, #12]
 800761a:	4413      	add	r3, r2
 800761c:	881b      	ldrh	r3, [r3, #0]
 800761e:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 8007620:	4a1c      	ldr	r2, [pc, #112]	@ (8007694 <fit_lfn+0xe4>)
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	4413      	add	r3, r2
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	461a      	mov	r2, r3
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	4413      	add	r3, r2
 800762e:	8afa      	ldrh	r2, [r7, #22]
 8007630:	b2d2      	uxtb	r2, r2
 8007632:	701a      	strb	r2, [r3, #0]
 8007634:	8afb      	ldrh	r3, [r7, #22]
 8007636:	0a1b      	lsrs	r3, r3, #8
 8007638:	b299      	uxth	r1, r3
 800763a:	4a16      	ldr	r2, [pc, #88]	@ (8007694 <fit_lfn+0xe4>)
 800763c:	69bb      	ldr	r3, [r7, #24]
 800763e:	4413      	add	r3, r2
 8007640:	781b      	ldrb	r3, [r3, #0]
 8007642:	3301      	adds	r3, #1
 8007644:	68ba      	ldr	r2, [r7, #8]
 8007646:	4413      	add	r3, r2
 8007648:	b2ca      	uxtb	r2, r1
 800764a:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 800764c:	8afb      	ldrh	r3, [r7, #22]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d102      	bne.n	8007658 <fit_lfn+0xa8>
 8007652:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007656:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8007658:	69bb      	ldr	r3, [r7, #24]
 800765a:	3301      	adds	r3, #1
 800765c:	61bb      	str	r3, [r7, #24]
 800765e:	69bb      	ldr	r3, [r7, #24]
 8007660:	2b0c      	cmp	r3, #12
 8007662:	d9d0      	bls.n	8007606 <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 8007664:	8afb      	ldrh	r3, [r7, #22]
 8007666:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800766a:	4293      	cmp	r3, r2
 800766c:	d006      	beq.n	800767c <fit_lfn+0xcc>
 800766e:	69fb      	ldr	r3, [r7, #28]
 8007670:	005b      	lsls	r3, r3, #1
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	4413      	add	r3, r2
 8007676:	881b      	ldrh	r3, [r3, #0]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d103      	bne.n	8007684 <fit_lfn+0xd4>
 800767c:	79fb      	ldrb	r3, [r7, #7]
 800767e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007682:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	79fa      	ldrb	r2, [r7, #7]
 8007688:	701a      	strb	r2, [r3, #0]
}
 800768a:	bf00      	nop
 800768c:	3724      	adds	r7, #36	@ 0x24
 800768e:	46bd      	mov	sp, r7
 8007690:	bc80      	pop	{r7}
 8007692:	4770      	bx	lr
 8007694:	0800aa7c 	.word	0x0800aa7c

08007698 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b08c      	sub	sp, #48	@ 0x30
 800769c:	af00      	add	r7, sp, #0
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
 80076a4:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80076a6:	220b      	movs	r2, #11
 80076a8:	68b9      	ldr	r1, [r7, #8]
 80076aa:	68f8      	ldr	r0, [r7, #12]
 80076ac:	f7fe fd20 	bl	80060f0 <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	2b05      	cmp	r3, #5
 80076b4:	d92b      	bls.n	800770e <gen_numname+0x76>
		sr = seq;
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80076ba:	e022      	b.n	8007702 <gen_numname+0x6a>
			wc = *lfn++;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	1c9a      	adds	r2, r3, #2
 80076c0:	607a      	str	r2, [r7, #4]
 80076c2:	881b      	ldrh	r3, [r3, #0]
 80076c4:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 80076c6:	2300      	movs	r3, #0
 80076c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80076ca:	e017      	b.n	80076fc <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80076cc:	69fb      	ldr	r3, [r7, #28]
 80076ce:	005a      	lsls	r2, r3, #1
 80076d0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80076d2:	f003 0301 	and.w	r3, r3, #1
 80076d6:	4413      	add	r3, r2
 80076d8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80076da:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80076dc:	085b      	lsrs	r3, r3, #1
 80076de:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80076e0:	69fb      	ldr	r3, [r7, #28]
 80076e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d005      	beq.n	80076f6 <gen_numname+0x5e>
 80076ea:	69fb      	ldr	r3, [r7, #28]
 80076ec:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 80076f0:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 80076f4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80076f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076f8:	3301      	adds	r3, #1
 80076fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80076fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076fe:	2b0f      	cmp	r3, #15
 8007700:	d9e4      	bls.n	80076cc <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	881b      	ldrh	r3, [r3, #0]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1d8      	bne.n	80076bc <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800770a:	69fb      	ldr	r3, [r7, #28]
 800770c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800770e:	2307      	movs	r3, #7
 8007710:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (seq % 16) + '0';
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	b2db      	uxtb	r3, r3
 8007716:	f003 030f 	and.w	r3, r3, #15
 800771a:	b2db      	uxtb	r3, r3
 800771c:	3330      	adds	r3, #48	@ 0x30
 800771e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8007722:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007726:	2b39      	cmp	r3, #57	@ 0x39
 8007728:	d904      	bls.n	8007734 <gen_numname+0x9c>
 800772a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800772e:	3307      	adds	r3, #7
 8007730:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8007734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007736:	1e5a      	subs	r2, r3, #1
 8007738:	62ba      	str	r2, [r7, #40]	@ 0x28
 800773a:	3330      	adds	r3, #48	@ 0x30
 800773c:	443b      	add	r3, r7
 800773e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8007742:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	091b      	lsrs	r3, r3, #4
 800774a:	603b      	str	r3, [r7, #0]
	} while (seq);
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d1df      	bne.n	8007712 <gen_numname+0x7a>
	ns[i] = '~';
 8007752:	f107 0214 	add.w	r2, r7, #20
 8007756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007758:	4413      	add	r3, r2
 800775a:	227e      	movs	r2, #126	@ 0x7e
 800775c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800775e:	2300      	movs	r3, #0
 8007760:	627b      	str	r3, [r7, #36]	@ 0x24
 8007762:	e002      	b.n	800776a <gen_numname+0xd2>
 8007764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007766:	3301      	adds	r3, #1
 8007768:	627b      	str	r3, [r7, #36]	@ 0x24
 800776a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800776c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776e:	429a      	cmp	r2, r3
 8007770:	d205      	bcs.n	800777e <gen_numname+0xe6>
 8007772:	68fa      	ldr	r2, [r7, #12]
 8007774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007776:	4413      	add	r3, r2
 8007778:	781b      	ldrb	r3, [r3, #0]
 800777a:	2b20      	cmp	r3, #32
 800777c:	d1f2      	bne.n	8007764 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800777e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007780:	2b07      	cmp	r3, #7
 8007782:	d807      	bhi.n	8007794 <gen_numname+0xfc>
 8007784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007786:	1c5a      	adds	r2, r3, #1
 8007788:	62ba      	str	r2, [r7, #40]	@ 0x28
 800778a:	3330      	adds	r3, #48	@ 0x30
 800778c:	443b      	add	r3, r7
 800778e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8007792:	e000      	b.n	8007796 <gen_numname+0xfe>
 8007794:	2120      	movs	r1, #32
 8007796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007798:	1c5a      	adds	r2, r3, #1
 800779a:	627a      	str	r2, [r7, #36]	@ 0x24
 800779c:	68fa      	ldr	r2, [r7, #12]
 800779e:	4413      	add	r3, r2
 80077a0:	460a      	mov	r2, r1
 80077a2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80077a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a6:	2b07      	cmp	r3, #7
 80077a8:	d9e9      	bls.n	800777e <gen_numname+0xe6>
}
 80077aa:	bf00      	nop
 80077ac:	bf00      	nop
 80077ae:	3730      	adds	r7, #48	@ 0x30
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}

080077b4 <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b085      	sub	sp, #20
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80077bc:	2300      	movs	r3, #0
 80077be:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80077c0:	230b      	movs	r3, #11
 80077c2:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 80077c4:	7bfb      	ldrb	r3, [r7, #15]
 80077c6:	b2da      	uxtb	r2, r3
 80077c8:	0852      	lsrs	r2, r2, #1
 80077ca:	01db      	lsls	r3, r3, #7
 80077cc:	4313      	orrs	r3, r2
 80077ce:	b2da      	uxtb	r2, r3
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	1c59      	adds	r1, r3, #1
 80077d4:	6079      	str	r1, [r7, #4]
 80077d6:	781b      	ldrb	r3, [r3, #0]
 80077d8:	4413      	add	r3, r2
 80077da:	73fb      	strb	r3, [r7, #15]
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	3b01      	subs	r3, #1
 80077e0:	60bb      	str	r3, [r7, #8]
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d1ed      	bne.n	80077c4 <sum_sfn+0x10>
	return sum;
 80077e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3714      	adds	r7, #20
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bc80      	pop	{r7}
 80077f2:	4770      	bx	lr

080077f4 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b086      	sub	sp, #24
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80077fc:	2100      	movs	r1, #0
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f7ff fbab 	bl	8006f5a <dir_sdi>
 8007804:	4603      	mov	r3, r0
 8007806:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007808:	7dfb      	ldrb	r3, [r7, #23]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d001      	beq.n	8007812 <dir_find+0x1e>
 800780e:	7dfb      	ldrb	r3, [r7, #23]
 8007810:	e0b8      	b.n	8007984 <dir_find+0x190>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8007812:	23ff      	movs	r3, #255	@ 0xff
 8007814:	753b      	strb	r3, [r7, #20]
 8007816:	7d3b      	ldrb	r3, [r7, #20]
 8007818:	757b      	strb	r3, [r7, #21]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007820:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007824:	849a      	strh	r2, [r3, #36]	@ 0x24
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007834:	691b      	ldr	r3, [r3, #16]
 8007836:	4619      	mov	r1, r3
 8007838:	4610      	mov	r0, r2
 800783a:	f7fe fee1 	bl	8006600 <move_window>
 800783e:	4603      	mov	r3, r0
 8007840:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007842:	7dfb      	ldrb	r3, [r7, #23]
 8007844:	2b00      	cmp	r3, #0
 8007846:	f040 8097 	bne.w	8007978 <dir_find+0x184>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007850:	695b      	ldr	r3, [r3, #20]
 8007852:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	781b      	ldrb	r3, [r3, #0]
 8007858:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800785a:	7dbb      	ldrb	r3, [r7, #22]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d102      	bne.n	8007866 <dir_find+0x72>
 8007860:	2304      	movs	r3, #4
 8007862:	75fb      	strb	r3, [r7, #23]
 8007864:	e08d      	b.n	8007982 <dir_find+0x18e>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	330b      	adds	r3, #11
 800786a:	781b      	ldrb	r3, [r3, #0]
 800786c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007870:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8007872:	7dbb      	ldrb	r3, [r7, #22]
 8007874:	2be5      	cmp	r3, #229	@ 0xe5
 8007876:	d007      	beq.n	8007888 <dir_find+0x94>
 8007878:	7bfb      	ldrb	r3, [r7, #15]
 800787a:	f003 0308 	and.w	r3, r3, #8
 800787e:	2b00      	cmp	r3, #0
 8007880:	d00b      	beq.n	800789a <dir_find+0xa6>
 8007882:	7bfb      	ldrb	r3, [r7, #15]
 8007884:	2b0f      	cmp	r3, #15
 8007886:	d008      	beq.n	800789a <dir_find+0xa6>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8007888:	23ff      	movs	r3, #255	@ 0xff
 800788a:	757b      	strb	r3, [r7, #21]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007892:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007896:	849a      	strh	r2, [r3, #36]	@ 0x24
 8007898:	e063      	b.n	8007962 <dir_find+0x16e>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800789a:	7bfb      	ldrb	r3, [r7, #15]
 800789c:	2b0f      	cmp	r3, #15
 800789e:	d137      	bne.n	8007910 <dir_find+0x11c>
				if (dp->lfn) {
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80078a6:	6a1b      	ldr	r3, [r3, #32]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d05a      	beq.n	8007962 <dir_find+0x16e>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80078ac:	7dbb      	ldrb	r3, [r7, #22]
 80078ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d010      	beq.n	80078d8 <dir_find+0xe4>
						sum = dir[LDIR_Chksum];
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	7b5b      	ldrb	r3, [r3, #13]
 80078ba:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 80078bc:	7dbb      	ldrb	r3, [r7, #22]
 80078be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078c2:	75bb      	strb	r3, [r7, #22]
 80078c4:	7dbb      	ldrb	r3, [r7, #22]
 80078c6:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80078ce:	88da      	ldrh	r2, [r3, #6]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80078d6:	849a      	strh	r2, [r3, #36]	@ 0x24
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 80078d8:	7dba      	ldrb	r2, [r7, #22]
 80078da:	7d7b      	ldrb	r3, [r7, #21]
 80078dc:	429a      	cmp	r2, r3
 80078de:	d114      	bne.n	800790a <dir_find+0x116>
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	330d      	adds	r3, #13
 80078e4:	781b      	ldrb	r3, [r3, #0]
 80078e6:	7d3a      	ldrb	r2, [r7, #20]
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d10e      	bne.n	800790a <dir_find+0x116>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80078f2:	6a1b      	ldr	r3, [r3, #32]
 80078f4:	6939      	ldr	r1, [r7, #16]
 80078f6:	4618      	mov	r0, r3
 80078f8:	f7ff fdec 	bl	80074d4 <cmp_lfn>
 80078fc:	4603      	mov	r3, r0
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d003      	beq.n	800790a <dir_find+0x116>
 8007902:	7d7b      	ldrb	r3, [r7, #21]
 8007904:	3b01      	subs	r3, #1
 8007906:	b2db      	uxtb	r3, r3
 8007908:	e000      	b.n	800790c <dir_find+0x118>
 800790a:	23ff      	movs	r3, #255	@ 0xff
 800790c:	757b      	strb	r3, [r7, #21]
 800790e:	e028      	b.n	8007962 <dir_find+0x16e>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8007910:	7d7b      	ldrb	r3, [r7, #21]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d107      	bne.n	8007926 <dir_find+0x132>
 8007916:	6938      	ldr	r0, [r7, #16]
 8007918:	f7ff ff4c 	bl	80077b4 <sum_sfn>
 800791c:	4603      	mov	r3, r0
 800791e:	461a      	mov	r2, r3
 8007920:	7d3b      	ldrb	r3, [r7, #20]
 8007922:	4293      	cmp	r3, r2
 8007924:	d02a      	beq.n	800797c <dir_find+0x188>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800792c:	699b      	ldr	r3, [r3, #24]
 800792e:	330b      	adds	r3, #11
 8007930:	781b      	ldrb	r3, [r3, #0]
 8007932:	f003 0301 	and.w	r3, r3, #1
 8007936:	2b00      	cmp	r3, #0
 8007938:	d10b      	bne.n	8007952 <dir_find+0x15e>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007940:	699b      	ldr	r3, [r3, #24]
 8007942:	220b      	movs	r2, #11
 8007944:	4619      	mov	r1, r3
 8007946:	6938      	ldr	r0, [r7, #16]
 8007948:	f7fe fc0a 	bl	8006160 <mem_cmp>
 800794c:	4603      	mov	r3, r0
 800794e:	2b00      	cmp	r3, #0
 8007950:	d016      	beq.n	8007980 <dir_find+0x18c>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8007952:	23ff      	movs	r3, #255	@ 0xff
 8007954:	757b      	strb	r3, [r7, #21]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800795c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007960:	849a      	strh	r2, [r3, #36]	@ 0x24
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8007962:	2100      	movs	r1, #0
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f7ff fbc6 	bl	80070f6 <dir_next>
 800796a:	4603      	mov	r3, r0
 800796c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800796e:	7dfb      	ldrb	r3, [r7, #23]
 8007970:	2b00      	cmp	r3, #0
 8007972:	f43f af58 	beq.w	8007826 <dir_find+0x32>
 8007976:	e004      	b.n	8007982 <dir_find+0x18e>
		if (res != FR_OK) break;
 8007978:	bf00      	nop
 800797a:	e002      	b.n	8007982 <dir_find+0x18e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 800797c:	bf00      	nop
 800797e:	e000      	b.n	8007982 <dir_find+0x18e>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8007980:	bf00      	nop

	return res;
 8007982:	7dfb      	ldrb	r3, [r7, #23]
}
 8007984:	4618      	mov	r0, r3
 8007986:	3718      	adds	r7, #24
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b08c      	sub	sp, #48	@ 0x30
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800799a:	699b      	ldr	r3, [r3, #24]
 800799c:	623b      	str	r3, [r7, #32]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80079a4:	6a1b      	ldr	r3, [r3, #32]
 80079a6:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 80079a8:	f107 030c 	add.w	r3, r7, #12
 80079ac:	220c      	movs	r2, #12
 80079ae:	6a39      	ldr	r1, [r7, #32]
 80079b0:	4618      	mov	r0, r3
 80079b2:	f7fe fb9d 	bl	80060f0 <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80079b6:	7dfb      	ldrb	r3, [r7, #23]
 80079b8:	f003 0301 	and.w	r3, r3, #1
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d03b      	beq.n	8007a38 <dir_register+0xac>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 80079c0:	6a3b      	ldr	r3, [r7, #32]
 80079c2:	330b      	adds	r3, #11
 80079c4:	2200      	movs	r2, #0
 80079c6:	701a      	strb	r2, [r3, #0]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80079ce:	461a      	mov	r2, r3
 80079d0:	2300      	movs	r3, #0
 80079d2:	6213      	str	r3, [r2, #32]
		for (n = 1; n < 100; n++) {
 80079d4:	2301      	movs	r3, #1
 80079d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079d8:	e013      	b.n	8007a02 <dir_register+0x76>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 80079da:	f107 010c 	add.w	r1, r7, #12
 80079de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e0:	69fa      	ldr	r2, [r7, #28]
 80079e2:	6a38      	ldr	r0, [r7, #32]
 80079e4:	f7ff fe58 	bl	8007698 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f7ff ff03 	bl	80077f4 <dir_find>
 80079ee:	4603      	mov	r3, r0
 80079f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 80079f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d106      	bne.n	8007a0a <dir_register+0x7e>
		for (n = 1; n < 100; n++) {
 80079fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079fe:	3301      	adds	r3, #1
 8007a00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a04:	2b63      	cmp	r3, #99	@ 0x63
 8007a06:	d9e8      	bls.n	80079da <dir_register+0x4e>
 8007a08:	e000      	b.n	8007a0c <dir_register+0x80>
			if (res != FR_OK) break;
 8007a0a:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8007a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a0e:	2b64      	cmp	r3, #100	@ 0x64
 8007a10:	d101      	bne.n	8007a16 <dir_register+0x8a>
 8007a12:	2307      	movs	r3, #7
 8007a14:	e0d8      	b.n	8007bc8 <dir_register+0x23c>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8007a16:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007a1a:	2b04      	cmp	r3, #4
 8007a1c:	d002      	beq.n	8007a24 <dir_register+0x98>
 8007a1e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007a22:	e0d1      	b.n	8007bc8 <dir_register+0x23c>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 8007a24:	6a3b      	ldr	r3, [r7, #32]
 8007a26:	330b      	adds	r3, #11
 8007a28:	7dfa      	ldrb	r2, [r7, #23]
 8007a2a:	701a      	strb	r2, [r3, #0]
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a32:	461a      	mov	r2, r3
 8007a34:	69fb      	ldr	r3, [r7, #28]
 8007a36:	6213      	str	r3, [r2, #32]
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 8007a38:	7dfb      	ldrb	r3, [r7, #23]
 8007a3a:	f003 0302 	and.w	r3, r3, #2
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d014      	beq.n	8007a6c <dir_register+0xe0>
		for (n = 0; lfn[n]; n++) ;
 8007a42:	2300      	movs	r3, #0
 8007a44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a46:	e002      	b.n	8007a4e <dir_register+0xc2>
 8007a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a4a:	3301      	adds	r3, #1
 8007a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a50:	005b      	lsls	r3, r3, #1
 8007a52:	69fa      	ldr	r2, [r7, #28]
 8007a54:	4413      	add	r3, r2
 8007a56:	881b      	ldrh	r3, [r3, #0]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d1f5      	bne.n	8007a48 <dir_register+0xbc>
		nent = (n + 25) / 13;
 8007a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a5e:	3319      	adds	r3, #25
 8007a60:	4a5b      	ldr	r2, [pc, #364]	@ (8007bd0 <dir_register+0x244>)
 8007a62:	fba2 2303 	umull	r2, r3, r2, r3
 8007a66:	089b      	lsrs	r3, r3, #2
 8007a68:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a6a:	e001      	b.n	8007a70 <dir_register+0xe4>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	627b      	str	r3, [r7, #36]	@ 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8007a70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f7ff fc89 	bl	800738a <dir_alloc>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8007a7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d15b      	bne.n	8007b3e <dir_register+0x1b2>
 8007a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a88:	3b01      	subs	r3, #1
 8007a8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d055      	beq.n	8007b3e <dir_register+0x1b2>
		res = dir_sdi(dp, dp->index - nent);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a98:	88db      	ldrh	r3, [r3, #6]
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a9e:	1ad3      	subs	r3, r2, r3
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f7ff fa59 	bl	8006f5a <dir_sdi>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8007aae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d143      	bne.n	8007b3e <dir_register+0x1b2>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007abc:	699b      	ldr	r3, [r3, #24]
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f7ff fe78 	bl	80077b4 <sum_sfn>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ad6:	691b      	ldr	r3, [r3, #16]
 8007ad8:	4619      	mov	r1, r3
 8007ada:	4610      	mov	r0, r2
 8007adc:	f7fe fd90 	bl	8006600 <move_window>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8007ae6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d126      	bne.n	8007b3c <dir_register+0x1b0>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007af4:	6a18      	ldr	r0, [r3, #32]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007afc:	6959      	ldr	r1, [r3, #20]
 8007afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b00:	b2da      	uxtb	r2, r3
 8007b02:	7efb      	ldrb	r3, [r7, #27]
 8007b04:	f7ff fd54 	bl	80075b0 <fit_lfn>
				dp->fs->wflag = 1;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b14:	2201      	movs	r2, #1
 8007b16:	711a      	strb	r2, [r3, #4]
				res = dir_next(dp, 0);	/* Next entry */
 8007b18:	2100      	movs	r1, #0
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f7ff faeb 	bl	80070f6 <dir_next>
 8007b20:	4603      	mov	r3, r0
 8007b22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8007b26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d107      	bne.n	8007b3e <dir_register+0x1b2>
 8007b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b30:	3b01      	subs	r3, #1
 8007b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d1c6      	bne.n	8007ac8 <dir_register+0x13c>
 8007b3a:	e000      	b.n	8007b3e <dir_register+0x1b2>
				if (res != FR_OK) break;
 8007b3c:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8007b3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d13e      	bne.n	8007bc4 <dir_register+0x238>
		res = move_window(dp->fs, dp->sect);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b4c:	681a      	ldr	r2, [r3, #0]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b54:	691b      	ldr	r3, [r3, #16]
 8007b56:	4619      	mov	r1, r3
 8007b58:	4610      	mov	r0, r2
 8007b5a:	f7fe fd51 	bl	8006600 <move_window>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8007b64:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d12b      	bne.n	8007bc4 <dir_register+0x238>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b72:	695b      	ldr	r3, [r3, #20]
 8007b74:	2220      	movs	r2, #32
 8007b76:	2100      	movs	r1, #0
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f7fe fad7 	bl	800612c <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b84:	6958      	ldr	r0, [r3, #20]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b8c:	699b      	ldr	r3, [r3, #24]
 8007b8e:	220b      	movs	r2, #11
 8007b90:	4619      	mov	r1, r3
 8007b92:	f7fe faad 	bl	80060f0 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b9c:	699b      	ldr	r3, [r3, #24]
 8007b9e:	330b      	adds	r3, #11
 8007ba0:	781a      	ldrb	r2, [r3, #0]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ba8:	695b      	ldr	r3, [r3, #20]
 8007baa:	330c      	adds	r3, #12
 8007bac:	f002 0218 	and.w	r2, r2, #24
 8007bb0:	b2d2      	uxtb	r2, r2
 8007bb2:	701a      	strb	r2, [r3, #0]
#endif
			dp->fs->wflag = 1;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bc0:	2201      	movs	r2, #1
 8007bc2:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 8007bc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	3730      	adds	r7, #48	@ 0x30
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	4ec4ec4f 	.word	0x4ec4ec4f

08007bd4 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b08a      	sub	sp, #40	@ 0x28
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	613b      	str	r3, [r7, #16]
 8007be4:	e002      	b.n	8007bec <create_name+0x18>
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	3301      	adds	r3, #1
 8007bea:	613b      	str	r3, [r7, #16]
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	781b      	ldrb	r3, [r3, #0]
 8007bf0:	2b2f      	cmp	r3, #47	@ 0x2f
 8007bf2:	d0f8      	beq.n	8007be6 <create_name+0x12>
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	781b      	ldrb	r3, [r3, #0]
 8007bf8:	2b5c      	cmp	r3, #92	@ 0x5c
 8007bfa:	d0f4      	beq.n	8007be6 <create_name+0x12>
	lfn = dp->lfn;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c02:	6a1b      	ldr	r3, [r3, #32]
 8007c04:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 8007c06:	2300      	movs	r3, #0
 8007c08:	617b      	str	r3, [r7, #20]
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8007c0e:	69bb      	ldr	r3, [r7, #24]
 8007c10:	1c5a      	adds	r2, r3, #1
 8007c12:	61ba      	str	r2, [r7, #24]
 8007c14:	693a      	ldr	r2, [r7, #16]
 8007c16:	4413      	add	r3, r2
 8007c18:	781b      	ldrb	r3, [r3, #0]
 8007c1a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 8007c1c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c1e:	2b1f      	cmp	r3, #31
 8007c20:	d92f      	bls.n	8007c82 <create_name+0xae>
 8007c22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c24:	2b2f      	cmp	r3, #47	@ 0x2f
 8007c26:	d02c      	beq.n	8007c82 <create_name+0xae>
 8007c28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c2a:	2b5c      	cmp	r3, #92	@ 0x5c
 8007c2c:	d029      	beq.n	8007c82 <create_name+0xae>
		if (di >= _MAX_LFN)				/* Reject too long name */
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	2bfe      	cmp	r3, #254	@ 0xfe
 8007c32:	d901      	bls.n	8007c38 <create_name+0x64>
			return FR_INVALID_NAME;
 8007c34:	2306      	movs	r3, #6
 8007c36:	e186      	b.n	8007f46 <create_name+0x372>
#if !_LFN_UNICODE
		w &= 0xFF;
 8007c38:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c3a:	b2db      	uxtb	r3, r3
 8007c3c:	84bb      	strh	r3, [r7, #36]	@ 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8007c3e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c40:	2101      	movs	r1, #1
 8007c42:	4618      	mov	r0, r3
 8007c44:	f002 f872 	bl	8009d2c <ff_convert>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8007c4c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d101      	bne.n	8007c56 <create_name+0x82>
 8007c52:	2306      	movs	r3, #6
 8007c54:	e177      	b.n	8007f46 <create_name+0x372>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 8007c56:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c58:	2b7f      	cmp	r3, #127	@ 0x7f
 8007c5a:	d809      	bhi.n	8007c70 <create_name+0x9c>
 8007c5c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c5e:	4619      	mov	r1, r3
 8007c60:	488e      	ldr	r0, [pc, #568]	@ (8007e9c <create_name+0x2c8>)
 8007c62:	f7fe faa3 	bl	80061ac <chk_chr>
 8007c66:	4603      	mov	r3, r0
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d001      	beq.n	8007c70 <create_name+0x9c>
			return FR_INVALID_NAME;
 8007c6c:	2306      	movs	r3, #6
 8007c6e:	e16a      	b.n	8007f46 <create_name+0x372>
		lfn[di++] = w;					/* Store the Unicode character */
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	1c5a      	adds	r2, r3, #1
 8007c74:	617a      	str	r2, [r7, #20]
 8007c76:	005b      	lsls	r3, r3, #1
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	4413      	add	r3, r2
 8007c7c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007c7e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8007c80:	e7c5      	b.n	8007c0e <create_name+0x3a>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8007c82:	693a      	ldr	r2, [r7, #16]
 8007c84:	69bb      	ldr	r3, [r7, #24]
 8007c86:	441a      	add	r2, r3
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8007c8c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c8e:	2b1f      	cmp	r3, #31
 8007c90:	d801      	bhi.n	8007c96 <create_name+0xc2>
 8007c92:	2304      	movs	r3, #4
 8007c94:	e000      	b.n	8007c98 <create_name+0xc4>
 8007c96:	2300      	movs	r3, #0
 8007c98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 8007c9c:	e011      	b.n	8007cc2 <create_name+0xee>
		w = lfn[di - 1];
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007ca4:	3b01      	subs	r3, #1
 8007ca6:	005b      	lsls	r3, r3, #1
 8007ca8:	68fa      	ldr	r2, [r7, #12]
 8007caa:	4413      	add	r3, r2
 8007cac:	881b      	ldrh	r3, [r3, #0]
 8007cae:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8007cb0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007cb2:	2b20      	cmp	r3, #32
 8007cb4:	d002      	beq.n	8007cbc <create_name+0xe8>
 8007cb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007cb8:	2b2e      	cmp	r3, #46	@ 0x2e
 8007cba:	d106      	bne.n	8007cca <create_name+0xf6>
		di--;
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	3b01      	subs	r3, #1
 8007cc0:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d1ea      	bne.n	8007c9e <create_name+0xca>
 8007cc8:	e000      	b.n	8007ccc <create_name+0xf8>
		if (w != ' ' && w != '.') break;
 8007cca:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d101      	bne.n	8007cd6 <create_name+0x102>
 8007cd2:	2306      	movs	r3, #6
 8007cd4:	e137      	b.n	8007f46 <create_name+0x372>

	lfn[di] = 0;						/* LFN is created */
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	005b      	lsls	r3, r3, #1
 8007cda:	68fa      	ldr	r2, [r7, #12]
 8007cdc:	4413      	add	r3, r2
 8007cde:	2200      	movs	r2, #0
 8007ce0:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ce8:	699b      	ldr	r3, [r3, #24]
 8007cea:	220b      	movs	r2, #11
 8007cec:	2120      	movs	r1, #32
 8007cee:	4618      	mov	r0, r3
 8007cf0:	f7fe fa1c 	bl	800612c <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	61bb      	str	r3, [r7, #24]
 8007cf8:	e002      	b.n	8007d00 <create_name+0x12c>
 8007cfa:	69bb      	ldr	r3, [r7, #24]
 8007cfc:	3301      	adds	r3, #1
 8007cfe:	61bb      	str	r3, [r7, #24]
 8007d00:	69bb      	ldr	r3, [r7, #24]
 8007d02:	005b      	lsls	r3, r3, #1
 8007d04:	68fa      	ldr	r2, [r7, #12]
 8007d06:	4413      	add	r3, r2
 8007d08:	881b      	ldrh	r3, [r3, #0]
 8007d0a:	2b20      	cmp	r3, #32
 8007d0c:	d0f5      	beq.n	8007cfa <create_name+0x126>
 8007d0e:	69bb      	ldr	r3, [r7, #24]
 8007d10:	005b      	lsls	r3, r3, #1
 8007d12:	68fa      	ldr	r2, [r7, #12]
 8007d14:	4413      	add	r3, r2
 8007d16:	881b      	ldrh	r3, [r3, #0]
 8007d18:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d1a:	d0ee      	beq.n	8007cfa <create_name+0x126>
	if (si) cf |= NS_LOSS | NS_LFN;
 8007d1c:	69bb      	ldr	r3, [r7, #24]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d009      	beq.n	8007d36 <create_name+0x162>
 8007d22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d26:	f043 0303 	orr.w	r3, r3, #3
 8007d2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8007d2e:	e002      	b.n	8007d36 <create_name+0x162>
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	3b01      	subs	r3, #1
 8007d34:	617b      	str	r3, [r7, #20]
 8007d36:	697b      	ldr	r3, [r7, #20]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d009      	beq.n	8007d50 <create_name+0x17c>
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007d42:	3b01      	subs	r3, #1
 8007d44:	005b      	lsls	r3, r3, #1
 8007d46:	68fa      	ldr	r2, [r7, #12]
 8007d48:	4413      	add	r3, r2
 8007d4a:	881b      	ldrh	r3, [r3, #0]
 8007d4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d4e:	d1ef      	bne.n	8007d30 <create_name+0x15c>

	b = i = 0; ni = 8;
 8007d50:	2300      	movs	r3, #0
 8007d52:	623b      	str	r3, [r7, #32]
 8007d54:	2300      	movs	r3, #0
 8007d56:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007d5a:	2308      	movs	r3, #8
 8007d5c:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	1c5a      	adds	r2, r3, #1
 8007d62:	61ba      	str	r2, [r7, #24]
 8007d64:	005b      	lsls	r3, r3, #1
 8007d66:	68fa      	ldr	r2, [r7, #12]
 8007d68:	4413      	add	r3, r2
 8007d6a:	881b      	ldrh	r3, [r3, #0]
 8007d6c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8007d6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	f000 8091 	beq.w	8007e98 <create_name+0x2c4>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8007d76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007d78:	2b20      	cmp	r3, #32
 8007d7a:	d006      	beq.n	8007d8a <create_name+0x1b6>
 8007d7c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007d7e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d80:	d10a      	bne.n	8007d98 <create_name+0x1c4>
 8007d82:	69ba      	ldr	r2, [r7, #24]
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d006      	beq.n	8007d98 <create_name+0x1c4>
			cf |= NS_LOSS | NS_LFN; continue;
 8007d8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d8e:	f043 0303 	orr.w	r3, r3, #3
 8007d92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007d96:	e07e      	b.n	8007e96 <create_name+0x2c2>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8007d98:	6a3a      	ldr	r2, [r7, #32]
 8007d9a:	69fb      	ldr	r3, [r7, #28]
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d203      	bcs.n	8007da8 <create_name+0x1d4>
 8007da0:	69ba      	ldr	r2, [r7, #24]
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d123      	bne.n	8007df0 <create_name+0x21c>
			if (ni == 11) {				/* Long extension */
 8007da8:	69fb      	ldr	r3, [r7, #28]
 8007daa:	2b0b      	cmp	r3, #11
 8007dac:	d106      	bne.n	8007dbc <create_name+0x1e8>
				cf |= NS_LOSS | NS_LFN; break;
 8007dae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007db2:	f043 0303 	orr.w	r3, r3, #3
 8007db6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007dba:	e076      	b.n	8007eaa <create_name+0x2d6>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8007dbc:	69ba      	ldr	r2, [r7, #24]
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	d005      	beq.n	8007dd0 <create_name+0x1fc>
 8007dc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007dc8:	f043 0303 	orr.w	r3, r3, #3
 8007dcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8007dd0:	69ba      	ldr	r2, [r7, #24]
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d867      	bhi.n	8007ea8 <create_name+0x2d4>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	61bb      	str	r3, [r7, #24]
 8007ddc:	2308      	movs	r3, #8
 8007dde:	623b      	str	r3, [r7, #32]
 8007de0:	230b      	movs	r3, #11
 8007de2:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8007de4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007dee:	e052      	b.n	8007e96 <create_name+0x2c2>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8007df0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007df2:	2b7f      	cmp	r3, #127	@ 0x7f
 8007df4:	d914      	bls.n	8007e20 <create_name+0x24c>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8007df6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007df8:	2100      	movs	r1, #0
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f001 ff96 	bl	8009d2c <ff_convert>
 8007e00:	4603      	mov	r3, r0
 8007e02:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8007e04:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d004      	beq.n	8007e14 <create_name+0x240>
 8007e0a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e0c:	3b80      	subs	r3, #128	@ 0x80
 8007e0e:	4a24      	ldr	r2, [pc, #144]	@ (8007ea0 <create_name+0x2cc>)
 8007e10:	5cd3      	ldrb	r3, [r2, r3]
 8007e12:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8007e14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e18:	f043 0302 	orr.w	r3, r3, #2
 8007e1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8007e20:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d007      	beq.n	8007e36 <create_name+0x262>
 8007e26:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e28:	4619      	mov	r1, r3
 8007e2a:	481e      	ldr	r0, [pc, #120]	@ (8007ea4 <create_name+0x2d0>)
 8007e2c:	f7fe f9be 	bl	80061ac <chk_chr>
 8007e30:	4603      	mov	r3, r0
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d008      	beq.n	8007e48 <create_name+0x274>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8007e36:	235f      	movs	r3, #95	@ 0x5f
 8007e38:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8007e3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e3e:	f043 0303 	orr.w	r3, r3, #3
 8007e42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007e46:	e01b      	b.n	8007e80 <create_name+0x2ac>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8007e48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e4a:	2b40      	cmp	r3, #64	@ 0x40
 8007e4c:	d909      	bls.n	8007e62 <create_name+0x28e>
 8007e4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e50:	2b5a      	cmp	r3, #90	@ 0x5a
 8007e52:	d806      	bhi.n	8007e62 <create_name+0x28e>
					b |= 2;
 8007e54:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007e58:	f043 0302 	orr.w	r3, r3, #2
 8007e5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007e60:	e00e      	b.n	8007e80 <create_name+0x2ac>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8007e62:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e64:	2b60      	cmp	r3, #96	@ 0x60
 8007e66:	d90b      	bls.n	8007e80 <create_name+0x2ac>
 8007e68:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e6a:	2b7a      	cmp	r3, #122	@ 0x7a
 8007e6c:	d808      	bhi.n	8007e80 <create_name+0x2ac>
						b |= 1; w -= 0x20;
 8007e6e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007e72:	f043 0301 	orr.w	r3, r3, #1
 8007e76:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007e7a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e7c:	3b20      	subs	r3, #32
 8007e7e:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e86:	699a      	ldr	r2, [r3, #24]
 8007e88:	6a3b      	ldr	r3, [r7, #32]
 8007e8a:	1c59      	adds	r1, r3, #1
 8007e8c:	6239      	str	r1, [r7, #32]
 8007e8e:	4413      	add	r3, r2
 8007e90:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007e92:	b2d2      	uxtb	r2, r2
 8007e94:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 8007e96:	e762      	b.n	8007d5e <create_name+0x18a>
		if (!w) break;					/* Break on end of the LFN */
 8007e98:	bf00      	nop
 8007e9a:	e006      	b.n	8007eaa <create_name+0x2d6>
 8007e9c:	0800a99c 	.word	0x0800a99c
 8007ea0:	0800a9fc 	.word	0x0800a9fc
 8007ea4:	0800a9a8 	.word	0x0800a9a8
			if (si > di) break;			/* No extension */
 8007ea8:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007eb0:	699b      	ldr	r3, [r3, #24]
 8007eb2:	781b      	ldrb	r3, [r3, #0]
 8007eb4:	2be5      	cmp	r3, #229	@ 0xe5
 8007eb6:	d105      	bne.n	8007ec4 <create_name+0x2f0>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ebe:	699b      	ldr	r3, [r3, #24]
 8007ec0:	2205      	movs	r2, #5
 8007ec2:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8007ec4:	69fb      	ldr	r3, [r7, #28]
 8007ec6:	2b08      	cmp	r3, #8
 8007ec8:	d104      	bne.n	8007ed4 <create_name+0x300>
 8007eca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007ece:	009b      	lsls	r3, r3, #2
 8007ed0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 8007ed4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007ed8:	f003 030c 	and.w	r3, r3, #12
 8007edc:	2b0c      	cmp	r3, #12
 8007ede:	d005      	beq.n	8007eec <create_name+0x318>
 8007ee0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007ee4:	f003 0303 	and.w	r3, r3, #3
 8007ee8:	2b03      	cmp	r3, #3
 8007eea:	d105      	bne.n	8007ef8 <create_name+0x324>
		cf |= NS_LFN;
 8007eec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007ef0:	f043 0302 	orr.w	r3, r3, #2
 8007ef4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8007ef8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007efc:	f003 0302 	and.w	r3, r3, #2
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d117      	bne.n	8007f34 <create_name+0x360>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8007f04:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007f08:	f003 0303 	and.w	r3, r3, #3
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d105      	bne.n	8007f1c <create_name+0x348>
 8007f10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f14:	f043 0310 	orr.w	r3, r3, #16
 8007f18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8007f1c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007f20:	f003 030c 	and.w	r3, r3, #12
 8007f24:	2b04      	cmp	r3, #4
 8007f26:	d105      	bne.n	8007f34 <create_name+0x360>
 8007f28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f2c:	f043 0308 	orr.w	r3, r3, #8
 8007f30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f3a:	699b      	ldr	r3, [r3, #24]
 8007f3c:	330b      	adds	r3, #11
 8007f3e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8007f42:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8007f44:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3728      	adds	r7, #40	@ 0x28
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop

08007f50 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b084      	sub	sp, #16
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	781b      	ldrb	r3, [r3, #0]
 8007f5e:	2b2f      	cmp	r3, #47	@ 0x2f
 8007f60:	d003      	beq.n	8007f6a <follow_path+0x1a>
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	781b      	ldrb	r3, [r3, #0]
 8007f66:	2b5c      	cmp	r3, #92	@ 0x5c
 8007f68:	d102      	bne.n	8007f70 <follow_path+0x20>
		path++;
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	3301      	adds	r3, #1
 8007f6e:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f76:	461a      	mov	r2, r3
 8007f78:	2300      	movs	r3, #0
 8007f7a:	6093      	str	r3, [r2, #8]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	2b1f      	cmp	r3, #31
 8007f82:	d80c      	bhi.n	8007f9e <follow_path+0x4e>
		res = dir_sdi(dp, 0);
 8007f84:	2100      	movs	r1, #0
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f7fe ffe7 	bl	8006f5a <dir_sdi>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f96:	461a      	mov	r2, r3
 8007f98:	2300      	movs	r3, #0
 8007f9a:	6153      	str	r3, [r2, #20]
 8007f9c:	e049      	b.n	8008032 <follow_path+0xe2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007f9e:	463b      	mov	r3, r7
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f7ff fe16 	bl	8007bd4 <create_name>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8007fac:	7bfb      	ldrb	r3, [r7, #15]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d13a      	bne.n	8008028 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f7ff fc1e 	bl	80077f4 <dir_find>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fc2:	699b      	ldr	r3, [r3, #24]
 8007fc4:	7adb      	ldrb	r3, [r3, #11]
 8007fc6:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8007fc8:	7bfb      	ldrb	r3, [r7, #15]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d00a      	beq.n	8007fe4 <follow_path+0x94>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007fce:	7bfb      	ldrb	r3, [r7, #15]
 8007fd0:	2b04      	cmp	r3, #4
 8007fd2:	d12b      	bne.n	800802c <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007fd4:	7bbb      	ldrb	r3, [r7, #14]
 8007fd6:	f003 0304 	and.w	r3, r3, #4
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d126      	bne.n	800802c <follow_path+0xdc>
 8007fde:	2305      	movs	r3, #5
 8007fe0:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8007fe2:	e023      	b.n	800802c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007fe4:	7bbb      	ldrb	r3, [r7, #14]
 8007fe6:	f003 0304 	and.w	r3, r3, #4
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d120      	bne.n	8008030 <follow_path+0xe0>
			dir = dp->dir;						/* Follow the sub-directory */
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ff4:	695b      	ldr	r3, [r3, #20]
 8007ff6:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	330b      	adds	r3, #11
 8007ffc:	781b      	ldrb	r3, [r3, #0]
 8007ffe:	f003 0310 	and.w	r3, r3, #16
 8008002:	2b00      	cmp	r3, #0
 8008004:	d102      	bne.n	800800c <follow_path+0xbc>
				res = FR_NO_PATH; break;
 8008006:	2305      	movs	r3, #5
 8008008:	73fb      	strb	r3, [r7, #15]
 800800a:	e012      	b.n	8008032 <follow_path+0xe2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	68b9      	ldr	r1, [r7, #8]
 8008016:	4618      	mov	r0, r3
 8008018:	f7ff fa05 	bl	8007426 <ld_clust>
 800801c:	4602      	mov	r2, r0
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008024:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008026:	e7ba      	b.n	8007f9e <follow_path+0x4e>
			if (res != FR_OK) break;
 8008028:	bf00      	nop
 800802a:	e002      	b.n	8008032 <follow_path+0xe2>
				break;
 800802c:	bf00      	nop
 800802e:	e000      	b.n	8008032 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008030:	bf00      	nop
		}
	}

	return res;
 8008032:	7bfb      	ldrb	r3, [r7, #15]
}
 8008034:	4618      	mov	r0, r3
 8008036:	3710      	adds	r7, #16
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800803c:	b480      	push	{r7}
 800803e:	b087      	sub	sp, #28
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008044:	f04f 33ff 	mov.w	r3, #4294967295
 8008048:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d031      	beq.n	80080b6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	617b      	str	r3, [r7, #20]
 8008058:	e002      	b.n	8008060 <get_ldnumber+0x24>
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	3301      	adds	r3, #1
 800805e:	617b      	str	r3, [r7, #20]
 8008060:	697b      	ldr	r3, [r7, #20]
 8008062:	781b      	ldrb	r3, [r3, #0]
 8008064:	2b1f      	cmp	r3, #31
 8008066:	d903      	bls.n	8008070 <get_ldnumber+0x34>
 8008068:	697b      	ldr	r3, [r7, #20]
 800806a:	781b      	ldrb	r3, [r3, #0]
 800806c:	2b3a      	cmp	r3, #58	@ 0x3a
 800806e:	d1f4      	bne.n	800805a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	781b      	ldrb	r3, [r3, #0]
 8008074:	2b3a      	cmp	r3, #58	@ 0x3a
 8008076:	d11c      	bne.n	80080b2 <get_ldnumber+0x76>
			tp = *path;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	1c5a      	adds	r2, r3, #1
 8008082:	60fa      	str	r2, [r7, #12]
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	3b30      	subs	r3, #48	@ 0x30
 8008088:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	2b09      	cmp	r3, #9
 800808e:	d80e      	bhi.n	80080ae <get_ldnumber+0x72>
 8008090:	68fa      	ldr	r2, [r7, #12]
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	429a      	cmp	r2, r3
 8008096:	d10a      	bne.n	80080ae <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d107      	bne.n	80080ae <get_ldnumber+0x72>
					vol = (int)i;
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	3301      	adds	r3, #1
 80080a6:	617b      	str	r3, [r7, #20]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	697a      	ldr	r2, [r7, #20]
 80080ac:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	e002      	b.n	80080b8 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80080b2:	2300      	movs	r3, #0
 80080b4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80080b6:	693b      	ldr	r3, [r7, #16]
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	371c      	adds	r7, #28
 80080bc:	46bd      	mov	sp, r7
 80080be:	bc80      	pop	{r7}
 80080c0:	4770      	bx	lr
	...

080080c4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080d4:	2200      	movs	r2, #0
 80080d6:	711a      	strb	r2, [r3, #4]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080de:	461a      	mov	r2, r3
 80080e0:	f04f 33ff 	mov.w	r3, #4294967295
 80080e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 80080e6:	6839      	ldr	r1, [r7, #0]
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f7fe fa89 	bl	8006600 <move_window>
 80080ee:	4603      	mov	r3, r0
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d001      	beq.n	80080f8 <check_fs+0x34>
		return 3;
 80080f4:	2303      	movs	r3, #3
 80080f6:	e04b      	b.n	8008190 <check_fs+0xcc>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80080fe:	3301      	adds	r3, #1
 8008100:	781b      	ldrb	r3, [r3, #0]
 8008102:	b21b      	sxth	r3, r3
 8008104:	021b      	lsls	r3, r3, #8
 8008106:	b21a      	sxth	r2, r3
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 800810e:	b21b      	sxth	r3, r3
 8008110:	4313      	orrs	r3, r2
 8008112:	b21b      	sxth	r3, r3
 8008114:	4a20      	ldr	r2, [pc, #128]	@ (8008198 <check_fs+0xd4>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d001      	beq.n	800811e <check_fs+0x5a>
		return 2;
 800811a:	2302      	movs	r3, #2
 800811c:	e038      	b.n	8008190 <check_fs+0xcc>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	3336      	adds	r3, #54	@ 0x36
 8008122:	3303      	adds	r3, #3
 8008124:	781b      	ldrb	r3, [r3, #0]
 8008126:	061a      	lsls	r2, r3, #24
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	3336      	adds	r3, #54	@ 0x36
 800812c:	3302      	adds	r3, #2
 800812e:	781b      	ldrb	r3, [r3, #0]
 8008130:	041b      	lsls	r3, r3, #16
 8008132:	431a      	orrs	r2, r3
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	3336      	adds	r3, #54	@ 0x36
 8008138:	3301      	adds	r3, #1
 800813a:	781b      	ldrb	r3, [r3, #0]
 800813c:	021b      	lsls	r3, r3, #8
 800813e:	4313      	orrs	r3, r2
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	f892 2036 	ldrb.w	r2, [r2, #54]	@ 0x36
 8008146:	4313      	orrs	r3, r2
 8008148:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800814c:	4a13      	ldr	r2, [pc, #76]	@ (800819c <check_fs+0xd8>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d101      	bne.n	8008156 <check_fs+0x92>
		return 0;
 8008152:	2300      	movs	r3, #0
 8008154:	e01c      	b.n	8008190 <check_fs+0xcc>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	3352      	adds	r3, #82	@ 0x52
 800815a:	3303      	adds	r3, #3
 800815c:	781b      	ldrb	r3, [r3, #0]
 800815e:	061a      	lsls	r2, r3, #24
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	3352      	adds	r3, #82	@ 0x52
 8008164:	3302      	adds	r3, #2
 8008166:	781b      	ldrb	r3, [r3, #0]
 8008168:	041b      	lsls	r3, r3, #16
 800816a:	431a      	orrs	r2, r3
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	3352      	adds	r3, #82	@ 0x52
 8008170:	3301      	adds	r3, #1
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	021b      	lsls	r3, r3, #8
 8008176:	4313      	orrs	r3, r2
 8008178:	687a      	ldr	r2, [r7, #4]
 800817a:	f892 2052 	ldrb.w	r2, [r2, #82]	@ 0x52
 800817e:	4313      	orrs	r3, r2
 8008180:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008184:	4a05      	ldr	r2, [pc, #20]	@ (800819c <check_fs+0xd8>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d101      	bne.n	800818e <check_fs+0xca>
		return 0;
 800818a:	2300      	movs	r3, #0
 800818c:	e000      	b.n	8008190 <check_fs+0xcc>

	return 1;
 800818e:	2301      	movs	r3, #1
}
 8008190:	4618      	mov	r0, r3
 8008192:	3708      	adds	r7, #8
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}
 8008198:	ffffaa55 	.word	0xffffaa55
 800819c:	00544146 	.word	0x00544146

080081a0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b096      	sub	sp, #88	@ 0x58
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	60f8      	str	r0, [r7, #12]
 80081a8:	60b9      	str	r1, [r7, #8]
 80081aa:	4613      	mov	r3, r2
 80081ac:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2200      	movs	r2, #0
 80081b2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80081b4:	68b8      	ldr	r0, [r7, #8]
 80081b6:	f7ff ff41 	bl	800803c <get_ldnumber>
 80081ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80081bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081be:	2b00      	cmp	r3, #0
 80081c0:	da01      	bge.n	80081c6 <find_volume+0x26>
 80081c2:	230b      	movs	r3, #11
 80081c4:	e318      	b.n	80087f8 <find_volume+0x658>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80081c6:	4a99      	ldr	r2, [pc, #612]	@ (800842c <find_volume+0x28c>)
 80081c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081ce:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80081d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d101      	bne.n	80081da <find_volume+0x3a>
 80081d6:	230c      	movs	r3, #12
 80081d8:	e30e      	b.n	80087f8 <find_volume+0x658>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80081de:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 80081e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081e6:	781b      	ldrb	r3, [r3, #0]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d01c      	beq.n	8008226 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80081ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081f2:	785b      	ldrb	r3, [r3, #1]
 80081f4:	4618      	mov	r0, r3
 80081f6:	f7fd fedd 	bl	8005fb4 <disk_status>
 80081fa:	4603      	mov	r3, r0
 80081fc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008200:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008204:	f003 0301 	and.w	r3, r3, #1
 8008208:	2b00      	cmp	r3, #0
 800820a:	d10c      	bne.n	8008226 <find_volume+0x86>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 800820c:	79fb      	ldrb	r3, [r7, #7]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d007      	beq.n	8008222 <find_volume+0x82>
 8008212:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008216:	f003 0304 	and.w	r3, r3, #4
 800821a:	2b00      	cmp	r3, #0
 800821c:	d001      	beq.n	8008222 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800821e:	230a      	movs	r3, #10
 8008220:	e2ea      	b.n	80087f8 <find_volume+0x658>
			return FR_OK;				/* The file system object is valid */
 8008222:	2300      	movs	r3, #0
 8008224:	e2e8      	b.n	80087f8 <find_volume+0x658>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008228:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800822c:	2200      	movs	r2, #0
 800822e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008230:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008232:	b2da      	uxtb	r2, r3
 8008234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008236:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800823a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800823c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800823e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008242:	785b      	ldrb	r3, [r3, #1]
 8008244:	4618      	mov	r0, r3
 8008246:	f7fd fecf 	bl	8005fe8 <disk_initialize>
 800824a:	4603      	mov	r3, r0
 800824c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8008250:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008254:	f003 0301 	and.w	r3, r3, #1
 8008258:	2b00      	cmp	r3, #0
 800825a:	d001      	beq.n	8008260 <find_volume+0xc0>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800825c:	2303      	movs	r3, #3
 800825e:	e2cb      	b.n	80087f8 <find_volume+0x658>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8008260:	79fb      	ldrb	r3, [r7, #7]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d007      	beq.n	8008276 <find_volume+0xd6>
 8008266:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800826a:	f003 0304 	and.w	r3, r3, #4
 800826e:	2b00      	cmp	r3, #0
 8008270:	d001      	beq.n	8008276 <find_volume+0xd6>
		return FR_WRITE_PROTECTED;
 8008272:	230a      	movs	r3, #10
 8008274:	e2c0      	b.n	80087f8 <find_volume+0x658>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 8008276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008278:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800827c:	7858      	ldrb	r0, [r3, #1]
 800827e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008280:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008284:	330a      	adds	r3, #10
 8008286:	461a      	mov	r2, r3
 8008288:	2102      	movs	r1, #2
 800828a:	f7fd ff13 	bl	80060b4 <disk_ioctl>
 800828e:	4603      	mov	r3, r0
 8008290:	2b00      	cmp	r3, #0
 8008292:	d10d      	bne.n	80082b0 <find_volume+0x110>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 8008294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008296:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800829a:	895b      	ldrh	r3, [r3, #10]
 800829c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082a0:	d306      	bcc.n	80082b0 <find_volume+0x110>
 80082a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80082a8:	895b      	ldrh	r3, [r3, #10]
 80082aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082ae:	d901      	bls.n	80082b4 <find_volume+0x114>
 80082b0:	2301      	movs	r3, #1
 80082b2:	e2a1      	b.n	80087f8 <find_volume+0x658>
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 80082b4:	2300      	movs	r3, #0
 80082b6:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 80082b8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80082ba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80082bc:	f7ff ff02 	bl	80080c4 <check_fs>
 80082c0:	4603      	mov	r3, r0
 80082c2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 80082c6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80082ca:	2b01      	cmp	r3, #1
 80082cc:	d153      	bne.n	8008376 <find_volume+0x1d6>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80082ce:	2300      	movs	r3, #0
 80082d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80082d2:	e028      	b.n	8008326 <find_volume+0x186>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 80082d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80082d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082d8:	011b      	lsls	r3, r3, #4
 80082da:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80082de:	4413      	add	r3, r2
 80082e0:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 80082e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e4:	3304      	adds	r3, #4
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d012      	beq.n	8008312 <find_volume+0x172>
 80082ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ee:	330b      	adds	r3, #11
 80082f0:	781b      	ldrb	r3, [r3, #0]
 80082f2:	061a      	lsls	r2, r3, #24
 80082f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f6:	330a      	adds	r3, #10
 80082f8:	781b      	ldrb	r3, [r3, #0]
 80082fa:	041b      	lsls	r3, r3, #16
 80082fc:	431a      	orrs	r2, r3
 80082fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008300:	3309      	adds	r3, #9
 8008302:	781b      	ldrb	r3, [r3, #0]
 8008304:	021b      	lsls	r3, r3, #8
 8008306:	4313      	orrs	r3, r2
 8008308:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800830a:	3208      	adds	r2, #8
 800830c:	7812      	ldrb	r2, [r2, #0]
 800830e:	431a      	orrs	r2, r3
 8008310:	e000      	b.n	8008314 <find_volume+0x174>
 8008312:	2200      	movs	r2, #0
 8008314:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008316:	009b      	lsls	r3, r3, #2
 8008318:	3358      	adds	r3, #88	@ 0x58
 800831a:	443b      	add	r3, r7
 800831c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8008320:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008322:	3301      	adds	r3, #1
 8008324:	643b      	str	r3, [r7, #64]	@ 0x40
 8008326:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008328:	2b03      	cmp	r3, #3
 800832a:	d9d3      	bls.n	80082d4 <find_volume+0x134>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 800832c:	2300      	movs	r3, #0
 800832e:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8008330:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008332:	2b00      	cmp	r3, #0
 8008334:	d002      	beq.n	800833c <find_volume+0x19c>
 8008336:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008338:	3b01      	subs	r3, #1
 800833a:	643b      	str	r3, [r7, #64]	@ 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 800833c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	3358      	adds	r3, #88	@ 0x58
 8008342:	443b      	add	r3, r7
 8008344:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008348:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 800834a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800834c:	2b00      	cmp	r3, #0
 800834e:	d005      	beq.n	800835c <find_volume+0x1bc>
 8008350:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008352:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008354:	f7ff feb6 	bl	80080c4 <check_fs>
 8008358:	4603      	mov	r3, r0
 800835a:	e000      	b.n	800835e <find_volume+0x1be>
 800835c:	2302      	movs	r3, #2
 800835e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8008362:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008366:	2b00      	cmp	r3, #0
 8008368:	d005      	beq.n	8008376 <find_volume+0x1d6>
 800836a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800836c:	3301      	adds	r3, #1
 800836e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008370:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008372:	2b03      	cmp	r3, #3
 8008374:	d9e2      	bls.n	800833c <find_volume+0x19c>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008376:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800837a:	2b03      	cmp	r3, #3
 800837c:	d101      	bne.n	8008382 <find_volume+0x1e2>
 800837e:	2301      	movs	r3, #1
 8008380:	e23a      	b.n	80087f8 <find_volume+0x658>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8008382:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008386:	2b00      	cmp	r3, #0
 8008388:	d001      	beq.n	800838e <find_volume+0x1ee>
 800838a:	230d      	movs	r3, #13
 800838c:	e234      	b.n	80087f8 <find_volume+0x658>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800838e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008390:	7b1b      	ldrb	r3, [r3, #12]
 8008392:	b21b      	sxth	r3, r3
 8008394:	021b      	lsls	r3, r3, #8
 8008396:	b21a      	sxth	r2, r3
 8008398:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800839a:	7adb      	ldrb	r3, [r3, #11]
 800839c:	b21b      	sxth	r3, r3
 800839e:	4313      	orrs	r3, r2
 80083a0:	b21a      	sxth	r2, r3
 80083a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80083a8:	895b      	ldrh	r3, [r3, #10]
 80083aa:	b21b      	sxth	r3, r3
 80083ac:	429a      	cmp	r2, r3
 80083ae:	d001      	beq.n	80083b4 <find_volume+0x214>
		return FR_NO_FILESYSTEM;
 80083b0:	230d      	movs	r3, #13
 80083b2:	e221      	b.n	80087f8 <find_volume+0x658>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 80083b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083b6:	7ddb      	ldrb	r3, [r3, #23]
 80083b8:	b21b      	sxth	r3, r3
 80083ba:	021b      	lsls	r3, r3, #8
 80083bc:	b21a      	sxth	r2, r3
 80083be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c0:	7d9b      	ldrb	r3, [r3, #22]
 80083c2:	b21b      	sxth	r3, r3
 80083c4:	4313      	orrs	r3, r2
 80083c6:	b21b      	sxth	r3, r3
 80083c8:	b29b      	uxth	r3, r3
 80083ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 80083cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d112      	bne.n	80083f8 <find_volume+0x258>
 80083d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083d4:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80083d8:	061a      	lsls	r2, r3, #24
 80083da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083dc:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80083e0:	041b      	lsls	r3, r3, #16
 80083e2:	431a      	orrs	r2, r3
 80083e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083e6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80083ea:	021b      	lsls	r3, r3, #8
 80083ec:	4313      	orrs	r3, r2
 80083ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80083f0:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 80083f4:	4313      	orrs	r3, r2
 80083f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	fs->fsize = fasize;
 80083f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80083fe:	461a      	mov	r2, r3
 8008400:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008402:	6193      	str	r3, [r2, #24]

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8008404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008406:	7c1a      	ldrb	r2, [r3, #16]
 8008408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800840a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800840e:	70da      	strb	r2, [r3, #3]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8008410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008412:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008416:	78db      	ldrb	r3, [r3, #3]
 8008418:	2b01      	cmp	r3, #1
 800841a:	d009      	beq.n	8008430 <find_volume+0x290>
 800841c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800841e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008422:	78db      	ldrb	r3, [r3, #3]
 8008424:	2b02      	cmp	r3, #2
 8008426:	d003      	beq.n	8008430 <find_volume+0x290>
		return FR_NO_FILESYSTEM;
 8008428:	230d      	movs	r3, #13
 800842a:	e1e5      	b.n	80087f8 <find_volume+0x658>
 800842c:	20002670 	.word	0x20002670
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8008430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008432:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008436:	78db      	ldrb	r3, [r3, #3]
 8008438:	461a      	mov	r2, r3
 800843a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800843c:	fb02 f303 	mul.w	r3, r2, r3
 8008440:	64fb      	str	r3, [r7, #76]	@ 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8008442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008444:	7b5a      	ldrb	r2, [r3, #13]
 8008446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008448:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800844c:	709a      	strb	r2, [r3, #2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 800844e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008450:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008454:	789b      	ldrb	r3, [r3, #2]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d00c      	beq.n	8008474 <find_volume+0x2d4>
 800845a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800845c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008460:	789b      	ldrb	r3, [r3, #2]
 8008462:	461a      	mov	r2, r3
 8008464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008466:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800846a:	789b      	ldrb	r3, [r3, #2]
 800846c:	3b01      	subs	r3, #1
 800846e:	4013      	ands	r3, r2
 8008470:	2b00      	cmp	r3, #0
 8008472:	d001      	beq.n	8008478 <find_volume+0x2d8>
		return FR_NO_FILESYSTEM;
 8008474:	230d      	movs	r3, #13
 8008476:	e1bf      	b.n	80087f8 <find_volume+0x658>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8008478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800847a:	7c9b      	ldrb	r3, [r3, #18]
 800847c:	b21b      	sxth	r3, r3
 800847e:	021b      	lsls	r3, r3, #8
 8008480:	b21a      	sxth	r2, r3
 8008482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008484:	7c5b      	ldrb	r3, [r3, #17]
 8008486:	b21b      	sxth	r3, r3
 8008488:	4313      	orrs	r3, r2
 800848a:	b21b      	sxth	r3, r3
 800848c:	b29a      	uxth	r2, r3
 800848e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008490:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008494:	811a      	strh	r2, [r3, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8008496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008498:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800849c:	891b      	ldrh	r3, [r3, #8]
 800849e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80084a0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80084a4:	8952      	ldrh	r2, [r2, #10]
 80084a6:	0952      	lsrs	r2, r2, #5
 80084a8:	b292      	uxth	r2, r2
 80084aa:	fbb3 f1f2 	udiv	r1, r3, r2
 80084ae:	fb01 f202 	mul.w	r2, r1, r2
 80084b2:	1a9b      	subs	r3, r3, r2
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d001      	beq.n	80084be <find_volume+0x31e>
		return FR_NO_FILESYSTEM;
 80084ba:	230d      	movs	r3, #13
 80084bc:	e19c      	b.n	80087f8 <find_volume+0x658>

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 80084be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084c0:	7d1b      	ldrb	r3, [r3, #20]
 80084c2:	b21b      	sxth	r3, r3
 80084c4:	021b      	lsls	r3, r3, #8
 80084c6:	b21a      	sxth	r2, r3
 80084c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084ca:	7cdb      	ldrb	r3, [r3, #19]
 80084cc:	b21b      	sxth	r3, r3
 80084ce:	4313      	orrs	r3, r2
 80084d0:	b21b      	sxth	r3, r3
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 80084d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d112      	bne.n	8008502 <find_volume+0x362>
 80084dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084de:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80084e2:	061a      	lsls	r2, r3, #24
 80084e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084e6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80084ea:	041b      	lsls	r3, r3, #16
 80084ec:	431a      	orrs	r2, r3
 80084ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084f0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80084f4:	021b      	lsls	r3, r3, #8
 80084f6:	4313      	orrs	r3, r2
 80084f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80084fa:	f892 2020 	ldrb.w	r2, [r2, #32]
 80084fe:	4313      	orrs	r3, r2
 8008500:	64bb      	str	r3, [r7, #72]	@ 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8008502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008504:	7bdb      	ldrb	r3, [r3, #15]
 8008506:	b21b      	sxth	r3, r3
 8008508:	021b      	lsls	r3, r3, #8
 800850a:	b21a      	sxth	r2, r3
 800850c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800850e:	7b9b      	ldrb	r3, [r3, #14]
 8008510:	b21b      	sxth	r3, r3
 8008512:	4313      	orrs	r3, r2
 8008514:	b21b      	sxth	r3, r3
 8008516:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8008518:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800851a:	2b00      	cmp	r3, #0
 800851c:	d101      	bne.n	8008522 <find_volume+0x382>
 800851e:	230d      	movs	r3, #13
 8008520:	e16a      	b.n	80087f8 <find_volume+0x658>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8008522:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008526:	4413      	add	r3, r2
 8008528:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800852a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800852e:	8911      	ldrh	r1, [r2, #8]
 8008530:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008532:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008536:	8952      	ldrh	r2, [r2, #10]
 8008538:	0952      	lsrs	r2, r2, #5
 800853a:	b292      	uxth	r2, r2
 800853c:	fbb1 f2f2 	udiv	r2, r1, r2
 8008540:	b292      	uxth	r2, r2
 8008542:	4413      	add	r3, r2
 8008544:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008546:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800854a:	429a      	cmp	r2, r3
 800854c:	d201      	bcs.n	8008552 <find_volume+0x3b2>
 800854e:	230d      	movs	r3, #13
 8008550:	e152      	b.n	80087f8 <find_volume+0x658>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8008552:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008556:	1ad3      	subs	r3, r2, r3
 8008558:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800855a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800855e:	7892      	ldrb	r2, [r2, #2]
 8008560:	fbb3 f3f2 	udiv	r3, r3, r2
 8008564:	627b      	str	r3, [r7, #36]	@ 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8008566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008568:	2b00      	cmp	r3, #0
 800856a:	d101      	bne.n	8008570 <find_volume+0x3d0>
 800856c:	230d      	movs	r3, #13
 800856e:	e143      	b.n	80087f8 <find_volume+0x658>
	fmt = FS_FAT12;
 8008570:	2301      	movs	r3, #1
 8008572:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8008576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008578:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800857c:	4293      	cmp	r3, r2
 800857e:	d902      	bls.n	8008586 <find_volume+0x3e6>
 8008580:	2302      	movs	r3, #2
 8008582:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8008586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008588:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800858c:	4293      	cmp	r3, r2
 800858e:	d902      	bls.n	8008596 <find_volume+0x3f6>
 8008590:	2303      	movs	r3, #3
 8008592:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8008596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008598:	3302      	adds	r3, #2
 800859a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800859c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80085a0:	6153      	str	r3, [r2, #20]
	fs->volbase = bsect;								/* Volume start sector */
 80085a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085a8:	461a      	mov	r2, r3
 80085aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085ac:	61d3      	str	r3, [r2, #28]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80085ae:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80085b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085b2:	4413      	add	r3, r2
 80085b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80085b6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80085ba:	6213      	str	r3, [r2, #32]
	fs->database = bsect + sysect;						/* Data start sector */
 80085bc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80085be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085c0:	4413      	add	r3, r2
 80085c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80085c4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80085c8:	6293      	str	r3, [r2, #40]	@ 0x28
	if (fmt == FS_FAT32) {
 80085ca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80085ce:	2b03      	cmp	r3, #3
 80085d0:	d124      	bne.n	800861c <find_volume+0x47c>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80085d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085d8:	891b      	ldrh	r3, [r3, #8]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d001      	beq.n	80085e2 <find_volume+0x442>
 80085de:	230d      	movs	r3, #13
 80085e0:	e10a      	b.n	80087f8 <find_volume+0x658>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 80085e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085e4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80085e8:	061a      	lsls	r2, r3, #24
 80085ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ec:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80085f0:	041b      	lsls	r3, r3, #16
 80085f2:	431a      	orrs	r2, r3
 80085f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085f6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80085fa:	021b      	lsls	r3, r3, #8
 80085fc:	4313      	orrs	r3, r2
 80085fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008600:	f892 202c 	ldrb.w	r2, [r2, #44]	@ 0x2c
 8008604:	4313      	orrs	r3, r2
 8008606:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008608:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800860c:	6253      	str	r3, [r2, #36]	@ 0x24
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 800860e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008610:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008614:	695b      	ldr	r3, [r3, #20]
 8008616:	009b      	lsls	r3, r3, #2
 8008618:	647b      	str	r3, [r7, #68]	@ 0x44
 800861a:	e02b      	b.n	8008674 <find_volume+0x4d4>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800861c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800861e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008622:	891b      	ldrh	r3, [r3, #8]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d101      	bne.n	800862c <find_volume+0x48c>
 8008628:	230d      	movs	r3, #13
 800862a:	e0e5      	b.n	80087f8 <find_volume+0x658>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800862c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800862e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008632:	6a1a      	ldr	r2, [r3, #32]
 8008634:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008636:	4413      	add	r3, r2
 8008638:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800863a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800863e:	6253      	str	r3, [r2, #36]	@ 0x24
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008640:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008644:	2b02      	cmp	r3, #2
 8008646:	d105      	bne.n	8008654 <find_volume+0x4b4>
 8008648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800864a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800864e:	695b      	ldr	r3, [r3, #20]
 8008650:	005b      	lsls	r3, r3, #1
 8008652:	e00e      	b.n	8008672 <find_volume+0x4d2>
 8008654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008656:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800865a:	695a      	ldr	r2, [r3, #20]
 800865c:	4613      	mov	r3, r2
 800865e:	005b      	lsls	r3, r3, #1
 8008660:	4413      	add	r3, r2
 8008662:	085a      	lsrs	r2, r3, #1
 8008664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008666:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800866a:	695b      	ldr	r3, [r3, #20]
 800866c:	f003 0301 	and.w	r3, r3, #1
 8008670:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8008672:	647b      	str	r3, [r7, #68]	@ 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8008674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008676:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800867a:	699a      	ldr	r2, [r3, #24]
 800867c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800867e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008682:	895b      	ldrh	r3, [r3, #10]
 8008684:	4619      	mov	r1, r3
 8008686:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008688:	440b      	add	r3, r1
 800868a:	3b01      	subs	r3, #1
 800868c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800868e:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8008692:	8949      	ldrh	r1, [r1, #10]
 8008694:	fbb3 f3f1 	udiv	r3, r3, r1
 8008698:	429a      	cmp	r2, r3
 800869a:	d201      	bcs.n	80086a0 <find_volume+0x500>
		return FR_NO_FILESYSTEM;
 800869c:	230d      	movs	r3, #13
 800869e:	e0ab      	b.n	80087f8 <find_volume+0x658>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 80086a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80086a6:	461a      	mov	r2, r3
 80086a8:	f04f 33ff 	mov.w	r3, #4294967295
 80086ac:	6113      	str	r3, [r2, #16]
 80086ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80086b4:	691b      	ldr	r3, [r3, #16]
 80086b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80086b8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80086bc:	60d3      	str	r3, [r2, #12]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 80086be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80086c4:	2280      	movs	r2, #128	@ 0x80
 80086c6:	715a      	strb	r2, [r3, #5]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 80086c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80086cc:	2b03      	cmp	r3, #3
 80086ce:	d17c      	bne.n	80087ca <find_volume+0x62a>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 80086d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086d2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80086d6:	b21b      	sxth	r3, r3
 80086d8:	021b      	lsls	r3, r3, #8
 80086da:	b21a      	sxth	r2, r3
 80086dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086de:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80086e2:	b21b      	sxth	r3, r3
 80086e4:	4313      	orrs	r3, r2
 80086e6:	b21b      	sxth	r3, r3
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d16e      	bne.n	80087ca <find_volume+0x62a>
		&& move_window(fs, bsect + 1) == FR_OK)
 80086ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80086ee:	3301      	adds	r3, #1
 80086f0:	4619      	mov	r1, r3
 80086f2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80086f4:	f7fd ff84 	bl	8006600 <move_window>
 80086f8:	4603      	mov	r3, r0
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d165      	bne.n	80087ca <find_volume+0x62a>
	{
		fs->fsi_flag = 0;
 80086fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008700:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008704:	2200      	movs	r2, #0
 8008706:	715a      	strb	r2, [r3, #5]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800870a:	f893 31ff 	ldrb.w	r3, [r3, #511]	@ 0x1ff
 800870e:	b21b      	sxth	r3, r3
 8008710:	021b      	lsls	r3, r3, #8
 8008712:	b21a      	sxth	r2, r3
 8008714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008716:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 800871a:	b21b      	sxth	r3, r3
 800871c:	4313      	orrs	r3, r2
 800871e:	b21b      	sxth	r3, r3
 8008720:	4a37      	ldr	r2, [pc, #220]	@ (8008800 <find_volume+0x660>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d151      	bne.n	80087ca <find_volume+0x62a>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8008726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008728:	78db      	ldrb	r3, [r3, #3]
 800872a:	061a      	lsls	r2, r3, #24
 800872c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800872e:	789b      	ldrb	r3, [r3, #2]
 8008730:	041b      	lsls	r3, r3, #16
 8008732:	431a      	orrs	r2, r3
 8008734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008736:	785b      	ldrb	r3, [r3, #1]
 8008738:	021b      	lsls	r3, r3, #8
 800873a:	4313      	orrs	r3, r2
 800873c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800873e:	7812      	ldrb	r2, [r2, #0]
 8008740:	4313      	orrs	r3, r2
 8008742:	4a30      	ldr	r2, [pc, #192]	@ (8008804 <find_volume+0x664>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d140      	bne.n	80087ca <find_volume+0x62a>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8008748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800874a:	f893 31e7 	ldrb.w	r3, [r3, #487]	@ 0x1e7
 800874e:	061a      	lsls	r2, r3, #24
 8008750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008752:	f893 31e6 	ldrb.w	r3, [r3, #486]	@ 0x1e6
 8008756:	041b      	lsls	r3, r3, #16
 8008758:	431a      	orrs	r2, r3
 800875a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800875c:	f893 31e5 	ldrb.w	r3, [r3, #485]	@ 0x1e5
 8008760:	021b      	lsls	r3, r3, #8
 8008762:	4313      	orrs	r3, r2
 8008764:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008766:	f892 21e4 	ldrb.w	r2, [r2, #484]	@ 0x1e4
 800876a:	4313      	orrs	r3, r2
 800876c:	4a26      	ldr	r2, [pc, #152]	@ (8008808 <find_volume+0x668>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d12b      	bne.n	80087ca <find_volume+0x62a>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8008772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008774:	f893 31eb 	ldrb.w	r3, [r3, #491]	@ 0x1eb
 8008778:	061a      	lsls	r2, r3, #24
 800877a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800877c:	f893 31ea 	ldrb.w	r3, [r3, #490]	@ 0x1ea
 8008780:	041b      	lsls	r3, r3, #16
 8008782:	431a      	orrs	r2, r3
 8008784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008786:	f893 31e9 	ldrb.w	r3, [r3, #489]	@ 0x1e9
 800878a:	021b      	lsls	r3, r3, #8
 800878c:	4313      	orrs	r3, r2
 800878e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008790:	f892 21e8 	ldrb.w	r2, [r2, #488]	@ 0x1e8
 8008794:	4313      	orrs	r3, r2
 8008796:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008798:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800879c:	6113      	str	r3, [r2, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 800879e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087a0:	f893 31ef 	ldrb.w	r3, [r3, #495]	@ 0x1ef
 80087a4:	061a      	lsls	r2, r3, #24
 80087a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087a8:	f893 31ee 	ldrb.w	r3, [r3, #494]	@ 0x1ee
 80087ac:	041b      	lsls	r3, r3, #16
 80087ae:	431a      	orrs	r2, r3
 80087b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087b2:	f893 31ed 	ldrb.w	r3, [r3, #493]	@ 0x1ed
 80087b6:	021b      	lsls	r3, r3, #8
 80087b8:	4313      	orrs	r3, r2
 80087ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80087bc:	f892 21ec 	ldrb.w	r2, [r2, #492]	@ 0x1ec
 80087c0:	4313      	orrs	r3, r2
 80087c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80087c4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80087c8:	60d3      	str	r3, [r2, #12]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 80087ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80087d0:	461a      	mov	r2, r3
 80087d2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80087d6:	7013      	strb	r3, [r2, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 80087d8:	4b0c      	ldr	r3, [pc, #48]	@ (800880c <find_volume+0x66c>)
 80087da:	881b      	ldrh	r3, [r3, #0]
 80087dc:	3301      	adds	r3, #1
 80087de:	b29a      	uxth	r2, r3
 80087e0:	4b0a      	ldr	r3, [pc, #40]	@ (800880c <find_volume+0x66c>)
 80087e2:	801a      	strh	r2, [r3, #0]
 80087e4:	4b09      	ldr	r3, [pc, #36]	@ (800880c <find_volume+0x66c>)
 80087e6:	881a      	ldrh	r2, [r3, #0]
 80087e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80087ee:	80da      	strh	r2, [r3, #6]
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 80087f0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80087f2:	f7fd fe89 	bl	8006508 <clear_lock>
#endif

	return FR_OK;
 80087f6:	2300      	movs	r3, #0
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3758      	adds	r7, #88	@ 0x58
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}
 8008800:	ffffaa55 	.word	0xffffaa55
 8008804:	41615252 	.word	0x41615252
 8008808:	61417272 	.word	0x61417272
 800880c:	20002674 	.word	0x20002674

08008810 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d02a      	beq.n	8008878 <validate+0x68>
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d024      	beq.n	8008878 <validate+0x68>
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d01b      	beq.n	8008878 <validate+0x68>
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800884c:	88da      	ldrh	r2, [r3, #6]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008854:	889b      	ldrh	r3, [r3, #4]
 8008856:	429a      	cmp	r2, r3
 8008858:	d10e      	bne.n	8008878 <validate+0x68>
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008866:	785b      	ldrb	r3, [r3, #1]
 8008868:	4618      	mov	r0, r3
 800886a:	f7fd fba3 	bl	8005fb4 <disk_status>
 800886e:	4603      	mov	r3, r0
 8008870:	f003 0301 	and.w	r3, r3, #1
 8008874:	2b00      	cmp	r3, #0
 8008876:	d001      	beq.n	800887c <validate+0x6c>
		return FR_INVALID_OBJECT;
 8008878:	2309      	movs	r3, #9
 800887a:	e000      	b.n	800887e <validate+0x6e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 800887c:	2300      	movs	r3, #0
}
 800887e:	4618      	mov	r0, r3
 8008880:	3710      	adds	r7, #16
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
	...

08008888 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b088      	sub	sp, #32
 800888c:	af00      	add	r7, sp, #0
 800888e:	60f8      	str	r0, [r7, #12]
 8008890:	60b9      	str	r1, [r7, #8]
 8008892:	4613      	mov	r3, r2
 8008894:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 800889a:	f107 0310 	add.w	r3, r7, #16
 800889e:	4618      	mov	r0, r3
 80088a0:	f7ff fbcc 	bl	800803c <get_ldnumber>
 80088a4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80088a6:	69fb      	ldr	r3, [r7, #28]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	da01      	bge.n	80088b0 <f_mount+0x28>
 80088ac:	230b      	movs	r3, #11
 80088ae:	e02f      	b.n	8008910 <f_mount+0x88>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80088b0:	4a19      	ldr	r2, [pc, #100]	@ (8008918 <f_mount+0x90>)
 80088b2:	69fb      	ldr	r3, [r7, #28]
 80088b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088b8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80088ba:	69bb      	ldr	r3, [r7, #24]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d007      	beq.n	80088d0 <f_mount+0x48>
#if _FS_LOCK
		clear_lock(cfs);
 80088c0:	69b8      	ldr	r0, [r7, #24]
 80088c2:	f7fd fe21 	bl	8006508 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80088c6:	69bb      	ldr	r3, [r7, #24]
 80088c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80088cc:	2200      	movs	r2, #0
 80088ce:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d004      	beq.n	80088e0 <f_mount+0x58>
		fs->fs_type = 0;				/* Clear new fs object */
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80088dc:	2200      	movs	r2, #0
 80088de:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80088e0:	68fa      	ldr	r2, [r7, #12]
 80088e2:	490d      	ldr	r1, [pc, #52]	@ (8008918 <f_mount+0x90>)
 80088e4:	69fb      	ldr	r3, [r7, #28]
 80088e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d002      	beq.n	80088f6 <f_mount+0x6e>
 80088f0:	79fb      	ldrb	r3, [r7, #7]
 80088f2:	2b01      	cmp	r3, #1
 80088f4:	d001      	beq.n	80088fa <f_mount+0x72>
 80088f6:	2300      	movs	r3, #0
 80088f8:	e00a      	b.n	8008910 <f_mount+0x88>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 80088fa:	f107 0108 	add.w	r1, r7, #8
 80088fe:	f107 030c 	add.w	r3, r7, #12
 8008902:	2200      	movs	r2, #0
 8008904:	4618      	mov	r0, r3
 8008906:	f7ff fc4b 	bl	80081a0 <find_volume>
 800890a:	4603      	mov	r3, r0
 800890c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800890e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008910:	4618      	mov	r0, r3
 8008912:	3720      	adds	r7, #32
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}
 8008918:	20002670 	.word	0x20002670

0800891c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	f5ad 5d82 	sub.w	sp, sp, #4160	@ 0x1040
 8008922:	b086      	sub	sp, #24
 8008924:	af00      	add	r7, sp, #0
 8008926:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800892a:	f843 0c4c 	str.w	r0, [r3, #-76]
 800892e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008932:	f843 1c50 	str.w	r1, [r3, #-80]
 8008936:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800893a:	f803 2c51 	strb.w	r2, [r3, #-81]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800893e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008942:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d101      	bne.n	800894e <f_open+0x32>
 800894a:	2309      	movs	r3, #9
 800894c:	e2f3      	b.n	8008f36 <f_open+0x61a>
	fp->fs = 0;			/* Clear file object */
 800894e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008952:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8008956:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800895a:	461a      	mov	r2, r3
 800895c:	2300      	movs	r3, #0
 800895e:	6013      	str	r3, [r2, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8008960:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008964:	461a      	mov	r2, r3
 8008966:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800896a:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800896e:	f003 031f 	and.w	r3, r3, #31
 8008972:	f802 3c51 	strb.w	r3, [r2, #-81]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8008976:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800897a:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800897e:	f023 0301 	bic.w	r3, r3, #1
 8008982:	b2da      	uxtb	r2, r3
 8008984:	f107 0118 	add.w	r1, r7, #24
 8008988:	3910      	subs	r1, #16
 800898a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800898e:	3b18      	subs	r3, #24
 8008990:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008994:	4618      	mov	r0, r3
 8008996:	f7ff fc03 	bl	80081a0 <find_volume>
 800899a:	4603      	mov	r3, r0
 800899c:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 80089a0:	f102 0217 	add.w	r2, r2, #23
 80089a4:	7013      	strb	r3, [r2, #0]
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 80089a6:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 80089aa:	f103 0317 	add.w	r3, r3, #23
 80089ae:	781b      	ldrb	r3, [r3, #0]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	f040 82bb 	bne.w	8008f2c <f_open+0x610>
		INIT_BUF(dj);
 80089b6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80089ba:	461a      	mov	r2, r3
 80089bc:	f107 0318 	add.w	r3, r7, #24
 80089c0:	3b04      	subs	r3, #4
 80089c2:	f8c2 3fe0 	str.w	r3, [r2, #4064]	@ 0xfe0
 80089c6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80089ca:	461a      	mov	r2, r3
 80089cc:	4bd3      	ldr	r3, [pc, #844]	@ (8008d1c <f_open+0x400>)
 80089ce:	f8c2 3fe8 	str.w	r3, [r2, #4072]	@ 0xfe8
		res = follow_path(&dj, path);	/* Follow the file path */
 80089d2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80089d6:	f853 2c50 	ldr.w	r2, [r3, #-80]
 80089da:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80089de:	3b18      	subs	r3, #24
 80089e0:	4611      	mov	r1, r2
 80089e2:	4618      	mov	r0, r3
 80089e4:	f7ff fab4 	bl	8007f50 <follow_path>
 80089e8:	4603      	mov	r3, r0
 80089ea:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 80089ee:	f102 0217 	add.w	r2, r2, #23
 80089f2:	7013      	strb	r3, [r2, #0]
		dir = dj.dir;
 80089f4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80089f8:	f8d3 3fdc 	ldr.w	r3, [r3, #4060]	@ 0xfdc
 80089fc:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008a00:	f102 0210 	add.w	r2, r2, #16
 8008a04:	6013      	str	r3, [r2, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008a06:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008a0a:	f103 0317 	add.w	r3, r3, #23
 8008a0e:	781b      	ldrb	r3, [r3, #0]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d124      	bne.n	8008a5e <f_open+0x142>
			if (!dir)	/* Default directory itself */
 8008a14:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008a18:	f103 0310 	add.w	r3, r3, #16
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d106      	bne.n	8008a30 <f_open+0x114>
				res = FR_INVALID_NAME;
 8008a22:	2306      	movs	r3, #6
 8008a24:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008a28:	f102 0217 	add.w	r2, r2, #23
 8008a2c:	7013      	strb	r3, [r2, #0]
 8008a2e:	e016      	b.n	8008a5e <f_open+0x142>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008a30:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008a34:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	bf8c      	ite	hi
 8008a3c:	2301      	movhi	r3, #1
 8008a3e:	2300      	movls	r3, #0
 8008a40:	b2db      	uxtb	r3, r3
 8008a42:	461a      	mov	r2, r3
 8008a44:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8008a48:	3b18      	subs	r3, #24
 8008a4a:	4611      	mov	r1, r2
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f7fd fbc7 	bl	80061e0 <chk_lock>
 8008a52:	4603      	mov	r3, r0
 8008a54:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008a58:	f102 0217 	add.w	r2, r2, #23
 8008a5c:	7013      	strb	r3, [r2, #0]
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008a5e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008a62:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8008a66:	f003 031c 	and.w	r3, r3, #28
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	f000 813c 	beq.w	8008ce8 <f_open+0x3cc>
			if (res != FR_OK) {					/* No file, create new */
 8008a70:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008a74:	f103 0317 	add.w	r3, r3, #23
 8008a78:	781b      	ldrb	r3, [r3, #0]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d02e      	beq.n	8008adc <f_open+0x1c0>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8008a7e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008a82:	f103 0317 	add.w	r3, r3, #23
 8008a86:	781b      	ldrb	r3, [r3, #0]
 8008a88:	2b04      	cmp	r3, #4
 8008a8a:	d112      	bne.n	8008ab2 <f_open+0x196>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008a8c:	f7fd fc18 	bl	80062c0 <enq_lock>
 8008a90:	4603      	mov	r3, r0
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d007      	beq.n	8008aa6 <f_open+0x18a>
 8008a96:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8008a9a:	3b18      	subs	r3, #24
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	f7fe ff75 	bl	800798c <dir_register>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	e000      	b.n	8008aa8 <f_open+0x18c>
 8008aa6:	2312      	movs	r3, #18
 8008aa8:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008aac:	f102 0217 	add.w	r2, r2, #23
 8008ab0:	7013      	strb	r3, [r2, #0]
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008ab2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008ab6:	461a      	mov	r2, r3
 8008ab8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008abc:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8008ac0:	f043 0308 	orr.w	r3, r3, #8
 8008ac4:	f802 3c51 	strb.w	r3, [r2, #-81]
				dir = dj.dir;					/* New entry */
 8008ac8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008acc:	f8d3 3fdc 	ldr.w	r3, [r3, #4060]	@ 0xfdc
 8008ad0:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008ad4:	f102 0210 	add.w	r2, r2, #16
 8008ad8:	6013      	str	r3, [r2, #0]
 8008ada:	e01f      	b.n	8008b1c <f_open+0x200>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008adc:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008ae0:	f103 0310 	add.w	r3, r3, #16
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	330b      	adds	r3, #11
 8008ae8:	781b      	ldrb	r3, [r3, #0]
 8008aea:	f003 0311 	and.w	r3, r3, #17
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d006      	beq.n	8008b00 <f_open+0x1e4>
					res = FR_DENIED;
 8008af2:	2307      	movs	r3, #7
 8008af4:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008af8:	f102 0217 	add.w	r2, r2, #23
 8008afc:	7013      	strb	r3, [r2, #0]
 8008afe:	e00d      	b.n	8008b1c <f_open+0x200>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8008b00:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008b04:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8008b08:	f003 0304 	and.w	r3, r3, #4
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d005      	beq.n	8008b1c <f_open+0x200>
						res = FR_EXIST;
 8008b10:	2308      	movs	r3, #8
 8008b12:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008b16:	f102 0217 	add.w	r2, r2, #23
 8008b1a:	7013      	strb	r3, [r2, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008b1c:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008b20:	f103 0317 	add.w	r3, r3, #23
 8008b24:	781b      	ldrb	r3, [r3, #0]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	f040 8113 	bne.w	8008d52 <f_open+0x436>
 8008b2c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008b30:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8008b34:	f003 0308 	and.w	r3, r3, #8
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	f000 810a 	beq.w	8008d52 <f_open+0x436>
				dw = GET_FATTIME();				/* Created time */
 8008b3e:	f7fd f9d7 	bl	8005ef0 <get_fattime>
 8008b42:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008b46:	f103 030c 	add.w	r3, r3, #12
 8008b4a:	6018      	str	r0, [r3, #0]
				ST_DWORD(dir + DIR_CrtTime, dw);
 8008b4c:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008b50:	f103 0310 	add.w	r3, r3, #16
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	330e      	adds	r3, #14
 8008b58:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008b5c:	f102 020c 	add.w	r2, r2, #12
 8008b60:	6812      	ldr	r2, [r2, #0]
 8008b62:	b2d2      	uxtb	r2, r2
 8008b64:	701a      	strb	r2, [r3, #0]
 8008b66:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008b6a:	f103 030c 	add.w	r3, r3, #12
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	b29b      	uxth	r3, r3
 8008b72:	0a1b      	lsrs	r3, r3, #8
 8008b74:	b29a      	uxth	r2, r3
 8008b76:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008b7a:	f103 0310 	add.w	r3, r3, #16
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	330f      	adds	r3, #15
 8008b82:	b2d2      	uxtb	r2, r2
 8008b84:	701a      	strb	r2, [r3, #0]
 8008b86:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008b8a:	f103 030c 	add.w	r3, r3, #12
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	0c1a      	lsrs	r2, r3, #16
 8008b92:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008b96:	f103 0310 	add.w	r3, r3, #16
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	3310      	adds	r3, #16
 8008b9e:	b2d2      	uxtb	r2, r2
 8008ba0:	701a      	strb	r2, [r3, #0]
 8008ba2:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008ba6:	f103 030c 	add.w	r3, r3, #12
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	0e1a      	lsrs	r2, r3, #24
 8008bae:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008bb2:	f103 0310 	add.w	r3, r3, #16
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	3311      	adds	r3, #17
 8008bba:	b2d2      	uxtb	r2, r2
 8008bbc:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8008bbe:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008bc2:	f103 0310 	add.w	r3, r3, #16
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	330b      	adds	r3, #11
 8008bca:	2200      	movs	r2, #0
 8008bcc:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8008bce:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008bd2:	f103 0310 	add.w	r3, r3, #16
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	331c      	adds	r3, #28
 8008bda:	2200      	movs	r2, #0
 8008bdc:	701a      	strb	r2, [r3, #0]
 8008bde:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008be2:	f103 0310 	add.w	r3, r3, #16
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	331d      	adds	r3, #29
 8008bea:	2200      	movs	r2, #0
 8008bec:	701a      	strb	r2, [r3, #0]
 8008bee:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008bf2:	f103 0310 	add.w	r3, r3, #16
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	331e      	adds	r3, #30
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	701a      	strb	r2, [r3, #0]
 8008bfe:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008c02:	f103 0310 	add.w	r3, r3, #16
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	331f      	adds	r3, #31
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8008c0e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008c12:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8008c16:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008c1a:	f102 0210 	add.w	r2, r2, #16
 8008c1e:	6811      	ldr	r1, [r2, #0]
 8008c20:	4618      	mov	r0, r3
 8008c22:	f7fe fc00 	bl	8007426 <ld_clust>
 8008c26:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008c2a:	f103 0308 	add.w	r3, r3, #8
 8008c2e:	6018      	str	r0, [r3, #0]
				st_clust(dir, 0);				/* cluster = 0 */
 8008c30:	2100      	movs	r1, #0
 8008c32:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008c36:	f103 0310 	add.w	r3, r3, #16
 8008c3a:	6818      	ldr	r0, [r3, #0]
 8008c3c:	f7fe fc23 	bl	8007486 <st_clust>
				dj.fs->wflag = 1;
 8008c40:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008c44:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8008c48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	711a      	strb	r2, [r3, #4]
				if (cl) {						/* Remove the cluster chain if exist */
 8008c50:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008c54:	f103 0308 	add.w	r3, r3, #8
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d079      	beq.n	8008d52 <f_open+0x436>
					dw = dj.fs->winsect;
 8008c5e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008c62:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8008c66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c6c:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008c70:	f102 020c 	add.w	r2, r2, #12
 8008c74:	6013      	str	r3, [r2, #0]
					res = remove_chain(dj.fs, cl);
 8008c76:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008c7a:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8008c7e:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008c82:	f102 0208 	add.w	r2, r2, #8
 8008c86:	6811      	ldr	r1, [r2, #0]
 8008c88:	4618      	mov	r0, r3
 8008c8a:	f7fe f81d 	bl	8006cc8 <remove_chain>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008c94:	f102 0217 	add.w	r2, r2, #23
 8008c98:	7013      	strb	r3, [r2, #0]
					if (res == FR_OK) {
 8008c9a:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008c9e:	f103 0317 	add.w	r3, r3, #23
 8008ca2:	781b      	ldrb	r3, [r3, #0]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d154      	bne.n	8008d52 <f_open+0x436>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8008ca8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008cac:	f8d3 2fc8 	ldr.w	r2, [r3, #4040]	@ 0xfc8
 8008cb0:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008cb4:	f103 0308 	add.w	r3, r3, #8
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	3b01      	subs	r3, #1
 8008cbc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008cc0:	60d3      	str	r3, [r2, #12]
						res = move_window(dj.fs, dw);
 8008cc2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008cc6:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8008cca:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008cce:	f102 020c 	add.w	r2, r2, #12
 8008cd2:	6811      	ldr	r1, [r2, #0]
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f7fd fc93 	bl	8006600 <move_window>
 8008cda:	4603      	mov	r3, r0
 8008cdc:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008ce0:	f102 0217 	add.w	r2, r2, #23
 8008ce4:	7013      	strb	r3, [r2, #0]
 8008ce6:	e034      	b.n	8008d52 <f_open+0x436>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8008ce8:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008cec:	f103 0317 	add.w	r3, r3, #23
 8008cf0:	781b      	ldrb	r3, [r3, #0]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d12d      	bne.n	8008d52 <f_open+0x436>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8008cf6:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008cfa:	f103 0310 	add.w	r3, r3, #16
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	330b      	adds	r3, #11
 8008d02:	781b      	ldrb	r3, [r3, #0]
 8008d04:	f003 0310 	and.w	r3, r3, #16
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d009      	beq.n	8008d20 <f_open+0x404>
					res = FR_NO_FILE;
 8008d0c:	2304      	movs	r3, #4
 8008d0e:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008d12:	f102 0217 	add.w	r2, r2, #23
 8008d16:	7013      	strb	r3, [r2, #0]
 8008d18:	e01b      	b.n	8008d52 <f_open+0x436>
 8008d1a:	bf00      	nop
 8008d1c:	20002690 	.word	0x20002690
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8008d20:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008d24:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8008d28:	f003 0302 	and.w	r3, r3, #2
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d010      	beq.n	8008d52 <f_open+0x436>
 8008d30:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008d34:	f103 0310 	add.w	r3, r3, #16
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	330b      	adds	r3, #11
 8008d3c:	781b      	ldrb	r3, [r3, #0]
 8008d3e:	f003 0301 	and.w	r3, r3, #1
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d005      	beq.n	8008d52 <f_open+0x436>
						res = FR_DENIED;
 8008d46:	2307      	movs	r3, #7
 8008d48:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008d4c:	f102 0217 	add.w	r2, r2, #23
 8008d50:	7013      	strb	r3, [r2, #0]
				}
			}
		}
		if (res == FR_OK) {
 8008d52:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008d56:	f103 0317 	add.w	r3, r3, #23
 8008d5a:	781b      	ldrb	r3, [r3, #0]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d155      	bne.n	8008e0c <f_open+0x4f0>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008d60:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008d64:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8008d68:	f003 0308 	and.w	r3, r3, #8
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d00a      	beq.n	8008d86 <f_open+0x46a>
				mode |= FA__WRITTEN;
 8008d70:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008d74:	461a      	mov	r2, r3
 8008d76:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008d7a:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8008d7e:	f043 0320 	orr.w	r3, r3, #32
 8008d82:	f802 3c51 	strb.w	r3, [r2, #-81]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8008d86:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008d8a:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8008d8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d94:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8008d98:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8008d9c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008da0:	61d3      	str	r3, [r2, #28]
			fp->dir_ptr = dir;
 8008da2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008da6:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8008daa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008dae:	461a      	mov	r2, r3
 8008db0:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008db4:	f103 0310 	add.w	r3, r3, #16
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	6213      	str	r3, [r2, #32]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008dbc:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008dc0:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	bf8c      	ite	hi
 8008dc8:	2301      	movhi	r3, #1
 8008dca:	2300      	movls	r3, #0
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	461a      	mov	r2, r3
 8008dd0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8008dd4:	3b18      	subs	r3, #24
 8008dd6:	4611      	mov	r1, r2
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f7fd fa95 	bl	8006308 <inc_lock>
 8008dde:	4602      	mov	r2, r0
 8008de0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008de4:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8008de8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008dec:	629a      	str	r2, [r3, #40]	@ 0x28
			if (!fp->lockid) res = FR_INT_ERR;
 8008dee:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008df2:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8008df6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d105      	bne.n	8008e0c <f_open+0x4f0>
 8008e00:	2302      	movs	r3, #2
 8008e02:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008e06:	f102 0217 	add.w	r2, r2, #23
 8008e0a:	7013      	strb	r3, [r2, #0]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8008e0c:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008e10:	f103 0317 	add.w	r3, r3, #23
 8008e14:	781b      	ldrb	r3, [r3, #0]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	f040 8088 	bne.w	8008f2c <f_open+0x610>
			fp->flag = mode;					/* File access mode */
 8008e1c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008e20:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8008e24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008e28:	461a      	mov	r2, r3
 8008e2a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008e2e:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8008e32:	7193      	strb	r3, [r2, #6]
			fp->err = 0;						/* Clear error flag */
 8008e34:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008e38:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8008e3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008e40:	2200      	movs	r2, #0
 8008e42:	71da      	strb	r2, [r3, #7]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8008e44:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008e48:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8008e4c:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008e50:	f102 0210 	add.w	r2, r2, #16
 8008e54:	6811      	ldr	r1, [r2, #0]
 8008e56:	4618      	mov	r0, r3
 8008e58:	f7fe fae5 	bl	8007426 <ld_clust>
 8008e5c:	4602      	mov	r2, r0
 8008e5e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008e62:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8008e66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008e6a:	611a      	str	r2, [r3, #16]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8008e6c:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008e70:	f103 0310 	add.w	r3, r3, #16
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	331f      	adds	r3, #31
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	061a      	lsls	r2, r3, #24
 8008e7c:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008e80:	f103 0310 	add.w	r3, r3, #16
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	331e      	adds	r3, #30
 8008e88:	781b      	ldrb	r3, [r3, #0]
 8008e8a:	041b      	lsls	r3, r3, #16
 8008e8c:	431a      	orrs	r2, r3
 8008e8e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008e92:	f103 0310 	add.w	r3, r3, #16
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	331d      	adds	r3, #29
 8008e9a:	781b      	ldrb	r3, [r3, #0]
 8008e9c:	021b      	lsls	r3, r3, #8
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8008ea4:	f102 0210 	add.w	r2, r2, #16
 8008ea8:	6812      	ldr	r2, [r2, #0]
 8008eaa:	321c      	adds	r2, #28
 8008eac:	7812      	ldrb	r2, [r2, #0]
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8008eb4:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8008eb8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008ebc:	60d3      	str	r3, [r2, #12]
			fp->fptr = 0;						/* File pointer */
 8008ebe:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008ec2:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8008ec6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008eca:	461a      	mov	r2, r3
 8008ecc:	2300      	movs	r3, #0
 8008ece:	6093      	str	r3, [r2, #8]
			fp->dsect = 0;
 8008ed0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008ed4:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8008ed8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008edc:	461a      	mov	r2, r3
 8008ede:	2300      	movs	r3, #0
 8008ee0:	6193      	str	r3, [r2, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8008ee2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008ee6:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8008eea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008eee:	461a      	mov	r2, r3
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	6253      	str	r3, [r2, #36]	@ 0x24
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8008ef4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008ef8:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8008efc:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8008f00:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8008f04:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008f08:	6013      	str	r3, [r2, #0]
			fp->id = fp->fs->id;
 8008f0a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008f0e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8008f12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f1c:	88da      	ldrh	r2, [r3, #6]
 8008f1e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8008f22:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8008f26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f2a:	809a      	strh	r2, [r3, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
 8008f2c:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8008f30:	f103 0317 	add.w	r3, r3, #23
 8008f34:	781b      	ldrb	r3, [r3, #0]
}
 8008f36:	4618      	mov	r0, r3
 8008f38:	f507 5782 	add.w	r7, r7, #4160	@ 0x1040
 8008f3c:	3718      	adds	r7, #24
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}
 8008f42:	bf00      	nop

08008f44 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b08a      	sub	sp, #40	@ 0x28
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	60f8      	str	r0, [r7, #12]
 8008f4c:	60b9      	str	r1, [r7, #8]
 8008f4e:	607a      	str	r2, [r7, #4]
 8008f50:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	2200      	movs	r2, #0
 8008f5a:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8008f5c:	68f8      	ldr	r0, [r7, #12]
 8008f5e:	f7ff fc57 	bl	8008810 <validate>
 8008f62:	4603      	mov	r3, r0
 8008f64:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8008f66:	7dfb      	ldrb	r3, [r7, #23]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d001      	beq.n	8008f70 <f_write+0x2c>
 8008f6c:	7dfb      	ldrb	r3, [r7, #23]
 8008f6e:	e21e      	b.n	80093ae <f_write+0x46a>
	if (fp->err)							/* Check error */
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f76:	79db      	ldrb	r3, [r3, #7]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d004      	beq.n	8008f86 <f_write+0x42>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f82:	79db      	ldrb	r3, [r3, #7]
 8008f84:	e213      	b.n	80093ae <f_write+0x46a>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f8c:	799b      	ldrb	r3, [r3, #6]
 8008f8e:	f003 0302 	and.w	r3, r3, #2
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d101      	bne.n	8008f9a <f_write+0x56>
		LEAVE_FF(fp->fs, FR_DENIED);
 8008f96:	2307      	movs	r3, #7
 8008f98:	e209      	b.n	80093ae <f_write+0x46a>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008fa0:	689a      	ldr	r2, [r3, #8]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	441a      	add	r2, r3
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008fac:	689b      	ldr	r3, [r3, #8]
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	f080 81d9 	bcs.w	8009366 <f_write+0x422>
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8008fb8:	e1d5      	b.n	8009366 <f_write+0x422>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	68fa      	ldr	r2, [r7, #12]
 8008fc4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008fc8:	6812      	ldr	r2, [r2, #0]
 8008fca:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008fce:	8952      	ldrh	r2, [r2, #10]
 8008fd0:	fbb3 f1f2 	udiv	r1, r3, r2
 8008fd4:	fb01 f202 	mul.w	r2, r1, r2
 8008fd8:	1a9b      	subs	r3, r3, r2
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	f040 8169 	bne.w	80092b2 <f_write+0x36e>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008fe6:	689b      	ldr	r3, [r3, #8]
 8008fe8:	68fa      	ldr	r2, [r7, #12]
 8008fea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008fee:	6812      	ldr	r2, [r2, #0]
 8008ff0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008ff4:	8952      	ldrh	r2, [r2, #10]
 8008ff6:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ffa:	b2da      	uxtb	r2, r3
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009008:	789b      	ldrb	r3, [r3, #2]
 800900a:	3b01      	subs	r3, #1
 800900c:	b2db      	uxtb	r3, r3
 800900e:	4013      	ands	r3, r2
 8009010:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 8009012:	7dbb      	ldrb	r3, [r7, #22]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d15f      	bne.n	80090d8 <f_write+0x194>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d111      	bne.n	8009048 <f_write+0x104>
					clst = fp->sclust;		/* Follow from the origin */
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800902a:	691b      	ldr	r3, [r3, #16]
 800902c:	627b      	str	r3, [r7, #36]	@ 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800902e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009030:	2b00      	cmp	r3, #0
 8009032:	d126      	bne.n	8009082 <f_write+0x13e>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	2100      	movs	r1, #0
 800903e:	4618      	mov	r0, r3
 8009040:	f7fd fea3 	bl	8006d8a <create_chain>
 8009044:	6278      	str	r0, [r7, #36]	@ 0x24
 8009046:	e01c      	b.n	8009082 <f_write+0x13e>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800904e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009050:	2b00      	cmp	r3, #0
 8009052:	d009      	beq.n	8009068 <f_write+0x124>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800905a:	689b      	ldr	r3, [r3, #8]
 800905c:	4619      	mov	r1, r3
 800905e:	68f8      	ldr	r0, [r7, #12]
 8009060:	f7fd ff3b 	bl	8006eda <clmt_clust>
 8009064:	6278      	str	r0, [r7, #36]	@ 0x24
 8009066:	e00c      	b.n	8009082 <f_write+0x13e>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800906e:	681a      	ldr	r2, [r3, #0]
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009076:	695b      	ldr	r3, [r3, #20]
 8009078:	4619      	mov	r1, r3
 800907a:	4610      	mov	r0, r2
 800907c:	f7fd fe85 	bl	8006d8a <create_chain>
 8009080:	6278      	str	r0, [r7, #36]	@ 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009084:	2b00      	cmp	r3, #0
 8009086:	f000 8173 	beq.w	8009370 <f_write+0x42c>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800908a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800908c:	2b01      	cmp	r3, #1
 800908e:	d106      	bne.n	800909e <f_write+0x15a>
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009096:	2202      	movs	r2, #2
 8009098:	71da      	strb	r2, [r3, #7]
 800909a:	2302      	movs	r3, #2
 800909c:	e187      	b.n	80093ae <f_write+0x46a>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800909e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090a4:	d106      	bne.n	80090b4 <f_write+0x170>
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80090ac:	2201      	movs	r2, #1
 80090ae:	71da      	strb	r2, [r3, #7]
 80090b0:	2301      	movs	r3, #1
 80090b2:	e17c      	b.n	80093ae <f_write+0x46a>
				fp->clust = clst;			/* Update current cluster */
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80090ba:	461a      	mov	r2, r3
 80090bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090be:	6153      	str	r3, [r2, #20]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80090c6:	691b      	ldr	r3, [r3, #16]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d105      	bne.n	80090d8 <f_write+0x194>
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80090d2:	461a      	mov	r2, r3
 80090d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090d6:	6113      	str	r3, [r2, #16]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80090de:	799b      	ldrb	r3, [r3, #6]
 80090e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d023      	beq.n	8009130 <f_write+0x1ec>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80090f4:	7858      	ldrb	r0, [r3, #1]
 80090f6:	68f9      	ldr	r1, [r7, #12]
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80090fe:	699a      	ldr	r2, [r3, #24]
 8009100:	2301      	movs	r3, #1
 8009102:	f7fc ffb7 	bl	8006074 <disk_write>
 8009106:	4603      	mov	r3, r0
 8009108:	2b00      	cmp	r3, #0
 800910a:	d006      	beq.n	800911a <f_write+0x1d6>
					ABORT(fp->fs, FR_DISK_ERR);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009112:	2201      	movs	r2, #1
 8009114:	71da      	strb	r2, [r3, #7]
 8009116:	2301      	movs	r3, #1
 8009118:	e149      	b.n	80093ae <f_write+0x46a>
				fp->flag &= ~FA__DIRTY;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009120:	799b      	ldrb	r3, [r3, #6]
 8009122:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009126:	b2da      	uxtb	r2, r3
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800912e:	719a      	strb	r2, [r3, #6]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009136:	681a      	ldr	r2, [r3, #0]
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800913e:	695b      	ldr	r3, [r3, #20]
 8009140:	4619      	mov	r1, r3
 8009142:	4610      	mov	r0, r2
 8009144:	f7fd fb4d 	bl	80067e2 <clust2sect>
 8009148:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d106      	bne.n	800915e <f_write+0x21a>
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009156:	2202      	movs	r2, #2
 8009158:	71da      	strb	r2, [r3, #7]
 800915a:	2302      	movs	r3, #2
 800915c:	e127      	b.n	80093ae <f_write+0x46a>
			sect += csect;
 800915e:	7dbb      	ldrb	r3, [r7, #22]
 8009160:	693a      	ldr	r2, [r7, #16]
 8009162:	4413      	add	r3, r2
 8009164:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009172:	895b      	ldrh	r3, [r3, #10]
 8009174:	461a      	mov	r2, r3
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	fbb3 f3f2 	udiv	r3, r3, r2
 800917c:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800917e:	69fb      	ldr	r3, [r7, #28]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d069      	beq.n	8009258 <f_write+0x314>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8009184:	7dba      	ldrb	r2, [r7, #22]
 8009186:	69fb      	ldr	r3, [r7, #28]
 8009188:	4413      	add	r3, r2
 800918a:	68fa      	ldr	r2, [r7, #12]
 800918c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009190:	6812      	ldr	r2, [r2, #0]
 8009192:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009196:	7892      	ldrb	r2, [r2, #2]
 8009198:	4293      	cmp	r3, r2
 800919a:	d90a      	bls.n	80091b2 <f_write+0x26e>
					cc = fp->fs->csize - csect;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091a8:	789b      	ldrb	r3, [r3, #2]
 80091aa:	461a      	mov	r2, r3
 80091ac:	7dbb      	ldrb	r3, [r7, #22]
 80091ae:	1ad3      	subs	r3, r2, r3
 80091b0:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091be:	7858      	ldrb	r0, [r3, #1]
 80091c0:	69fb      	ldr	r3, [r7, #28]
 80091c2:	693a      	ldr	r2, [r7, #16]
 80091c4:	69b9      	ldr	r1, [r7, #24]
 80091c6:	f7fc ff55 	bl	8006074 <disk_write>
 80091ca:	4603      	mov	r3, r0
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d006      	beq.n	80091de <f_write+0x29a>
					ABORT(fp->fs, FR_DISK_ERR);
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091d6:	2201      	movs	r2, #1
 80091d8:	71da      	strb	r2, [r3, #7]
 80091da:	2301      	movs	r3, #1
 80091dc:	e0e7      	b.n	80093ae <f_write+0x46a>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091e4:	699a      	ldr	r2, [r3, #24]
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	1ad3      	subs	r3, r2, r3
 80091ea:	69fa      	ldr	r2, [r7, #28]
 80091ec:	429a      	cmp	r2, r3
 80091ee:	d926      	bls.n	800923e <f_write+0x2fa>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 80091f0:	68f8      	ldr	r0, [r7, #12]
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091f8:	699a      	ldr	r2, [r3, #24]
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	1ad3      	subs	r3, r2, r3
 80091fe:	68fa      	ldr	r2, [r7, #12]
 8009200:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009204:	6812      	ldr	r2, [r2, #0]
 8009206:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800920a:	8952      	ldrh	r2, [r2, #10]
 800920c:	fb02 f303 	mul.w	r3, r2, r3
 8009210:	69ba      	ldr	r2, [r7, #24]
 8009212:	18d1      	adds	r1, r2, r3
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009220:	895b      	ldrh	r3, [r3, #10]
 8009222:	461a      	mov	r2, r3
 8009224:	f7fc ff64 	bl	80060f0 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800922e:	799b      	ldrb	r3, [r3, #6]
 8009230:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009234:	b2da      	uxtb	r2, r3
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800923c:	719a      	strb	r2, [r3, #6]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800924a:	895b      	ldrh	r3, [r3, #10]
 800924c:	461a      	mov	r2, r3
 800924e:	69fb      	ldr	r3, [r7, #28]
 8009250:	fb02 f303 	mul.w	r3, r2, r3
 8009254:	623b      	str	r3, [r7, #32]
				continue;
 8009256:	e06e      	b.n	8009336 <f_write+0x3f2>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800925e:	699b      	ldr	r3, [r3, #24]
 8009260:	693a      	ldr	r2, [r7, #16]
 8009262:	429a      	cmp	r2, r3
 8009264:	d01f      	beq.n	80092a6 <f_write+0x362>
				if (fp->fptr < fp->fsize &&
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800926c:	689a      	ldr	r2, [r3, #8]
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009274:	68db      	ldr	r3, [r3, #12]
 8009276:	429a      	cmp	r2, r3
 8009278:	d215      	bcs.n	80092a6 <f_write+0x362>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009286:	7858      	ldrb	r0, [r3, #1]
 8009288:	68f9      	ldr	r1, [r7, #12]
 800928a:	2301      	movs	r3, #1
 800928c:	693a      	ldr	r2, [r7, #16]
 800928e:	f7fc fed1 	bl	8006034 <disk_read>
 8009292:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 8009294:	2b00      	cmp	r3, #0
 8009296:	d006      	beq.n	80092a6 <f_write+0x362>
						ABORT(fp->fs, FR_DISK_ERR);
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800929e:	2201      	movs	r2, #1
 80092a0:	71da      	strb	r2, [r3, #7]
 80092a2:	2301      	movs	r3, #1
 80092a4:	e083      	b.n	80093ae <f_write+0x46a>
			}
#endif
			fp->dsect = sect;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092ac:	461a      	mov	r2, r3
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	6193      	str	r3, [r2, #24]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092be:	895b      	ldrh	r3, [r3, #10]
 80092c0:	4618      	mov	r0, r3
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	68fa      	ldr	r2, [r7, #12]
 80092cc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80092d0:	6812      	ldr	r2, [r2, #0]
 80092d2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80092d6:	8952      	ldrh	r2, [r2, #10]
 80092d8:	fbb3 f1f2 	udiv	r1, r3, r2
 80092dc:	fb01 f202 	mul.w	r2, r1, r2
 80092e0:	1a9b      	subs	r3, r3, r2
 80092e2:	1ac3      	subs	r3, r0, r3
 80092e4:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 80092e6:	6a3a      	ldr	r2, [r7, #32]
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	429a      	cmp	r2, r3
 80092ec:	d901      	bls.n	80092f2 <f_write+0x3ae>
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092f8:	689b      	ldr	r3, [r3, #8]
 80092fa:	68fa      	ldr	r2, [r7, #12]
 80092fc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009300:	6812      	ldr	r2, [r2, #0]
 8009302:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009306:	8952      	ldrh	r2, [r2, #10]
 8009308:	fbb3 f1f2 	udiv	r1, r3, r2
 800930c:	fb01 f202 	mul.w	r2, r1, r2
 8009310:	1a9b      	subs	r3, r3, r2
 8009312:	68fa      	ldr	r2, [r7, #12]
 8009314:	4413      	add	r3, r2
 8009316:	6a3a      	ldr	r2, [r7, #32]
 8009318:	69b9      	ldr	r1, [r7, #24]
 800931a:	4618      	mov	r0, r3
 800931c:	f7fc fee8 	bl	80060f0 <mem_cpy>
		fp->flag |= FA__DIRTY;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009326:	799b      	ldrb	r3, [r3, #6]
 8009328:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800932c:	b2da      	uxtb	r2, r3
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009334:	719a      	strb	r2, [r3, #6]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8009336:	69ba      	ldr	r2, [r7, #24]
 8009338:	6a3b      	ldr	r3, [r7, #32]
 800933a:	4413      	add	r3, r2
 800933c:	61bb      	str	r3, [r7, #24]
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009344:	689a      	ldr	r2, [r3, #8]
 8009346:	6a3b      	ldr	r3, [r7, #32]
 8009348:	4413      	add	r3, r2
 800934a:	68fa      	ldr	r2, [r7, #12]
 800934c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009350:	6093      	str	r3, [r2, #8]
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	681a      	ldr	r2, [r3, #0]
 8009356:	6a3b      	ldr	r3, [r7, #32]
 8009358:	441a      	add	r2, r3
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	601a      	str	r2, [r3, #0]
 800935e:	687a      	ldr	r2, [r7, #4]
 8009360:	6a3b      	ldr	r3, [r7, #32]
 8009362:	1ad3      	subs	r3, r2, r3
 8009364:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2b00      	cmp	r3, #0
 800936a:	f47f ae26 	bne.w	8008fba <f_write+0x76>
 800936e:	e000      	b.n	8009372 <f_write+0x42e>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009370:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009378:	689a      	ldr	r2, [r3, #8]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009380:	68db      	ldr	r3, [r3, #12]
 8009382:	429a      	cmp	r2, r3
 8009384:	d907      	bls.n	8009396 <f_write+0x452>
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	68fa      	ldr	r2, [r7, #12]
 8009390:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009394:	60d3      	str	r3, [r2, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800939c:	799b      	ldrb	r3, [r3, #6]
 800939e:	f043 0320 	orr.w	r3, r3, #32
 80093a2:	b2da      	uxtb	r2, r3
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80093aa:	719a      	strb	r2, [r3, #6]

	LEAVE_FF(fp->fs, FR_OK);
 80093ac:	2300      	movs	r3, #0
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	3728      	adds	r7, #40	@ 0x28
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}

080093b6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80093b6:	b580      	push	{r7, lr}
 80093b8:	b086      	sub	sp, #24
 80093ba:	af00      	add	r7, sp, #0
 80093bc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f7ff fa26 	bl	8008810 <validate>
 80093c4:	4603      	mov	r3, r0
 80093c6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80093c8:	7dfb      	ldrb	r3, [r7, #23]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	f040 80bc 	bne.w	8009548 <f_sync+0x192>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80093d6:	799b      	ldrb	r3, [r3, #6]
 80093d8:	f003 0320 	and.w	r3, r3, #32
 80093dc:	2b00      	cmp	r3, #0
 80093de:	f000 80b3 	beq.w	8009548 <f_sync+0x192>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80093e8:	799b      	ldrb	r3, [r3, #6]
 80093ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d01e      	beq.n	8009430 <f_sync+0x7a>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80093fe:	7858      	ldrb	r0, [r3, #1]
 8009400:	6879      	ldr	r1, [r7, #4]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009408:	699a      	ldr	r2, [r3, #24]
 800940a:	2301      	movs	r3, #1
 800940c:	f7fc fe32 	bl	8006074 <disk_write>
 8009410:	4603      	mov	r3, r0
 8009412:	2b00      	cmp	r3, #0
 8009414:	d001      	beq.n	800941a <f_sync+0x64>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8009416:	2301      	movs	r3, #1
 8009418:	e097      	b.n	800954a <f_sync+0x194>
				fp->flag &= ~FA__DIRTY;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009420:	799b      	ldrb	r3, [r3, #6]
 8009422:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009426:	b2da      	uxtb	r2, r3
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800942e:	719a      	strb	r2, [r3, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009436:	681a      	ldr	r2, [r3, #0]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800943e:	69db      	ldr	r3, [r3, #28]
 8009440:	4619      	mov	r1, r3
 8009442:	4610      	mov	r0, r2
 8009444:	f7fd f8dc 	bl	8006600 <move_window>
 8009448:	4603      	mov	r3, r0
 800944a:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 800944c:	7dfb      	ldrb	r3, [r7, #23]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d17a      	bne.n	8009548 <f_sync+0x192>
				dir = fp->dir_ptr;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009458:	6a1b      	ldr	r3, [r3, #32]
 800945a:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	330b      	adds	r3, #11
 8009460:	781a      	ldrb	r2, [r3, #0]
 8009462:	693b      	ldr	r3, [r7, #16]
 8009464:	330b      	adds	r3, #11
 8009466:	f042 0220 	orr.w	r2, r2, #32
 800946a:	b2d2      	uxtb	r2, r2
 800946c:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009474:	68da      	ldr	r2, [r3, #12]
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	331c      	adds	r3, #28
 800947a:	b2d2      	uxtb	r2, r2
 800947c:	701a      	strb	r2, [r3, #0]
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009484:	68db      	ldr	r3, [r3, #12]
 8009486:	b29b      	uxth	r3, r3
 8009488:	0a1b      	lsrs	r3, r3, #8
 800948a:	b29a      	uxth	r2, r3
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	331d      	adds	r3, #29
 8009490:	b2d2      	uxtb	r2, r2
 8009492:	701a      	strb	r2, [r3, #0]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800949a:	68db      	ldr	r3, [r3, #12]
 800949c:	0c1a      	lsrs	r2, r3, #16
 800949e:	693b      	ldr	r3, [r7, #16]
 80094a0:	331e      	adds	r3, #30
 80094a2:	b2d2      	uxtb	r2, r2
 80094a4:	701a      	strb	r2, [r3, #0]
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80094ac:	68db      	ldr	r3, [r3, #12]
 80094ae:	0e1a      	lsrs	r2, r3, #24
 80094b0:	693b      	ldr	r3, [r7, #16]
 80094b2:	331f      	adds	r3, #31
 80094b4:	b2d2      	uxtb	r2, r2
 80094b6:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80094be:	691b      	ldr	r3, [r3, #16]
 80094c0:	4619      	mov	r1, r3
 80094c2:	6938      	ldr	r0, [r7, #16]
 80094c4:	f7fd ffdf 	bl	8007486 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 80094c8:	f7fc fd12 	bl	8005ef0 <get_fattime>
 80094cc:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	3316      	adds	r3, #22
 80094d2:	68fa      	ldr	r2, [r7, #12]
 80094d4:	b2d2      	uxtb	r2, r2
 80094d6:	701a      	strb	r2, [r3, #0]
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	b29b      	uxth	r3, r3
 80094dc:	0a1b      	lsrs	r3, r3, #8
 80094de:	b29a      	uxth	r2, r3
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	3317      	adds	r3, #23
 80094e4:	b2d2      	uxtb	r2, r2
 80094e6:	701a      	strb	r2, [r3, #0]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	0c1a      	lsrs	r2, r3, #16
 80094ec:	693b      	ldr	r3, [r7, #16]
 80094ee:	3318      	adds	r3, #24
 80094f0:	b2d2      	uxtb	r2, r2
 80094f2:	701a      	strb	r2, [r3, #0]
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	0e1a      	lsrs	r2, r3, #24
 80094f8:	693b      	ldr	r3, [r7, #16]
 80094fa:	3319      	adds	r3, #25
 80094fc:	b2d2      	uxtb	r2, r2
 80094fe:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	3312      	adds	r3, #18
 8009504:	2200      	movs	r2, #0
 8009506:	701a      	strb	r2, [r3, #0]
 8009508:	693b      	ldr	r3, [r7, #16]
 800950a:	3313      	adds	r3, #19
 800950c:	2200      	movs	r2, #0
 800950e:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009516:	799b      	ldrb	r3, [r3, #6]
 8009518:	f023 0320 	bic.w	r3, r3, #32
 800951c:	b2da      	uxtb	r2, r3
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009524:	719a      	strb	r2, [r3, #6]
				fp->fs->wflag = 1;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009532:	2201      	movs	r2, #1
 8009534:	711a      	strb	r2, [r3, #4]
				res = sync_fs(fp->fs);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	4618      	mov	r0, r3
 8009540:	f7fd f890 	bl	8006664 <sync_fs>
 8009544:	4603      	mov	r3, r0
 8009546:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8009548:	7dfb      	ldrb	r3, [r7, #23]
}
 800954a:	4618      	mov	r0, r3
 800954c:	3718      	adds	r7, #24
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}

08009552 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8009552:	b580      	push	{r7, lr}
 8009554:	b084      	sub	sp, #16
 8009556:	af00      	add	r7, sp, #0
 8009558:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f7ff ff2b 	bl	80093b6 <f_sync>
 8009560:	4603      	mov	r3, r0
 8009562:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009564:	7bfb      	ldrb	r3, [r7, #15]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d119      	bne.n	800959e <f_close+0x4c>
#endif
	{
		res = validate(fp);				/* Lock volume */
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f7ff f950 	bl	8008810 <validate>
 8009570:	4603      	mov	r3, r0
 8009572:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009574:	7bfb      	ldrb	r3, [r7, #15]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d111      	bne.n	800959e <f_close+0x4c>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009582:	4618      	mov	r0, r3
 8009584:	f7fc ff7c 	bl	8006480 <dec_lock>
 8009588:	4603      	mov	r3, r0
 800958a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800958c:	7bfb      	ldrb	r3, [r7, #15]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d105      	bne.n	800959e <f_close+0x4c>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009598:	461a      	mov	r2, r3
 800959a:	2300      	movs	r3, #0
 800959c:	6013      	str	r3, [r2, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800959e:	7bfb      	ldrb	r3, [r7, #15]
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	3710      	adds	r7, #16
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}

080095a8 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b090      	sub	sp, #64	@ 0x40
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
 80095b0:	6039      	str	r1, [r7, #0]
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f7ff f92c 	bl	8008810 <validate>
 80095b8:	4603      	mov	r3, r0
 80095ba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80095be:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d002      	beq.n	80095cc <f_lseek+0x24>
 80095c6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80095ca:	e2da      	b.n	8009b82 <f_lseek+0x5da>
	if (fp->err)						/* Check error */
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80095d2:	79db      	ldrb	r3, [r3, #7]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d004      	beq.n	80095e2 <f_lseek+0x3a>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80095de:	79db      	ldrb	r3, [r3, #7]
 80095e0:	e2cf      	b.n	8009b82 <f_lseek+0x5da>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80095e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	f000 8124 	beq.w	8009838 <f_lseek+0x290>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095f6:	d16c      	bne.n	80096d2 <f_lseek+0x12a>
			tbl = fp->cltbl;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80095fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009600:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8009602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009604:	1d1a      	adds	r2, r3, #4
 8009606:	627a      	str	r2, [r7, #36]	@ 0x24
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	617b      	str	r3, [r7, #20]
 800960c:	2302      	movs	r3, #2
 800960e:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->sclust;			/* Top of the chain */
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009616:	691b      	ldr	r3, [r3, #16]
 8009618:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800961a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800961c:	2b00      	cmp	r3, #0
 800961e:	d046      	beq.n	80096ae <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8009620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009622:	613b      	str	r3, [r7, #16]
 8009624:	2300      	movs	r3, #0
 8009626:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800962a:	3302      	adds	r3, #2
 800962c:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800962e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009630:	60fb      	str	r3, [r7, #12]
 8009632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009634:	3301      	adds	r3, #1
 8009636:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(fp->fs, cl);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009642:	4618      	mov	r0, r3
 8009644:	f7fd f8f1 	bl	800682a <get_fat>
 8009648:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 800964a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800964c:	2b01      	cmp	r3, #1
 800964e:	d806      	bhi.n	800965e <f_lseek+0xb6>
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009656:	2202      	movs	r2, #2
 8009658:	71da      	strb	r2, [r3, #7]
 800965a:	2302      	movs	r3, #2
 800965c:	e291      	b.n	8009b82 <f_lseek+0x5da>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800965e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009664:	d106      	bne.n	8009674 <f_lseek+0xcc>
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800966c:	2201      	movs	r2, #1
 800966e:	71da      	strb	r2, [r3, #7]
 8009670:	2301      	movs	r3, #1
 8009672:	e286      	b.n	8009b82 <f_lseek+0x5da>
					} while (cl == pcl + 1);
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	3301      	adds	r3, #1
 8009678:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800967a:	429a      	cmp	r2, r3
 800967c:	d0d7      	beq.n	800962e <f_lseek+0x86>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800967e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	429a      	cmp	r2, r3
 8009684:	d809      	bhi.n	800969a <f_lseek+0xf2>
						*tbl++ = ncl; *tbl++ = tcl;
 8009686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009688:	1d1a      	adds	r2, r3, #4
 800968a:	627a      	str	r2, [r7, #36]	@ 0x24
 800968c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800968e:	601a      	str	r2, [r3, #0]
 8009690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009692:	1d1a      	adds	r2, r3, #4
 8009694:	627a      	str	r2, [r7, #36]	@ 0x24
 8009696:	693a      	ldr	r2, [r7, #16]
 8009698:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096a6:	695b      	ldr	r3, [r3, #20]
 80096a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096aa:	429a      	cmp	r2, r3
 80096ac:	d3b8      	bcc.n	8009620 <f_lseek+0x78>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80096b8:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen)
 80096ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	429a      	cmp	r2, r3
 80096c0:	d803      	bhi.n	80096ca <f_lseek+0x122>
				*tbl = 0;		/* Terminate table */
 80096c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c4:	2200      	movs	r2, #0
 80096c6:	601a      	str	r2, [r3, #0]
 80096c8:	e259      	b.n	8009b7e <f_lseek+0x5d6>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80096ca:	2311      	movs	r3, #17
 80096cc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80096d0:	e255      	b.n	8009b7e <f_lseek+0x5d6>

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	683a      	ldr	r2, [r7, #0]
 80096dc:	429a      	cmp	r2, r3
 80096de:	d904      	bls.n	80096ea <f_lseek+0x142>
				ofs = fp->fsize;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096e6:	68db      	ldr	r3, [r3, #12]
 80096e8:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096f0:	461a      	mov	r2, r3
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	6093      	str	r3, [r2, #8]
			if (ofs) {
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	f000 8240 	beq.w	8009b7e <f_lseek+0x5d6>
				fp->clust = clmt_clust(fp, ofs - 1);
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	3b01      	subs	r3, #1
 8009702:	4619      	mov	r1, r3
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f7fd fbe8 	bl	8006eda <clmt_clust>
 800970a:	4602      	mov	r2, r0
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009712:	615a      	str	r2, [r3, #20]
				dsc = clust2sect(fp->fs, fp->clust);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800971a:	681a      	ldr	r2, [r3, #0]
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009722:	695b      	ldr	r3, [r3, #20]
 8009724:	4619      	mov	r1, r3
 8009726:	4610      	mov	r0, r2
 8009728:	f7fd f85b 	bl	80067e2 <clust2sect>
 800972c:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 800972e:	69bb      	ldr	r3, [r7, #24]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d106      	bne.n	8009742 <f_lseek+0x19a>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800973a:	2202      	movs	r2, #2
 800973c:	71da      	strb	r2, [r3, #7]
 800973e:	2302      	movs	r3, #2
 8009740:	e21f      	b.n	8009b82 <f_lseek+0x5da>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	3b01      	subs	r3, #1
 8009746:	687a      	ldr	r2, [r7, #4]
 8009748:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800974c:	6812      	ldr	r2, [r2, #0]
 800974e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009752:	8952      	ldrh	r2, [r2, #10]
 8009754:	fbb3 f3f2 	udiv	r3, r3, r2
 8009758:	687a      	ldr	r2, [r7, #4]
 800975a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800975e:	6812      	ldr	r2, [r2, #0]
 8009760:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009764:	7892      	ldrb	r2, [r2, #2]
 8009766:	3a01      	subs	r2, #1
 8009768:	4013      	ands	r3, r2
 800976a:	69ba      	ldr	r2, [r7, #24]
 800976c:	4413      	add	r3, r2
 800976e:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009776:	689b      	ldr	r3, [r3, #8]
 8009778:	687a      	ldr	r2, [r7, #4]
 800977a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800977e:	6812      	ldr	r2, [r2, #0]
 8009780:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009784:	8952      	ldrh	r2, [r2, #10]
 8009786:	fbb3 f1f2 	udiv	r1, r3, r2
 800978a:	fb01 f202 	mul.w	r2, r1, r2
 800978e:	1a9b      	subs	r3, r3, r2
 8009790:	2b00      	cmp	r3, #0
 8009792:	f000 81f4 	beq.w	8009b7e <f_lseek+0x5d6>
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800979c:	699b      	ldr	r3, [r3, #24]
 800979e:	69ba      	ldr	r2, [r7, #24]
 80097a0:	429a      	cmp	r2, r3
 80097a2:	f000 81ec 	beq.w	8009b7e <f_lseek+0x5d6>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80097ac:	799b      	ldrb	r3, [r3, #6]
 80097ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d023      	beq.n	80097fe <f_lseek+0x256>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80097c2:	7858      	ldrb	r0, [r3, #1]
 80097c4:	6879      	ldr	r1, [r7, #4]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80097cc:	699a      	ldr	r2, [r3, #24]
 80097ce:	2301      	movs	r3, #1
 80097d0:	f7fc fc50 	bl	8006074 <disk_write>
 80097d4:	4603      	mov	r3, r0
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d006      	beq.n	80097e8 <f_lseek+0x240>
							ABORT(fp->fs, FR_DISK_ERR);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80097e0:	2201      	movs	r2, #1
 80097e2:	71da      	strb	r2, [r3, #7]
 80097e4:	2301      	movs	r3, #1
 80097e6:	e1cc      	b.n	8009b82 <f_lseek+0x5da>
						fp->flag &= ~FA__DIRTY;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80097ee:	799b      	ldrb	r3, [r3, #6]
 80097f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80097f4:	b2da      	uxtb	r2, r3
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80097fc:	719a      	strb	r2, [r3, #6]
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800980a:	7858      	ldrb	r0, [r3, #1]
 800980c:	6879      	ldr	r1, [r7, #4]
 800980e:	2301      	movs	r3, #1
 8009810:	69ba      	ldr	r2, [r7, #24]
 8009812:	f7fc fc0f 	bl	8006034 <disk_read>
 8009816:	4603      	mov	r3, r0
 8009818:	2b00      	cmp	r3, #0
 800981a:	d006      	beq.n	800982a <f_lseek+0x282>
						ABORT(fp->fs, FR_DISK_ERR);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009822:	2201      	movs	r2, #1
 8009824:	71da      	strb	r2, [r3, #7]
 8009826:	2301      	movs	r3, #1
 8009828:	e1ab      	b.n	8009b82 <f_lseek+0x5da>
#endif
					fp->dsect = dsc;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009830:	461a      	mov	r2, r3
 8009832:	69bb      	ldr	r3, [r7, #24]
 8009834:	6193      	str	r3, [r2, #24]
 8009836:	e1a2      	b.n	8009b7e <f_lseek+0x5d6>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800983e:	68db      	ldr	r3, [r3, #12]
 8009840:	683a      	ldr	r2, [r7, #0]
 8009842:	429a      	cmp	r2, r3
 8009844:	d90c      	bls.n	8009860 <f_lseek+0x2b8>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800984c:	799b      	ldrb	r3, [r3, #6]
 800984e:	f003 0302 	and.w	r3, r3, #2
 8009852:	2b00      	cmp	r3, #0
 8009854:	d104      	bne.n	8009860 <f_lseek+0x2b8>
#endif
			) ofs = fp->fsize;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800985c:	68db      	ldr	r3, [r3, #12]
 800985e:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009866:	689b      	ldr	r3, [r3, #8]
 8009868:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800986a:	2300      	movs	r3, #0
 800986c:	637b      	str	r3, [r7, #52]	@ 0x34
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009874:	461a      	mov	r2, r3
 8009876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009878:	6093      	str	r3, [r2, #8]
		if (ofs) {
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	2b00      	cmp	r3, #0
 800987e:	f000 8100 	beq.w	8009a82 <f_lseek+0x4da>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800988e:	789b      	ldrb	r3, [r3, #2]
 8009890:	461a      	mov	r2, r3
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800989e:	895b      	ldrh	r3, [r3, #10]
 80098a0:	fb02 f303 	mul.w	r3, r2, r3
 80098a4:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80098a6:	6a3b      	ldr	r3, [r7, #32]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d021      	beq.n	80098f0 <f_lseek+0x348>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	1e5a      	subs	r2, r3, #1
 80098b0:	69fb      	ldr	r3, [r7, #28]
 80098b2:	fbb2 f2f3 	udiv	r2, r2, r3
 80098b6:	6a3b      	ldr	r3, [r7, #32]
 80098b8:	1e59      	subs	r1, r3, #1
 80098ba:	69fb      	ldr	r3, [r7, #28]
 80098bc:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80098c0:	429a      	cmp	r2, r3
 80098c2:	d315      	bcc.n	80098f0 <f_lseek+0x348>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 80098c4:	6a3b      	ldr	r3, [r7, #32]
 80098c6:	1e5a      	subs	r2, r3, #1
 80098c8:	69fb      	ldr	r3, [r7, #28]
 80098ca:	425b      	negs	r3, r3
 80098cc:	4013      	ands	r3, r2
 80098ce:	687a      	ldr	r2, [r7, #4]
 80098d0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80098d4:	6093      	str	r3, [r2, #8]
				ofs -= fp->fptr;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	683a      	ldr	r2, [r7, #0]
 80098e0:	1ad3      	subs	r3, r2, r3
 80098e2:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80098ea:	695b      	ldr	r3, [r3, #20]
 80098ec:	63bb      	str	r3, [r7, #56]	@ 0x38
 80098ee:	e031      	b.n	8009954 <f_lseek+0x3ac>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80098f6:	691b      	ldr	r3, [r3, #16]
 80098f8:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80098fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d123      	bne.n	8009948 <f_lseek+0x3a0>
					clst = create_chain(fp->fs, 0);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	2100      	movs	r1, #0
 800990a:	4618      	mov	r0, r3
 800990c:	f7fd fa3d 	bl	8006d8a <create_chain>
 8009910:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8009912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009914:	2b01      	cmp	r3, #1
 8009916:	d106      	bne.n	8009926 <f_lseek+0x37e>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800991e:	2202      	movs	r2, #2
 8009920:	71da      	strb	r2, [r3, #7]
 8009922:	2302      	movs	r3, #2
 8009924:	e12d      	b.n	8009b82 <f_lseek+0x5da>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8009926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800992c:	d106      	bne.n	800993c <f_lseek+0x394>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009934:	2201      	movs	r2, #1
 8009936:	71da      	strb	r2, [r3, #7]
 8009938:	2301      	movs	r3, #1
 800993a:	e122      	b.n	8009b82 <f_lseek+0x5da>
					fp->sclust = clst;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009942:	461a      	mov	r2, r3
 8009944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009946:	6113      	str	r3, [r2, #16]
				}
#endif
				fp->clust = clst;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800994e:	461a      	mov	r2, r3
 8009950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009952:	6153      	str	r3, [r2, #20]
			}
			if (clst != 0) {
 8009954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009956:	2b00      	cmp	r3, #0
 8009958:	f000 8093 	beq.w	8009a82 <f_lseek+0x4da>
				while (ofs > bcs) {						/* Cluster following loop */
 800995c:	e052      	b.n	8009a04 <f_lseek+0x45c>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009964:	799b      	ldrb	r3, [r3, #6]
 8009966:	f003 0302 	and.w	r3, r3, #2
 800996a:	2b00      	cmp	r3, #0
 800996c:	d00e      	beq.n	800998c <f_lseek+0x3e4>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009978:	4618      	mov	r0, r3
 800997a:	f7fd fa06 	bl	8006d8a <create_chain>
 800997e:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* When disk gets full, clip file size */
 8009980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009982:	2b00      	cmp	r3, #0
 8009984:	d10b      	bne.n	800999e <f_lseek+0x3f6>
							ofs = bcs; break;
 8009986:	69fb      	ldr	r3, [r7, #28]
 8009988:	603b      	str	r3, [r7, #0]
 800998a:	e03f      	b.n	8009a0c <f_lseek+0x464>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009996:	4618      	mov	r0, r3
 8009998:	f7fc ff47 	bl	800682a <get_fat>
 800999c:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800999e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099a4:	d106      	bne.n	80099b4 <f_lseek+0x40c>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099ac:	2201      	movs	r2, #1
 80099ae:	71da      	strb	r2, [r3, #7]
 80099b0:	2301      	movs	r3, #1
 80099b2:	e0e6      	b.n	8009b82 <f_lseek+0x5da>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 80099b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099b6:	2b01      	cmp	r3, #1
 80099b8:	d909      	bls.n	80099ce <f_lseek+0x426>
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099c6:	695b      	ldr	r3, [r3, #20]
 80099c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80099ca:	429a      	cmp	r2, r3
 80099cc:	d306      	bcc.n	80099dc <f_lseek+0x434>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099d4:	2202      	movs	r2, #2
 80099d6:	71da      	strb	r2, [r3, #7]
 80099d8:	2302      	movs	r3, #2
 80099da:	e0d2      	b.n	8009b82 <f_lseek+0x5da>
					fp->clust = clst;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099e2:	461a      	mov	r2, r3
 80099e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099e6:	6153      	str	r3, [r2, #20]
					fp->fptr += bcs;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099ee:	689a      	ldr	r2, [r3, #8]
 80099f0:	69fb      	ldr	r3, [r7, #28]
 80099f2:	4413      	add	r3, r2
 80099f4:	687a      	ldr	r2, [r7, #4]
 80099f6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80099fa:	6093      	str	r3, [r2, #8]
					ofs -= bcs;
 80099fc:	683a      	ldr	r2, [r7, #0]
 80099fe:	69fb      	ldr	r3, [r7, #28]
 8009a00:	1ad3      	subs	r3, r2, r3
 8009a02:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 8009a04:	683a      	ldr	r2, [r7, #0]
 8009a06:	69fb      	ldr	r3, [r7, #28]
 8009a08:	429a      	cmp	r2, r3
 8009a0a:	d8a8      	bhi.n	800995e <f_lseek+0x3b6>
				}
				fp->fptr += ofs;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a12:	689a      	ldr	r2, [r3, #8]
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	4413      	add	r3, r2
 8009a18:	687a      	ldr	r2, [r7, #4]
 8009a1a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009a1e:	6093      	str	r3, [r2, #8]
				if (ofs % SS(fp->fs)) {
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a2c:	895b      	ldrh	r3, [r3, #10]
 8009a2e:	461a      	mov	r2, r3
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	fbb3 f1f2 	udiv	r1, r3, r2
 8009a36:	fb01 f202 	mul.w	r2, r1, r2
 8009a3a:	1a9b      	subs	r3, r3, r2
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d020      	beq.n	8009a82 <f_lseek+0x4da>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f7fc fec9 	bl	80067e2 <clust2sect>
 8009a50:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 8009a52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d106      	bne.n	8009a66 <f_lseek+0x4be>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a5e:	2202      	movs	r2, #2
 8009a60:	71da      	strb	r2, [r3, #7]
 8009a62:	2302      	movs	r3, #2
 8009a64:	e08d      	b.n	8009b82 <f_lseek+0x5da>
					nsect += ofs / SS(fp->fs);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a72:	895b      	ldrh	r3, [r3, #10]
 8009a74:	461a      	mov	r2, r3
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009a7e:	4413      	add	r3, r2
 8009a80:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a88:	689b      	ldr	r3, [r3, #8]
 8009a8a:	687a      	ldr	r2, [r7, #4]
 8009a8c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009a90:	6812      	ldr	r2, [r2, #0]
 8009a92:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009a96:	8952      	ldrh	r2, [r2, #10]
 8009a98:	fbb3 f1f2 	udiv	r1, r3, r2
 8009a9c:	fb01 f202 	mul.w	r2, r1, r2
 8009aa0:	1a9b      	subs	r3, r3, r2
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d04e      	beq.n	8009b44 <f_lseek+0x59c>
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009aac:	699b      	ldr	r3, [r3, #24]
 8009aae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ab0:	429a      	cmp	r2, r3
 8009ab2:	d047      	beq.n	8009b44 <f_lseek+0x59c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009aba:	799b      	ldrb	r3, [r3, #6]
 8009abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d023      	beq.n	8009b0c <f_lseek+0x564>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ad0:	7858      	ldrb	r0, [r3, #1]
 8009ad2:	6879      	ldr	r1, [r7, #4]
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ada:	699a      	ldr	r2, [r3, #24]
 8009adc:	2301      	movs	r3, #1
 8009ade:	f7fc fac9 	bl	8006074 <disk_write>
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d006      	beq.n	8009af6 <f_lseek+0x54e>
					ABORT(fp->fs, FR_DISK_ERR);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009aee:	2201      	movs	r2, #1
 8009af0:	71da      	strb	r2, [r3, #7]
 8009af2:	2301      	movs	r3, #1
 8009af4:	e045      	b.n	8009b82 <f_lseek+0x5da>
				fp->flag &= ~FA__DIRTY;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009afc:	799b      	ldrb	r3, [r3, #6]
 8009afe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b02:	b2da      	uxtb	r2, r3
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b0a:	719a      	strb	r2, [r3, #6]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b18:	7858      	ldrb	r0, [r3, #1]
 8009b1a:	6879      	ldr	r1, [r7, #4]
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b20:	f7fc fa88 	bl	8006034 <disk_read>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d006      	beq.n	8009b38 <f_lseek+0x590>
				ABORT(fp->fs, FR_DISK_ERR);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b30:	2201      	movs	r2, #1
 8009b32:	71da      	strb	r2, [r3, #7]
 8009b34:	2301      	movs	r3, #1
 8009b36:	e024      	b.n	8009b82 <f_lseek+0x5da>
#endif
			fp->dsect = nsect;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b3e:	461a      	mov	r2, r3
 8009b40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b42:	6193      	str	r3, [r2, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b4a:	689a      	ldr	r2, [r3, #8]
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b52:	68db      	ldr	r3, [r3, #12]
 8009b54:	429a      	cmp	r2, r3
 8009b56:	d912      	bls.n	8009b7e <f_lseek+0x5d6>
			fp->fsize = fp->fptr;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b5e:	689b      	ldr	r3, [r3, #8]
 8009b60:	687a      	ldr	r2, [r7, #4]
 8009b62:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009b66:	60d3      	str	r3, [r2, #12]
			fp->flag |= FA__WRITTEN;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b6e:	799b      	ldrb	r3, [r3, #6]
 8009b70:	f043 0320 	orr.w	r3, r3, #32
 8009b74:	b2da      	uxtb	r2, r3
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b7c:	719a      	strb	r2, [r3, #6]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 8009b7e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3740      	adds	r7, #64	@ 0x40
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}

08009b8a <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 8009b8a:	b580      	push	{r7, lr}
 8009b8c:	b084      	sub	sp, #16
 8009b8e:	af00      	add	r7, sp, #0
 8009b90:	6078      	str	r0, [r7, #4]
 8009b92:	460b      	mov	r3, r1
 8009b94:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 8009b96:	78fb      	ldrb	r3, [r7, #3]
 8009b98:	2b0a      	cmp	r3, #10
 8009b9a:	d103      	bne.n	8009ba4 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8009b9c:	210d      	movs	r1, #13
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f7ff fff3 	bl	8009b8a <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	db25      	blt.n	8009bfc <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	1c5a      	adds	r2, r3, #1
 8009bb4:	60fa      	str	r2, [r7, #12]
 8009bb6:	687a      	ldr	r2, [r7, #4]
 8009bb8:	4413      	add	r3, r2
 8009bba:	78fa      	ldrb	r2, [r7, #3]
 8009bbc:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	2b3c      	cmp	r3, #60	@ 0x3c
 8009bc2:	dd12      	ble.n	8009bea <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6818      	ldr	r0, [r3, #0]
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f103 010c 	add.w	r1, r3, #12
 8009bce:	68fa      	ldr	r2, [r7, #12]
 8009bd0:	f107 0308 	add.w	r3, r7, #8
 8009bd4:	f7ff f9b6 	bl	8008f44 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8009bd8:	68ba      	ldr	r2, [r7, #8]
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d101      	bne.n	8009be4 <putc_bfd+0x5a>
 8009be0:	2300      	movs	r3, #0
 8009be2:	e001      	b.n	8009be8 <putc_bfd+0x5e>
 8009be4:	f04f 33ff 	mov.w	r3, #4294967295
 8009be8:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	68fa      	ldr	r2, [r7, #12]
 8009bee:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	689b      	ldr	r3, [r3, #8]
 8009bf4:	1c5a      	adds	r2, r3, #1
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	609a      	str	r2, [r3, #8]
 8009bfa:	e000      	b.n	8009bfe <putc_bfd+0x74>
	if (i < 0) return;
 8009bfc:	bf00      	nop
}
 8009bfe:	3710      	adds	r7, #16
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8009c04:	b590      	push	{r4, r7, lr}
 8009c06:	b097      	sub	sp, #92	@ 0x5c
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
 8009c0c:	6039      	str	r1, [r7, #0]
	putbuff pb;
	UINT nw;


	pb.fp = fp;				/* Initialize output buffer */
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	60fb      	str	r3, [r7, #12]
	pb.nchr = pb.idx = 0;
 8009c12:	2300      	movs	r3, #0
 8009c14:	613b      	str	r3, [r7, #16]
 8009c16:	693b      	ldr	r3, [r7, #16]
 8009c18:	617b      	str	r3, [r7, #20]

	while (*str)			/* Put the string */
 8009c1a:	e009      	b.n	8009c30 <f_puts+0x2c>
		putc_bfd(&pb, *str++);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	1c5a      	adds	r2, r3, #1
 8009c20:	607a      	str	r2, [r7, #4]
 8009c22:	781a      	ldrb	r2, [r3, #0]
 8009c24:	f107 030c 	add.w	r3, r7, #12
 8009c28:	4611      	mov	r1, r2
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f7ff ffad 	bl	8009b8a <putc_bfd>
	while (*str)			/* Put the string */
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	781b      	ldrb	r3, [r3, #0]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d1f1      	bne.n	8009c1c <f_puts+0x18>

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	db15      	blt.n	8009c6a <f_puts+0x66>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 8009c3e:	68f8      	ldr	r0, [r7, #12]
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	461c      	mov	r4, r3
 8009c44:	f107 0208 	add.w	r2, r7, #8
 8009c48:	f107 030c 	add.w	r3, r7, #12
 8009c4c:	f103 010c 	add.w	r1, r3, #12
 8009c50:	4613      	mov	r3, r2
 8009c52:	4622      	mov	r2, r4
 8009c54:	f7ff f976 	bl	8008f44 <f_write>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d105      	bne.n	8009c6a <f_puts+0x66>
		&& (UINT)pb.idx == nw) return pb.nchr;
 8009c5e:	693b      	ldr	r3, [r7, #16]
 8009c60:	68ba      	ldr	r2, [r7, #8]
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d101      	bne.n	8009c6a <f_puts+0x66>
 8009c66:	697b      	ldr	r3, [r7, #20]
 8009c68:	e001      	b.n	8009c6e <f_puts+0x6a>
	return EOF;
 8009c6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	375c      	adds	r7, #92	@ 0x5c
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd90      	pop	{r4, r7, pc}
	...

08009c78 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b087      	sub	sp, #28
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	60f8      	str	r0, [r7, #12]
 8009c80:	60b9      	str	r1, [r7, #8]
 8009c82:	4613      	mov	r3, r2
 8009c84:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009c86:	2301      	movs	r3, #1
 8009c88:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8009c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8009d08 <FATFS_LinkDriverEx+0x90>)
 8009c90:	7a5b      	ldrb	r3, [r3, #9]
 8009c92:	b2db      	uxtb	r3, r3
 8009c94:	2b01      	cmp	r3, #1
 8009c96:	d831      	bhi.n	8009cfc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009c98:	4b1b      	ldr	r3, [pc, #108]	@ (8009d08 <FATFS_LinkDriverEx+0x90>)
 8009c9a:	7a5b      	ldrb	r3, [r3, #9]
 8009c9c:	b2db      	uxtb	r3, r3
 8009c9e:	461a      	mov	r2, r3
 8009ca0:	4b19      	ldr	r3, [pc, #100]	@ (8009d08 <FATFS_LinkDriverEx+0x90>)
 8009ca2:	2100      	movs	r1, #0
 8009ca4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8009ca6:	4b18      	ldr	r3, [pc, #96]	@ (8009d08 <FATFS_LinkDriverEx+0x90>)
 8009ca8:	7a5b      	ldrb	r3, [r3, #9]
 8009caa:	b2db      	uxtb	r3, r3
 8009cac:	4a16      	ldr	r2, [pc, #88]	@ (8009d08 <FATFS_LinkDriverEx+0x90>)
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	4413      	add	r3, r2
 8009cb2:	68fa      	ldr	r2, [r7, #12]
 8009cb4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8009cb6:	4b14      	ldr	r3, [pc, #80]	@ (8009d08 <FATFS_LinkDriverEx+0x90>)
 8009cb8:	7a5b      	ldrb	r3, [r3, #9]
 8009cba:	b2db      	uxtb	r3, r3
 8009cbc:	461a      	mov	r2, r3
 8009cbe:	4b12      	ldr	r3, [pc, #72]	@ (8009d08 <FATFS_LinkDriverEx+0x90>)
 8009cc0:	4413      	add	r3, r2
 8009cc2:	79fa      	ldrb	r2, [r7, #7]
 8009cc4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009cc6:	4b10      	ldr	r3, [pc, #64]	@ (8009d08 <FATFS_LinkDriverEx+0x90>)
 8009cc8:	7a5b      	ldrb	r3, [r3, #9]
 8009cca:	b2db      	uxtb	r3, r3
 8009ccc:	1c5a      	adds	r2, r3, #1
 8009cce:	b2d1      	uxtb	r1, r2
 8009cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8009d08 <FATFS_LinkDriverEx+0x90>)
 8009cd2:	7251      	strb	r1, [r2, #9]
 8009cd4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009cd6:	7dbb      	ldrb	r3, [r7, #22]
 8009cd8:	3330      	adds	r3, #48	@ 0x30
 8009cda:	b2da      	uxtb	r2, r3
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	3301      	adds	r3, #1
 8009ce4:	223a      	movs	r2, #58	@ 0x3a
 8009ce6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	3302      	adds	r3, #2
 8009cec:	222f      	movs	r2, #47	@ 0x2f
 8009cee:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	3303      	adds	r3, #3
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8009cfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	371c      	adds	r7, #28
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bc80      	pop	{r7}
 8009d06:	4770      	bx	lr
 8009d08:	20002890 	.word	0x20002890

08009d0c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b082      	sub	sp, #8
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
 8009d14:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009d16:	2200      	movs	r2, #0
 8009d18:	6839      	ldr	r1, [r7, #0]
 8009d1a:	6878      	ldr	r0, [r7, #4]
 8009d1c:	f7ff ffac 	bl	8009c78 <FATFS_LinkDriverEx>
 8009d20:	4603      	mov	r3, r0
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	3708      	adds	r7, #8
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}
	...

08009d2c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 8009d2c:	b480      	push	{r7}
 8009d2e:	b085      	sub	sp, #20
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	4603      	mov	r3, r0
 8009d34:	6039      	str	r1, [r7, #0]
 8009d36:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8009d38:	88fb      	ldrh	r3, [r7, #6]
 8009d3a:	2b7f      	cmp	r3, #127	@ 0x7f
 8009d3c:	d802      	bhi.n	8009d44 <ff_convert+0x18>
		c = chr;
 8009d3e:	88fb      	ldrh	r3, [r7, #6]
 8009d40:	81fb      	strh	r3, [r7, #14]
 8009d42:	e025      	b.n	8009d90 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d00b      	beq.n	8009d62 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8009d4a:	88fb      	ldrh	r3, [r7, #6]
 8009d4c:	2bff      	cmp	r3, #255	@ 0xff
 8009d4e:	d805      	bhi.n	8009d5c <ff_convert+0x30>
 8009d50:	88fb      	ldrh	r3, [r7, #6]
 8009d52:	3b80      	subs	r3, #128	@ 0x80
 8009d54:	4a11      	ldr	r2, [pc, #68]	@ (8009d9c <ff_convert+0x70>)
 8009d56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d5a:	e000      	b.n	8009d5e <ff_convert+0x32>
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	81fb      	strh	r3, [r7, #14]
 8009d60:	e016      	b.n	8009d90 <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 8009d62:	2300      	movs	r3, #0
 8009d64:	81fb      	strh	r3, [r7, #14]
 8009d66:	e009      	b.n	8009d7c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8009d68:	89fb      	ldrh	r3, [r7, #14]
 8009d6a:	4a0c      	ldr	r2, [pc, #48]	@ (8009d9c <ff_convert+0x70>)
 8009d6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d70:	88fa      	ldrh	r2, [r7, #6]
 8009d72:	429a      	cmp	r2, r3
 8009d74:	d006      	beq.n	8009d84 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8009d76:	89fb      	ldrh	r3, [r7, #14]
 8009d78:	3301      	adds	r3, #1
 8009d7a:	81fb      	strh	r3, [r7, #14]
 8009d7c:	89fb      	ldrh	r3, [r7, #14]
 8009d7e:	2b7f      	cmp	r3, #127	@ 0x7f
 8009d80:	d9f2      	bls.n	8009d68 <ff_convert+0x3c>
 8009d82:	e000      	b.n	8009d86 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8009d84:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8009d86:	89fb      	ldrh	r3, [r7, #14]
 8009d88:	3380      	adds	r3, #128	@ 0x80
 8009d8a:	b29b      	uxth	r3, r3
 8009d8c:	b2db      	uxtb	r3, r3
 8009d8e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8009d90:	89fb      	ldrh	r3, [r7, #14]
}
 8009d92:	4618      	mov	r0, r3
 8009d94:	3714      	adds	r7, #20
 8009d96:	46bd      	mov	sp, r7
 8009d98:	bc80      	pop	{r7}
 8009d9a:	4770      	bx	lr
 8009d9c:	0800aa8c 	.word	0x0800aa8c

08009da0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 8009da0:	b480      	push	{r7}
 8009da2:	b085      	sub	sp, #20
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	4603      	mov	r3, r0
 8009da8:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 8009daa:	2300      	movs	r3, #0
 8009dac:	60fb      	str	r3, [r7, #12]
 8009dae:	e002      	b.n	8009db6 <ff_wtoupper+0x16>
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	3301      	adds	r3, #1
 8009db4:	60fb      	str	r3, [r7, #12]
 8009db6:	4a0f      	ldr	r2, [pc, #60]	@ (8009df4 <ff_wtoupper+0x54>)
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d006      	beq.n	8009dd0 <ff_wtoupper+0x30>
 8009dc2:	4a0c      	ldr	r2, [pc, #48]	@ (8009df4 <ff_wtoupper+0x54>)
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dca:	88fa      	ldrh	r2, [r7, #6]
 8009dcc:	429a      	cmp	r2, r3
 8009dce:	d1ef      	bne.n	8009db0 <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 8009dd0:	4a08      	ldr	r2, [pc, #32]	@ (8009df4 <ff_wtoupper+0x54>)
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d004      	beq.n	8009de6 <ff_wtoupper+0x46>
 8009ddc:	4a06      	ldr	r2, [pc, #24]	@ (8009df8 <ff_wtoupper+0x58>)
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009de4:	e000      	b.n	8009de8 <ff_wtoupper+0x48>
 8009de6:	88fb      	ldrh	r3, [r7, #6]
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3714      	adds	r7, #20
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bc80      	pop	{r7}
 8009df0:	4770      	bx	lr
 8009df2:	bf00      	nop
 8009df4:	0800ab8c 	.word	0x0800ab8c
 8009df8:	0800ad6c 	.word	0x0800ad6c

08009dfc <siprintf>:
 8009dfc:	b40e      	push	{r1, r2, r3}
 8009dfe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009e02:	b510      	push	{r4, lr}
 8009e04:	2400      	movs	r4, #0
 8009e06:	b09d      	sub	sp, #116	@ 0x74
 8009e08:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009e0a:	9002      	str	r0, [sp, #8]
 8009e0c:	9006      	str	r0, [sp, #24]
 8009e0e:	9107      	str	r1, [sp, #28]
 8009e10:	9104      	str	r1, [sp, #16]
 8009e12:	4809      	ldr	r0, [pc, #36]	@ (8009e38 <siprintf+0x3c>)
 8009e14:	4909      	ldr	r1, [pc, #36]	@ (8009e3c <siprintf+0x40>)
 8009e16:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e1a:	9105      	str	r1, [sp, #20]
 8009e1c:	6800      	ldr	r0, [r0, #0]
 8009e1e:	a902      	add	r1, sp, #8
 8009e20:	9301      	str	r3, [sp, #4]
 8009e22:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009e24:	f000 f992 	bl	800a14c <_svfiprintf_r>
 8009e28:	9b02      	ldr	r3, [sp, #8]
 8009e2a:	701c      	strb	r4, [r3, #0]
 8009e2c:	b01d      	add	sp, #116	@ 0x74
 8009e2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e32:	b003      	add	sp, #12
 8009e34:	4770      	bx	lr
 8009e36:	bf00      	nop
 8009e38:	20000098 	.word	0x20000098
 8009e3c:	ffff0208 	.word	0xffff0208

08009e40 <memset>:
 8009e40:	4603      	mov	r3, r0
 8009e42:	4402      	add	r2, r0
 8009e44:	4293      	cmp	r3, r2
 8009e46:	d100      	bne.n	8009e4a <memset+0xa>
 8009e48:	4770      	bx	lr
 8009e4a:	f803 1b01 	strb.w	r1, [r3], #1
 8009e4e:	e7f9      	b.n	8009e44 <memset+0x4>

08009e50 <__errno>:
 8009e50:	4b01      	ldr	r3, [pc, #4]	@ (8009e58 <__errno+0x8>)
 8009e52:	6818      	ldr	r0, [r3, #0]
 8009e54:	4770      	bx	lr
 8009e56:	bf00      	nop
 8009e58:	20000098 	.word	0x20000098

08009e5c <__libc_init_array>:
 8009e5c:	b570      	push	{r4, r5, r6, lr}
 8009e5e:	2600      	movs	r6, #0
 8009e60:	4d0c      	ldr	r5, [pc, #48]	@ (8009e94 <__libc_init_array+0x38>)
 8009e62:	4c0d      	ldr	r4, [pc, #52]	@ (8009e98 <__libc_init_array+0x3c>)
 8009e64:	1b64      	subs	r4, r4, r5
 8009e66:	10a4      	asrs	r4, r4, #2
 8009e68:	42a6      	cmp	r6, r4
 8009e6a:	d109      	bne.n	8009e80 <__libc_init_array+0x24>
 8009e6c:	f000 fc76 	bl	800a75c <_init>
 8009e70:	2600      	movs	r6, #0
 8009e72:	4d0a      	ldr	r5, [pc, #40]	@ (8009e9c <__libc_init_array+0x40>)
 8009e74:	4c0a      	ldr	r4, [pc, #40]	@ (8009ea0 <__libc_init_array+0x44>)
 8009e76:	1b64      	subs	r4, r4, r5
 8009e78:	10a4      	asrs	r4, r4, #2
 8009e7a:	42a6      	cmp	r6, r4
 8009e7c:	d105      	bne.n	8009e8a <__libc_init_array+0x2e>
 8009e7e:	bd70      	pop	{r4, r5, r6, pc}
 8009e80:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e84:	4798      	blx	r3
 8009e86:	3601      	adds	r6, #1
 8009e88:	e7ee      	b.n	8009e68 <__libc_init_array+0xc>
 8009e8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e8e:	4798      	blx	r3
 8009e90:	3601      	adds	r6, #1
 8009e92:	e7f2      	b.n	8009e7a <__libc_init_array+0x1e>
 8009e94:	0800af88 	.word	0x0800af88
 8009e98:	0800af88 	.word	0x0800af88
 8009e9c:	0800af88 	.word	0x0800af88
 8009ea0:	0800af8c 	.word	0x0800af8c

08009ea4 <__retarget_lock_acquire_recursive>:
 8009ea4:	4770      	bx	lr

08009ea6 <__retarget_lock_release_recursive>:
 8009ea6:	4770      	bx	lr

08009ea8 <_free_r>:
 8009ea8:	b538      	push	{r3, r4, r5, lr}
 8009eaa:	4605      	mov	r5, r0
 8009eac:	2900      	cmp	r1, #0
 8009eae:	d040      	beq.n	8009f32 <_free_r+0x8a>
 8009eb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009eb4:	1f0c      	subs	r4, r1, #4
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	bfb8      	it	lt
 8009eba:	18e4      	addlt	r4, r4, r3
 8009ebc:	f000 f8de 	bl	800a07c <__malloc_lock>
 8009ec0:	4a1c      	ldr	r2, [pc, #112]	@ (8009f34 <_free_r+0x8c>)
 8009ec2:	6813      	ldr	r3, [r2, #0]
 8009ec4:	b933      	cbnz	r3, 8009ed4 <_free_r+0x2c>
 8009ec6:	6063      	str	r3, [r4, #4]
 8009ec8:	6014      	str	r4, [r2, #0]
 8009eca:	4628      	mov	r0, r5
 8009ecc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ed0:	f000 b8da 	b.w	800a088 <__malloc_unlock>
 8009ed4:	42a3      	cmp	r3, r4
 8009ed6:	d908      	bls.n	8009eea <_free_r+0x42>
 8009ed8:	6820      	ldr	r0, [r4, #0]
 8009eda:	1821      	adds	r1, r4, r0
 8009edc:	428b      	cmp	r3, r1
 8009ede:	bf01      	itttt	eq
 8009ee0:	6819      	ldreq	r1, [r3, #0]
 8009ee2:	685b      	ldreq	r3, [r3, #4]
 8009ee4:	1809      	addeq	r1, r1, r0
 8009ee6:	6021      	streq	r1, [r4, #0]
 8009ee8:	e7ed      	b.n	8009ec6 <_free_r+0x1e>
 8009eea:	461a      	mov	r2, r3
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	b10b      	cbz	r3, 8009ef4 <_free_r+0x4c>
 8009ef0:	42a3      	cmp	r3, r4
 8009ef2:	d9fa      	bls.n	8009eea <_free_r+0x42>
 8009ef4:	6811      	ldr	r1, [r2, #0]
 8009ef6:	1850      	adds	r0, r2, r1
 8009ef8:	42a0      	cmp	r0, r4
 8009efa:	d10b      	bne.n	8009f14 <_free_r+0x6c>
 8009efc:	6820      	ldr	r0, [r4, #0]
 8009efe:	4401      	add	r1, r0
 8009f00:	1850      	adds	r0, r2, r1
 8009f02:	4283      	cmp	r3, r0
 8009f04:	6011      	str	r1, [r2, #0]
 8009f06:	d1e0      	bne.n	8009eca <_free_r+0x22>
 8009f08:	6818      	ldr	r0, [r3, #0]
 8009f0a:	685b      	ldr	r3, [r3, #4]
 8009f0c:	4408      	add	r0, r1
 8009f0e:	6010      	str	r0, [r2, #0]
 8009f10:	6053      	str	r3, [r2, #4]
 8009f12:	e7da      	b.n	8009eca <_free_r+0x22>
 8009f14:	d902      	bls.n	8009f1c <_free_r+0x74>
 8009f16:	230c      	movs	r3, #12
 8009f18:	602b      	str	r3, [r5, #0]
 8009f1a:	e7d6      	b.n	8009eca <_free_r+0x22>
 8009f1c:	6820      	ldr	r0, [r4, #0]
 8009f1e:	1821      	adds	r1, r4, r0
 8009f20:	428b      	cmp	r3, r1
 8009f22:	bf01      	itttt	eq
 8009f24:	6819      	ldreq	r1, [r3, #0]
 8009f26:	685b      	ldreq	r3, [r3, #4]
 8009f28:	1809      	addeq	r1, r1, r0
 8009f2a:	6021      	streq	r1, [r4, #0]
 8009f2c:	6063      	str	r3, [r4, #4]
 8009f2e:	6054      	str	r4, [r2, #4]
 8009f30:	e7cb      	b.n	8009eca <_free_r+0x22>
 8009f32:	bd38      	pop	{r3, r4, r5, pc}
 8009f34:	200029e0 	.word	0x200029e0

08009f38 <sbrk_aligned>:
 8009f38:	b570      	push	{r4, r5, r6, lr}
 8009f3a:	4e0f      	ldr	r6, [pc, #60]	@ (8009f78 <sbrk_aligned+0x40>)
 8009f3c:	460c      	mov	r4, r1
 8009f3e:	6831      	ldr	r1, [r6, #0]
 8009f40:	4605      	mov	r5, r0
 8009f42:	b911      	cbnz	r1, 8009f4a <sbrk_aligned+0x12>
 8009f44:	f000 fba8 	bl	800a698 <_sbrk_r>
 8009f48:	6030      	str	r0, [r6, #0]
 8009f4a:	4621      	mov	r1, r4
 8009f4c:	4628      	mov	r0, r5
 8009f4e:	f000 fba3 	bl	800a698 <_sbrk_r>
 8009f52:	1c43      	adds	r3, r0, #1
 8009f54:	d103      	bne.n	8009f5e <sbrk_aligned+0x26>
 8009f56:	f04f 34ff 	mov.w	r4, #4294967295
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	bd70      	pop	{r4, r5, r6, pc}
 8009f5e:	1cc4      	adds	r4, r0, #3
 8009f60:	f024 0403 	bic.w	r4, r4, #3
 8009f64:	42a0      	cmp	r0, r4
 8009f66:	d0f8      	beq.n	8009f5a <sbrk_aligned+0x22>
 8009f68:	1a21      	subs	r1, r4, r0
 8009f6a:	4628      	mov	r0, r5
 8009f6c:	f000 fb94 	bl	800a698 <_sbrk_r>
 8009f70:	3001      	adds	r0, #1
 8009f72:	d1f2      	bne.n	8009f5a <sbrk_aligned+0x22>
 8009f74:	e7ef      	b.n	8009f56 <sbrk_aligned+0x1e>
 8009f76:	bf00      	nop
 8009f78:	200029dc 	.word	0x200029dc

08009f7c <_malloc_r>:
 8009f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f80:	1ccd      	adds	r5, r1, #3
 8009f82:	f025 0503 	bic.w	r5, r5, #3
 8009f86:	3508      	adds	r5, #8
 8009f88:	2d0c      	cmp	r5, #12
 8009f8a:	bf38      	it	cc
 8009f8c:	250c      	movcc	r5, #12
 8009f8e:	2d00      	cmp	r5, #0
 8009f90:	4606      	mov	r6, r0
 8009f92:	db01      	blt.n	8009f98 <_malloc_r+0x1c>
 8009f94:	42a9      	cmp	r1, r5
 8009f96:	d904      	bls.n	8009fa2 <_malloc_r+0x26>
 8009f98:	230c      	movs	r3, #12
 8009f9a:	6033      	str	r3, [r6, #0]
 8009f9c:	2000      	movs	r0, #0
 8009f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009fa2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a078 <_malloc_r+0xfc>
 8009fa6:	f000 f869 	bl	800a07c <__malloc_lock>
 8009faa:	f8d8 3000 	ldr.w	r3, [r8]
 8009fae:	461c      	mov	r4, r3
 8009fb0:	bb44      	cbnz	r4, 800a004 <_malloc_r+0x88>
 8009fb2:	4629      	mov	r1, r5
 8009fb4:	4630      	mov	r0, r6
 8009fb6:	f7ff ffbf 	bl	8009f38 <sbrk_aligned>
 8009fba:	1c43      	adds	r3, r0, #1
 8009fbc:	4604      	mov	r4, r0
 8009fbe:	d158      	bne.n	800a072 <_malloc_r+0xf6>
 8009fc0:	f8d8 4000 	ldr.w	r4, [r8]
 8009fc4:	4627      	mov	r7, r4
 8009fc6:	2f00      	cmp	r7, #0
 8009fc8:	d143      	bne.n	800a052 <_malloc_r+0xd6>
 8009fca:	2c00      	cmp	r4, #0
 8009fcc:	d04b      	beq.n	800a066 <_malloc_r+0xea>
 8009fce:	6823      	ldr	r3, [r4, #0]
 8009fd0:	4639      	mov	r1, r7
 8009fd2:	4630      	mov	r0, r6
 8009fd4:	eb04 0903 	add.w	r9, r4, r3
 8009fd8:	f000 fb5e 	bl	800a698 <_sbrk_r>
 8009fdc:	4581      	cmp	r9, r0
 8009fde:	d142      	bne.n	800a066 <_malloc_r+0xea>
 8009fe0:	6821      	ldr	r1, [r4, #0]
 8009fe2:	4630      	mov	r0, r6
 8009fe4:	1a6d      	subs	r5, r5, r1
 8009fe6:	4629      	mov	r1, r5
 8009fe8:	f7ff ffa6 	bl	8009f38 <sbrk_aligned>
 8009fec:	3001      	adds	r0, #1
 8009fee:	d03a      	beq.n	800a066 <_malloc_r+0xea>
 8009ff0:	6823      	ldr	r3, [r4, #0]
 8009ff2:	442b      	add	r3, r5
 8009ff4:	6023      	str	r3, [r4, #0]
 8009ff6:	f8d8 3000 	ldr.w	r3, [r8]
 8009ffa:	685a      	ldr	r2, [r3, #4]
 8009ffc:	bb62      	cbnz	r2, 800a058 <_malloc_r+0xdc>
 8009ffe:	f8c8 7000 	str.w	r7, [r8]
 800a002:	e00f      	b.n	800a024 <_malloc_r+0xa8>
 800a004:	6822      	ldr	r2, [r4, #0]
 800a006:	1b52      	subs	r2, r2, r5
 800a008:	d420      	bmi.n	800a04c <_malloc_r+0xd0>
 800a00a:	2a0b      	cmp	r2, #11
 800a00c:	d917      	bls.n	800a03e <_malloc_r+0xc2>
 800a00e:	1961      	adds	r1, r4, r5
 800a010:	42a3      	cmp	r3, r4
 800a012:	6025      	str	r5, [r4, #0]
 800a014:	bf18      	it	ne
 800a016:	6059      	strne	r1, [r3, #4]
 800a018:	6863      	ldr	r3, [r4, #4]
 800a01a:	bf08      	it	eq
 800a01c:	f8c8 1000 	streq.w	r1, [r8]
 800a020:	5162      	str	r2, [r4, r5]
 800a022:	604b      	str	r3, [r1, #4]
 800a024:	4630      	mov	r0, r6
 800a026:	f000 f82f 	bl	800a088 <__malloc_unlock>
 800a02a:	f104 000b 	add.w	r0, r4, #11
 800a02e:	1d23      	adds	r3, r4, #4
 800a030:	f020 0007 	bic.w	r0, r0, #7
 800a034:	1ac2      	subs	r2, r0, r3
 800a036:	bf1c      	itt	ne
 800a038:	1a1b      	subne	r3, r3, r0
 800a03a:	50a3      	strne	r3, [r4, r2]
 800a03c:	e7af      	b.n	8009f9e <_malloc_r+0x22>
 800a03e:	6862      	ldr	r2, [r4, #4]
 800a040:	42a3      	cmp	r3, r4
 800a042:	bf0c      	ite	eq
 800a044:	f8c8 2000 	streq.w	r2, [r8]
 800a048:	605a      	strne	r2, [r3, #4]
 800a04a:	e7eb      	b.n	800a024 <_malloc_r+0xa8>
 800a04c:	4623      	mov	r3, r4
 800a04e:	6864      	ldr	r4, [r4, #4]
 800a050:	e7ae      	b.n	8009fb0 <_malloc_r+0x34>
 800a052:	463c      	mov	r4, r7
 800a054:	687f      	ldr	r7, [r7, #4]
 800a056:	e7b6      	b.n	8009fc6 <_malloc_r+0x4a>
 800a058:	461a      	mov	r2, r3
 800a05a:	685b      	ldr	r3, [r3, #4]
 800a05c:	42a3      	cmp	r3, r4
 800a05e:	d1fb      	bne.n	800a058 <_malloc_r+0xdc>
 800a060:	2300      	movs	r3, #0
 800a062:	6053      	str	r3, [r2, #4]
 800a064:	e7de      	b.n	800a024 <_malloc_r+0xa8>
 800a066:	230c      	movs	r3, #12
 800a068:	4630      	mov	r0, r6
 800a06a:	6033      	str	r3, [r6, #0]
 800a06c:	f000 f80c 	bl	800a088 <__malloc_unlock>
 800a070:	e794      	b.n	8009f9c <_malloc_r+0x20>
 800a072:	6005      	str	r5, [r0, #0]
 800a074:	e7d6      	b.n	800a024 <_malloc_r+0xa8>
 800a076:	bf00      	nop
 800a078:	200029e0 	.word	0x200029e0

0800a07c <__malloc_lock>:
 800a07c:	4801      	ldr	r0, [pc, #4]	@ (800a084 <__malloc_lock+0x8>)
 800a07e:	f7ff bf11 	b.w	8009ea4 <__retarget_lock_acquire_recursive>
 800a082:	bf00      	nop
 800a084:	200029d8 	.word	0x200029d8

0800a088 <__malloc_unlock>:
 800a088:	4801      	ldr	r0, [pc, #4]	@ (800a090 <__malloc_unlock+0x8>)
 800a08a:	f7ff bf0c 	b.w	8009ea6 <__retarget_lock_release_recursive>
 800a08e:	bf00      	nop
 800a090:	200029d8 	.word	0x200029d8

0800a094 <__ssputs_r>:
 800a094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a098:	461f      	mov	r7, r3
 800a09a:	688e      	ldr	r6, [r1, #8]
 800a09c:	4682      	mov	sl, r0
 800a09e:	42be      	cmp	r6, r7
 800a0a0:	460c      	mov	r4, r1
 800a0a2:	4690      	mov	r8, r2
 800a0a4:	680b      	ldr	r3, [r1, #0]
 800a0a6:	d82d      	bhi.n	800a104 <__ssputs_r+0x70>
 800a0a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a0b0:	d026      	beq.n	800a100 <__ssputs_r+0x6c>
 800a0b2:	6965      	ldr	r5, [r4, #20]
 800a0b4:	6909      	ldr	r1, [r1, #16]
 800a0b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a0ba:	eba3 0901 	sub.w	r9, r3, r1
 800a0be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a0c2:	1c7b      	adds	r3, r7, #1
 800a0c4:	444b      	add	r3, r9
 800a0c6:	106d      	asrs	r5, r5, #1
 800a0c8:	429d      	cmp	r5, r3
 800a0ca:	bf38      	it	cc
 800a0cc:	461d      	movcc	r5, r3
 800a0ce:	0553      	lsls	r3, r2, #21
 800a0d0:	d527      	bpl.n	800a122 <__ssputs_r+0x8e>
 800a0d2:	4629      	mov	r1, r5
 800a0d4:	f7ff ff52 	bl	8009f7c <_malloc_r>
 800a0d8:	4606      	mov	r6, r0
 800a0da:	b360      	cbz	r0, 800a136 <__ssputs_r+0xa2>
 800a0dc:	464a      	mov	r2, r9
 800a0de:	6921      	ldr	r1, [r4, #16]
 800a0e0:	f000 faf8 	bl	800a6d4 <memcpy>
 800a0e4:	89a3      	ldrh	r3, [r4, #12]
 800a0e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a0ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0ee:	81a3      	strh	r3, [r4, #12]
 800a0f0:	6126      	str	r6, [r4, #16]
 800a0f2:	444e      	add	r6, r9
 800a0f4:	6026      	str	r6, [r4, #0]
 800a0f6:	463e      	mov	r6, r7
 800a0f8:	6165      	str	r5, [r4, #20]
 800a0fa:	eba5 0509 	sub.w	r5, r5, r9
 800a0fe:	60a5      	str	r5, [r4, #8]
 800a100:	42be      	cmp	r6, r7
 800a102:	d900      	bls.n	800a106 <__ssputs_r+0x72>
 800a104:	463e      	mov	r6, r7
 800a106:	4632      	mov	r2, r6
 800a108:	4641      	mov	r1, r8
 800a10a:	6820      	ldr	r0, [r4, #0]
 800a10c:	f000 faaa 	bl	800a664 <memmove>
 800a110:	2000      	movs	r0, #0
 800a112:	68a3      	ldr	r3, [r4, #8]
 800a114:	1b9b      	subs	r3, r3, r6
 800a116:	60a3      	str	r3, [r4, #8]
 800a118:	6823      	ldr	r3, [r4, #0]
 800a11a:	4433      	add	r3, r6
 800a11c:	6023      	str	r3, [r4, #0]
 800a11e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a122:	462a      	mov	r2, r5
 800a124:	f000 fae4 	bl	800a6f0 <_realloc_r>
 800a128:	4606      	mov	r6, r0
 800a12a:	2800      	cmp	r0, #0
 800a12c:	d1e0      	bne.n	800a0f0 <__ssputs_r+0x5c>
 800a12e:	4650      	mov	r0, sl
 800a130:	6921      	ldr	r1, [r4, #16]
 800a132:	f7ff feb9 	bl	8009ea8 <_free_r>
 800a136:	230c      	movs	r3, #12
 800a138:	f8ca 3000 	str.w	r3, [sl]
 800a13c:	89a3      	ldrh	r3, [r4, #12]
 800a13e:	f04f 30ff 	mov.w	r0, #4294967295
 800a142:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a146:	81a3      	strh	r3, [r4, #12]
 800a148:	e7e9      	b.n	800a11e <__ssputs_r+0x8a>
	...

0800a14c <_svfiprintf_r>:
 800a14c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a150:	4698      	mov	r8, r3
 800a152:	898b      	ldrh	r3, [r1, #12]
 800a154:	4607      	mov	r7, r0
 800a156:	061b      	lsls	r3, r3, #24
 800a158:	460d      	mov	r5, r1
 800a15a:	4614      	mov	r4, r2
 800a15c:	b09d      	sub	sp, #116	@ 0x74
 800a15e:	d510      	bpl.n	800a182 <_svfiprintf_r+0x36>
 800a160:	690b      	ldr	r3, [r1, #16]
 800a162:	b973      	cbnz	r3, 800a182 <_svfiprintf_r+0x36>
 800a164:	2140      	movs	r1, #64	@ 0x40
 800a166:	f7ff ff09 	bl	8009f7c <_malloc_r>
 800a16a:	6028      	str	r0, [r5, #0]
 800a16c:	6128      	str	r0, [r5, #16]
 800a16e:	b930      	cbnz	r0, 800a17e <_svfiprintf_r+0x32>
 800a170:	230c      	movs	r3, #12
 800a172:	603b      	str	r3, [r7, #0]
 800a174:	f04f 30ff 	mov.w	r0, #4294967295
 800a178:	b01d      	add	sp, #116	@ 0x74
 800a17a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a17e:	2340      	movs	r3, #64	@ 0x40
 800a180:	616b      	str	r3, [r5, #20]
 800a182:	2300      	movs	r3, #0
 800a184:	9309      	str	r3, [sp, #36]	@ 0x24
 800a186:	2320      	movs	r3, #32
 800a188:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a18c:	2330      	movs	r3, #48	@ 0x30
 800a18e:	f04f 0901 	mov.w	r9, #1
 800a192:	f8cd 800c 	str.w	r8, [sp, #12]
 800a196:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800a330 <_svfiprintf_r+0x1e4>
 800a19a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a19e:	4623      	mov	r3, r4
 800a1a0:	469a      	mov	sl, r3
 800a1a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1a6:	b10a      	cbz	r2, 800a1ac <_svfiprintf_r+0x60>
 800a1a8:	2a25      	cmp	r2, #37	@ 0x25
 800a1aa:	d1f9      	bne.n	800a1a0 <_svfiprintf_r+0x54>
 800a1ac:	ebba 0b04 	subs.w	fp, sl, r4
 800a1b0:	d00b      	beq.n	800a1ca <_svfiprintf_r+0x7e>
 800a1b2:	465b      	mov	r3, fp
 800a1b4:	4622      	mov	r2, r4
 800a1b6:	4629      	mov	r1, r5
 800a1b8:	4638      	mov	r0, r7
 800a1ba:	f7ff ff6b 	bl	800a094 <__ssputs_r>
 800a1be:	3001      	adds	r0, #1
 800a1c0:	f000 80a7 	beq.w	800a312 <_svfiprintf_r+0x1c6>
 800a1c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1c6:	445a      	add	r2, fp
 800a1c8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1ca:	f89a 3000 	ldrb.w	r3, [sl]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	f000 809f 	beq.w	800a312 <_svfiprintf_r+0x1c6>
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	f04f 32ff 	mov.w	r2, #4294967295
 800a1da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1de:	f10a 0a01 	add.w	sl, sl, #1
 800a1e2:	9304      	str	r3, [sp, #16]
 800a1e4:	9307      	str	r3, [sp, #28]
 800a1e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a1ea:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1ec:	4654      	mov	r4, sl
 800a1ee:	2205      	movs	r2, #5
 800a1f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1f4:	484e      	ldr	r0, [pc, #312]	@ (800a330 <_svfiprintf_r+0x1e4>)
 800a1f6:	f000 fa5f 	bl	800a6b8 <memchr>
 800a1fa:	9a04      	ldr	r2, [sp, #16]
 800a1fc:	b9d8      	cbnz	r0, 800a236 <_svfiprintf_r+0xea>
 800a1fe:	06d0      	lsls	r0, r2, #27
 800a200:	bf44      	itt	mi
 800a202:	2320      	movmi	r3, #32
 800a204:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a208:	0711      	lsls	r1, r2, #28
 800a20a:	bf44      	itt	mi
 800a20c:	232b      	movmi	r3, #43	@ 0x2b
 800a20e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a212:	f89a 3000 	ldrb.w	r3, [sl]
 800a216:	2b2a      	cmp	r3, #42	@ 0x2a
 800a218:	d015      	beq.n	800a246 <_svfiprintf_r+0xfa>
 800a21a:	4654      	mov	r4, sl
 800a21c:	2000      	movs	r0, #0
 800a21e:	f04f 0c0a 	mov.w	ip, #10
 800a222:	9a07      	ldr	r2, [sp, #28]
 800a224:	4621      	mov	r1, r4
 800a226:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a22a:	3b30      	subs	r3, #48	@ 0x30
 800a22c:	2b09      	cmp	r3, #9
 800a22e:	d94b      	bls.n	800a2c8 <_svfiprintf_r+0x17c>
 800a230:	b1b0      	cbz	r0, 800a260 <_svfiprintf_r+0x114>
 800a232:	9207      	str	r2, [sp, #28]
 800a234:	e014      	b.n	800a260 <_svfiprintf_r+0x114>
 800a236:	eba0 0308 	sub.w	r3, r0, r8
 800a23a:	fa09 f303 	lsl.w	r3, r9, r3
 800a23e:	4313      	orrs	r3, r2
 800a240:	46a2      	mov	sl, r4
 800a242:	9304      	str	r3, [sp, #16]
 800a244:	e7d2      	b.n	800a1ec <_svfiprintf_r+0xa0>
 800a246:	9b03      	ldr	r3, [sp, #12]
 800a248:	1d19      	adds	r1, r3, #4
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	9103      	str	r1, [sp, #12]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	bfbb      	ittet	lt
 800a252:	425b      	neglt	r3, r3
 800a254:	f042 0202 	orrlt.w	r2, r2, #2
 800a258:	9307      	strge	r3, [sp, #28]
 800a25a:	9307      	strlt	r3, [sp, #28]
 800a25c:	bfb8      	it	lt
 800a25e:	9204      	strlt	r2, [sp, #16]
 800a260:	7823      	ldrb	r3, [r4, #0]
 800a262:	2b2e      	cmp	r3, #46	@ 0x2e
 800a264:	d10a      	bne.n	800a27c <_svfiprintf_r+0x130>
 800a266:	7863      	ldrb	r3, [r4, #1]
 800a268:	2b2a      	cmp	r3, #42	@ 0x2a
 800a26a:	d132      	bne.n	800a2d2 <_svfiprintf_r+0x186>
 800a26c:	9b03      	ldr	r3, [sp, #12]
 800a26e:	3402      	adds	r4, #2
 800a270:	1d1a      	adds	r2, r3, #4
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	9203      	str	r2, [sp, #12]
 800a276:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a27a:	9305      	str	r3, [sp, #20]
 800a27c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800a334 <_svfiprintf_r+0x1e8>
 800a280:	2203      	movs	r2, #3
 800a282:	4650      	mov	r0, sl
 800a284:	7821      	ldrb	r1, [r4, #0]
 800a286:	f000 fa17 	bl	800a6b8 <memchr>
 800a28a:	b138      	cbz	r0, 800a29c <_svfiprintf_r+0x150>
 800a28c:	2240      	movs	r2, #64	@ 0x40
 800a28e:	9b04      	ldr	r3, [sp, #16]
 800a290:	eba0 000a 	sub.w	r0, r0, sl
 800a294:	4082      	lsls	r2, r0
 800a296:	4313      	orrs	r3, r2
 800a298:	3401      	adds	r4, #1
 800a29a:	9304      	str	r3, [sp, #16]
 800a29c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2a0:	2206      	movs	r2, #6
 800a2a2:	4825      	ldr	r0, [pc, #148]	@ (800a338 <_svfiprintf_r+0x1ec>)
 800a2a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a2a8:	f000 fa06 	bl	800a6b8 <memchr>
 800a2ac:	2800      	cmp	r0, #0
 800a2ae:	d036      	beq.n	800a31e <_svfiprintf_r+0x1d2>
 800a2b0:	4b22      	ldr	r3, [pc, #136]	@ (800a33c <_svfiprintf_r+0x1f0>)
 800a2b2:	bb1b      	cbnz	r3, 800a2fc <_svfiprintf_r+0x1b0>
 800a2b4:	9b03      	ldr	r3, [sp, #12]
 800a2b6:	3307      	adds	r3, #7
 800a2b8:	f023 0307 	bic.w	r3, r3, #7
 800a2bc:	3308      	adds	r3, #8
 800a2be:	9303      	str	r3, [sp, #12]
 800a2c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2c2:	4433      	add	r3, r6
 800a2c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2c6:	e76a      	b.n	800a19e <_svfiprintf_r+0x52>
 800a2c8:	460c      	mov	r4, r1
 800a2ca:	2001      	movs	r0, #1
 800a2cc:	fb0c 3202 	mla	r2, ip, r2, r3
 800a2d0:	e7a8      	b.n	800a224 <_svfiprintf_r+0xd8>
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	f04f 0c0a 	mov.w	ip, #10
 800a2d8:	4619      	mov	r1, r3
 800a2da:	3401      	adds	r4, #1
 800a2dc:	9305      	str	r3, [sp, #20]
 800a2de:	4620      	mov	r0, r4
 800a2e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2e4:	3a30      	subs	r2, #48	@ 0x30
 800a2e6:	2a09      	cmp	r2, #9
 800a2e8:	d903      	bls.n	800a2f2 <_svfiprintf_r+0x1a6>
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d0c6      	beq.n	800a27c <_svfiprintf_r+0x130>
 800a2ee:	9105      	str	r1, [sp, #20]
 800a2f0:	e7c4      	b.n	800a27c <_svfiprintf_r+0x130>
 800a2f2:	4604      	mov	r4, r0
 800a2f4:	2301      	movs	r3, #1
 800a2f6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2fa:	e7f0      	b.n	800a2de <_svfiprintf_r+0x192>
 800a2fc:	ab03      	add	r3, sp, #12
 800a2fe:	9300      	str	r3, [sp, #0]
 800a300:	462a      	mov	r2, r5
 800a302:	4638      	mov	r0, r7
 800a304:	4b0e      	ldr	r3, [pc, #56]	@ (800a340 <_svfiprintf_r+0x1f4>)
 800a306:	a904      	add	r1, sp, #16
 800a308:	f3af 8000 	nop.w
 800a30c:	1c42      	adds	r2, r0, #1
 800a30e:	4606      	mov	r6, r0
 800a310:	d1d6      	bne.n	800a2c0 <_svfiprintf_r+0x174>
 800a312:	89ab      	ldrh	r3, [r5, #12]
 800a314:	065b      	lsls	r3, r3, #25
 800a316:	f53f af2d 	bmi.w	800a174 <_svfiprintf_r+0x28>
 800a31a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a31c:	e72c      	b.n	800a178 <_svfiprintf_r+0x2c>
 800a31e:	ab03      	add	r3, sp, #12
 800a320:	9300      	str	r3, [sp, #0]
 800a322:	462a      	mov	r2, r5
 800a324:	4638      	mov	r0, r7
 800a326:	4b06      	ldr	r3, [pc, #24]	@ (800a340 <_svfiprintf_r+0x1f4>)
 800a328:	a904      	add	r1, sp, #16
 800a32a:	f000 f87d 	bl	800a428 <_printf_i>
 800a32e:	e7ed      	b.n	800a30c <_svfiprintf_r+0x1c0>
 800a330:	0800af4c 	.word	0x0800af4c
 800a334:	0800af52 	.word	0x0800af52
 800a338:	0800af56 	.word	0x0800af56
 800a33c:	00000000 	.word	0x00000000
 800a340:	0800a095 	.word	0x0800a095

0800a344 <_printf_common>:
 800a344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a348:	4616      	mov	r6, r2
 800a34a:	4698      	mov	r8, r3
 800a34c:	688a      	ldr	r2, [r1, #8]
 800a34e:	690b      	ldr	r3, [r1, #16]
 800a350:	4607      	mov	r7, r0
 800a352:	4293      	cmp	r3, r2
 800a354:	bfb8      	it	lt
 800a356:	4613      	movlt	r3, r2
 800a358:	6033      	str	r3, [r6, #0]
 800a35a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a35e:	460c      	mov	r4, r1
 800a360:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a364:	b10a      	cbz	r2, 800a36a <_printf_common+0x26>
 800a366:	3301      	adds	r3, #1
 800a368:	6033      	str	r3, [r6, #0]
 800a36a:	6823      	ldr	r3, [r4, #0]
 800a36c:	0699      	lsls	r1, r3, #26
 800a36e:	bf42      	ittt	mi
 800a370:	6833      	ldrmi	r3, [r6, #0]
 800a372:	3302      	addmi	r3, #2
 800a374:	6033      	strmi	r3, [r6, #0]
 800a376:	6825      	ldr	r5, [r4, #0]
 800a378:	f015 0506 	ands.w	r5, r5, #6
 800a37c:	d106      	bne.n	800a38c <_printf_common+0x48>
 800a37e:	f104 0a19 	add.w	sl, r4, #25
 800a382:	68e3      	ldr	r3, [r4, #12]
 800a384:	6832      	ldr	r2, [r6, #0]
 800a386:	1a9b      	subs	r3, r3, r2
 800a388:	42ab      	cmp	r3, r5
 800a38a:	dc2b      	bgt.n	800a3e4 <_printf_common+0xa0>
 800a38c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a390:	6822      	ldr	r2, [r4, #0]
 800a392:	3b00      	subs	r3, #0
 800a394:	bf18      	it	ne
 800a396:	2301      	movne	r3, #1
 800a398:	0692      	lsls	r2, r2, #26
 800a39a:	d430      	bmi.n	800a3fe <_printf_common+0xba>
 800a39c:	4641      	mov	r1, r8
 800a39e:	4638      	mov	r0, r7
 800a3a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a3a4:	47c8      	blx	r9
 800a3a6:	3001      	adds	r0, #1
 800a3a8:	d023      	beq.n	800a3f2 <_printf_common+0xae>
 800a3aa:	6823      	ldr	r3, [r4, #0]
 800a3ac:	6922      	ldr	r2, [r4, #16]
 800a3ae:	f003 0306 	and.w	r3, r3, #6
 800a3b2:	2b04      	cmp	r3, #4
 800a3b4:	bf14      	ite	ne
 800a3b6:	2500      	movne	r5, #0
 800a3b8:	6833      	ldreq	r3, [r6, #0]
 800a3ba:	f04f 0600 	mov.w	r6, #0
 800a3be:	bf08      	it	eq
 800a3c0:	68e5      	ldreq	r5, [r4, #12]
 800a3c2:	f104 041a 	add.w	r4, r4, #26
 800a3c6:	bf08      	it	eq
 800a3c8:	1aed      	subeq	r5, r5, r3
 800a3ca:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a3ce:	bf08      	it	eq
 800a3d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a3d4:	4293      	cmp	r3, r2
 800a3d6:	bfc4      	itt	gt
 800a3d8:	1a9b      	subgt	r3, r3, r2
 800a3da:	18ed      	addgt	r5, r5, r3
 800a3dc:	42b5      	cmp	r5, r6
 800a3de:	d11a      	bne.n	800a416 <_printf_common+0xd2>
 800a3e0:	2000      	movs	r0, #0
 800a3e2:	e008      	b.n	800a3f6 <_printf_common+0xb2>
 800a3e4:	2301      	movs	r3, #1
 800a3e6:	4652      	mov	r2, sl
 800a3e8:	4641      	mov	r1, r8
 800a3ea:	4638      	mov	r0, r7
 800a3ec:	47c8      	blx	r9
 800a3ee:	3001      	adds	r0, #1
 800a3f0:	d103      	bne.n	800a3fa <_printf_common+0xb6>
 800a3f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a3f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3fa:	3501      	adds	r5, #1
 800a3fc:	e7c1      	b.n	800a382 <_printf_common+0x3e>
 800a3fe:	2030      	movs	r0, #48	@ 0x30
 800a400:	18e1      	adds	r1, r4, r3
 800a402:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a406:	1c5a      	adds	r2, r3, #1
 800a408:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a40c:	4422      	add	r2, r4
 800a40e:	3302      	adds	r3, #2
 800a410:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a414:	e7c2      	b.n	800a39c <_printf_common+0x58>
 800a416:	2301      	movs	r3, #1
 800a418:	4622      	mov	r2, r4
 800a41a:	4641      	mov	r1, r8
 800a41c:	4638      	mov	r0, r7
 800a41e:	47c8      	blx	r9
 800a420:	3001      	adds	r0, #1
 800a422:	d0e6      	beq.n	800a3f2 <_printf_common+0xae>
 800a424:	3601      	adds	r6, #1
 800a426:	e7d9      	b.n	800a3dc <_printf_common+0x98>

0800a428 <_printf_i>:
 800a428:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a42c:	7e0f      	ldrb	r7, [r1, #24]
 800a42e:	4691      	mov	r9, r2
 800a430:	2f78      	cmp	r7, #120	@ 0x78
 800a432:	4680      	mov	r8, r0
 800a434:	460c      	mov	r4, r1
 800a436:	469a      	mov	sl, r3
 800a438:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a43a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a43e:	d807      	bhi.n	800a450 <_printf_i+0x28>
 800a440:	2f62      	cmp	r7, #98	@ 0x62
 800a442:	d80a      	bhi.n	800a45a <_printf_i+0x32>
 800a444:	2f00      	cmp	r7, #0
 800a446:	f000 80d1 	beq.w	800a5ec <_printf_i+0x1c4>
 800a44a:	2f58      	cmp	r7, #88	@ 0x58
 800a44c:	f000 80b8 	beq.w	800a5c0 <_printf_i+0x198>
 800a450:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a454:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a458:	e03a      	b.n	800a4d0 <_printf_i+0xa8>
 800a45a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a45e:	2b15      	cmp	r3, #21
 800a460:	d8f6      	bhi.n	800a450 <_printf_i+0x28>
 800a462:	a101      	add	r1, pc, #4	@ (adr r1, 800a468 <_printf_i+0x40>)
 800a464:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a468:	0800a4c1 	.word	0x0800a4c1
 800a46c:	0800a4d5 	.word	0x0800a4d5
 800a470:	0800a451 	.word	0x0800a451
 800a474:	0800a451 	.word	0x0800a451
 800a478:	0800a451 	.word	0x0800a451
 800a47c:	0800a451 	.word	0x0800a451
 800a480:	0800a4d5 	.word	0x0800a4d5
 800a484:	0800a451 	.word	0x0800a451
 800a488:	0800a451 	.word	0x0800a451
 800a48c:	0800a451 	.word	0x0800a451
 800a490:	0800a451 	.word	0x0800a451
 800a494:	0800a5d3 	.word	0x0800a5d3
 800a498:	0800a4ff 	.word	0x0800a4ff
 800a49c:	0800a58d 	.word	0x0800a58d
 800a4a0:	0800a451 	.word	0x0800a451
 800a4a4:	0800a451 	.word	0x0800a451
 800a4a8:	0800a5f5 	.word	0x0800a5f5
 800a4ac:	0800a451 	.word	0x0800a451
 800a4b0:	0800a4ff 	.word	0x0800a4ff
 800a4b4:	0800a451 	.word	0x0800a451
 800a4b8:	0800a451 	.word	0x0800a451
 800a4bc:	0800a595 	.word	0x0800a595
 800a4c0:	6833      	ldr	r3, [r6, #0]
 800a4c2:	1d1a      	adds	r2, r3, #4
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	6032      	str	r2, [r6, #0]
 800a4c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a4cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	e09c      	b.n	800a60e <_printf_i+0x1e6>
 800a4d4:	6833      	ldr	r3, [r6, #0]
 800a4d6:	6820      	ldr	r0, [r4, #0]
 800a4d8:	1d19      	adds	r1, r3, #4
 800a4da:	6031      	str	r1, [r6, #0]
 800a4dc:	0606      	lsls	r6, r0, #24
 800a4de:	d501      	bpl.n	800a4e4 <_printf_i+0xbc>
 800a4e0:	681d      	ldr	r5, [r3, #0]
 800a4e2:	e003      	b.n	800a4ec <_printf_i+0xc4>
 800a4e4:	0645      	lsls	r5, r0, #25
 800a4e6:	d5fb      	bpl.n	800a4e0 <_printf_i+0xb8>
 800a4e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a4ec:	2d00      	cmp	r5, #0
 800a4ee:	da03      	bge.n	800a4f8 <_printf_i+0xd0>
 800a4f0:	232d      	movs	r3, #45	@ 0x2d
 800a4f2:	426d      	negs	r5, r5
 800a4f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4f8:	230a      	movs	r3, #10
 800a4fa:	4858      	ldr	r0, [pc, #352]	@ (800a65c <_printf_i+0x234>)
 800a4fc:	e011      	b.n	800a522 <_printf_i+0xfa>
 800a4fe:	6821      	ldr	r1, [r4, #0]
 800a500:	6833      	ldr	r3, [r6, #0]
 800a502:	0608      	lsls	r0, r1, #24
 800a504:	f853 5b04 	ldr.w	r5, [r3], #4
 800a508:	d402      	bmi.n	800a510 <_printf_i+0xe8>
 800a50a:	0649      	lsls	r1, r1, #25
 800a50c:	bf48      	it	mi
 800a50e:	b2ad      	uxthmi	r5, r5
 800a510:	2f6f      	cmp	r7, #111	@ 0x6f
 800a512:	6033      	str	r3, [r6, #0]
 800a514:	bf14      	ite	ne
 800a516:	230a      	movne	r3, #10
 800a518:	2308      	moveq	r3, #8
 800a51a:	4850      	ldr	r0, [pc, #320]	@ (800a65c <_printf_i+0x234>)
 800a51c:	2100      	movs	r1, #0
 800a51e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a522:	6866      	ldr	r6, [r4, #4]
 800a524:	2e00      	cmp	r6, #0
 800a526:	60a6      	str	r6, [r4, #8]
 800a528:	db05      	blt.n	800a536 <_printf_i+0x10e>
 800a52a:	6821      	ldr	r1, [r4, #0]
 800a52c:	432e      	orrs	r6, r5
 800a52e:	f021 0104 	bic.w	r1, r1, #4
 800a532:	6021      	str	r1, [r4, #0]
 800a534:	d04b      	beq.n	800a5ce <_printf_i+0x1a6>
 800a536:	4616      	mov	r6, r2
 800a538:	fbb5 f1f3 	udiv	r1, r5, r3
 800a53c:	fb03 5711 	mls	r7, r3, r1, r5
 800a540:	5dc7      	ldrb	r7, [r0, r7]
 800a542:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a546:	462f      	mov	r7, r5
 800a548:	42bb      	cmp	r3, r7
 800a54a:	460d      	mov	r5, r1
 800a54c:	d9f4      	bls.n	800a538 <_printf_i+0x110>
 800a54e:	2b08      	cmp	r3, #8
 800a550:	d10b      	bne.n	800a56a <_printf_i+0x142>
 800a552:	6823      	ldr	r3, [r4, #0]
 800a554:	07df      	lsls	r7, r3, #31
 800a556:	d508      	bpl.n	800a56a <_printf_i+0x142>
 800a558:	6923      	ldr	r3, [r4, #16]
 800a55a:	6861      	ldr	r1, [r4, #4]
 800a55c:	4299      	cmp	r1, r3
 800a55e:	bfde      	ittt	le
 800a560:	2330      	movle	r3, #48	@ 0x30
 800a562:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a566:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a56a:	1b92      	subs	r2, r2, r6
 800a56c:	6122      	str	r2, [r4, #16]
 800a56e:	464b      	mov	r3, r9
 800a570:	4621      	mov	r1, r4
 800a572:	4640      	mov	r0, r8
 800a574:	f8cd a000 	str.w	sl, [sp]
 800a578:	aa03      	add	r2, sp, #12
 800a57a:	f7ff fee3 	bl	800a344 <_printf_common>
 800a57e:	3001      	adds	r0, #1
 800a580:	d14a      	bne.n	800a618 <_printf_i+0x1f0>
 800a582:	f04f 30ff 	mov.w	r0, #4294967295
 800a586:	b004      	add	sp, #16
 800a588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a58c:	6823      	ldr	r3, [r4, #0]
 800a58e:	f043 0320 	orr.w	r3, r3, #32
 800a592:	6023      	str	r3, [r4, #0]
 800a594:	2778      	movs	r7, #120	@ 0x78
 800a596:	4832      	ldr	r0, [pc, #200]	@ (800a660 <_printf_i+0x238>)
 800a598:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a59c:	6823      	ldr	r3, [r4, #0]
 800a59e:	6831      	ldr	r1, [r6, #0]
 800a5a0:	061f      	lsls	r7, r3, #24
 800a5a2:	f851 5b04 	ldr.w	r5, [r1], #4
 800a5a6:	d402      	bmi.n	800a5ae <_printf_i+0x186>
 800a5a8:	065f      	lsls	r7, r3, #25
 800a5aa:	bf48      	it	mi
 800a5ac:	b2ad      	uxthmi	r5, r5
 800a5ae:	6031      	str	r1, [r6, #0]
 800a5b0:	07d9      	lsls	r1, r3, #31
 800a5b2:	bf44      	itt	mi
 800a5b4:	f043 0320 	orrmi.w	r3, r3, #32
 800a5b8:	6023      	strmi	r3, [r4, #0]
 800a5ba:	b11d      	cbz	r5, 800a5c4 <_printf_i+0x19c>
 800a5bc:	2310      	movs	r3, #16
 800a5be:	e7ad      	b.n	800a51c <_printf_i+0xf4>
 800a5c0:	4826      	ldr	r0, [pc, #152]	@ (800a65c <_printf_i+0x234>)
 800a5c2:	e7e9      	b.n	800a598 <_printf_i+0x170>
 800a5c4:	6823      	ldr	r3, [r4, #0]
 800a5c6:	f023 0320 	bic.w	r3, r3, #32
 800a5ca:	6023      	str	r3, [r4, #0]
 800a5cc:	e7f6      	b.n	800a5bc <_printf_i+0x194>
 800a5ce:	4616      	mov	r6, r2
 800a5d0:	e7bd      	b.n	800a54e <_printf_i+0x126>
 800a5d2:	6833      	ldr	r3, [r6, #0]
 800a5d4:	6825      	ldr	r5, [r4, #0]
 800a5d6:	1d18      	adds	r0, r3, #4
 800a5d8:	6961      	ldr	r1, [r4, #20]
 800a5da:	6030      	str	r0, [r6, #0]
 800a5dc:	062e      	lsls	r6, r5, #24
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	d501      	bpl.n	800a5e6 <_printf_i+0x1be>
 800a5e2:	6019      	str	r1, [r3, #0]
 800a5e4:	e002      	b.n	800a5ec <_printf_i+0x1c4>
 800a5e6:	0668      	lsls	r0, r5, #25
 800a5e8:	d5fb      	bpl.n	800a5e2 <_printf_i+0x1ba>
 800a5ea:	8019      	strh	r1, [r3, #0]
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	4616      	mov	r6, r2
 800a5f0:	6123      	str	r3, [r4, #16]
 800a5f2:	e7bc      	b.n	800a56e <_printf_i+0x146>
 800a5f4:	6833      	ldr	r3, [r6, #0]
 800a5f6:	2100      	movs	r1, #0
 800a5f8:	1d1a      	adds	r2, r3, #4
 800a5fa:	6032      	str	r2, [r6, #0]
 800a5fc:	681e      	ldr	r6, [r3, #0]
 800a5fe:	6862      	ldr	r2, [r4, #4]
 800a600:	4630      	mov	r0, r6
 800a602:	f000 f859 	bl	800a6b8 <memchr>
 800a606:	b108      	cbz	r0, 800a60c <_printf_i+0x1e4>
 800a608:	1b80      	subs	r0, r0, r6
 800a60a:	6060      	str	r0, [r4, #4]
 800a60c:	6863      	ldr	r3, [r4, #4]
 800a60e:	6123      	str	r3, [r4, #16]
 800a610:	2300      	movs	r3, #0
 800a612:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a616:	e7aa      	b.n	800a56e <_printf_i+0x146>
 800a618:	4632      	mov	r2, r6
 800a61a:	4649      	mov	r1, r9
 800a61c:	4640      	mov	r0, r8
 800a61e:	6923      	ldr	r3, [r4, #16]
 800a620:	47d0      	blx	sl
 800a622:	3001      	adds	r0, #1
 800a624:	d0ad      	beq.n	800a582 <_printf_i+0x15a>
 800a626:	6823      	ldr	r3, [r4, #0]
 800a628:	079b      	lsls	r3, r3, #30
 800a62a:	d413      	bmi.n	800a654 <_printf_i+0x22c>
 800a62c:	68e0      	ldr	r0, [r4, #12]
 800a62e:	9b03      	ldr	r3, [sp, #12]
 800a630:	4298      	cmp	r0, r3
 800a632:	bfb8      	it	lt
 800a634:	4618      	movlt	r0, r3
 800a636:	e7a6      	b.n	800a586 <_printf_i+0x15e>
 800a638:	2301      	movs	r3, #1
 800a63a:	4632      	mov	r2, r6
 800a63c:	4649      	mov	r1, r9
 800a63e:	4640      	mov	r0, r8
 800a640:	47d0      	blx	sl
 800a642:	3001      	adds	r0, #1
 800a644:	d09d      	beq.n	800a582 <_printf_i+0x15a>
 800a646:	3501      	adds	r5, #1
 800a648:	68e3      	ldr	r3, [r4, #12]
 800a64a:	9903      	ldr	r1, [sp, #12]
 800a64c:	1a5b      	subs	r3, r3, r1
 800a64e:	42ab      	cmp	r3, r5
 800a650:	dcf2      	bgt.n	800a638 <_printf_i+0x210>
 800a652:	e7eb      	b.n	800a62c <_printf_i+0x204>
 800a654:	2500      	movs	r5, #0
 800a656:	f104 0619 	add.w	r6, r4, #25
 800a65a:	e7f5      	b.n	800a648 <_printf_i+0x220>
 800a65c:	0800af5d 	.word	0x0800af5d
 800a660:	0800af6e 	.word	0x0800af6e

0800a664 <memmove>:
 800a664:	4288      	cmp	r0, r1
 800a666:	b510      	push	{r4, lr}
 800a668:	eb01 0402 	add.w	r4, r1, r2
 800a66c:	d902      	bls.n	800a674 <memmove+0x10>
 800a66e:	4284      	cmp	r4, r0
 800a670:	4623      	mov	r3, r4
 800a672:	d807      	bhi.n	800a684 <memmove+0x20>
 800a674:	1e43      	subs	r3, r0, #1
 800a676:	42a1      	cmp	r1, r4
 800a678:	d008      	beq.n	800a68c <memmove+0x28>
 800a67a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a67e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a682:	e7f8      	b.n	800a676 <memmove+0x12>
 800a684:	4601      	mov	r1, r0
 800a686:	4402      	add	r2, r0
 800a688:	428a      	cmp	r2, r1
 800a68a:	d100      	bne.n	800a68e <memmove+0x2a>
 800a68c:	bd10      	pop	{r4, pc}
 800a68e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a692:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a696:	e7f7      	b.n	800a688 <memmove+0x24>

0800a698 <_sbrk_r>:
 800a698:	b538      	push	{r3, r4, r5, lr}
 800a69a:	2300      	movs	r3, #0
 800a69c:	4d05      	ldr	r5, [pc, #20]	@ (800a6b4 <_sbrk_r+0x1c>)
 800a69e:	4604      	mov	r4, r0
 800a6a0:	4608      	mov	r0, r1
 800a6a2:	602b      	str	r3, [r5, #0]
 800a6a4:	f7f7 f850 	bl	8001748 <_sbrk>
 800a6a8:	1c43      	adds	r3, r0, #1
 800a6aa:	d102      	bne.n	800a6b2 <_sbrk_r+0x1a>
 800a6ac:	682b      	ldr	r3, [r5, #0]
 800a6ae:	b103      	cbz	r3, 800a6b2 <_sbrk_r+0x1a>
 800a6b0:	6023      	str	r3, [r4, #0]
 800a6b2:	bd38      	pop	{r3, r4, r5, pc}
 800a6b4:	200029d4 	.word	0x200029d4

0800a6b8 <memchr>:
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	b510      	push	{r4, lr}
 800a6bc:	b2c9      	uxtb	r1, r1
 800a6be:	4402      	add	r2, r0
 800a6c0:	4293      	cmp	r3, r2
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	d101      	bne.n	800a6ca <memchr+0x12>
 800a6c6:	2000      	movs	r0, #0
 800a6c8:	e003      	b.n	800a6d2 <memchr+0x1a>
 800a6ca:	7804      	ldrb	r4, [r0, #0]
 800a6cc:	3301      	adds	r3, #1
 800a6ce:	428c      	cmp	r4, r1
 800a6d0:	d1f6      	bne.n	800a6c0 <memchr+0x8>
 800a6d2:	bd10      	pop	{r4, pc}

0800a6d4 <memcpy>:
 800a6d4:	440a      	add	r2, r1
 800a6d6:	4291      	cmp	r1, r2
 800a6d8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a6dc:	d100      	bne.n	800a6e0 <memcpy+0xc>
 800a6de:	4770      	bx	lr
 800a6e0:	b510      	push	{r4, lr}
 800a6e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6e6:	4291      	cmp	r1, r2
 800a6e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6ec:	d1f9      	bne.n	800a6e2 <memcpy+0xe>
 800a6ee:	bd10      	pop	{r4, pc}

0800a6f0 <_realloc_r>:
 800a6f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6f4:	4607      	mov	r7, r0
 800a6f6:	4614      	mov	r4, r2
 800a6f8:	460d      	mov	r5, r1
 800a6fa:	b921      	cbnz	r1, 800a706 <_realloc_r+0x16>
 800a6fc:	4611      	mov	r1, r2
 800a6fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a702:	f7ff bc3b 	b.w	8009f7c <_malloc_r>
 800a706:	b92a      	cbnz	r2, 800a714 <_realloc_r+0x24>
 800a708:	f7ff fbce 	bl	8009ea8 <_free_r>
 800a70c:	4625      	mov	r5, r4
 800a70e:	4628      	mov	r0, r5
 800a710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a714:	f000 f81a 	bl	800a74c <_malloc_usable_size_r>
 800a718:	4284      	cmp	r4, r0
 800a71a:	4606      	mov	r6, r0
 800a71c:	d802      	bhi.n	800a724 <_realloc_r+0x34>
 800a71e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a722:	d8f4      	bhi.n	800a70e <_realloc_r+0x1e>
 800a724:	4621      	mov	r1, r4
 800a726:	4638      	mov	r0, r7
 800a728:	f7ff fc28 	bl	8009f7c <_malloc_r>
 800a72c:	4680      	mov	r8, r0
 800a72e:	b908      	cbnz	r0, 800a734 <_realloc_r+0x44>
 800a730:	4645      	mov	r5, r8
 800a732:	e7ec      	b.n	800a70e <_realloc_r+0x1e>
 800a734:	42b4      	cmp	r4, r6
 800a736:	4622      	mov	r2, r4
 800a738:	4629      	mov	r1, r5
 800a73a:	bf28      	it	cs
 800a73c:	4632      	movcs	r2, r6
 800a73e:	f7ff ffc9 	bl	800a6d4 <memcpy>
 800a742:	4629      	mov	r1, r5
 800a744:	4638      	mov	r0, r7
 800a746:	f7ff fbaf 	bl	8009ea8 <_free_r>
 800a74a:	e7f1      	b.n	800a730 <_realloc_r+0x40>

0800a74c <_malloc_usable_size_r>:
 800a74c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a750:	1f18      	subs	r0, r3, #4
 800a752:	2b00      	cmp	r3, #0
 800a754:	bfbc      	itt	lt
 800a756:	580b      	ldrlt	r3, [r1, r0]
 800a758:	18c0      	addlt	r0, r0, r3
 800a75a:	4770      	bx	lr

0800a75c <_init>:
 800a75c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a75e:	bf00      	nop
 800a760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a762:	bc08      	pop	{r3}
 800a764:	469e      	mov	lr, r3
 800a766:	4770      	bx	lr

0800a768 <_fini>:
 800a768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a76a:	bf00      	nop
 800a76c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a76e:	bc08      	pop	{r3}
 800a770:	469e      	mov	lr, r3
 800a772:	4770      	bx	lr
