0.7
2020.2
May  7 2023
15:10:42
/home/nicholas/Documents/Vivado/intro2fpga/intro2fpga.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/nicholas/Documents/Vivado/intro2fpga/intro2fpga.srcs/sources_1/new/AndGate.v,1688434538,verilog,,/home/nicholas/Documents/Vivado/intro2fpga/intro2fpga.srcs/sources_1/new/testbench_andgate.v,,AndGate,,,,,,,,
/home/nicholas/Documents/Vivado/intro2fpga/intro2fpga.srcs/sources_1/new/testbench_andgate.v,1688434737,verilog,,,,testbench_andgate,,,,,,,,
