m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/simulation/modelsim
Ecoefs_ram
Z1 w1560339774
Z2 DPx9 altera_mf 20 altera_mf_components 0 22 gV:l9C^?PSb6]b5V?_jR@3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd
Z6 F/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd
l0
L42
VA^3LKfZnAn`?C10VF_k^K0
!s100 Eb^CYCfH:nETA:m:aGE`62
Z7 OV;C;10.5b;63
31
Z8 !s110 1560345573
!i10b 1
Z9 !s108 1560345572.000000
Z10 !s90 -reportprogress|300|-93|-work|work|/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd|
Z11 !s107 /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Asyn
R2
R3
R4
DEx4 work 9 coefs_ram 0 22 A^3LKfZnAn`?C10VF_k^K0
l60
L56
V=KU_US2Z8bkGMUS^mQfBM2
!s100 5hj6Ad_FAn:nf:iNEUH^23
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
