
*** Running vivado
    with args -log tangerineA7_100_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source tangerineA7_100_wrapper.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source tangerineA7_100_wrapper.tcl -notrace
Command: link_design -top tangerineA7_100_wrapper -part xc7a100tfgg676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/ip/mig_7series_tangerine/mig_7series_tangerine.dcp' for cell 'tangerineA7_100_i/tangerineMIGWrapper_0/inst/tangerineMIGInst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/ip/fastRam/fastRam.dcp' for cell 'tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/ip/systemRam/systemRam.dcp' for cell 'tangerineA7_100_i/tangerineSOC_0/inst/systemRamInst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/ip/uartFiFo/uartFiFo.dcp' for cell 'tangerineA7_100_i/tangerineSOC_0/inst/UARTInst/rxFiFoInst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/ip/dmaCh1BufRam/dmaCh1BufRam.dcp' for cell 'tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/dmaCh1BufRamInst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/ip/fontPROM/fontPROM.dcp' for cell 'tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/fontPromInst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.240 . Memory (MB): peak = 2093.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1721 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_clk_wiz_0_0/tangerineA7_100_clk_wiz_0_0_board.xdc] for cell 'tangerineA7_100_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_clk_wiz_0_0/tangerineA7_100_clk_wiz_0_0_board.xdc] for cell 'tangerineA7_100_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_clk_wiz_0_0/tangerineA7_100_clk_wiz_0_0.xdc] for cell 'tangerineA7_100_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_clk_wiz_0_0/tangerineA7_100_clk_wiz_0_0.xdc] for cell 'tangerineA7_100_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_clk_wiz_1_0/tangerineA7_100_clk_wiz_1_0_board.xdc] for cell 'tangerineA7_100_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_clk_wiz_1_0/tangerineA7_100_clk_wiz_1_0_board.xdc] for cell 'tangerineA7_100_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_clk_wiz_1_0/tangerineA7_100_clk_wiz_1_0.xdc] for cell 'tangerineA7_100_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_clk_wiz_1_0/tangerineA7_100_clk_wiz_1_0.xdc] for cell 'tangerineA7_100_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'tangerineA7_100_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'tangerineA7_100_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'tangerineA7_100_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'tangerineA7_100_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_clk_wiz_2_0/tangerineA7_100_clk_wiz_2_0_board.xdc] for cell 'tangerineA7_100_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_clk_wiz_2_0/tangerineA7_100_clk_wiz_2_0_board.xdc] for cell 'tangerineA7_100_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_clk_wiz_2_0/tangerineA7_100_clk_wiz_2_0.xdc] for cell 'tangerineA7_100_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_clk_wiz_2_0/tangerineA7_100_clk_wiz_2_0.xdc] for cell 'tangerineA7_100_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/ip/uartFiFo/uartFiFo.xdc] for cell 'tangerineA7_100_i/tangerineSOC_0/inst/UARTInst/rxFiFoInst/U0'
Finished Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/ip/uartFiFo/uartFiFo.xdc] for cell 'tangerineA7_100_i/tangerineSOC_0/inst/UARTInst/rxFiFoInst/U0'
Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/ip/mig_7series_tangerine/mig_7series_tangerine/user_design/constraints/mig_7series_tangerine.xdc] for cell 'tangerineA7_100_i/tangerineMIGWrapper_0/inst/tangerineMIGInst'
Finished Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/ip/mig_7series_tangerine/mig_7series_tangerine/user_design/constraints/mig_7series_tangerine.xdc] for cell 'tangerineA7_100_i/tangerineMIGWrapper_0/inst/tangerineMIGInst'
Parsing XDC File [C:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.srcs/constrs_1/new/tangerineA7_100.xdc]
Finished Parsing XDC File [C:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.srcs/constrs_1/new/tangerineA7_100.xdc]
Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_clk_wiz_2_0/tangerineA7_100_clk_wiz_2_0_late.xdc] for cell 'tangerineA7_100_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/bd/tangerineA7_100/ip/tangerineA7_100_clk_wiz_2_0/tangerineA7_100_clk_wiz_2_0_late.xdc] for cell 'tangerineA7_100_i/clk_wiz_2/inst'
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2288.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 453 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 316 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 24 instances
  OBUFDS => OBUFDS: 4 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 88 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2288.137 ; gain = 696.047
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.856 . Memory (MB): peak = 2300.145 ; gain = 12.008

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1d11235e7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.988 ; gain = 585.844

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 10835f4c21c0f31b.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3284.160 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1bbeebc06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3284.160 ; gain = 19.949

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 16 inverters resulting in an inversion of 172 pins
INFO: [Opt 31-138] Pushed 14 inverter(s) to 23 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 20cbc99f1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 3284.160 ; gain = 19.949
INFO: [Opt 31-389] Phase Retarget created 193 cells and removed 310 cells
INFO: [Opt 31-1021] In phase Retarget, 154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1cd325d6a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 3284.160 ; gain = 19.949
INFO: [Opt 31-389] Phase Constant propagation created 23 cells and removed 88 cells
INFO: [Opt 31-1021] In phase Constant propagation, 117 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2045a33d2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 3284.160 ; gain = 19.949
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 279 cells
INFO: [Opt 31-1021] In phase Sweep, 1719 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 272b3627f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 3284.160 ; gain = 19.949
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 2179600e5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 3284.160 ; gain = 19.949
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1bd74f311

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 3284.160 ; gain = 19.949
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 128 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             193  |             310  |                                            154  |
|  Constant propagation         |              23  |              88  |                                            117  |
|  Sweep                        |               2  |             279  |                                           1719  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            128  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3284.160 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2283a1d90

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 3284.160 ; gain = 19.949

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 5 BRAM(s) out of a total of 98 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 9 WE to EN ports
Number of BRAM Ports augmented: 13 newly gated: 10 Total Ports: 196
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1cbafaaed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.944 . Memory (MB): peak = 3629.137 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1cbafaaed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3629.137 ; gain = 344.977

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 16fb312f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3629.137 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 16fb312f2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3629.137 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3629.137 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 16fb312f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 3629.137 ; gain = 1341.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-4] Executing : report_drc -file tangerineA7_100_wrapper_drc_opted.rpt -pb tangerineA7_100_wrapper_drc_opted.pb -rpx tangerineA7_100_wrapper_drc_opted.rpx
Command: report_drc -file tangerineA7_100_wrapper_drc_opted.rpt -pb tangerineA7_100_wrapper_drc_opted.pb -rpx tangerineA7_100_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.runs/impl_2/tangerineA7_100_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.runs/impl_2/tangerineA7_100_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3629.137 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 131f55a4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3629.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19400cef5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.994 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15cc5c262

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15cc5c262

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3629.137 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15cc5c262

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b19e31d8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 139688ce4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 139688ce4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 52940739

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 115 LUTNM shape to break, 714 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 29, two critical 86, total 115, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 421 nets or LUTs. Breaked 115 LUTs, combined 306 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/Q[5]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/Q[7]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/Q[6]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/Q[4]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/Q[12]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/Q[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/Q[3]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/Q[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/Q[1]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 9 nets. Created 78 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 78 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [Physopt 32-457] Pass 1. Identified 24 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__2. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__2. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__2. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0. 17 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 24 nets or cells. Created 384 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3629.137 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          115  |            306  |                   421  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           78  |              0  |                     9  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          384  |              0  |                    24  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          577  |            306  |                   454  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: ae164fcc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3629.137 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 24b5fc46b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3629.137 ; gain = 0.000
Phase 2 Global Placement | Checksum: 24b5fc46b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 186c12f26

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 115841edd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1413a52da

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1776107cc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16c76bcd9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 8ff7bbe5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 9e986437

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14fa8e463

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17cbf00ef

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 3629.137 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17cbf00ef

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17d21bbc2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.783 | TNS=-4478.262 |
Phase 1 Physical Synthesis Initialization | Checksum: 16d97b387

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 16d97b387

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3629.137 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 17d21bbc2

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.235. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 10eb688d4

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 3629.137 ; gain = 0.000

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 3629.137 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 10eb688d4

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10eb688d4

Time (s): cpu = 00:01:20 ; elapsed = 00:01:04 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                8x8|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10eb688d4

Time (s): cpu = 00:01:20 ; elapsed = 00:01:04 . Memory (MB): peak = 3629.137 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 10eb688d4

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3629.137 ; gain = 0.000

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 3629.137 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18e676b08

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 3629.137 ; gain = 0.000
Ending Placer Task | Checksum: 13581a330

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file tangerineA7_100_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file tangerineA7_100_wrapper_utilization_placed.rpt -pb tangerineA7_100_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tangerineA7_100_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.runs/impl_2/tangerineA7_100_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.00s |  WALL: 2.80s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3629.137 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.235 | TNS=-4370.295 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e72c5ce0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.235 | TNS=-4370.295 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1e72c5ce0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.235 | TNS=-4370.295 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[1].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY_reg[1]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.235 | TNS=-4370.403 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[2].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY_reg[2]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.235 | TNS=-4370.511 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[3].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY_reg[3]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.235 | TNS=-4370.619 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[4].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY_reg[4]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.232 | TNS=-4370.727 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[0].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY_reg[0]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.232 | TNS=-4370.839 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/clk_wiz_2/inst/clk162_5_tangerineA7_100_clk_wiz_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[5]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[5]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.140 | TNS=-4369.634 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutLetterColor[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutLetterColor[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutLetterColor[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[21]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.135 | TNS=-4369.516 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[15]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[15]_i_5_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[15]_i_5_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[21]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.131 | TNS=-4369.450 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[0].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY_reg[0]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.131 | TNS=-4369.338 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[1].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY_reg[1]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.131 | TNS=-4369.226 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[2].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY_reg[2]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.131 | TNS=-4369.114 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[3].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY_reg[3]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.131 | TNS=-4369.002 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[4].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY_reg[4]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.036 | TNS=-4368.890 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[7]_i_3_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[22]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.020 | TNS=-4368.853 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[5]_i_6_n_0.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[5]_i_6
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLetterY[5]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.018 | TNS=-4366.429 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.013 | TNS=-4366.392 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutLetterColor[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutLetterColor[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_11_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_11_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.976 | TNS=-4365.404 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/p_0_in[23]. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4365.394 |
INFO: [Physopt 32-134] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/p_0_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pgCursorY_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp_n_1.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp_1
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4365.151 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[13]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[13]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[13]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4364.613 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[13].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg[13]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4364.187 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal_reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[10]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[10]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4363.752 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal_reg_n_0_[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[19]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[19]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[19]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4363.119 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[16]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[16]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[16]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4362.325 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_11_psdsp_n_2.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_11_psdsp_2
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_11_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4361.546 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal_reg_n_0_[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[28]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[28]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[28]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4360.755 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[30]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[30]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[30]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4360.121 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal_reg_n_0_[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[23]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[23]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[23]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4359.444 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal_reg_n_0_[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[22]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[22]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[22]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4358.791 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_13_psdsp_n.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_13_psdsp
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_13_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4358.705 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[6].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg[6]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4358.581 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_10_psdsp_n.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_10_psdsp
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_10_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4358.239 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp_n_2.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp_2
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4357.822 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp_n_1.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp_1
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4357.527 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[15].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg[15]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4357.202 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_11_psdsp_n.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_11_psdsp
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_11_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4356.853 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_2_psdsp_n_1.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_2_psdsp_1
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_2_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4356.538 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_14_psdsp_n_2.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_14_psdsp_2
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_14_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4356.113 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp_n.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4356.033 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_1_psdsp_n_1.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4355.580 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp_n.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4355.319 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp_n_4.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp_4
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4355.078 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[31]_i_2_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[31]_i_2_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[31]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4354.524 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp_n_4.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp_4
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4354.404 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/axiState__0[1].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/FSM_sequential_axiState_reg[1]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/axiState__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4354.246 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/Q[0].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/FSM_sequential_axiState_reg[0]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4354.097 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/axiState__0[2].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/FSM_sequential_axiState_reg[2]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/axiState__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4353.948 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/axiState__0[3].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/FSM_sequential_axiState_reg[3]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/axiState__0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4353.817 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/ch1DmaRequestLatched[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenGfxInst/ch1DmaRequest[1].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenGfxInst/pggDMARequest_reg[1]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenGfxInst/ch1DmaRequest[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4353.697 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/ch1DmaRequestLatched_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/ch1DmaRequestLatched[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenGfxInst/ch1DmaRequest[0].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenGfxInst/pggDMARequest_reg[0]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenGfxInst/ch1DmaRequest[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4353.557 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/FSM_sequential_axiState[3]_i_4_n_0.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/FSM_sequential_axiState[3]_i_4
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/FSM_sequential_axiState[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4351.213 |
INFO: [Physopt 32-81] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenGfxInst/ch1DmaRequest[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenGfxInst/ch1DmaRequest[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4351.205 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenGfxInst/ch1DmaRequest[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/clk_wiz_2/inst/clk162_5_tangerineA7_100_clk_wiz_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/p_0_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pgCursorY_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[10].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg[10]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4351.232 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp_n_5.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp_5
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_9_psdsp_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4351.090 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_14_psdsp_n_1.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_14_psdsp_1
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_14_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4350.838 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[9]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[13]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[31]_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4347.834 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[3].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg[3]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4347.413 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_11_psdsp_n_1.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_11_psdsp_1
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_11_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4347.141 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0_i_13_psdsp_n_2.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0_i_13_psdsp_2
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0_i_13_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4346.383 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[16].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg[16]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4346.143 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp_n_5.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp_5
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4345.814 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/csrDOut[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/csrDOut[12]_i_2_n_0.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/csrDOut[12]_i_2
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/csrDOut[12]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4345.758 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp_n_2.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp_2
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4345.510 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[11]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[11]_i_22_n_0.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[11]_i_22
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[11]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4345.510 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/ch1DmaRequestLatched[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenGfxInst/ch1DmaRequest[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4345.510 |
Phase 3 Critical Path Optimization | Checksum: 106426c82

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3629.137 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4345.510 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/clk_wiz_2/inst/clk162_5_tangerineA7_100_clk_wiz_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/p_0_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pgCursorY_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[11]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[11]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4344.925 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp_n_2.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp_2
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4344.553 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp_n_3.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp_3
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4344.248 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_12_psdsp_n.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_12_psdsp
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_12_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4343.601 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0_i_3_psdsp_n_5.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0_i_3_psdsp_5
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0_i_3_psdsp_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4343.217 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[8].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg[8]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4343.095 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0_i_2_psdsp_n_2.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0_i_2_psdsp_2
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0_i_2_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4342.553 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/csrDOut[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/csrDOut[17]_i_2_n_0.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/csrDOut[17]_i_2
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/csrDOut[17]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4342.447 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal_reg_n_0_[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[8]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rdVal[8]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4342.035 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp_n.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_17_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4342.020 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/ch1DmaRequestLatched[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenGfxInst/ch1DmaRequest[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/clk_wiz_2/inst/clk162_5_tangerineA7_100_clk_wiz_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/p_0_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pgCursorY_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_1_psdsp_n.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_1_psdsp
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4341.804 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_1_psdsp_n_3.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_1_psdsp_3
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_1_psdsp_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4341.568 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_3_psdsp_n_3.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_3_psdsp_3
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_3_psdsp_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4341.226 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp_n_5.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp_5
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4341.035 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs2Val[21].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs2Val_reg[21]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs2Val[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4340.879 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp_n_1.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp_1
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_4_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4340.884 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_3_psdsp_n_1.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_3_psdsp_1
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_3_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4340.689 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_2_psdsp_n_2.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_2_psdsp_2
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_2_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4340.427 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_8_psdsp_n_2.  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_8_psdsp_2
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1_i_8_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4340.314 |
INFO: [Physopt 32-663] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[0].  Re-placed instance tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg[0]
INFO: [Physopt 32-735] Processed net tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/rs1Val_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4340.281 |
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/ch1DmaRequestLatched[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenGfxInst/ch1DmaRequest[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-4340.281 |
Phase 4 Critical Path Optimization | Checksum: 192e58b3b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3629.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.970 | TNS=-4340.281 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.265  |         30.015  |            1  |              0  |                    84  |           0  |           2  |  00:00:08  |
|  Total          |          0.265  |         30.015  |            1  |              0  |                    84  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3629.137 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 204abd010

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
481 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3629.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.runs/impl_2/tangerineA7_100_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb152b10 ConstDB: 0 ShapeSum: 7563123d RouteDB: 0
Post Restoration Checksum: NetGraph: ee16c0b1 | NumContArr: b5aa9e9b | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1bccbb4f9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3674.699 ; gain = 45.562

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1bccbb4f9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3674.699 ; gain = 45.562

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1bccbb4f9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3674.699 ; gain = 45.562
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1eda3b297

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 3706.852 ; gain = 77.715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.819 | TNS=-4119.004| WHS=-2.448 | THS=-472.815|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2853607e3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3824.730 ; gain = 195.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.819 | TNS=-4025.257| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 225cd9964

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3824.809 ; gain = 195.672

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24664
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24663
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24d1b2861

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3824.809 ; gain = 195.672

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24d1b2861

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3824.809 ; gain = 195.672
Phase 3 Initial Routing | Checksum: 10577f06a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 3917.723 ; gain = 288.586
INFO: [Route 35-580] Design has 106 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+======================================+======================================+=======================================================================================+
| Launch Setup Clock                   | Launch Hold Clock                    | Pin                                                                                   |
+======================================+======================================+=======================================================================================+
| clk64_tangerineA7_100_clk_wiz_0_0    | clk64_tangerineA7_100_clk_wiz_0_0    | tangerineA7_100_i/tangerineSOC_0/inst/inputSyncVSInst/stage2Reg_reg[0]_srl2/D         |
| clk64_tangerineA7_100_clk_wiz_0_0    | clk64_tangerineA7_100_clk_wiz_0_0    | tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/ch1DmaRequestLatched_reg[1]/D        |
| clk64_tangerineA7_100_clk_wiz_0_0    | clk64_tangerineA7_100_clk_wiz_0_0    | tangerineA7_100_i/tangerineSOC_0/inst/axiDMAInst/ch1DmaRequestLatched_reg[0]/D        |
| clk64_tangerineA7_100_clk_wiz_0_0    | clk64_tangerineA7_100_clk_wiz_0_0    | tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/inputSyncVSInst/stage2Reg_reg[0]_srl2/D |
| clk162_5_tangerineA7_100_clk_wiz_2_0 | clk162_5_tangerineA7_100_clk_wiz_2_0 | tangerineA7_100_i/tangerineSOC_0/inst/vgaInst/pixelGenInst/pgLutLetterColor_reg[7]/D  |
+--------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3039
 Number of Nodes with overlaps = 485
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.529 | TNS=-5180.507| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fc6cd328

Time (s): cpu = 00:03:46 ; elapsed = 00:02:30 . Memory (MB): peak = 4098.402 ; gain = 469.266

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.986 | TNS=-5193.090| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ce010f6d

Time (s): cpu = 00:03:51 ; elapsed = 00:02:34 . Memory (MB): peak = 4098.402 ; gain = 469.266
Phase 4 Rip-up And Reroute | Checksum: 1ce010f6d

Time (s): cpu = 00:03:51 ; elapsed = 00:02:34 . Memory (MB): peak = 4098.402 ; gain = 469.266

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19ef1c101

Time (s): cpu = 00:03:53 ; elapsed = 00:02:35 . Memory (MB): peak = 4098.402 ; gain = 469.266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.529 | TNS=-5075.141| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 208cf63b4

Time (s): cpu = 00:03:54 ; elapsed = 00:02:36 . Memory (MB): peak = 4098.402 ; gain = 469.266

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 208cf63b4

Time (s): cpu = 00:03:54 ; elapsed = 00:02:36 . Memory (MB): peak = 4098.402 ; gain = 469.266
Phase 5 Delay and Skew Optimization | Checksum: 208cf63b4

Time (s): cpu = 00:03:54 ; elapsed = 00:02:36 . Memory (MB): peak = 4098.402 ; gain = 469.266

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 156a8d52f

Time (s): cpu = 00:03:56 ; elapsed = 00:02:38 . Memory (MB): peak = 4098.402 ; gain = 469.266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.529 | TNS=-5066.375| WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bf1e8902

Time (s): cpu = 00:03:56 ; elapsed = 00:02:38 . Memory (MB): peak = 4098.402 ; gain = 469.266
Phase 6 Post Hold Fix | Checksum: 1bf1e8902

Time (s): cpu = 00:03:56 ; elapsed = 00:02:38 . Memory (MB): peak = 4098.402 ; gain = 469.266

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.11163 %
  Global Horizontal Routing Utilization  = 7.2429 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X9Y79 -> INT_R_X9Y79
   INT_R_X9Y76 -> INT_R_X9Y76
   INT_R_X9Y75 -> INT_R_X9Y75
   INT_R_X9Y73 -> INT_R_X9Y73
   INT_R_X9Y72 -> INT_R_X9Y72
West Dir 4x4 Area, Max Cong = 92.0037%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y72 -> INT_R_X23Y75
   INT_L_X20Y68 -> INT_R_X23Y71

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.428571 Sparse Ratio: 0.9375

Phase 7 Route finalize | Checksum: 1cf2739fe

Time (s): cpu = 00:03:56 ; elapsed = 00:02:38 . Memory (MB): peak = 4098.402 ; gain = 469.266

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cf2739fe

Time (s): cpu = 00:03:57 ; elapsed = 00:02:38 . Memory (MB): peak = 4098.402 ; gain = 469.266

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f0f6ea39

Time (s): cpu = 00:03:58 ; elapsed = 00:02:39 . Memory (MB): peak = 4098.402 ; gain = 469.266

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.529 | TNS=-5066.375| WHS=0.014  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f0f6ea39

Time (s): cpu = 00:04:00 ; elapsed = 00:02:40 . Memory (MB): peak = 4098.402 ; gain = 469.266
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: fd5b0f33

Time (s): cpu = 00:04:00 ; elapsed = 00:02:40 . Memory (MB): peak = 4098.402 ; gain = 469.266

Time (s): cpu = 00:04:00 ; elapsed = 00:02:40 . Memory (MB): peak = 4098.402 ; gain = 469.266

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
501 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:03 ; elapsed = 00:02:42 . Memory (MB): peak = 4098.402 ; gain = 469.266
INFO: [runtcl-4] Executing : report_drc -file tangerineA7_100_wrapper_drc_routed.rpt -pb tangerineA7_100_wrapper_drc_routed.pb -rpx tangerineA7_100_wrapper_drc_routed.rpx
Command: report_drc -file tangerineA7_100_wrapper_drc_routed.rpt -pb tangerineA7_100_wrapper_drc_routed.pb -rpx tangerineA7_100_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.runs/impl_2/tangerineA7_100_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file tangerineA7_100_wrapper_methodology_drc_routed.rpt -pb tangerineA7_100_wrapper_methodology_drc_routed.pb -rpx tangerineA7_100_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file tangerineA7_100_wrapper_methodology_drc_routed.rpt -pb tangerineA7_100_wrapper_methodology_drc_routed.pb -rpx tangerineA7_100_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.runs/impl_2/tangerineA7_100_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4098.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file tangerineA7_100_wrapper_power_routed.rpt -pb tangerineA7_100_wrapper_power_summary_routed.pb -rpx tangerineA7_100_wrapper_power_routed.rpx
Command: report_power -file tangerineA7_100_wrapper_power_routed.rpt -pb tangerineA7_100_wrapper_power_summary_routed.pb -rpx tangerineA7_100_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
511 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4098.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file tangerineA7_100_wrapper_route_status.rpt -pb tangerineA7_100_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file tangerineA7_100_wrapper_timing_summary_routed.rpt -pb tangerineA7_100_wrapper_timing_summary_routed.pb -rpx tangerineA7_100_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file tangerineA7_100_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file tangerineA7_100_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file tangerineA7_100_wrapper_bus_skew_routed.rpt -pb tangerineA7_100_wrapper_bus_skew_routed.pb -rpx tangerineA7_100_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4098.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.runs/impl_2/tangerineA7_100_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force tangerineA7_100_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__0 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__0 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__2 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__2 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__0 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__0 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__1 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__1 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__2 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__2 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__0 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__0 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__2 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__2 input tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__1 output tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1 output tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 multiplier stage tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__0 multiplier stage tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 multiplier stage tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__2 multiplier stage tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 multiplier stage tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__0 multiplier stage tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__1 multiplier stage tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__2 multiplier stage tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 multiplier stage tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__0 multiplier stage tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1 multiplier stage tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__2 multiplier stage tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMul_reg[9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMulsu_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu0__1 output is connected to registers with an asynchronous reset (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/resultMuluu_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell tangerineA7_100_i/tangerineSOC_0/inst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin tangerineA7_100_i/tangerineSOC_0/inst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A3))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A3))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal tangerineA7_100_i/tangerineMIGWrapper_0/inst/tangerineMIGInst/u_mig_7series_tangerine_mig/u_ddr3_infrastructure/pll_clk3_out on the tangerineA7_100_i/tangerineMIGWrapper_0/inst/tangerineMIGInst/u_mig_7series_tangerine_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of tangerineA7_100_i/tangerineMIGWrapper_0/inst/tangerineMIGInst/u_mig_7series_tangerine_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineA7_100_i/tangerineSOC_0/inst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineA7_100_i/tangerineSOC_0/inst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 37 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tangerineA7_100_i/tangerineSOC_0/inst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], tangerineA7_100_i/tangerineSOC_0/inst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], tangerineA7_100_i/tangerineSOC_0/inst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow... and (the first 15 of 31 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 139 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./tangerineA7_100_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 4572.383 ; gain = 473.980
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 14:10:19 2025...
