// Seed: 2320296268
module module_0 (
    output wor id_0,
    input wire id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    output uwire id_6,
    input uwire id_7,
    input supply0 id_8,
    input wor id_9,
    output tri0 id_10,
    input uwire id_11,
    input wand id_12,
    input tri1 id_13,
    output supply0 id_14,
    input tri0 id_15,
    input wire id_16,
    input wire id_17,
    input supply0 id_18,
    output tri id_19,
    input tri id_20,
    input tri0 id_21,
    input tri1 id_22,
    output tri0 id_23
);
  wire id_25;
  wire id_26;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    input wor id_3,
    output wand id_4,
    input supply0 id_5,
    output wand id_6
);
  integer id_8, id_9 = id_8;
  module_0(
      id_4,
      id_1,
      id_1,
      id_4,
      id_5,
      id_3,
      id_6,
      id_1,
      id_3,
      id_2,
      id_4,
      id_0,
      id_5,
      id_1,
      id_6,
      id_0,
      id_2,
      id_0,
      id_1,
      id_6,
      id_2,
      id_2,
      id_2,
      id_6
  );
endmodule
