#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat May 28 08:44:23 2022
# Process ID: 13560
# Current directory: C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1212 C:\Users\Dayalan\Music\UCT-FPGA-Course-2022\dnair_project\dnair_project.xpr
# Log file: C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/vivado.log
# Journal file: C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Write_Width_A {12} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12}] [get_ips rom_data_I]
generate_target all [get_files  C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_I/rom_data_I.xci]
catch { config_ip_cache -export [get_ips -all rom_data_I] }
export_ip_user_files -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_I/rom_data_I.xci] -no_script -sync -force -quiet
reset_run rom_data_I_synth_1
launch_runs rom_data_I_synth_1 -jobs 4
wait_on_run rom_data_I_synth_1
export_simulation -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_I/rom_data_I.xci] -directory C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files -ipstatic_source_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/modelsim} {questa=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/questa} {riviera=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Width_A {12} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12}] [get_ips rom_data_Q]
generate_target all [get_files  C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_Q/rom_data_Q.xci]
catch { config_ip_cache -export [get_ips -all rom_data_Q] }
export_ip_user_files -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_Q/rom_data_Q.xci] -no_script -sync -force -quiet
reset_run rom_data_Q_synth_1
launch_runs rom_data_Q_synth_1 -jobs 4
wait_on_run rom_data_Q_synth_1
export_simulation -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_Q/rom_data_Q.xci] -directory C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files -ipstatic_source_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/modelsim} {questa=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/questa} {riviera=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.input_width {12} CONFIG.phase_factor_width {12}] [get_ips axi4_stream_fft]
generate_target all [get_files  C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/axi4_stream_fft/axi4_stream_fft.xci]
catch { config_ip_cache -export [get_ips -all axi4_stream_fft] }
export_ip_user_files -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/axi4_stream_fft/axi4_stream_fft.xci] -no_script -sync -force -quiet
reset_run axi4_stream_fft_synth_1
launch_runs axi4_stream_fft_synth_1 -jobs 4
wait_on_run axi4_stream_fft_synth_1
export_simulation -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/axi4_stream_fft/axi4_stream_fft.xci] -directory C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files -ipstatic_source_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/modelsim} {questa=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/questa} {riviera=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Width_A {47} CONFIG.Read_Width_A {47} CONFIG.Write_Width_B {47} CONFIG.Read_Width_B {47}] [get_ips blk_mem_gen]
generate_target all [get_files  C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen] }
export_ip_user_files -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_synth_1
launch_runs blk_mem_gen_synth_1 -jobs 4
wait_on_run blk_mem_gen_synth_1
export_simulation -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci] -directory C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files -ipstatic_source_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/modelsim} {questa=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/questa} {riviera=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sim_1/imports/waveforms/UART_TB_behav.wcfg
open_wave_config C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sim_1/imports/waveforms/FIFO_TB_behav.wcfg
open_wave_config C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/FMCW_FFT_TB_behav.wcfg
source FMCW_FFT_TB.tcl
relaunch_sim
restart
run all
restart
run all
restart
run all
restart
run all
save_wave_config {C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/FMCW_FFT_TB_behav.wcfg}
relaunch_sim
restart
run all
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_ips blk_mem_gen]
generate_target all [get_files  C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen] }
export_ip_user_files -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_synth_1
launch_runs blk_mem_gen_synth_1 -jobs 4
wait_on_run blk_mem_gen_synth_1
export_simulation -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci] -directory C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files -ipstatic_source_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/modelsim} {questa=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/questa} {riviera=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
restart
close_sim
launch_simulation
open_wave_config C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sim_1/imports/waveforms/UART_TB_behav.wcfg
open_wave_config C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sim_1/imports/waveforms/FIFO_TB_behav.wcfg
open_wave_config C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/FMCW_FFT_TB_behav.wcfg
source FMCW_FFT_TB.tcl
restart
run all
save_wave_config {C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/FMCW_FFT_TB_behav.wcfg}
restart
relaunch_sim
generate_target all [get_files  C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/axi4_stream_fft/axi4_stream_fft.xci]
catch { config_ip_cache -export [get_ips -all axi4_stream_fft] }
catch { [ delete_ip_run [get_ips -all axi4_stream_fft] ] }
export_ip_user_files -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/axi4_stream_fft/axi4_stream_fft.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/axi4_stream_fft/axi4_stream_fft.xci]
export_simulation -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/axi4_stream_fft/axi4_stream_fft.xci] -directory C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files -ipstatic_source_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/modelsim} {questa=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/questa} {riviera=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_I/rom_data_I.xci]
generate_target all [get_files  C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_I/rom_data_I.xci]
catch { config_ip_cache -export [get_ips -all rom_data_I] }
export_ip_user_files -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_I/rom_data_I.xci] -no_script -sync -force -quiet
reset_run rom_data_I_synth_1
launch_runs rom_data_I_synth_1 -jobs 4
wait_on_run rom_data_I_synth_1
export_simulation -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_I/rom_data_I.xci] -directory C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files -ipstatic_source_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/modelsim} {questa=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/questa} {riviera=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_Q/rom_data_Q.xci]
generate_target all [get_files  C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_Q/rom_data_Q.xci]
catch { config_ip_cache -export [get_ips -all rom_data_Q] }
export_ip_user_files -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_Q/rom_data_Q.xci] -no_script -sync -force -quiet
reset_run rom_data_Q_synth_1
launch_runs rom_data_Q_synth_1 -jobs 4
wait_on_run rom_data_Q_synth_1
export_simulation -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_Q/rom_data_Q.xci] -directory C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files -ipstatic_source_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/modelsim} {questa=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/questa} {riviera=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen] }
catch { [ delete_ip_run [get_ips -all blk_mem_gen] ] }
export_ip_user_files -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci]
export_simulation -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci] -directory C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files -ipstatic_source_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/modelsim} {questa=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/questa} {riviera=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
relaunch_sim
restart
run all
set_property -dict [list CONFIG.Coe_File {C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/coe_files/Q.coe}] [get_ips rom_data_Q]
save_wave_config {C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/FMCW_FFT_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sim_1/imports/waveforms/UART_TB_behav.wcfg
open_wave_config C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sim_1/imports/waveforms/FIFO_TB_behav.wcfg
open_wave_config C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/FMCW_FFT_TB_behav.wcfg
source FMCW_FFT_TB.tcl
restart
run all
close_sim
set_property -dict [list CONFIG.Coe_File {c:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/coe_files/I.coe}] [get_ips rom_data_I]
generate_target all [get_files  C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_I/rom_data_I.xci]
catch { config_ip_cache -export [get_ips -all rom_data_I] }
export_ip_user_files -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_I/rom_data_I.xci] -no_script -sync -force -quiet
reset_run rom_data_I_synth_1
launch_runs rom_data_I_synth_1 -jobs 4
wait_on_run rom_data_I_synth_1
export_simulation -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_I/rom_data_I.xci] -directory C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files -ipstatic_source_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/modelsim} {questa=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/questa} {riviera=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {c:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/coe_files/Q.coe}] [get_ips rom_data_Q]
generate_target all [get_files  C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_Q/rom_data_Q.xci]
catch { config_ip_cache -export [get_ips -all rom_data_Q] }
export_ip_user_files -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_Q/rom_data_Q.xci] -no_script -sync -force -quiet
reset_run rom_data_Q_synth_1
launch_runs rom_data_Q_synth_1 -jobs 4
wait_on_run rom_data_Q_synth_1
export_simulation -of_objects [get_files C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/ip/rom_data_Q/rom_data_Q.xci] -directory C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files -ipstatic_source_dir C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/modelsim} {questa=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/questa} {riviera=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Dayalan/Music/UCT-FPGA-Course-2022/dnair_project/dnair_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
