VCD info: dumpfile module_pos.vcd opened for output.
Output 1 is an AND gate with (a & b) as input
Output 2 is an OR gate with (c | d) as input
Inputs
a = 0
b = 0
c = 0
d = 0
Output
Out1 = 0
Out2 = 0

Inputs
a = 0
b = 1
c = 0
d = 1
Output
Out1 = 0
Out2 = 1

Inputs
a = 1
b = 0
c = 1
d = 0
Output
Out1 = 0
Out2 = 1

Inputs
a = 1
b = 1
c = 1
d = 1
Output
Out1 = 1
Out2 = 1

