Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_ctrl_tb_behav xil_defaultlib.uart_ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'wr_st_data_o' [D:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/uart_ctrl.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi4lite_ctrl(AXI4_CTRL_CONF=0,A...
Compiling module xil_defaultlib.baud_gen_default
Compiling module xil_defaultlib.asyn_fifo(FIFO_DEPTH=16,NUM_SYNC...
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.uart_ctrl
Compiling module xil_defaultlib.uart_ctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_ctrl_tb_behav
