INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/younas/Documents/Vivado/dual_port_bram/dual_port_bram.srcs/sources_1/new/block_ram_dual_port.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram_dual_port
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/younas/Documents/Vivado/dual_port_bram/dual_port_bram.srcs/sim_1/new/tb_bram_dual_port.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dual_port_ram
