Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Mar 24 15:35:21 2025
| Host         : GCP-E103-22 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file inter_spartan_timing_summary_routed.rpt -pb inter_spartan_timing_summary_routed.pb -rpx inter_spartan_timing_summary_routed.rpx -warn_on_violation
| Design       : inter_spartan
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               7           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (91)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (91)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: F/FSM_onehot_Ep_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F/FSM_onehot_Ep_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F/FSM_onehot_Ep_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F/FSM_onehot_Ep_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F/FSM_onehot_Ep_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F/FSM_onehot_Ep_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F/FSM_onehot_Ep_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F/FSM_onehot_Ep_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F/FSM_onehot_Ep_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F/FSM_onehot_Ep_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F/FSM_onehot_Ep_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F/FSM_onehot_Ep_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F/FSM_onehot_Ep_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.242        0.000                      0                 9587        0.132        0.000                      0                 9587        2.000        0.000                       0                  5608  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clock_i               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_i                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        8.242        0.000                      0                 9587        0.132        0.000                      0                 9587        9.500        0.000                       0                  5604  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_i
  To Clock:  clock_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clock_50MHz0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clock_50MHz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_50MHz0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_50MHz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_50MHz0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_50MHz0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 C/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A/U3/UTag/data_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.289ns  (logic 2.085ns (18.469%)  route 9.204ns (81.531%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 18.596 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.037    -0.679    C/clock_i
    SLICE_X113Y125       FDCE                                         r  C/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDCE (Prop_fdce_C_Q)         0.456    -0.223 r  C/counter_reg[1]/Q
                         net (fo=390, routed)         3.578     3.354    cpt_s[1]
    SLICE_X82Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.478 r  A_i_368/O
                         net (fo=1, routed)           0.000     3.478    A_i_368_n_0
    SLICE_X82Y113        MUXF7 (Prop_muxf7_I1_O)      0.214     3.692 r  A_i_120/O
                         net (fo=1, routed)           0.614     4.306    A_i_120_n_0
    SLICE_X86Y113        LUT5 (Prop_lut5_I2_O)        0.297     4.603 r  A_i_19/O
                         net (fo=1, routed)           1.226     5.829    A/U3/xor_begin/data_i[45]
    SLICE_X87Y126        LUT3 (Prop_lut3_I0_O)        0.152     5.981 r  A/U3/xor_begin/state_o[0][45]_INST_0/O
                         net (fo=5, routed)           0.776     6.758    A/U3/Ps_instance/generate_sbox[45].sbox_u/sbox_i[4]
    SLICE_X90Y131        LUT4 (Prop_lut4_I3_O)        0.332     7.090 r  A/U3/Ps_instance/generate_sbox[45].sbox_u/g0_b0/O
                         net (fo=3, routed)           1.538     8.628    A/U3/Pl_instance/Pl_in_i[4][45]
    SLICE_X97Y123        LUT3 (Prop_lut3_I2_O)        0.152     8.780 r  A/U3/Pl_instance/Pl_out_o[4][4]_INST_0/O
                         net (fo=1, routed)           0.846     9.626    A/U3/xor_end/state_i[4][4]
    SLICE_X98Y122        LUT3 (Prop_lut3_I1_O)        0.358     9.984 r  A/U3/xor_end/state_o[4][4]_INST_0/O
                         net (fo=2, routed)           0.626    10.610    A/U3/UTag/data_i[4]
    SLICE_X94Y124        FDCE                                         r  A/U3/UTag/data_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.765    18.596    A/U3/UTag/clock_i
    SLICE_X94Y124        FDCE                                         r  A/U3/UTag/data_s_reg[4]/C
                         clock pessimism              0.584    19.181    
                         clock uncertainty           -0.080    19.101    
    SLICE_X94Y124        FDCE (Setup_fdce_C_D)       -0.249    18.852    A/U3/UTag/data_s_reg[4]
  -------------------------------------------------------------------
                         required time                         18.852    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 C/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A/U3/state_register_instance/data_s_reg[4][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.354ns  (logic 2.052ns (18.074%)  route 9.302ns (81.926%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.037    -0.679    C/clock_i
    SLICE_X113Y125       FDCE                                         r  C/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDCE (Prop_fdce_C_Q)         0.456    -0.223 r  C/counter_reg[1]/Q
                         net (fo=390, routed)         3.902     3.679    cpt_s[1]
    SLICE_X84Y109        LUT6 (Prop_lut6_I2_O)        0.124     3.803 r  A_i_512/O
                         net (fo=1, routed)           0.000     3.803    A_i_512_n_0
    SLICE_X84Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     4.020 r  A_i_192/O
                         net (fo=1, routed)           0.755     4.774    A_i_192_n_0
    SLICE_X89Y113        LUT5 (Prop_lut5_I2_O)        0.299     5.073 r  A_i_43/O
                         net (fo=1, routed)           1.161     6.234    A/U3/xor_begin/data_i[21]
    SLICE_X88Y123        LUT3 (Prop_lut3_I0_O)        0.152     6.386 r  A/U3/xor_begin/state_o[0][21]_INST_0/O
                         net (fo=5, routed)           0.610     6.996    A/U3/Ps_instance/generate_sbox[21].sbox_u/sbox_i[4]
    SLICE_X89Y123        LUT4 (Prop_lut4_I3_O)        0.326     7.322 r  A/U3/Ps_instance/generate_sbox[21].sbox_u/g0_b0/O
                         net (fo=3, routed)           1.445     8.768    A/U3/Pl_instance/Pl_in_i[4][21]
    SLICE_X99Y126        LUT3 (Prop_lut3_I1_O)        0.152     8.920 r  A/U3/Pl_instance/Pl_out_o[4][21]_INST_0/O
                         net (fo=1, routed)           0.436     9.356    A/U3/xor_end/state_i[4][21]
    SLICE_X99Y126        LUT3 (Prop_lut3_I1_O)        0.326     9.682 r  A/U3/xor_end/state_o[4][21]_INST_0/O
                         net (fo=2, routed)           0.992    10.674    A/U3/state_register_instance/data_i[4][21]
    SLICE_X89Y123        FDCE                                         r  A/U3/state_register_instance/data_s_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.705    18.536    A/U3/state_register_instance/clock_i
    SLICE_X89Y123        FDCE                                         r  A/U3/state_register_instance/data_s_reg[4][21]/C
                         clock pessimism              0.584    19.121    
                         clock uncertainty           -0.080    19.041    
    SLICE_X89Y123        FDCE (Setup_fdce_C_D)       -0.061    18.980    A/U3/state_register_instance/data_s_reg[4][21]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[56]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.144ns  (logic 0.606ns (5.438%)  route 10.538ns (94.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 18.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.964    -0.752    fsm_uart_0/clock_i
    SLICE_X97Y119        FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y119        FDCE (Prop_fdce_C_Q)         0.456    -0.296 r  fsm_uart_0/FSM_onehot_etat_p_reg[29]/Q
                         net (fo=1480, routed)        4.210     3.914    fsm_uart_0/init_cipher_s
    SLICE_X92Y135        LUT2 (Prop_lut2_I0_O)        0.150     4.064 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1472, routed)        6.328    10.392    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X110Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.849    18.680    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[56]/C
                         clock pessimism              0.584    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X110Y130       FDCE (Setup_fdce_C_CE)      -0.429    18.756    fsm_uart_0/cipher_reg_0/cipher_s_reg[56]
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[57]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.144ns  (logic 0.606ns (5.438%)  route 10.538ns (94.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 18.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.964    -0.752    fsm_uart_0/clock_i
    SLICE_X97Y119        FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y119        FDCE (Prop_fdce_C_Q)         0.456    -0.296 r  fsm_uart_0/FSM_onehot_etat_p_reg[29]/Q
                         net (fo=1480, routed)        4.210     3.914    fsm_uart_0/init_cipher_s
    SLICE_X92Y135        LUT2 (Prop_lut2_I0_O)        0.150     4.064 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1472, routed)        6.328    10.392    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X110Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.849    18.680    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[57]/C
                         clock pessimism              0.584    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X110Y130       FDCE (Setup_fdce_C_CE)      -0.429    18.756    fsm_uart_0/cipher_reg_0/cipher_s_reg[57]
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[64]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.144ns  (logic 0.606ns (5.438%)  route 10.538ns (94.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 18.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.964    -0.752    fsm_uart_0/clock_i
    SLICE_X97Y119        FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y119        FDCE (Prop_fdce_C_Q)         0.456    -0.296 r  fsm_uart_0/FSM_onehot_etat_p_reg[29]/Q
                         net (fo=1480, routed)        4.210     3.914    fsm_uart_0/init_cipher_s
    SLICE_X92Y135        LUT2 (Prop_lut2_I0_O)        0.150     4.064 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1472, routed)        6.328    10.392    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X110Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.849    18.680    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[64]/C
                         clock pessimism              0.584    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X110Y130       FDCE (Setup_fdce_C_CE)      -0.429    18.756    fsm_uart_0/cipher_reg_0/cipher_s_reg[64]
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[65]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.144ns  (logic 0.606ns (5.438%)  route 10.538ns (94.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 18.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.964    -0.752    fsm_uart_0/clock_i
    SLICE_X97Y119        FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y119        FDCE (Prop_fdce_C_Q)         0.456    -0.296 r  fsm_uart_0/FSM_onehot_etat_p_reg[29]/Q
                         net (fo=1480, routed)        4.210     3.914    fsm_uart_0/init_cipher_s
    SLICE_X92Y135        LUT2 (Prop_lut2_I0_O)        0.150     4.064 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1472, routed)        6.328    10.392    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X110Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.849    18.680    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[65]/C
                         clock pessimism              0.584    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X110Y130       FDCE (Setup_fdce_C_CE)      -0.429    18.756    fsm_uart_0/cipher_reg_0/cipher_s_reg[65]
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[72]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.144ns  (logic 0.606ns (5.438%)  route 10.538ns (94.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 18.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.964    -0.752    fsm_uart_0/clock_i
    SLICE_X97Y119        FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y119        FDCE (Prop_fdce_C_Q)         0.456    -0.296 r  fsm_uart_0/FSM_onehot_etat_p_reg[29]/Q
                         net (fo=1480, routed)        4.210     3.914    fsm_uart_0/init_cipher_s
    SLICE_X92Y135        LUT2 (Prop_lut2_I0_O)        0.150     4.064 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1472, routed)        6.328    10.392    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X110Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.849    18.680    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[72]/C
                         clock pessimism              0.584    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X110Y130       FDCE (Setup_fdce_C_CE)      -0.429    18.756    fsm_uart_0/cipher_reg_0/cipher_s_reg[72]
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 fsm_uart_0/FSM_onehot_etat_p_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[73]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.144ns  (logic 0.606ns (5.438%)  route 10.538ns (94.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 18.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.964    -0.752    fsm_uart_0/clock_i
    SLICE_X97Y119        FDCE                                         r  fsm_uart_0/FSM_onehot_etat_p_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y119        FDCE (Prop_fdce_C_Q)         0.456    -0.296 r  fsm_uart_0/FSM_onehot_etat_p_reg[29]/Q
                         net (fo=1480, routed)        4.210     3.914    fsm_uart_0/init_cipher_s
    SLICE_X92Y135        LUT2 (Prop_lut2_I0_O)        0.150     4.064 r  fsm_uart_0/cipher_reg_0_i_1/O
                         net (fo=1472, routed)        6.328    10.392    fsm_uart_0/cipher_reg_0/en_i
    SLICE_X110Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.849    18.680    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X110Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[73]/C
                         clock pessimism              0.584    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X110Y130       FDCE (Setup_fdce_C_CE)      -0.429    18.756    fsm_uart_0/cipher_reg_0/cipher_s_reg[73]
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 C/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A/U3/state_register_instance/data_s_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.148ns  (logic 2.085ns (18.703%)  route 9.063ns (81.297%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 18.599 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.037    -0.679    C/clock_i
    SLICE_X113Y125       FDCE                                         r  C/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDCE (Prop_fdce_C_Q)         0.456    -0.223 r  C/counter_reg[1]/Q
                         net (fo=390, routed)         3.578     3.354    cpt_s[1]
    SLICE_X82Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.478 r  A_i_368/O
                         net (fo=1, routed)           0.000     3.478    A_i_368_n_0
    SLICE_X82Y113        MUXF7 (Prop_muxf7_I1_O)      0.214     3.692 r  A_i_120/O
                         net (fo=1, routed)           0.614     4.306    A_i_120_n_0
    SLICE_X86Y113        LUT5 (Prop_lut5_I2_O)        0.297     4.603 r  A_i_19/O
                         net (fo=1, routed)           1.226     5.829    A/U3/xor_begin/data_i[45]
    SLICE_X87Y126        LUT3 (Prop_lut3_I0_O)        0.152     5.981 r  A/U3/xor_begin/state_o[0][45]_INST_0/O
                         net (fo=5, routed)           0.776     6.758    A/U3/Ps_instance/generate_sbox[45].sbox_u/sbox_i[4]
    SLICE_X90Y131        LUT4 (Prop_lut4_I3_O)        0.332     7.090 r  A/U3/Ps_instance/generate_sbox[45].sbox_u/g0_b0/O
                         net (fo=3, routed)           1.538     8.628    A/U3/Pl_instance/Pl_in_i[4][45]
    SLICE_X97Y123        LUT3 (Prop_lut3_I2_O)        0.152     8.780 r  A/U3/Pl_instance/Pl_out_o[4][4]_INST_0/O
                         net (fo=1, routed)           0.846     9.626    A/U3/xor_end/state_i[4][4]
    SLICE_X98Y122        LUT3 (Prop_lut3_I1_O)        0.358     9.984 r  A/U3/xor_end/state_o[4][4]_INST_0/O
                         net (fo=2, routed)           0.485    10.469    A/U3/state_register_instance/data_i[4][4]
    SLICE_X95Y122        FDCE                                         r  A/U3/state_register_instance/data_s_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.768    18.599    A/U3/state_register_instance/clock_i
    SLICE_X95Y122        FDCE                                         r  A/U3/state_register_instance/data_s_reg[4][4]/C
                         clock pessimism              0.584    19.184    
                         clock uncertainty           -0.080    19.104    
    SLICE_X95Y122        FDCE (Setup_fdce_C_D)       -0.271    18.833    A/U3/state_register_instance/data_s_reg[4][4]
  -------------------------------------------------------------------
                         required time                         18.833    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.421ns  (required time - arrival time)
  Source:                 C/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A/U3/UTag/data_s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.115ns  (logic 1.816ns (16.338%)  route 9.299ns (83.662%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 18.597 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.037    -0.679    C/clock_i
    SLICE_X113Y125       FDCE                                         r  C/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDCE (Prop_fdce_C_Q)         0.456    -0.223 r  C/counter_reg[1]/Q
                         net (fo=390, routed)         3.902     3.679    cpt_s[1]
    SLICE_X84Y109        LUT6 (Prop_lut6_I2_O)        0.124     3.803 r  A_i_512/O
                         net (fo=1, routed)           0.000     3.803    A_i_512_n_0
    SLICE_X84Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     4.020 r  A_i_192/O
                         net (fo=1, routed)           0.755     4.774    A_i_192_n_0
    SLICE_X89Y113        LUT5 (Prop_lut5_I2_O)        0.299     5.073 r  A_i_43/O
                         net (fo=1, routed)           1.161     6.234    A/U3/xor_begin/data_i[21]
    SLICE_X88Y123        LUT3 (Prop_lut3_I0_O)        0.152     6.386 r  A/U3/xor_begin/state_o[0][21]_INST_0/O
                         net (fo=5, routed)           0.610     6.996    A/U3/Ps_instance/generate_sbox[21].sbox_u/sbox_i[4]
    SLICE_X89Y123        LUT4 (Prop_lut4_I3_O)        0.326     7.322 r  A/U3/Ps_instance/generate_sbox[21].sbox_u/g0_b0/O
                         net (fo=3, routed)           1.445     8.768    A/U3/Pl_instance/Pl_in_i[4][21]
    SLICE_X99Y126        LUT3 (Prop_lut3_I0_O)        0.124     8.892 r  A/U3/Pl_instance/Pl_out_o[4][14]_INST_0/O
                         net (fo=1, routed)           0.585     9.477    A/U3/xor_end/state_i[4][14]
    SLICE_X99Y124        LUT3 (Prop_lut3_I1_O)        0.118     9.595 r  A/U3/xor_end/state_o[4][14]_INST_0/O
                         net (fo=2, routed)           0.841    10.436    A/U3/UTag/data_i[14]
    SLICE_X104Y125       FDCE                                         r  A/U3/UTag/data_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.766    18.597    A/U3/UTag/clock_i
    SLICE_X104Y125       FDCE                                         r  A/U3/UTag/data_s_reg[14]/C
                         clock pessimism              0.584    19.182    
                         clock uncertainty           -0.080    19.102    
    SLICE_X104Y125       FDCE (Setup_fdce_C_D)       -0.245    18.857    A/U3/UTag/data_s_reg[14]
  -------------------------------------------------------------------
                         required time                         18.857    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  8.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[218]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[226]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.686    -0.545    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X103Y136       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y136       FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[218]/Q
                         net (fo=1, routed)           0.080    -0.324    fsm_uart_0/cipher_reg_0/cipher_s[218]
    SLICE_X102Y136       LUT3 (Prop_lut3_I2_O)        0.045    -0.279 r  fsm_uart_0/cipher_reg_0/cipher_s[226]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    fsm_uart_0/cipher_reg_0/p_0_in[226]
    SLICE_X102Y136       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.959    -0.781    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X102Y136       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[226]/C
                         clock pessimism              0.249    -0.532    
    SLICE_X102Y136       FDCE (Hold_fdce_C_D)         0.121    -0.411    fsm_uart_0/cipher_reg_0/cipher_s_reg[226]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[1230]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1238]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.690    -0.541    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X95Y148        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1230]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y148        FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1230]/Q
                         net (fo=1, routed)           0.087    -0.313    fsm_uart_0/cipher_reg_0/cipher_s[1230]
    SLICE_X94Y148        LUT3 (Prop_lut3_I2_O)        0.045    -0.268 r  fsm_uart_0/cipher_reg_0/cipher_s[1238]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    fsm_uart_0/cipher_reg_0/p_0_in[1238]
    SLICE_X94Y148        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1238]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.964    -0.776    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X94Y148        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1238]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X94Y148        FDCE (Hold_fdce_C_D)         0.120    -0.408    fsm_uart_0/cipher_reg_0/cipher_s_reg[1238]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[1294]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1302]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.689    -0.542    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X93Y148        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1294]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y148        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1294]/Q
                         net (fo=1, routed)           0.087    -0.314    fsm_uart_0/cipher_reg_0/cipher_s[1294]
    SLICE_X92Y148        LUT3 (Prop_lut3_I2_O)        0.045    -0.269 r  fsm_uart_0/cipher_reg_0/cipher_s[1302]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    fsm_uart_0/cipher_reg_0/p_0_in[1302]
    SLICE_X92Y148        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1302]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.963    -0.777    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y148        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1302]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X92Y148        FDCE (Hold_fdce_C_D)         0.120    -0.409    fsm_uart_0/cipher_reg_0/cipher_s_reg[1302]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[114]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.686    -0.545    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X103Y134       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y134       FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[106]/Q
                         net (fo=1, routed)           0.087    -0.317    fsm_uart_0/cipher_reg_0/cipher_s[106]
    SLICE_X102Y134       LUT3 (Prop_lut3_I2_O)        0.045    -0.272 r  fsm_uart_0/cipher_reg_0/cipher_s[114]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    fsm_uart_0/cipher_reg_0/p_0_in[114]
    SLICE_X102Y134       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.958    -0.782    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X102Y134       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[114]/C
                         clock pessimism              0.250    -0.532    
    SLICE_X102Y134       FDCE (Hold_fdce_C_D)         0.120    -0.412    fsm_uart_0/cipher_reg_0/cipher_s_reg[114]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1410]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1410]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.665    -0.566    u_ascon_reg/clock_i
    SLICE_X83Y145        FDCE                                         r  u_ascon_reg/wave_s_reg[1410]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  u_ascon_reg/wave_s_reg[1410]/Q
                         net (fo=1, routed)           0.087    -0.338    fsm_uart_0/cipher_reg_0/cipher_i[1410]
    SLICE_X82Y145        LUT3 (Prop_lut3_I0_O)        0.045    -0.293 r  fsm_uart_0/cipher_reg_0/cipher_s[1410]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    fsm_uart_0/cipher_reg_0/p_0_in[1410]
    SLICE_X82Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1410]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.938    -0.802    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X82Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1410]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X82Y145        FDCE (Hold_fdce_C_D)         0.120    -0.433    fsm_uart_0/cipher_reg_0/cipher_s_reg[1410]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1446]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1446]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.688    -0.543    u_ascon_reg/clock_i
    SLICE_X93Y145        FDCE                                         r  u_ascon_reg/wave_s_reg[1446]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ascon_reg/wave_s_reg[1446]/Q
                         net (fo=1, routed)           0.087    -0.315    fsm_uart_0/cipher_reg_0/cipher_i[1446]
    SLICE_X92Y145        LUT3 (Prop_lut3_I0_O)        0.045    -0.270 r  fsm_uart_0/cipher_reg_0/cipher_s[1446]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    fsm_uart_0/cipher_reg_0/p_0_in[1446]
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1446]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.962    -0.778    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y145        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1446]/C
                         clock pessimism              0.248    -0.530    
    SLICE_X92Y145        FDCE (Hold_fdce_C_D)         0.120    -0.410    fsm_uart_0/cipher_reg_0/cipher_s_reg[1446]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.709    -0.522    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X109Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.294    fsm_uart_0/cipher_reg_0/cipher_s[14]
    SLICE_X108Y130       LUT3 (Prop_lut3_I2_O)        0.045    -0.249 r  fsm_uart_0/cipher_reg_0/cipher_s[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    fsm_uart_0/cipher_reg_0/p_0_in[22]
    SLICE_X108Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.981    -0.759    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X108Y130       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[22]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X108Y130       FDCE (Hold_fdce_C_D)         0.120    -0.389    fsm_uart_0/cipher_reg_0/cipher_s_reg[22]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[760]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[768]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.717    -0.514    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X109Y143       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[760]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y143       FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[760]/Q
                         net (fo=1, routed)           0.087    -0.286    fsm_uart_0/cipher_reg_0/cipher_s[760]
    SLICE_X108Y143       LUT3 (Prop_lut3_I2_O)        0.045    -0.241 r  fsm_uart_0/cipher_reg_0/cipher_s[768]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    fsm_uart_0/cipher_reg_0/p_0_in[768]
    SLICE_X108Y143       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[768]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.991    -0.749    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X108Y143       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[768]/C
                         clock pessimism              0.248    -0.501    
    SLICE_X108Y143       FDCE (Hold_fdce_C_D)         0.120    -0.381    fsm_uart_0/cipher_reg_0/cipher_s_reg[768]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[1358]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1366]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.689    -0.542    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X93Y148        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1358]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y148        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1358]/Q
                         net (fo=1, routed)           0.089    -0.312    fsm_uart_0/cipher_reg_0/cipher_s[1358]
    SLICE_X92Y148        LUT3 (Prop_lut3_I2_O)        0.045    -0.267 r  fsm_uart_0/cipher_reg_0/cipher_s[1366]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    fsm_uart_0/cipher_reg_0/p_0_in[1366]
    SLICE_X92Y148        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1366]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.963    -0.777    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y148        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1366]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X92Y148        FDCE (Hold_fdce_C_D)         0.121    -0.408    fsm_uart_0/cipher_reg_0/cipher_s_reg[1366]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1424]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1424]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.690    -0.541    u_ascon_reg/clock_i
    SLICE_X105Y145       FDCE                                         r  u_ascon_reg/wave_s_reg[1424]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y145       FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  u_ascon_reg/wave_s_reg[1424]/Q
                         net (fo=1, routed)           0.091    -0.309    fsm_uart_0/cipher_reg_0/cipher_i[1424]
    SLICE_X104Y145       LUT3 (Prop_lut3_I0_O)        0.045    -0.264 r  fsm_uart_0/cipher_reg_0/cipher_s[1424]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    fsm_uart_0/cipher_reg_0/p_0_in[1424]
    SLICE_X104Y145       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1424]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.965    -0.775    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X104Y145       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1424]/C
                         clock pessimism              0.247    -0.528    
    SLICE_X104Y145       FDCE (Hold_fdce_C_D)         0.121    -0.407    fsm_uart_0/cipher_reg_0/cipher_s_reg[1424]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clock_50MHz0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X110Y128   A/U0/FSM_onehot_Ep_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y126   A/U0/FSM_onehot_Ep_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y127   A/U0/FSM_onehot_Ep_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y127   A/U0/FSM_onehot_Ep_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X111Y127   A/U0/FSM_onehot_Ep_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y127   A/U0/FSM_onehot_Ep_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y128   A/U0/FSM_onehot_Ep_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X108Y127   A/U0/FSM_onehot_Ep_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X110Y128   A/U0/FSM_onehot_Ep_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X110Y128   A/U0/FSM_onehot_Ep_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y126   A/U0/FSM_onehot_Ep_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y126   A/U0/FSM_onehot_Ep_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y127   A/U0/FSM_onehot_Ep_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y127   A/U0/FSM_onehot_Ep_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y127   A/U0/FSM_onehot_Ep_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y127   A/U0/FSM_onehot_Ep_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y127   A/U0/FSM_onehot_Ep_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y127   A/U0/FSM_onehot_Ep_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X110Y128   A/U0/FSM_onehot_Ep_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X110Y128   A/U0/FSM_onehot_Ep_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y126   A/U0/FSM_onehot_Ep_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y126   A/U0/FSM_onehot_Ep_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y127   A/U0/FSM_onehot_Ep_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y127   A/U0/FSM_onehot_Ep_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y127   A/U0/FSM_onehot_Ep_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y127   A/U0/FSM_onehot_Ep_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y127   A/U0/FSM_onehot_Ep_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y127   A/U0/FSM_onehot_Ep_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_50MHz0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clock_50MHz0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clock_50MHz0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clock_50MHz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clock_50MHz0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clock_50MHz0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Baud_i[0]
                            (input port)
  Destination:            Baud_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.616ns  (logic 5.196ns (54.035%)  route 4.420ns (45.965%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  Baud_i[0] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  Baud_i_IBUF[0]_inst/O
                         net (fo=13, routed)          2.612     4.154    Baud_i_IBUF[0]
    SLICE_X113Y89        LUT1 (Prop_lut1_I0_O)        0.124     4.278 r  Baud_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.809     6.086    Baud_o_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     9.616 r  Baud_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.616    Baud_o[0]
    R14                                                               r  Baud_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Baud_i[1]
                            (input port)
  Destination:            Baud_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.333ns  (logic 5.214ns (55.868%)  route 4.119ns (44.132%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  Baud_i[1] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  Baud_i_IBUF[1]_inst/O
                         net (fo=11, routed)          2.452     3.985    Baud_i_IBUF[1]
    SLICE_X113Y89        LUT1 (Prop_lut1_I0_O)        0.124     4.109 r  Baud_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.667     5.775    Baud_o_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     9.333 r  Baud_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.333    Baud_o[1]
    P14                                                               r  Baud_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Baud_i[2]
                            (input port)
  Destination:            Baud_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.738ns  (logic 5.209ns (59.616%)  route 3.529ns (40.384%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  Baud_i[2] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  Baud_i_IBUF[2]_inst/O
                         net (fo=13, routed)          1.865     3.378    Baud_i_IBUF[2]
    SLICE_X113Y107       LUT1 (Prop_lut1_I0_O)        0.124     3.502 r  Baud_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.166    Baud_o_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     8.738 r  Baud_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.738    Baud_o[2]
    N16                                                               r  Baud_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Baud_i[2]
                            (input port)
  Destination:            Baud_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.598ns (59.368%)  route 1.094ns (40.632%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  Baud_i[2] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  Baud_i_IBUF[2]_inst/O
                         net (fo=13, routed)          0.763     1.043    Baud_i_IBUF[2]
    SLICE_X113Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.088 r  Baud_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.420    Baud_o_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     2.692 r  Baud_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.692    Baud_o[2]
    N16                                                               r  Baud_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Baud_i[1]
                            (input port)
  Destination:            Baud_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.902ns  (logic 1.603ns (55.241%)  route 1.299ns (44.759%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  Baud_i[1] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  Baud_i_IBUF[1]_inst/O
                         net (fo=11, routed)          0.964     1.264    Baud_i_IBUF[1]
    SLICE_X113Y89        LUT1 (Prop_lut1_I0_O)        0.045     1.309 r  Baud_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.644    Baud_o_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     2.902 r  Baud_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.902    Baud_o[1]
    P14                                                               r  Baud_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Baud_i[0]
                            (input port)
  Destination:            Baud_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.987ns  (logic 1.585ns (53.065%)  route 1.402ns (46.935%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  Baud_i[0] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  Baud_i_IBUF[0]_inst/O
                         net (fo=13, routed)          1.011     1.320    Baud_i_IBUF[0]
    SLICE_X113Y89        LUT1 (Prop_lut1_I0_O)        0.045     1.365 r  Baud_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.757    Baud_o_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     2.987 r  Baud_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.987    Baud_o[0]
    R14                                                               r  Baud_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_core_0/transmit_0/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.006ns  (logic 4.352ns (43.495%)  route 5.654ns (56.505%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.968    -0.748    uart_core_0/transmit_0/clock_i
    SLICE_X90Y135        FDCE                                         r  uart_core_0/transmit_0/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y135        FDCE (Prop_fdce_C_Q)         0.478    -0.270 f  uart_core_0/transmit_0/FSM_sequential_current_state_reg[2]/Q
                         net (fo=18, routed)          0.877     0.606    uart_core_0/transmit_0/current_state[2]
    SLICE_X91Y136        LUT4 (Prop_lut4_I3_O)        0.301     0.907 r  uart_core_0/transmit_0/Tx_o_INST_0/O
                         net (fo=1, routed)           4.778     5.685    Tx_o_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573     9.258 r  Tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.258    Tx_o
    Y19                                                               r  Tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RTS_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.539ns  (logic 4.097ns (54.349%)  route 3.442ns (45.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.976    -0.740    uart_core_0/receive_0/clock_i
    SLICE_X98Y108        FDCE                                         r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y108        FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.442     3.219    lopt
    Y18                  OBUF (Prop_obuf_I_O)         3.579     6.799 r  RTS_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.799    RTS_o
    Y18                                                               r  RTS_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F/FSM_onehot_Ep_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F/en_cipher_reg_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.460ns  (logic 0.751ns (30.524%)  route 1.709ns (69.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.039    -0.677    F/clock_i
    SLICE_X111Y126       FDCE                                         r  F/FSM_onehot_Ep_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDCE (Prop_fdce_C_Q)         0.419    -0.258 r  F/FSM_onehot_Ep_reg[11]/Q
                         net (fo=3, routed)           1.138     0.879    F/Ep[11]
    SLICE_X112Y126       LUT4 (Prop_lut4_I0_O)        0.332     1.211 r  F/en_cipher_reg_o_reg_i_1/O
                         net (fo=1, routed)           0.572     1.783    F/en_cipher_reg_o_reg_i_1_n_0
    SLICE_X113Y126       LDCE                                         r  F/en_cipher_reg_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F/FSM_onehot_Ep_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F/en_cpt_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.249ns  (logic 0.670ns (29.785%)  route 1.579ns (70.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.039    -0.677    F/clock_i
    SLICE_X112Y126       FDCE                                         r  F/FSM_onehot_Ep_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDCE (Prop_fdce_C_Q)         0.518    -0.159 r  F/FSM_onehot_Ep_reg[8]/Q
                         net (fo=5, routed)           0.957     0.798    F/FSM_onehot_Ep_reg_n_0_[8]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.152     0.950 r  F/en_cpt_o_reg_i_1/O
                         net (fo=1, routed)           0.623     1.572    F/en_cpt_o_reg_i_1_n_0
    SLICE_X111Y125       LDCE                                         r  F/en_cpt_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F/FSM_onehot_Ep_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F/data_valid_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.160ns  (logic 0.642ns (29.726%)  route 1.518ns (70.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.039    -0.677    F/clock_i
    SLICE_X112Y126       FDCE                                         r  F/FSM_onehot_Ep_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDCE (Prop_fdce_C_Q)         0.518    -0.159 r  F/FSM_onehot_Ep_reg[8]/Q
                         net (fo=5, routed)           0.957     0.798    F/FSM_onehot_Ep_reg_n_0_[8]
    SLICE_X111Y125       LUT3 (Prop_lut3_I2_O)        0.124     0.922 r  F/data_valid_o_reg_i_1/O
                         net (fo=1, routed)           0.561     1.482    F/data_valid_o_reg_i_1_n_0
    SLICE_X111Y125       LDCE                                         r  F/data_valid_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F/FSM_onehot_Ep_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F/init_cpt_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.959ns  (logic 0.580ns (29.605%)  route 1.379ns (70.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.039    -0.677    F/clock_i
    SLICE_X110Y126       FDPE                                         r  F/FSM_onehot_Ep_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDPE (Prop_fdpe_C_Q)         0.456    -0.221 r  F/FSM_onehot_Ep_reg[0]/Q
                         net (fo=5, routed)           1.000     0.779    F/Ep[0]
    SLICE_X112Y126       LUT2 (Prop_lut2_I0_O)        0.124     0.903 r  F/init_cpt_o_reg_i_1/O
                         net (fo=1, routed)           0.379     1.282    F/init_cpt_o_reg_i_1_n_0
    SLICE_X113Y126       LDCE                                         r  F/init_cpt_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F/FSM_onehot_Ep_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F/associate_data_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.195ns  (logic 0.456ns (38.170%)  route 0.739ns (61.830%))
  Logic Levels:           0  
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.040    -0.676    F/clock_i
    SLICE_X111Y127       FDCE                                         r  F/FSM_onehot_Ep_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDCE (Prop_fdce_C_Q)         0.456    -0.220 r  F/FSM_onehot_Ep_reg[3]/Q
                         net (fo=4, routed)           0.739     0.518    F/FSM_onehot_Ep_reg_n_0_[3]
    SLICE_X111Y125       LDCE                                         r  F/associate_data_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F/FSM_onehot_Ep_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F/init_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.110ns  (logic 0.419ns (37.747%)  route 0.691ns (62.253%))
  Logic Levels:           0  
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.039    -0.677    F/clock_i
    SLICE_X110Y126       FDCE                                         r  F/FSM_onehot_Ep_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDCE (Prop_fdce_C_Q)         0.419    -0.258 r  F/FSM_onehot_Ep_reg[1]/Q
                         net (fo=6, routed)           0.691     0.433    F/FSM_onehot_Ep_reg_n_0_[1]
    SLICE_X113Y126       LDCE                                         r  F/init_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F/FSM_onehot_Ep_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F/finalisation_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.063ns  (logic 0.518ns (48.735%)  route 0.545ns (51.265%))
  Logic Levels:           0  
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.039    -0.677    F/clock_i
    SLICE_X112Y126       FDCE                                         r  F/FSM_onehot_Ep_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDCE (Prop_fdce_C_Q)         0.518    -0.159 r  F/FSM_onehot_Ep_reg[8]/Q
                         net (fo=5, routed)           0.545     0.386    F/FSM_onehot_Ep_reg_n_0_[8]
    SLICE_X111Y125       LDCE                                         r  F/finalisation_o_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 F/FSM_onehot_Ep_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F/finalisation_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.880ns  (logic 0.418ns (47.505%)  route 0.462ns (52.495%))
  Logic Levels:           0  
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.845    -1.324    F/clock_i
    SLICE_X112Y126       FDCE                                         r  F/FSM_onehot_Ep_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDCE (Prop_fdce_C_Q)         0.418    -0.906 r  F/FSM_onehot_Ep_reg[8]/Q
                         net (fo=5, routed)           0.462    -0.444    F/FSM_onehot_Ep_reg_n_0_[8]
    SLICE_X111Y125       LDCE                                         r  F/finalisation_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F/FSM_onehot_Ep_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F/init_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.922ns  (logic 0.337ns (36.550%)  route 0.585ns (63.450%))
  Logic Levels:           0  
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.845    -1.324    F/clock_i
    SLICE_X110Y126       FDCE                                         r  F/FSM_onehot_Ep_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDCE (Prop_fdce_C_Q)         0.337    -0.987 r  F/FSM_onehot_Ep_reg[1]/Q
                         net (fo=6, routed)           0.585    -0.402    F/FSM_onehot_Ep_reg_n_0_[1]
    SLICE_X113Y126       LDCE                                         r  F/init_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F/FSM_onehot_Ep_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F/associate_data_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.998ns  (logic 0.367ns (36.787%)  route 0.631ns (63.213%))
  Logic Levels:           0  
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.846    -1.323    F/clock_i
    SLICE_X111Y127       FDCE                                         r  F/FSM_onehot_Ep_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDCE (Prop_fdce_C_Q)         0.367    -0.956 r  F/FSM_onehot_Ep_reg[3]/Q
                         net (fo=4, routed)           0.631    -0.325    F/FSM_onehot_Ep_reg_n_0_[3]
    SLICE_X111Y125       LDCE                                         r  F/associate_data_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F/FSM_onehot_Ep_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F/en_cipher_reg_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.331ns  (logic 0.514ns (38.613%)  route 0.817ns (61.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.845    -1.324    F/clock_i
    SLICE_X112Y126       FDCE                                         r  F/FSM_onehot_Ep_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDCE (Prop_fdce_C_Q)         0.418    -0.906 r  F/FSM_onehot_Ep_reg[7]/Q
                         net (fo=3, routed)           0.338    -0.567    F/Ep[7]
    SLICE_X112Y126       LUT4 (Prop_lut4_I3_O)        0.096    -0.471 r  F/en_cipher_reg_o_reg_i_1/O
                         net (fo=1, routed)           0.479     0.007    F/en_cipher_reg_o_reg_i_1_n_0
    SLICE_X113Y126       LDCE                                         r  F/en_cipher_reg_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F/FSM_onehot_Ep_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F/data_valid_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.186ns (30.886%)  route 0.416ns (69.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.708    -0.523    F/clock_i
    SLICE_X111Y127       FDCE                                         r  F/FSM_onehot_Ep_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  F/FSM_onehot_Ep_reg[3]/Q
                         net (fo=4, routed)           0.229    -0.153    F/FSM_onehot_Ep_reg_n_0_[3]
    SLICE_X111Y125       LUT3 (Prop_lut3_I1_O)        0.045    -0.108 r  F/data_valid_o_reg_i_1/O
                         net (fo=1, routed)           0.187     0.079    F/data_valid_o_reg_i_1_n_0
    SLICE_X111Y125       LDCE                                         r  F/data_valid_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F/FSM_onehot_Ep_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F/init_cpt_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.226ns (36.579%)  route 0.392ns (63.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.706    -0.525    F/clock_i
    SLICE_X110Y126       FDCE                                         r  F/FSM_onehot_Ep_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDCE (Prop_fdce_C_Q)         0.128    -0.397 r  F/FSM_onehot_Ep_reg[1]/Q
                         net (fo=6, routed)           0.276    -0.121    F/FSM_onehot_Ep_reg_n_0_[1]
    SLICE_X112Y126       LUT2 (Prop_lut2_I1_O)        0.098    -0.023 r  F/init_cpt_o_reg_i_1/O
                         net (fo=1, routed)           0.116     0.093    F/init_cpt_o_reg_i_1_n_0
    SLICE_X113Y126       LDCE                                         r  F/init_cpt_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F/FSM_onehot_Ep_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            F/en_cpt_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.735ns  (logic 0.187ns (25.445%)  route 0.548ns (74.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.706    -0.525    F/clock_i
    SLICE_X110Y126       FDPE                                         r  F/FSM_onehot_Ep_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDPE (Prop_fdpe_C_Q)         0.141    -0.384 r  F/FSM_onehot_Ep_reg[0]/Q
                         net (fo=5, routed)           0.323    -0.061    F/Ep[0]
    SLICE_X111Y125       LUT4 (Prop_lut4_I2_O)        0.046    -0.015 r  F/en_cpt_o_reg_i_1/O
                         net (fo=1, routed)           0.225     0.210    F/en_cpt_o_reg_i_1_n_0
    SLICE_X111Y125       LDCE                                         r  F/en_cpt_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RTS_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.444ns (55.605%)  route 1.153ns (44.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.689    -0.542    uart_core_0/receive_0/clock_i
    SLICE_X98Y108        FDCE                                         r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y108        FDCE (Prop_fdce_C_Q)         0.164    -0.378 r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.153     0.775    lopt
    Y18                  OBUF (Prop_obuf_I_O)         1.280     2.055 r  RTS_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.055    RTS_o
    Y18                                                               r  RTS_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core_0/transmit_0/tx_reg_1/data_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.407ns  (logic 1.460ns (42.853%)  route 1.947ns (57.147%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.685    -0.546    uart_core_0/transmit_0/tx_reg_1/clock_i
    SLICE_X91Y137        FDCE                                         r  uart_core_0/transmit_0/tx_reg_1/data_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  uart_core_0/transmit_0/tx_reg_1/data_s_reg[0]/Q
                         net (fo=1, routed)           0.210    -0.195    uart_core_0/transmit_0/Tx_Reg_s
    SLICE_X91Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.150 r  uart_core_0/transmit_0/Tx_o_INST_0/O
                         net (fo=1, routed)           1.737     1.587    Tx_o_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     2.860 r  Tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.860    Tx_o
    Y19                                                               r  Tx_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_50MHz0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_50MHz0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clock_i (IN)
                         net (fo=0)                   0.000     4.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    clock_50MHz0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  clock_50MHz0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    clock_50MHz0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  clock_50MHz0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    clock_50MHz0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clock_50MHz0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_50MHz0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_50MHz0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    clock_50MHz0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clock_50MHz0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          8585 Endpoints
Min Delay          8585 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            F/FSM_onehot_Ep_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.586ns  (logic 1.508ns (6.675%)  route 21.078ns (93.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       21.078    22.586    F/reset_i
    SLICE_X112Y126       FDCE                                         f  F/FSM_onehot_Ep_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.845    -1.324    F/clock_i
    SLICE_X112Y126       FDCE                                         r  F/FSM_onehot_Ep_reg[6]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            F/FSM_onehot_Ep_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.586ns  (logic 1.508ns (6.675%)  route 21.078ns (93.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       21.078    22.586    F/reset_i
    SLICE_X112Y126       FDCE                                         f  F/FSM_onehot_Ep_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.845    -1.324    F/clock_i
    SLICE_X112Y126       FDCE                                         r  F/FSM_onehot_Ep_reg[7]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            F/FSM_onehot_Ep_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.586ns  (logic 1.508ns (6.675%)  route 21.078ns (93.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       21.078    22.586    F/reset_i
    SLICE_X112Y126       FDCE                                         f  F/FSM_onehot_Ep_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.845    -1.324    F/clock_i
    SLICE_X112Y126       FDCE                                         r  F/FSM_onehot_Ep_reg[8]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            C/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.447ns  (logic 1.508ns (6.716%)  route 20.940ns (93.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       20.940    22.447    C/counter[4]_i_2_n_0
    SLICE_X113Y125       FDCE                                         f  C/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.843    -1.326    C/clock_i
    SLICE_X113Y125       FDCE                                         r  C/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            C/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.447ns  (logic 1.508ns (6.716%)  route 20.940ns (93.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       20.940    22.447    C/counter[4]_i_2_n_0
    SLICE_X113Y125       FDCE                                         f  C/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.843    -1.326    C/clock_i
    SLICE_X113Y125       FDCE                                         r  C/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            C/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.447ns  (logic 1.508ns (6.716%)  route 20.940ns (93.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       20.940    22.447    C/counter[4]_i_2_n_0
    SLICE_X112Y125       FDCE                                         f  C/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.843    -1.326    C/clock_i
    SLICE_X112Y125       FDCE                                         r  C/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            C/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.447ns  (logic 1.508ns (6.716%)  route 20.940ns (93.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       20.940    22.447    C/counter[4]_i_2_n_0
    SLICE_X112Y125       FDCE                                         f  C/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.843    -1.326    C/clock_i
    SLICE_X112Y125       FDCE                                         r  C/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            C/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.447ns  (logic 1.508ns (6.716%)  route 20.940ns (93.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       20.940    22.447    C/counter[4]_i_2_n_0
    SLICE_X112Y125       FDCE                                         f  C/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.843    -1.326    C/clock_i
    SLICE_X112Y125       FDCE                                         r  C/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg0/wave_s_reg[158]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.329ns  (logic 1.508ns (6.752%)  route 20.821ns (93.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       20.821    22.329    fsm_uart_0/wave_reg0/resetb_i
    SLICE_X110Y124       FDCE                                         f  fsm_uart_0/wave_reg0/wave_s_reg[158]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.843    -1.326    fsm_uart_0/wave_reg0/clock_i
    SLICE_X110Y124       FDCE                                         r  fsm_uart_0/wave_reg0/wave_s_reg[158]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg0/wave_s_reg[159]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.329ns  (logic 1.508ns (6.752%)  route 20.821ns (93.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5603, routed)       20.821    22.329    fsm_uart_0/wave_reg0/resetb_i
    SLICE_X110Y124       FDCE                                         f  fsm_uart_0/wave_reg0/wave_s_reg[159]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.843    -1.326    fsm_uart_0/wave_reg0/clock_i
    SLICE_X110Y124       FDCE                                         r  fsm_uart_0/wave_reg0/wave_s_reg[159]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 F/en_cpt_o_reg/G
                            (positive level-sensitive latch)
  Destination:            C/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.983%)  route 0.110ns (41.017%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       LDCE                         0.000     0.000 r  F/en_cpt_o_reg/G
    SLICE_X111Y125       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  F/en_cpt_o_reg/Q
                         net (fo=5, routed)           0.110     0.268    C/en_cpt_i
    SLICE_X113Y125       FDCE                                         r  C/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.978    -0.762    C/clock_i
    SLICE_X113Y125       FDCE                                         r  C/counter_reg[0]/C

Slack:                    inf
  Source:                 F/en_cpt_o_reg/G
                            (positive level-sensitive latch)
  Destination:            C/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.983%)  route 0.110ns (41.017%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       LDCE                         0.000     0.000 r  F/en_cpt_o_reg/G
    SLICE_X111Y125       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  F/en_cpt_o_reg/Q
                         net (fo=5, routed)           0.110     0.268    C/en_cpt_i
    SLICE_X113Y125       FDCE                                         r  C/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.978    -0.762    C/clock_i
    SLICE_X113Y125       FDCE                                         r  C/counter_reg[1]/C

Slack:                    inf
  Source:                 F/en_cpt_o_reg/G
                            (positive level-sensitive latch)
  Destination:            C/counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.158ns (48.150%)  route 0.170ns (51.850%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       LDCE                         0.000     0.000 r  F/en_cpt_o_reg/G
    SLICE_X111Y125       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  F/en_cpt_o_reg/Q
                         net (fo=5, routed)           0.170     0.328    C/en_cpt_i
    SLICE_X112Y125       FDCE                                         r  C/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.978    -0.762    C/clock_i
    SLICE_X112Y125       FDCE                                         r  C/counter_reg[2]/C

Slack:                    inf
  Source:                 F/en_cpt_o_reg/G
                            (positive level-sensitive latch)
  Destination:            C/counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.158ns (48.150%)  route 0.170ns (51.850%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       LDCE                         0.000     0.000 r  F/en_cpt_o_reg/G
    SLICE_X111Y125       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  F/en_cpt_o_reg/Q
                         net (fo=5, routed)           0.170     0.328    C/en_cpt_i
    SLICE_X112Y125       FDCE                                         r  C/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.978    -0.762    C/clock_i
    SLICE_X112Y125       FDCE                                         r  C/counter_reg[3]/C

Slack:                    inf
  Source:                 F/en_cpt_o_reg/G
                            (positive level-sensitive latch)
  Destination:            C/counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.158ns (48.150%)  route 0.170ns (51.850%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       LDCE                         0.000     0.000 r  F/en_cpt_o_reg/G
    SLICE_X111Y125       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  F/en_cpt_o_reg/Q
                         net (fo=5, routed)           0.170     0.328    C/en_cpt_i
    SLICE_X112Y125       FDCE                                         r  C/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.978    -0.762    C/clock_i
    SLICE_X112Y125       FDCE                                         r  C/counter_reg[4]/C

Slack:                    inf
  Source:                 F/init_cpt_o_reg/G
                            (positive level-sensitive latch)
  Destination:            C/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.203ns (61.656%)  route 0.126ns (38.344%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       LDCE                         0.000     0.000 r  F/init_cpt_o_reg/G
    SLICE_X113Y126       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  F/init_cpt_o_reg/Q
                         net (fo=5, routed)           0.126     0.284    C/init_cpt_i
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  C/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.329    C/counter[4]_i_1_n_0
    SLICE_X112Y125       FDCE                                         r  C/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.978    -0.762    C/clock_i
    SLICE_X112Y125       FDCE                                         r  C/counter_reg[4]/C

Slack:                    inf
  Source:                 F/en_cipher_reg_o_reg/G
                            (positive level-sensitive latch)
  Destination:            u_ascon_reg/wave_s_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.158ns (45.252%)  route 0.191ns (54.748%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       LDCE                         0.000     0.000 r  F/en_cipher_reg_o_reg/G
    SLICE_X113Y126       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  F/en_cipher_reg_o_reg/Q
                         net (fo=1472, routed)        0.191     0.349    u_ascon_reg/en_i
    SLICE_X111Y128       FDCE                                         r  u_ascon_reg/wave_s_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.982    -0.758    u_ascon_reg/clock_i
    SLICE_X111Y128       FDCE                                         r  u_ascon_reg/wave_s_reg[14]/C

Slack:                    inf
  Source:                 F/en_cipher_reg_o_reg/G
                            (positive level-sensitive latch)
  Destination:            u_ascon_reg/wave_s_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.158ns (45.252%)  route 0.191ns (54.748%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       LDCE                         0.000     0.000 r  F/en_cipher_reg_o_reg/G
    SLICE_X113Y126       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  F/en_cipher_reg_o_reg/Q
                         net (fo=1472, routed)        0.191     0.349    u_ascon_reg/en_i
    SLICE_X111Y128       FDCE                                         r  u_ascon_reg/wave_s_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.982    -0.758    u_ascon_reg/clock_i
    SLICE_X111Y128       FDCE                                         r  u_ascon_reg/wave_s_reg[15]/C

Slack:                    inf
  Source:                 F/en_cipher_reg_o_reg/G
                            (positive level-sensitive latch)
  Destination:            u_ascon_reg/wave_s_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.158ns (45.252%)  route 0.191ns (54.748%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       LDCE                         0.000     0.000 r  F/en_cipher_reg_o_reg/G
    SLICE_X113Y126       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  F/en_cipher_reg_o_reg/Q
                         net (fo=1472, routed)        0.191     0.349    u_ascon_reg/en_i
    SLICE_X111Y128       FDCE                                         r  u_ascon_reg/wave_s_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.982    -0.758    u_ascon_reg/clock_i
    SLICE_X111Y128       FDCE                                         r  u_ascon_reg/wave_s_reg[16]/C

Slack:                    inf
  Source:                 F/en_cipher_reg_o_reg/G
                            (positive level-sensitive latch)
  Destination:            u_ascon_reg/wave_s_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.158ns (45.252%)  route 0.191ns (54.748%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       LDCE                         0.000     0.000 r  F/en_cipher_reg_o_reg/G
    SLICE_X113Y126       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  F/en_cipher_reg_o_reg/Q
                         net (fo=1472, routed)        0.191     0.349    u_ascon_reg/en_i
    SLICE_X111Y128       FDCE                                         r  u_ascon_reg/wave_s_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_50MHz0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_50MHz0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_50MHz0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_50MHz0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_50MHz0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_50MHz0/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.982    -0.758    u_ascon_reg/clock_i
    SLICE_X111Y128       FDCE                                         r  u_ascon_reg/wave_s_reg[17]/C





