This folder contains:

- src: contains VHDL files of MBE 24 bits implementation;

- tb folder: contains VHDL and Verilog files necessary for the testbench;

- sim folder: contains all scripts used for simulation;

- syn folder: contains all scripts necessary for synthesis and obtained report;

- multiplier.xlsx, excel file that contains Dadda tree design.