Project_design_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_microblaze_0_0/sim/Project_design_microblaze_0_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_dlmb_v10_0/sim/Project_design_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_ilmb_v10_0/sim/Project_design_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_dlmb_bram_if_cntlr_0/sim/Project_design_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_ilmb_bram_if_cntlr_0/sim/Project_design_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/Project_design/ip/Project_design_lmb_bram_0/sim/Project_design_lmb_bram_0.v,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_mdm_1_0/sim/Project_design_mdm_1_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/Project_design/ip/Project_design_clk_wiz_1_0/Project_design_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/Project_design/ip/Project_design_clk_wiz_1_0/Project_design_clk_wiz_1_0.v,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_rst_clk_wiz_1_100M_0/sim/Project_design_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/hdl/Project_design.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_axi_gpio_0_0/sim/Project_design_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_xbar_0.v,verilog,xil_defaultlib,../../../bd/Project_design/ip/Project_design_xbar_0/sim/Project_design_xbar_0.v,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
xlslice.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ipshared/c49f/xlslice.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_xlslice_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_xlslice_0_0/sim/Project_design_xlslice_0_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_xlslice_0_1.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_xlslice_0_1/sim/Project_design_xlslice_0_1.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_xlslice_1_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_xlslice_1_0/sim/Project_design_xlslice_1_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_blk_mem_gen_1_0.v,verilog,xil_defaultlib,../../../bd/Project_design/ip/Project_design_blk_mem_gen_1_0/sim/Project_design_blk_mem_gen_1_0.v,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
ex6.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ipshared/51e6/sources_1/imports/new/ex6.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
clock_divider.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ipshared/51e6/sources_1/imports/new/clock_divider.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
ex6_mapping.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ipshared/51e6/sources_1/imports/new/ex6_mapping.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_counter_generic_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_counter_generic_0_0/sim/Project_design_counter_generic_0_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
xlconstant.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ipshared/e147/xlconstant.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_xlconstant_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_xlconstant_0_0/sim/Project_design_xlconstant_0_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_xlconstant_1_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_xlconstant_1_0/sim/Project_design_xlconstant_1_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Binary_to_BCD16.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ipshared/3dd5/Binary_to_BCD16.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_BinToBCD16_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_BinToBCD16_0_0/sim/Project_design_BinToBCD16_0_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_xlslice_3_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_xlslice_3_0/sim/Project_design_xlslice_3_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_xlslice_3_1.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_xlslice_3_1/sim/Project_design_xlslice_3_1.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_xlconstant_2_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_xlconstant_2_0/sim/Project_design_xlconstant_2_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_xlconstant_3_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_xlconstant_3_0/sim/Project_design_xlconstant_3_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
xlconcat.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ipshared/2e37/xlconcat.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_xlconcat_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_xlconcat_0_0/sim/Project_design_xlconcat_0_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_BinToBCD16_0_1.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_BinToBCD16_0_1/sim/Project_design_BinToBCD16_0_1.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
segment_decoder.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ipshared/1eec/segment_decoder.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
disp.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ipshared/1eec/disp.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_EightDispControl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_EightDispControl_0_0/sim/Project_design_EightDispControl_0_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_xlslice_5_0.vhd,vhdl,xil_defaultlib,../../../bd/Project_design/ip/Project_design_xlslice_5_0/sim/Project_design_xlslice_5_0.vhd,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/Project_design/ip/Project_design_auto_pc_0/sim/Project_design_auto_pc_0.v,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
Project_design_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/Project_design/ip/Project_design_auto_pc_1/sim/Project_design_auto_pc_1.v,incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="$ref_dir/../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a"incdir="../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
