<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="synthesize_resource_utilization" title="Resource Utilization By Entity" column_number="30" tree="">
        <column_headers>
            <data>Module Inst Name</data>
            <data>LUT</data>
            <data>FF</data>
            <data>Distributed RAM</data>
            <data>APM</data>
            <data>DRM</data>
            <data>ADC</data>
            <data>ANALOG</data>
            <data>CCS</data>
            <data>DDRPHY_CPD</data>
            <data>DDRPHY_IOCLK_DIV</data>
            <data>DDR_PHY</data>
            <data>GCLK_INBUF_SYN</data>
            <data>GPLL</data>
            <data>HCKB</data>
            <data>HSSTLP</data>
            <data>IO</data>
            <data>IOCKB</data>
            <data>KEYRAM</data>
            <data>LUT CARRY</data>
            <data>LUT6 MUX</data>
            <data>LUT7 MUX</data>
            <data>LUT8 MUX</data>
            <data>MRCKB</data>
            <data>PCIEGEN3</data>
            <data>PPLL</data>
            <data>RCKB</data>
            <data>RESCAL</data>
            <data>SCANCHAIN</data>
            <data>USCM</data>
        </column_headers>
        <row>
            <data>uart_top</data>
            <data>102</data>
            <data>105</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>1</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>7</data>
            <data>0</data>
            <data>0</data>
            <data>24</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <row>
                <data>u_uart_rx</data>
                <data>23</data>
                <data>36</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
            <row>
                <data>u_uart_tx</data>
                <data>21</data>
                <data>20</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
            <row>
                <data>uart_data_gen</data>
                <data>54</data>
                <data>45</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>24</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
        </row>
    </table>
    <table id="synthesize_check_timing_summary" title="Check Timing Summary" column_number="2">
        <column_headers>
            <data>Check</data>
            <data>Number of Issues</data>
        </column_headers>
        <row>
            <data>no_clock</data>
            <data>0</data>
            <table_container>
                <table id="no_clock_detailed_report" title="no_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock pins with no clock driven</data>
                    </row>
                    <row>
                        <data>There are 0 nodes without an associated clock assignment.</data>
                    </row>
                    <row>
                        <data>There are 0 ports with an input/output delay that no clock specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>virtual_clock</data>
            <data>1</data>
            <table_container>
                <table id="virtual_clock_detailed_report" title="virtual_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>No virtual clock was found.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>unexpandable_clocks</data>
            <data>0</data>
            <table_container>
                <table id="unexpandable_clocks_detailed_report" title="unexpandable_clocks" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock sets in which the period is not expandable.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_input_delay</data>
            <data>1</data>
            <table_container>
                <table id="no_input_delay_detailed_report" title="no_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 1 input ports with no input delay specified.</data>
                        <row>
                            <data>uart_rx</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_output_delay</data>
            <data>5</data>
            <table_container>
                <table id="no_output_delay_detailed_report" title="no_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 5 output ports with no output delay specified.</data>
                        <row>
                            <data>led[0]</data>
                        </row>
                        <row>
                            <data>led[1]</data>
                        </row>
                        <row>
                            <data>led[2]</data>
                        </row>
                        <row>
                            <data>led[3]</data>
                        </row>
                        <row>
                            <data>uart_tx</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_input_delay_detailed_report" title="partial_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with partial input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_output_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_output_delay_detailed_report" title="partial_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 output ports with partial output delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>io_min_max_delay_consistency</data>
            <data>0</data>
            <table_container>
                <table id="io_min_max_delay_consistency_detailed_report" title="io_min_max_delay_consistency" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 io delay sets that min delay values are not less than max delay values.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>input_delay_assigned_to_clock</data>
            <data>0</data>
            <table_container>
                <table id="input_delay_assigned_to_clock_detailed_report" title="input_delay_assigned_to_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input delays set on clock ports.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>loops</data>
            <data>0</data>
            <table_container>
                <table id="loops_detailed_report" title="loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 combinational loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latch_loops</data>
            <data>0</data>
            <table_container>
                <table id="latch loops_detailed_report" title="latch_loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latch loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latchs</data>
            <data>0</data>
            <table_container>
                <table id="latchs_detailed_report" title="latchs" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latchs in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
    </table>
    <table id="synthesize_report_timing_clock_summary" title="Clock Summary" column_number="10" tree="">
        <column_headers>
            <data>Clock Name</data>
            <data>Type</data>
            <data>Period</data>
            <data>Frequency</data>
            <data>Rise</data>
            <data>Fall</data>
            <data>Clock Load</data>
            <data>Non-clock Load</data>
            <data>Source</data>
            <data>Targets</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>Declared</data>
            <data>20.0000</data>
            <data>50.0000MHz</data>
            <data>0.0000</data>
            <data>10.0000</data>
            <data>101</data>
            <data>0</data>
            <data/>
            <data>{ clk }</data>
        </row>
    </table>
    <table id="synthesize_report_timing_fmax" title="Fmax Summary" column_number="4">
        <column_headers>
            <data>Clock</data>
            <data>Fmax</data>
            <data>Requested Frequency</data>
            <data>Slack</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>320.2049MHz</data>
            <data>50.0000MHz</data>
            <data>16.877</data>
        </row>
    </table>
    <table id="synthesize_report_clock_interaction" title="Clock Interaction" column_number="12">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Common Primary Clock</data>
            <data>Inter-Clock Constrains</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing End Point(TNS)</data>
            <data>Total End Point(TNS)</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing End Point(THS)</data>
            <data>Total End Point(THS)</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>YES</data>
            <data>Timed</data>
            <data>16.877</data>
            <data>0.000</data>
            <data>0</data>
            <data>186</data>
            <data>0.619</data>
            <data>0.000</data>
            <data>0</data>
            <data>186</data>
        </row>
    </table>
    <table id="synthesize_report_clock_network" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>sys_clk (50.00MHZ) (drive 101 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../design/uart_top.v" line_number="26">clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/I (0.000, 0.000, 0.000, 0.000)</data>
                    <row>
                        <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/O (0.960, 0.960, 0.861, 0.861)</data>
                        <row>
                            <data file_id="../../design/uart_top.v" line_number="26">nt_clk (net)</data>
                            <row>
                                <data file_id="../../design/uart_top.v" line_number="61">receive_data[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_top.v" line_number="61">receive_data[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_top.v" line_number="61">receive_data[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_top.v" line_number="61">receive_data[3]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="75">u_uart_rx/clk_div_cnt[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="75">u_uart_rx/clk_div_cnt[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="75">u_uart_rx/clk_div_cnt[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="75">u_uart_rx/clk_div_cnt[3]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="75">u_uart_rx/clk_div_cnt[4]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="75">u_uart_rx/clk_div_cnt[5]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="75">u_uart_rx/clk_div_cnt[6]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="75">u_uart_rx/clk_div_cnt[7]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="75">u_uart_rx/clk_div_cnt[8]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="86">u_uart_rx/rx_bit_cnt[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="86">u_uart_rx/rx_bit_cnt[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="86">u_uart_rx/rx_bit_cnt[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data[3]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[3]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[4]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[5]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[6]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[7]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_en/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="102">u_uart_rx/rx_state_reg[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="102">u_uart_rx/rx_state_reg[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="102">u_uart_rx/rx_state_reg[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="102">u_uart_rx/rx_state_reg[3]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="102">u_uart_rx/rx_state_reg[4]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="64">u_uart_rx/uart_rx_1d/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_rx.v" line_number="64">u_uart_rx/uart_rx_2d/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="83">u_uart_tx/clk_div_cnt[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="83">u_uart_tx/clk_div_cnt[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="83">u_uart_tx/clk_div_cnt[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="83">u_uart_tx/clk_div_cnt[3]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="83">u_uart_tx/clk_div_cnt[4]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="83">u_uart_tx/clk_div_cnt[5]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="83">u_uart_tx/clk_div_cnt[6]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="83">u_uart_tx/clk_div_cnt[7]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="83">u_uart_tx/clk_div_cnt[8]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="92">u_uart_tx/tx_bit_cnt[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="92">u_uart_tx/tx_bit_cnt[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="92">u_uart_tx/tx_bit_cnt[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="74">u_uart_tx/tx_en/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="68">u_uart_tx/tx_pluse_reg/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="109">u_uart_tx/tx_state_reg[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="109">u_uart_tx/tx_state_reg[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="109">u_uart_tx/tx_state_reg[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="109">u_uart_tx/tx_state_reg[3]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="109">u_uart_tx/tx_state_reg[4]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_tx.v" line_number="152">u_uart_tx/uart_tx/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="84">uart_data_gen/data_num[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="84">uart_data_gen/data_num[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="84">uart_data_gen/data_num[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="84">uart_data_gen/data_num[3]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="84">uart_data_gen/data_num[4]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="84">uart_data_gen/data_num[5]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="84">uart_data_gen/data_num[6]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="84">uart_data_gen/data_num[7]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[3]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[4]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[5]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[6]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[7]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[8]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[9]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[10]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[11]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[12]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[13]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[14]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[15]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[16]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[17]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[18]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[19]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[20]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[21]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[22]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[23]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[24]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="65">uart_data_gen/tx_busy_reg/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="49">uart_data_gen/work_en/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="57">uart_data_gen/work_en_1d/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="98">uart_data_gen/write_data[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="98">uart_data_gen/write_data[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="98">uart_data_gen/write_data[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="98">uart_data_gen/write_data[3]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="98">uart_data_gen/write_data[4]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="98">uart_data_gen/write_data[5]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="98">uart_data_gen/write_data[6]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="92">uart_data_gen/write_en/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../../design/uart_data_gen.v" line_number="71">uart_data_gen/write_pluse/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="synthesize_report_timing_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>16.877</data>
            <data>0.000</data>
            <data>0</data>
            <data>186</data>
        </row>
    </table>
    <table id="synthesize_report_timing_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>0.619</data>
            <data>0.000</data>
            <data>0</data>
            <data>186</data>
        </row>
    </table>
    <table id="synthesize_report_timing_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>9.800</data>
            <data>0.000</data>
            <data>0</data>
            <data>101</data>
        </row>
    </table>
    <table id="synthesize_report_timing_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>16.877</data>
            <data>4</data>
            <data>25</data>
            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[5]/CLK</data>
            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[0]/R</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>3.380</data>
            <data>3.380</data>
            <data>0.000</data>
            <data>20.000</data>
            <data>2.829</data>
            <data>0.654 (23.1%)</data>
            <data>2.175 (76.9%)</data>
            <general_container>
                <data>Path #1: setup slack is 16.877(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.209" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=101)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">nt_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[5]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>3.583</data>
                            <data>r</data>
                            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[5]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>4.020</data>
                            <data> </data>
                            <data file_id="../../design/uart_data_gen.v" line_number="36">uart_data_gen/time_cnt [5]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">uart_data_gen/N103_45/I0 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>4.205</data>
                            <data>r</data>
                            <data object_valid="true">uart_data_gen/N103_45/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.385</data>
                            <data>4.590</data>
                            <data> </data>
                            <data object_valid="true">uart_data_gen/_N705</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">uart_data_gen/N103_47/I4 (GTP_LUT5)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>4.686</data>
                            <data>r</data>
                            <data object_valid="true">uart_data_gen/N103_47/Z (GTP_LUT5)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.385</data>
                            <data>5.071</data>
                            <data> </data>
                            <data object_valid="true">uart_data_gen/_N707</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">uart_data_gen/N103_48/I4 (GTP_LUT6D)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>5.167</data>
                            <data>r</data>
                            <data object_valid="true">uart_data_gen/N103_48/Z (GTP_LUT6D)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>5.604</data>
                            <data> </data>
                            <data object_valid="true">uart_data_gen/_N565</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">uart_data_gen/N103_37/I2 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.074</data>
                            <data>5.678</data>
                            <data>r</data>
                            <data object_valid="true">uart_data_gen/N103_37/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=25)</data>
                            <data>0.531</data>
                            <data>6.209</data>
                            <data> </data>
                            <data object_valid="true">uart_data_gen/N103</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[0]/R (GTP_DFF_R)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.086" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>20.960</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=101)</data>
                            <data>2.420</data>
                            <data>23.380</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">nt_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[0]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>23.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.330</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.244</data>
                            <data>23.086</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>16.877</data>
            <data>4</data>
            <data>25</data>
            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[5]/CLK</data>
            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[1]/R</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>3.380</data>
            <data>3.380</data>
            <data>0.000</data>
            <data>20.000</data>
            <data>2.829</data>
            <data>0.654 (23.1%)</data>
            <data>2.175 (76.9%)</data>
            <general_container>
                <data>Path #2: setup slack is 16.877(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.209" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=101)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">nt_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[5]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>3.583</data>
                            <data>r</data>
                            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[5]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>4.020</data>
                            <data> </data>
                            <data file_id="../../design/uart_data_gen.v" line_number="36">uart_data_gen/time_cnt [5]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">uart_data_gen/N103_45/I0 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>4.205</data>
                            <data>r</data>
                            <data object_valid="true">uart_data_gen/N103_45/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.385</data>
                            <data>4.590</data>
                            <data> </data>
                            <data object_valid="true">uart_data_gen/_N705</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">uart_data_gen/N103_47/I4 (GTP_LUT5)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>4.686</data>
                            <data>r</data>
                            <data object_valid="true">uart_data_gen/N103_47/Z (GTP_LUT5)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.385</data>
                            <data>5.071</data>
                            <data> </data>
                            <data object_valid="true">uart_data_gen/_N707</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">uart_data_gen/N103_48/I4 (GTP_LUT6D)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>5.167</data>
                            <data>r</data>
                            <data object_valid="true">uart_data_gen/N103_48/Z (GTP_LUT6D)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>5.604</data>
                            <data> </data>
                            <data object_valid="true">uart_data_gen/_N565</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">uart_data_gen/N103_37/I2 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.074</data>
                            <data>5.678</data>
                            <data>r</data>
                            <data object_valid="true">uart_data_gen/N103_37/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=25)</data>
                            <data>0.531</data>
                            <data>6.209</data>
                            <data> </data>
                            <data object_valid="true">uart_data_gen/N103</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[1]/R (GTP_DFF_R)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.086" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>20.960</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=101)</data>
                            <data>2.420</data>
                            <data>23.380</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">nt_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[1]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>23.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.330</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.244</data>
                            <data>23.086</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>16.877</data>
            <data>4</data>
            <data>25</data>
            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[5]/CLK</data>
            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[2]/R</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>3.380</data>
            <data>3.380</data>
            <data>0.000</data>
            <data>20.000</data>
            <data>2.829</data>
            <data>0.654 (23.1%)</data>
            <data>2.175 (76.9%)</data>
            <general_container>
                <data>Path #3: setup slack is 16.877(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.209" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=101)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">nt_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[5]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>3.583</data>
                            <data>r</data>
                            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[5]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>4.020</data>
                            <data> </data>
                            <data file_id="../../design/uart_data_gen.v" line_number="36">uart_data_gen/time_cnt [5]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">uart_data_gen/N103_45/I0 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>4.205</data>
                            <data>r</data>
                            <data object_valid="true">uart_data_gen/N103_45/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.385</data>
                            <data>4.590</data>
                            <data> </data>
                            <data object_valid="true">uart_data_gen/_N705</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">uart_data_gen/N103_47/I4 (GTP_LUT5)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>4.686</data>
                            <data>r</data>
                            <data object_valid="true">uart_data_gen/N103_47/Z (GTP_LUT5)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.385</data>
                            <data>5.071</data>
                            <data> </data>
                            <data object_valid="true">uart_data_gen/_N707</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">uart_data_gen/N103_48/I4 (GTP_LUT6D)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>5.167</data>
                            <data>r</data>
                            <data object_valid="true">uart_data_gen/N103_48/Z (GTP_LUT6D)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>5.604</data>
                            <data> </data>
                            <data object_valid="true">uart_data_gen/_N565</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">uart_data_gen/N103_37/I2 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.074</data>
                            <data>5.678</data>
                            <data>r</data>
                            <data object_valid="true">uart_data_gen/N103_37/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=25)</data>
                            <data>0.531</data>
                            <data>6.209</data>
                            <data> </data>
                            <data object_valid="true">uart_data_gen/N103</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[2]/R (GTP_DFF_R)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.086" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>20.960</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=101)</data>
                            <data>2.420</data>
                            <data>23.380</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">nt_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_data_gen.v" line_number="38">uart_data_gen/time_cnt[2]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>23.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.330</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.244</data>
                            <data>23.086</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.619</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[0]/CLK</data>
            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data[0]/D</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>3.380</data>
            <data>3.380</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.570</data>
            <data>0.185 (32.5%)</data>
            <data>0.385 (67.5%)</data>
            <general_container>
                <data>Path #1: hold slack is 0.619(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.950" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=101)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">nt_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[0]/CLK (GTP_DFF_E)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>3.565</data>
                            <data>f</data>
                            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[0]/Q (GTP_DFF_E)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.385</data>
                            <data>3.950</data>
                            <data> </data>
                            <data file_id="../../design/uart_rx.v" line_number="53">u_uart_rx/rx_data_reg [0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data[0]/D (GTP_DFF_E)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.331" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=101)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">nt_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data[0]/CLK (GTP_DFF_E)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.049</data>
                            <data>3.331</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.671</data>
            <data>0</data>
            <data>2</data>
            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[1]/CLK</data>
            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data[1]/D</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>3.380</data>
            <data>3.380</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.622</data>
            <data>0.185 (29.7%)</data>
            <data>0.437 (70.3%)</data>
            <general_container>
                <data>Path #2: hold slack is 0.671(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.002" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=101)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">nt_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[1]/CLK (GTP_DFF_E)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>3.565</data>
                            <data>f</data>
                            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[1]/Q (GTP_DFF_E)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>4.002</data>
                            <data> </data>
                            <data file_id="../../design/uart_rx.v" line_number="53">u_uart_rx/rx_data_reg [1]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data[1]/D (GTP_DFF_E)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.331" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=101)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">nt_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data[1]/CLK (GTP_DFF_E)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.049</data>
                            <data>3.331</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.671</data>
            <data>0</data>
            <data>2</data>
            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[2]/CLK</data>
            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data[2]/D</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>3.380</data>
            <data>3.380</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.622</data>
            <data>0.185 (29.7%)</data>
            <data>0.437 (70.3%)</data>
            <general_container>
                <data>Path #3: hold slack is 0.671(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.002" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=101)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">nt_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[2]/CLK (GTP_DFF_E)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>3.565</data>
                            <data>f</data>
                            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data_reg[2]/Q (GTP_DFF_E)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>4.002</data>
                            <data> </data>
                            <data file_id="../../design/uart_rx.v" line_number="53">u_uart_rx/rx_data_reg [2]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data[2]/D (GTP_DFF_E)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.331" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/uart_top.v" line_number="26">clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=101)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../../design/uart_top.v" line_number="26">nt_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/uart_rx.v" line_number="151">u_uart_rx/rx_data[2]/CLK (GTP_DFF_E)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.049</data>
                            <data>3.331</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>9.800</data>
            <data>10.000</data>
            <data>0.200</data>
            <data>sys_clk</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../../design/uart_top.v" line_number="61">receive_data[0]/CLK</data>
        </row>
        <row>
            <data>9.800</data>
            <data>10.000</data>
            <data>0.200</data>
            <data>sys_clk</data>
            <data>Low Pulse Width</data>
            <data></data>
            <data file_id="../../design/uart_top.v" line_number="61">receive_data[0]/CLK</data>
        </row>
        <row>
            <data>9.800</data>
            <data>10.000</data>
            <data>0.200</data>
            <data>sys_clk</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../../design/uart_top.v" line_number="61">receive_data[1]/CLK</data>
        </row>
    </table>
    <table id="synthesize_resource_usage" title="GTP Usage" column_number="2">
        <column_headers>
            <data>GTP Name</data>
            <data>Usage</data>
        </column_headers>
        <comment>
            <data>
Total LUTs: 102 of 17800 (0.57%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 102
Total Registers: 105 of 35600 (0.29%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 7 of 150 (4.67%)
</data>
        </comment>
        <row>
            <data>GTP_DFF                     </data>
            <data>29</data>
        </row>
        <row>
            <data>GTP_DFF_E                   </data>
            <data>16</data>
        </row>
        <row>
            <data>GTP_DFF_R                   </data>
            <data>45</data>
        </row>
        <row>
            <data>GTP_DFF_RE                  </data>
            <data>14</data>
        </row>
        <row>
            <data>GTP_DFF_S                    </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_GRS                      </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_LUT1                     </data>
            <data>4</data>
        </row>
        <row>
            <data>GTP_LUT2                     </data>
            <data>5</data>
        </row>
        <row>
            <data>GTP_LUT3                     </data>
            <data>3</data>
        </row>
        <row>
            <data>GTP_LUT4                     </data>
            <data>6</data>
        </row>
        <row>
            <data>GTP_LUT5                    </data>
            <data>10</data>
        </row>
        <row>
            <data>GTP_LUT6                    </data>
            <data>24</data>
        </row>
        <row>
            <data>GTP_LUT6CARRY               </data>
            <data>24</data>
        </row>
        <row>
            <data>GTP_LUT6D                   </data>
            <data>26</data>
        </row>
        <row>
            <data>GTP_INBUF                  </data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_OUTBUF                 </data>
            <data>5</data>
        </row>
    </table>
    <table id="synthesize_constraint_files" title="Constraint Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc</data>
            <data>fdc</data>
        </row>
    </table>
    <table id="synthesize_runtime" title="Synthesize Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:4s</data>
            <data>0h:0m:4s</data>
            <data>0h:0m:6s</data>
            <data>287</data>
            <data>WINDOWS 10 x86_64</data>
            <data>Unknown</data>
            <data>31</data>
        </row>
    </table>
    <table id="synthesize_messages" title="Synthesize Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="6">ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 3)] | Port led[3] has been placed at location E18, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 10)] | Port led[2] has been placed at location F17, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 17)] | Port led[1] has been placed at location H18, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 31)] | Port uart_tx has been placed at location K18, whose type is share pin.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst receive_data[7:0] at 4 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst receive_data[7:0] at 5 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst receive_data[7:0] at 6 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst receive_data[7:0] at 7 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on receive_data[7:0] (bmsWIDEDFFRSE).</data>
        </row>
        <row>
            <data message="4">Encoding type of FSM 'rx_state_fsm[2:0]' is: onehot.</data>
        </row>
        <row>
            <data message="4">Encoding table of FSM 'rx_state_fsm[2:0]':</data>
        </row>
        <row>
            <data message="4">from  u_uart_rx/rx_state[2] u_uart_rx/rx_state[1] u_uart_rx/rx_state[0]</data>
        </row>
        <row>
            <data message="4">to  u_uart_rx/rx_state_reg[4] u_uart_rx/rx_state_reg[3] u_uart_rx/rx_state_reg[2] u_uart_rx/rx_state_reg[1] u_uart_rx/rx_state_reg[0]</data>
        </row>
        <row>
            <data message="4">000 =&gt; 00001</data>
        </row>
        <row>
            <data message="4">001 =&gt; 00010</data>
        </row>
        <row>
            <data message="4">010 =&gt; 00100</data>
        </row>
        <row>
            <data message="4">011 =&gt; 01000</data>
        </row>
        <row>
            <data message="4">100 =&gt; 10000</data>
        </row>
        <row>
            <data message="4">Encoding type of FSM 'tx_state_fsm[2:0]' is: onehot.</data>
        </row>
        <row>
            <data message="4">Encoding table of FSM 'tx_state_fsm[2:0]':</data>
        </row>
        <row>
            <data message="4">from  u_uart_tx/tx_state[2] u_uart_tx/tx_state[1] u_uart_tx/tx_state[0]</data>
        </row>
        <row>
            <data message="4">to  u_uart_tx/tx_state_reg[4] u_uart_tx/tx_state_reg[3] u_uart_tx/tx_state_reg[2] u_uart_tx/tx_state_reg[1] u_uart_tx/tx_state_reg[0]</data>
        </row>
        <row>
            <data message="4">000 =&gt; 00001</data>
        </row>
        <row>
            <data message="4">001 =&gt; 00010</data>
        </row>
        <row>
            <data message="4">010 =&gt; 00100</data>
        </row>
        <row>
            <data message="4">011 =&gt; 01000</data>
        </row>
        <row>
            <data message="4">100 =&gt; 10000</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_uart_rx/N160 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_uart_rx/rx_state_fsm[2:0]_6 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_uart_rx/rx_state_fsm[2:0]_16 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_uart_rx/N171 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_uart_rx/N174 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_uart_tx/N185 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_1 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_6 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_15 (bmsREDOR).</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst uart_data_gen/write_data[7:0] at 7 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst u_uart_rx/clk_div_cnt[15:0] at 9 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst u_uart_tx/clk_div_cnt[15:0] at 9 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst uart_data_gen/time_cnt[25:0] at 25 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'uart_data_gen/time_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'receive_data[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'receive_data[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'receive_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'receive_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'uart_data_gen/write_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_rx/clk_div_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_rx/clk_div_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_rx/clk_div_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_rx/clk_div_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_rx/clk_div_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_rx/clk_div_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_rx/clk_div_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_tx/clk_div_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_tx/clk_div_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_tx/clk_div_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_tx/clk_div_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_tx/clk_div_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_tx/clk_div_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_tx/clk_div_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.</data>
        </row>
        <row>
            <data message="4">Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_rx/rx_data[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_rx/rx_data[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_rx/rx_data[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_uart_rx/rx_data[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.</data>
        </row>
    </table>
    <general_container id="synthesize_settings">
        <table_container>
            <table id="synthesize_settings" title="Synthesize Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PG2L25H-6MBG325</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>uart_top</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Option</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Fanout Guide</data>
                        <data>10000</data>
                    </row>
                    <row>
                        <data>Disable I/O Insertion</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Enable Advanced LUT Combining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Automatic Read/Write Check Insertion for RAM</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Resource Sharing</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Pipelining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Retiming</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Minimum Control-set Size</data>
                        <data>2</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Timing Report</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Report Exception</data>
                        <data>true</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Constraints</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Frequency (MHz)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Use Clock Period for Unconstrained IO</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>