# vhdl_sipo
VHDL Project with testbench for seriel to parallel converter
