# RV32I CPU - 37 Instructions Implementation

A complete 5-stage pipelined RISC-V RV32I CPU implementation in SystemVerilog, supporting all 37 base integer instructions.

## ğŸ¯ Features

- âœ… **Full RV32I ISA** - 37 instructions supported
- âœ… **5-Stage Pipeline** - IF â†’ ID â†’ EX â†’ MEM â†’ WB
- âœ… **Data Forwarding** - Minimize pipeline stalls
- âœ… **Hazard Detection** - Load-use and control hazards
- âœ… **Branch/Jump Support** - With pipeline flushing
- âœ… **Memory System** - Separate instruction and data memory
- âœ… **Testbench** - UVM-style verification environment

## ğŸ“Š Performance

- **Architecture**: 5-stage pipeline
- **Clock Frequency**: ~5x higher than single-cycle
- **CPI (Cycles Per Instruction)**: ~1.25-1.65 (with hazards)
- **Throughput**: ~1 instruction/cycle (ideal)

## ğŸ“ Project Structure

```
rv32i_cpu_37inst/
â”œâ”€â”€ rtl/                           # RTL Source Files
â”‚   â”œâ”€â”€ core/                      # Core CPU modules
â”‚   â”‚   â”œâ”€â”€ pipeline/              # Pipeline registers
â”‚   â”‚   â”‚   â”œâ”€â”€ IF_ID_Register.sv
â”‚   â”‚   â”‚   â”œâ”€â”€ ID_EX_Register.sv
â”‚   â”‚   â”‚   â”œâ”€â”€ EX_MEM_Register.sv
â”‚   â”‚   â”‚   â””â”€â”€ MEM_WB_Register.sv
â”‚   â”‚   â”‚
â”‚   â”‚   â”œâ”€â”€ hazard/                # Hazard handling
â”‚   â”‚   â”‚   â”œâ”€â”€ Hazard_Detection_Unit.sv
â”‚   â”‚   â”‚   â””â”€â”€ Forwarding_Unit.sv
â”‚   â”‚   â”‚
â”‚   â”‚   â””â”€â”€ stages/                # Pipeline stage modules
â”‚   â”‚       â”œâ”€â”€ Program_Counter.sv
â”‚   â”‚       â”œâ”€â”€ Instruction_Mem.sv
â”‚   â”‚       â”œâ”€â”€ Control_Unit.sv
â”‚   â”‚       â”œâ”€â”€ Reg_File.sv
â”‚   â”‚       â”œâ”€â”€ Immediate_Generation.sv
â”‚   â”‚       â”œâ”€â”€ ALU_Unit.sv
â”‚   â”‚       â”œâ”€â”€ Branch_Unit.sv
â”‚   â”‚       â”œâ”€â”€ Jump_Unit.sv
â”‚   â”‚       â”œâ”€â”€ Data_Memory.sv
â”‚   â”‚       â””â”€â”€ Load_Store_Unit.sv
â”‚   â”‚
â”‚   â”œâ”€â”€ common/                    # Common utilities
â”‚   â”‚   â”œâ”€â”€ adder_N_bit.sv
â”‚   â”‚   â”œâ”€â”€ mux2to1.sv
â”‚   â”‚   â”œâ”€â”€ mux3to1.sv
â”‚   â”‚   â””â”€â”€ mux4to1.sv
â”‚   â”‚
â”‚   â””â”€â”€ top/                       # Top-level modules
â”‚       â”œâ”€â”€ rv32i_top.sv           # Pipeline version (current)
â”‚       â””â”€â”€ rv32i_top_single_cycle.sv  # Single-cycle backup
â”‚
â”œâ”€â”€ tb/                            # Testbench
â”‚   â”œâ”€â”€ tb_rv32i_top.sv           # Main testbench
â”‚   â”œâ”€â”€ components/               # UVM-style components
â”‚   â””â”€â”€ sequences/                # Test sequences
â”‚
â”œâ”€â”€ docs/                          # Documentation
â”‚   â””â”€â”€ PIPELINE_ARCHITECTURE.md  # Pipeline design details
â”‚
â””â”€â”€ sim/                           # Simulation files
    â”œâ”€â”€ scripts/                   # Build/run scripts
    â””â”€â”€ waveforms/                 # Waveform dumps
```

## ğŸ”§ Supported Instructions (37 Total)

### Arithmetic & Logic (10)
- `ADD`, `SUB`, `AND`, `OR`, `XOR`, `SLT`, `SLTU`, `SLL`, `SRL`, `SRA`

### Immediate Operations (9)
- `ADDI`, `ANDI`, `ORI`, `XORI`, `SLTI`, `SLTIU`, `SLLI`, `SRLI`, `SRAI`

### Load/Store (8)
- `LW`, `LH`, `LB`, `LHU`, `LBU` (Loads)
- `SW`, `SH`, `SB` (Stores)

### Branch (6)
- `BEQ`, `BNE`, `BLT`, `BGE`, `BLTU`, `BGEU`

### Jump (2)
- `JAL`, `JALR`

### Upper Immediate (2)
- `LUI`, `AUIPC`

## ğŸš€ Getting Started

### Prerequisites
- QuestaSim or ModelSim
- TCL 8.5+
- Git

### Quick Start
```bash
# Clone repository
git clone https://github.com/tedduy/rv32i_cpu_37inst.git
cd rv32i_cpu_37inst

# Compile and run
make compile
make sim
make verify
```

### Makefile Targets
```bash
make help         # Show all available targets
make compile      # Compile RTL and testbench
make sim          # Run pipeline simulation
make gui          # Run with GUI
make debug        # Debug mode with waveforms
make verify       # Full verification (SC vs PL)
make clean        # Clean generated files
make info         # Project information
```

For detailed simulation guide, see [`sim/README.md`](sim/README.md).

## ğŸ“– Architecture Overview

### Pipeline Stages

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   IF   â”‚ â†’ â”‚   ID   â”‚ â†’ â”‚   EX   â”‚ â†’ â”‚  MEM   â”‚ â†’ â”‚   WB   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â†“            â†“            â†“            â†“            â†“
  Fetch      Decode      Execute      Memory       Write
  Inst       & Read      ALU/Branch   Access       Back
             Regs        /Jump        Data         Results
```

### Hazard Handling

#### 1. **Data Forwarding**
Forward results from later stages to avoid stalls:
```
EX/MEM â†’ EX  (ALU result forwarding)
MEM/WB â†’ EX  (Writeback data forwarding)
```

#### 2. **Load-Use Stalls**
Insert 1-cycle stall when load result is immediately needed:
```assembly
LW  x1, 0(x2)    # Cycle 1
ADD x3, x1, x4   # Cycle 2: STALL (need x1 from load)
```

#### 3. **Branch/Jump Flushing**
Flush 2 instructions when branch/jump is taken:
```assembly
BEQ x1, x2, target   # Cycle N
<wrong-path inst 1>  # FLUSHED
<wrong-path inst 2>  # FLUSHED
target: ...          # Cycle N+3
```

## ğŸ“š Documentation

### Core Documentation
- **[sim/README.md](sim/README.md)** - Simulation workflow and directory structure
- **[docs/PIPELINE_ARCHITECTURE.md](docs/PIPELINE_ARCHITECTURE.md)** - Detailed pipeline design
- **[docs/CHALLENGES_AND_SOLUTIONS.md](docs/CHALLENGES_AND_SOLUTIONS.md)** - Implementation challenges
- **[docs/TCL_VERIFICATION_GUIDE.md](docs/TCL_VERIFICATION_GUIDE.md)** - TCL verification guide

### Quick Commands
```bash
make help    # Show all available Makefile targets
make info    # Show project information
```

## ğŸ§ª Verification

The project includes comprehensive verification:
- **TCL-based verification** - Compare single-cycle vs pipeline execution
- **Automated testing** - Full regression suite
- **Waveform debugging** - Pre-configured signal groups
- **UVM infrastructure** - Ready for advanced constrained-random testing

### Verification Flow
```bash
make verify           # Full verification (compiles both modes, compares results)
make verify-quick     # Quick comparison using existing logs
make verify-final     # Final register/memory state comparison
```

See [`sim/README.md`](sim/README.md) for detailed verification guide.

## ğŸ“ Learning Resources

This project demonstrates:
- 5-stage pipeline design
- Hazard detection and forwarding
- RISC-V ISA implementation
- SystemVerilog RTL coding
- Verification methodologies

## ğŸ“ˆ Future Enhancements

- [ ] Branch prediction (1-bit, 2-bit)
- [ ] Cache hierarchy (I-cache, D-cache)
- [ ] M extension (Multiply/Divide)
- [ ] C extension (Compressed instructions)
- [ ] Performance counters
- [ ] Formal verification

## ğŸ¤ Contributing

Contributions are welcome! Please:
1. Fork the repository
2. Create a feature branch
3. Commit your changes
4. Push to the branch
5. Open a Pull Request

## ğŸ“„ License

This project is licensed under the MIT License - see LICENSE file for details.

## ğŸ‘¤ Author

**tedduy**
- GitHub: [@tedduy](https://github.com/tedduy)

## ğŸ™ Acknowledgments

- RISC-V Foundation for the ISA specification
- Computer Architecture: A Quantitative Approach (Patterson & Hennessy)
- Digital Design and Computer Architecture (Harris & Harris)

## ğŸ“ Contact

For questions or suggestions, please open an issue or contact the author.

---

**Last Updated:** November 8, 2025
