set_property IOSTANDARD LVCMOS25 [get_ports {CLKREG_0[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {CLKREG_0[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {CLKREG_0[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {CLKREG_0[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DIN_0[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DIN_0[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DIN_0[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DIN_0[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DIN_0[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DIN_0[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DIN_0[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DIN_0[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DINSWREG_0[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DINSWREG_0[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DINSWREG_0[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DINSWREG_0[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DOUT_0[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DOUT_0[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DOUT_0[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DOUT_0[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DOUT_0[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DOUT_0[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports RESET_0]
set_property IOSTANDARD LVCMOS25 [get_ports {ADDR_0[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ADDR_0[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ADDR_0[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ADDR_0[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ADDR_0[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ADDR_0[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ADDR_0[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ADDR_0[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ADDR_0[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports ARST_ENREG_0]
set_property IOSTANDARD LVCMOS25 [get_ports ARST_WLREG_0]
set_property IOSTANDARD LVCMOS25 [get_ports ASET_ENREG_0]
set_property IOSTANDARD LVCMOS25 [get_ports ASET_WLREG_0]
set_property IOSTANDARD LVCMOS25 [get_ports CLKADC_0]
set_property IOSTANDARD LVCMOS25 [get_ports CLKADCSW_0]
set_property IOSTANDARD LVCMOS25 [get_ports CLKDAC_0]
set_property IOSTANDARD LVCMOS25 [get_ports DACBL_SW2_0]
set_property IOSTANDARD LVCMOS25 [get_ports DACBL_SW_0]
set_property IOSTANDARD LVCMOS25 [get_ports DACSEL_SW_0]
set_property IOSTANDARD LVCMOS25 [get_ports DACWL_SW_0]
set_property IOSTANDARD LVCMOS25 [get_ports DACWLREFSW_0]
set_property IOSTANDARD LVCMOS25 [get_ports DISCHG_0]
set_property IOSTANDARD LVCMOS25 [get_ports SET_0]
set_property PACKAGE_PIN C15 [get_ports {ADDR_0[8]}]
set_property PACKAGE_PIN K19 [get_ports {ADDR_0[7]}]
set_property PACKAGE_PIN K20 [get_ports {ADDR_0[6]}]
set_property PACKAGE_PIN N19 [get_ports {ADDR_0[5]}]
set_property PACKAGE_PIN N20 [get_ports {ADDR_0[4]}]
set_property PACKAGE_PIN L21 [get_ports {ADDR_0[3]}]
set_property PACKAGE_PIN L22 [get_ports {ADDR_0[2]}]
set_property PACKAGE_PIN J20 [get_ports {ADDR_0[1]}]
set_property PACKAGE_PIN K21 [get_ports {ADDR_0[0]}]
set_property PACKAGE_PIN A18 [get_ports {CLKREG_0[3]}]
set_property PACKAGE_PIN A17 [get_ports {CLKREG_0[2]}]
set_property PACKAGE_PIN A16 [get_ports {CLKREG_0[1]}]
set_property PACKAGE_PIN J15 [get_ports {CLKREG_0[0]}]
set_property PACKAGE_PIN L17 [get_ports {DIN_0[7]}]
set_property PACKAGE_PIN M17 [get_ports {DIN_0[6]}]
set_property PACKAGE_PIN R20 [get_ports {DIN_0[5]}]
set_property PACKAGE_PIN R21 [get_ports {DIN_0[4]}]
set_property PACKAGE_PIN N22 [get_ports {DIN_0[3]}]
set_property PACKAGE_PIN P22 [get_ports {DIN_0[2]}]
set_property PACKAGE_PIN P16 [get_ports {DIN_0[1]}]
set_property PACKAGE_PIN R16 [get_ports {DIN_0[0]}]
set_property PACKAGE_PIN J16 [get_ports ARST_ENREG_0]
set_property PACKAGE_PIN J17 [get_ports ARST_WLREG_0]
set_property PACKAGE_PIN P20 [get_ports ASET_ENREG_0]
set_property PACKAGE_PIN P21 [get_ports ASET_WLREG_0]
set_property PACKAGE_PIN P15 [get_ports DISCHG_0]
set_property PACKAGE_PIN G20 [get_ports {DOUT_0[5]}]
set_property PACKAGE_PIN G17 [get_ports {DOUT_0[4]}]
set_property PACKAGE_PIN G21 [get_ports {DOUT_0[3]}]
set_property PACKAGE_PIN F21 [get_ports {DOUT_0[2]}]
set_property PACKAGE_PIN F22 [get_ports {DOUT_0[1]}]
set_property PACKAGE_PIN F17 [get_ports {DOUT_0[0]}]
set_property PACKAGE_PIN K15 [get_ports CLKADCSW_0]
set_property PACKAGE_PIN J21 [get_ports CLKDAC_0]
set_property PACKAGE_PIN J22 [get_ports CLKADC_0]
set_property PACKAGE_PIN M22 [get_ports DACBL_SW2_0]
set_property PACKAGE_PIN M21 [get_ports DACBL_SW_0]
set_property PACKAGE_PIN N17 [get_ports DACSEL_SW_0]
set_property PACKAGE_PIN N18 [get_ports DACWL_SW_0]
set_property PACKAGE_PIN J18 [get_ports DACWLREFSW_0]
set_property PACKAGE_PIN M15 [get_ports SET_0]
set_property PACKAGE_PIN K18 [get_ports {DINSWREG_0[0]}]
set_property PACKAGE_PIN B15 [get_ports {DINSWREG_0[1]}]
set_property PACKAGE_PIN B16 [get_ports {DINSWREG_0[2]}]
set_property PACKAGE_PIN B17 [get_ports {DINSWREG_0[3]}]
set_property PACKAGE_PIN M16 [get_ports RESET_0]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
