0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.sim/sim_1/behav/xsim/glbl.v,1665704904,verilog,,,,glbl,,uvm,,,,,,
C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Control.sv,1726045614,systemVerilog,C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/HexDriver.sv;C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Processor.sv;C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Reg_4.sv;C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Register_unit.sv;C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Router.sv;C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Synchronizers.sv;C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/compute.sv;C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/sim_sources/testbench_8.sv,C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/HexDriver.sv,,$unit_Control_sv_1411822023;control,,uvm,,,,,,
C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/HexDriver.sv,1697931938,systemVerilog,,C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Processor.sv,,HexDriver,,uvm,,,,,,
C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Processor.sv,1726093878,systemVerilog,,C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Reg_4.sv,,Processor,,uvm,,,,,,
C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Reg_4.sv,1726044758,systemVerilog,,C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Register_unit.sv,,reg_8,,uvm,,,,,,
C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Register_unit.sv,1726044778,systemVerilog,,C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Router.sv,,register_unit,,uvm,,,,,,
C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Router.sv,1704005904,systemVerilog,,C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Synchronizers.sv,,router,,uvm,,,,,,
C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/Synchronizers.sv,1706310422,systemVerilog,,C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/compute.sv,,sync_debounce,,uvm,,,,,,
C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/design_source/compute.sv,1704006160,systemVerilog,,C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/sim_sources/testbench_8.sv,,compute,,uvm,,,,,,
C:/Users/xuhangx2/Desktop/ECE385/lab2_2/lab2_2.srcs/sources_1/imports/Lab2/sim_sources/testbench_8.sv,1726074942,systemVerilog,,,,testbench8,,uvm,,,,,,
