

Implementation tool: Xilinx Vivado v.2023.2
Project:             sobel_resize_xf
Solution:            sol2
Device target:       xc7z020-clg484-1
Report date:         Mon Jul 15 19:09:11 CST 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           6728
FF:            7908
DSP:             18
BRAM:             9
URAM:             0
LATCH:            0
SRL:           1134
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.105
Timing met
