// Seed: 391358899
module module_0 (
    input wand id_0,
    input wand id_1
);
  uwire id_3, id_4 = -1, id_5, id_6, id_7, id_8;
  module_2 modCall_1 ();
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    output wor   id_1,
    input  wor   id_2,
    output tri1  id_3,
    output logic id_4
);
  initial id_4 <= 1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
module module_2 ();
  wire id_1;
  module_4 modCall_1 (id_1);
endmodule
module module_3;
  parameter id_1 = id_1;
  module_2 modCall_1 ();
endmodule
module module_4 (
    id_1
);
  inout wire id_1;
  wire id_2;
endmodule
