# ADC oversampling modes and configurations

**Source**: Page 87, Chunk 571  
**Category**: ADC oversampling modes and configurations  
**Chunk Index**: 571

---

Figure 182. 16-bit result oversampling with 10-bits right shift and rouding . . . . . . . . . . . . . . . . . . . . . 971
Figure 183. Triggered regular oversampling mode (TROVS bit = 1). . . . . . . . . . . . . . . . . . . . . . . . . . 973
Figure 184. Regular oversampling modes (4x ratio) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 974

---

**AI Reasoning**: The content focuses on different ADC oversampling modes and configurations, which are features of the ADC module in the microcontroller. Placing it under 'features' makes it easily discoverable for users looking for specific functionalities of the ADC. The filename captures the essence of the content by highlighting the main topic, which is ADC oversampling.
