
---------- Begin Simulation Statistics ----------
final_tick                               304330237000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 263182                       # Simulator instruction rate (inst/s)
host_mem_usage                                 734928                       # Number of bytes of host memory used
host_op_rate                                   405968                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   649.74                       # Real time elapsed on the host
host_tick_rate                              468387561                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   171000006                       # Number of instructions simulated
sim_ops                                     263773904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.304330                       # Number of seconds simulated
sim_ticks                                304330237000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           44                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.181818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.946787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           42     95.45%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      2.27%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      2.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           44                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              82.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        82.000000                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     20031333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     18420008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     38451342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       111000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 85938.333656                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 28895.674300                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81913.320758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       109000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 83938.333656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 27559.550562                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81615.919199                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20020987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     18419222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        38440209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       111000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    889118000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data     22712000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    911941000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000516                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.000043                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        10346                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data          786                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data          341                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          341                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    868426000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data     12264000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    880799000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000516                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000281                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        10346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data          445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10792                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     10336945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     14341503                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24678450                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       118000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 129727.198504                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 399239.196257                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 153262.168594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       116000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 127727.198504                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 397239.196257                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 151262.168594                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     10298976                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     14337870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24636847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       118000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4925612000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   1450436000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6376166000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.003673                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        37969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data         3633                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41603                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       116000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4849674000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   1443170000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6292960000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.003673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000253                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        37969                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data         3633                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41603                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     30368278                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     32761511                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     63129792                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       114500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 120350.408776                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 333366.825074                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 138199.844508                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       112500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 118350.408776                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 356898.970083                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 136916.862296                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     30319963                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     32757092                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         63077056                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       229000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5814730000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data   1473148000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7288107000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001591                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.000135                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000835                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        48315                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data         4419                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52736                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data          341                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          341                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       225000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   5718100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data   1455434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7173759000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001591                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.000124                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000830                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        48315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data         4078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     30368278                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     32761511                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     63129792                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       114500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 120350.408776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 333366.825074                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 138199.844508                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       112500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 118350.408776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 356898.970083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 136916.862296                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     30319963                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     32757092                       # number of overall hits
system.cpu.dcache.overall_hits::total        63077056                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       229000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5814730000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data   1473148000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7288107000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.000135                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000835                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        48315                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data         4419                       # number of overall misses
system.cpu.dcache.overall_misses::total         52736                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data          341                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          341                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       225000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   5718100000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data   1455434000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7173759000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001591                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.000124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000830                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        48315                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data         4078                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52395                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  51371                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          486                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs           1204.875484                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        126311979                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001303                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   868.235176                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   154.954219                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.847886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.151322                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             52395                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         126311979                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.190698                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            63129451                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            225000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        43049                       # number of writebacks
system.cpu.dcache.writebacks::total             43049                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       39                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.004065                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 36                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.073171                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 49                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.653061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.097131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       44     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      2.04%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      2.04%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   49                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     90840466                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     11372169                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    102212640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst       106200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 93093.673966                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 233769.230769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94233.453670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst       104000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91093.673966                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 218454.545455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91969.258590                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     90838822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     11372156                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       102210978                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       531000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    153046000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      3039000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    156616000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1644                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           13                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1662                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       416000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    149758000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      2403000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    152577000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1644                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           11                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1659                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     90840466                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     11372169                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    102212640                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst       106200                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 93093.673966                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 233769.230769                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94233.453670                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst       104000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91093.673966                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 218454.545455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91969.258590                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst     90838822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     11372156                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        102210978                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       531000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    153046000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      3039000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    156616000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1644                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           13                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1662                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       416000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    149758000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      2403000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    152577000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1644                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1659                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     90840466                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     11372169                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    102212640                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst       106200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 93093.673966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 233769.230769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94233.453670                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst       104000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91093.673966                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 218454.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91969.258590                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst     90838822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     11372156                       # number of overall hits
system.cpu.icache.overall_hits::total       102210978                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       531000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    153046000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      3039000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    156616000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1644                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           13                       # number of overall misses
system.cpu.icache.overall_misses::total          1662                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       416000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    149758000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      2403000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    152577000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1644                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           11                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1659                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1403                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          61610.992767                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        204426939                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001715                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   254.115112                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.832063                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.992637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.007156                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999800                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1659                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         204426939                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.948890                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           102212637                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1403                       # number of writebacks
system.cpu.icache.writebacks::total              1403                       # number of writebacks
system.cpu.idleCycles                             197                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.085366                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.081301                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.012195                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.012195                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 97                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            49                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.489796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.308983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  41     83.67%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      2.04%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      8.16%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      2.04%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      2.04%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              49                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.097561                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              246                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   304322171000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       39                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           75                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           72                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            72                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1644                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           11                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       101000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 108925.837321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 215454.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 109824.271080                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        81000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 88925.837321                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 195454.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89824.271080                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       404000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    136593000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      2370000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    139367000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.762774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.764919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1269                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       324000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    111513000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      2150000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    113987000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.762774                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.764919                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1269                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        37969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data         3633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41603                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       113000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 125761.238496                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 407922.330097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149804.730272                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        93000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 105761.238496                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 387922.330097                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 129804.730272                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          375                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data          131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   506                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       113000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data   4727868000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   1428544000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6156525000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.990124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.963942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        37594                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data         3502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               41097                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data        93000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3975988000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1358504000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5334585000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.990124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.963942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        37594                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data         3502                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          41097                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        10346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data          445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       106000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 112824.078187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 428666.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112963.297321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        86000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92824.078187                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 408666.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92963.297321                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         3593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data          442                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4035                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       106000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    761901000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data      1286000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    763293000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.652716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.006742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.626112                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         6753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data        86000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    626841000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data      1226000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    628153000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.652716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.006742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.626112                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         6753                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6757                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1399                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1399                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1399                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1399                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        43049                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43049                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        43049                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43049                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         1644                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        48315                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data         4078                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                54054                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       101000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       109500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 108925.837321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 123791.214738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 215454.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 407940.085592                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 143704.272947                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        81000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        89500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 88925.837321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 103791.214738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 195454.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 387940.085592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 123704.272947                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.inst          390                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         3968                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data          573                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4931                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       404000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       219000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst    136593000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   5489769000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst      2370000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   1429830000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7059185000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.762774                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.917872                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.859490                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.908776                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1254                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        44347                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data         3505                       # number of demand (read+write) misses
system.l2.demand_misses::total                  49123                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst       324000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       179000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    111513000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   4602829000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      2150000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   1359730000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6076725000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.762774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.917872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.859490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.908776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst         1254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        44347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data         3505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             49123                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1644                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        48315                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data         4078                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               54054                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       101000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       109500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 108925.837321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 123791.214738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 215454.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 407940.085592                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 143704.272947                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        81000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        89500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 88925.837321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 103791.214738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 195454.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 387940.085592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 123704.272947                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.inst          390                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         3968                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data          573                       # number of overall hits
system.l2.overall_hits::total                    4931                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       404000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       219000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    136593000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   5489769000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      2370000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   1429830000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7059185000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.762774                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.917872                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.859490                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.908776                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1254                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        44347                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst           11                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data         3505                       # number of overall misses
system.l2.overall_misses::total                 49123                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst       324000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       179000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    111513000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   4602829000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      2150000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   1359730000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6076725000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.762774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.917872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.859490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.908776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        44347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data         3505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            49123                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          45733                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          542                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3492                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.142327                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   904405                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     104.549915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.026297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.023258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    55.421375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3596.660171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     1.482440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   327.082911                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.025525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.013531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.878091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.079854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997375                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     49829                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    904405                       # Number of tag accesses
system.l2.tags.tagsinuse                  4085.246367                       # Cycle average of tags in use
system.l2.tags.total_refs                      106750                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks               37254                       # number of writebacks
system.l2.writebacks::total                     37254                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    3523118.71                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                72414.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     37254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     44338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        11.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples      3505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     53664.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        10.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         7.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst          841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       263714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         2313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           266868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst               841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       263714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      9326080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst         2313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data       737094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10330462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7834437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       263714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      9326080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         2313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data       737094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             18164899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7834437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7834437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        17016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    324.735308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.394904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   381.644998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9220     54.18%     54.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2044     12.01%     66.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          711      4.18%     70.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          435      2.56%     72.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          530      3.11%     76.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          238      1.40%     77.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          334      1.96%     79.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          486      2.86%     82.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3018     17.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17016                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                3143296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 3143872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2382400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2384256                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        80256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        80256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      2838208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data       224320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3143872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2384256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2384256                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        44347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           11                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data         3505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37580.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     52498.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst    144113.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data    336514.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        80256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      2837632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data       224320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 841.191471881251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 420.595735940626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 263713.526434772240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 9324186.870067728683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 2313.276547673441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 737094.027235946269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst       118500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data        76500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     47126500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2328162750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      1585250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   1179483750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        37254                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 193926158.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2382400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 7828338.135194893926                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 7224525097500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2294                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              142388                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35324                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2294                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        44347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data         3505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               49123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37254                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37254                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    80.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              3474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2536                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.039124570500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.403662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.512148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.907927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2271     99.00%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           19      0.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.13%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   49109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     49123                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 49123                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       49123                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 72.89                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    35801                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  245570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  304316425000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3556553250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2635665750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.227114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.214935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.650631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2038     88.84%     88.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.17%     89.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              242     10.55%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.39%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    37254                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37254                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      37254                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                89.98                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   33522                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1790629350                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 58076760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      7325845770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            274.402702                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    510923000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1145040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 269552864250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  14146957500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2909448250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  16065004000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            244807680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 30868530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      5432510400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               170895900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2706874560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      65653686000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            83509039410                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         299758617750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               94659480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1781280210                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 63417480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      8540901660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            278.048370                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    545013500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1267500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 265847528000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  15163120250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2777373750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  18729701500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            262181760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 33707190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      5822670720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               179778060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2996370000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      64838394660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            84618526350                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         299515791250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               99655020                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       142965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       142965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 142965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5528128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5528128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5528128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           242858000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          260577250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             49123                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   49123    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               49123                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        44720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         93842                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               8026                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37254                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7465                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41097                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41097                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8026                       # Transaction distribution
system.switch_cpus.Branches                   7907826                       # Number of branches fetched
system.switch_cpus.committedInsts            71000002                       # Number of instructions committed
system.switch_cpus.committedOps             109478847                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            20031333                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   647                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses            10336945                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   610                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000027                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses            90840466                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   186                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999973                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                248293649                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       248287068.199510                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     59665894                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     60688091                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      4777994                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         366992                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                366992                       # number of float instructions
system.switch_cpus.num_fp_register_reads       372614                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        89744                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             2815654                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        6580.800490                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     109396060                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            109396060                       # number of integer instructions
system.switch_cpus.num_int_register_reads    248434977                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     91188252                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            20031325                       # Number of load instructions
system.switch_cpus.num_mem_refs              30368260                       # number of memory refs
system.switch_cpus.num_store_insts           10336935                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         17918      0.02%      0.02% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          78989795     72.15%     72.17% # Class of executed instruction
system.switch_cpus.op_class::IntMult               48      0.00%     72.17% # Class of executed instruction
system.switch_cpus.op_class::IntDiv             25549      0.02%     72.19% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           23089      0.02%     72.21% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt            1200      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               16      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              286      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              236      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           10678      0.01%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             24      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        31311      0.03%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult        10437      0.01%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::MemRead         20007010     18.27%     90.54% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        10071544      9.20%     99.74% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        24315      0.02%     99.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite       265391      0.24%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          109478847                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF 304330237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups      7764222                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect         3936                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       156654                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12657272                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      6572388                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      7764222                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      1191834                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12657272                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2077115                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        70350                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        85940970                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       86801223                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       156668                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         11251808                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events      5673681                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      6438932                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    154295049                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples     55117292                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.799395                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.323411                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0      4661621      8.46%      8.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     14731615     26.73%     35.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     13645174     24.76%     59.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      8212904     14.90%     74.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      1807281      3.28%     78.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      3586823      6.51%     84.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2505664      4.55%     89.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7       292529      0.53%     89.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8      5673681     10.29%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total     55117292                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             3933                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2016774                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       154292427                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            28731827                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    111218643     72.08%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          874      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          437      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt         1311      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult          437      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     28730953     18.62%     90.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     14341520      9.29%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          874      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    154295049                       # Class of committed instruction
system.switch_cpus_1.commit.refs             43073347                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         100000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           154295049                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.560285                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.560285                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     21746662                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    162693936                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10470509                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        16333837                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       157113                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      7320379                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          29237368                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               27934                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses          14427464                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                  73                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12657272                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        11372169                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            44403090                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        54335                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            105119161                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          209                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        314226                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                4                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.225908                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     11468092                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8649503                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.876172                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     56028522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.927453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.405071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       28194402     50.32%     50.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        1424681      2.54%     52.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2713028      4.84%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        2514948      4.49%     62.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         853569      1.52%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        3973157      7.09%     70.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1288209      2.30%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1916283      3.42%     76.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       13150245     23.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     56028522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          196451                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         224071                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts       217413                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       11598761                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.821980                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           43664833                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         14427464                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        754245                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     29653845                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          688                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     14545759                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    160734024                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     29237369                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       395502                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    158111345                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           27                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       304824                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       157113                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       304855                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     10789439                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         2090                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation          445                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       922017                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       204226                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          445                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       151010                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        66403                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       215906408                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           157902344                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.546569                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       118007673                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.818249                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            158014247                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      290428743                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     131718050                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.784805                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.784805                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        13071      0.01%      0.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    114571090     72.28%     72.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           36      0.00%     72.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     72.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        77405      0.05%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         2550      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        69659      0.04%     72.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        18197      0.01%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     72.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     29229689     18.44%     90.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     14453706      9.12%     99.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead        71447      0.05%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    158506850                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        239263                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       478630                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       215964                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       678641                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           2182736                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013771                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       1351714     61.93%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     61.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       830995     38.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite           22      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            5      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    160437252                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    374805366                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    157686380                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    166494760                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        160734024                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       158506850                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6438932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        59041                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     10339364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples     56028522                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.829039                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.817129                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0      3875187      6.92%      6.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     11056392     19.73%     26.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     11108870     19.83%     46.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     12860417     22.95%     69.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4      7344434     13.11%     82.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      4500018      8.03%     90.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      3216757      5.74%     96.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      1058477      1.89%     98.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      1007970      1.80%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total     56028522                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.829039                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses          11372221                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  57                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads       311096                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       794349                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     29653845                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     14545759                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads      65354062                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles               56028522                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF 304330237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles       1162037                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    214849288                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      6821593                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       13217424                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10153817                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents          428                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    455188779                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    162050099                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    223571986                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        20897236                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      3891645                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       157113                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     20594691                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        8722636                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups       406796                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    297405998                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        38160240                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          210177592                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         322388682                       # The number of ROB writes
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       156161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                160882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6108416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6304384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 304330237000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          195732000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4977000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         157185000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2384256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99787                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010943                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104037                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98695     98.91%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1092      1.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99787                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52774                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1086                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       106828                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1086                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           45733                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             12451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        80303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1403                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16801                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41603                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41603                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1659                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10792                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
