# system info sonic_v1_15 on 2011.08.08.17:09:42
system_info:
name,value
DEVICE,
DEVICE_FAMILY,Stratix IV
GENERATION_ID,1312837766
#
#
# Files generated for sonic_v1_15 on 2011.08.08.17:09:42
files:
filepath,kind,attributes,module,is_top
sonic_v1_15/simulation/sonic_v1_15.v,VERILOG,,sonic_v1_15,true
sonic_v1_15/simulation/submodules/altera_eth_mdio.v,VERILOG,,altera_eth_mdio,false
sonic_v1_15/simulation/submodules/sonic_v1_15_jtag_master.v,VERILOG,,sonic_v1_15_jtag_master,false
sonic_v1_15/simulation/submodules/altera_avalon_mm_bridge.v,VERILOG,,altera_avalon_mm_bridge,false
sonic_v1_15/simulation/submodules/avalon_mm_slave.v,VERILOG,,avalon_mm_slave,false
sonic_v1_15/simulation/submodules/interrupt_logic.v,VERILOG,,avalon_mm_slave,false
sonic_v1_15/simulation/submodules/sonic_pma_v1_01.v,VERILOG,,sonic_pma_v1_01,false
sonic_v1_15/simulation/submodules/custom_master.v,VERILOG,,custom_master,false
sonic_v1_15/simulation/submodules/burst_write_master.v,VERILOG,,custom_master,false
sonic_v1_15/simulation/submodules/burst_read_master.v,VERILOG,,custom_master,false
sonic_v1_15/simulation/submodules/write_master.v,VERILOG,,custom_master,false
sonic_v1_15/simulation/submodules/latency_aware_read_master.v,VERILOG,,custom_master,false
sonic_v1_15/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
sonic_v1_15/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
sonic_v1_15/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
sonic_v1_15/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
sonic_v1_15/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
sonic_v1_15/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
sonic_v1_15/simulation/submodules/sonic_v1_15_addr_router.sv,SYSTEM_VERILOG,,sonic_v1_15_addr_router,false
sonic_v1_15/simulation/submodules/sonic_v1_15_addr_router_002.sv,SYSTEM_VERILOG,,sonic_v1_15_addr_router_002,false
sonic_v1_15/simulation/submodules/sonic_v1_15_id_router.sv,SYSTEM_VERILOG,,sonic_v1_15_id_router,false
sonic_v1_15/simulation/submodules/sonic_v1_15_id_router_002.sv,SYSTEM_VERILOG,,sonic_v1_15_id_router_002,false
sonic_v1_15/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
sonic_v1_15/simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_merlin_traffic_limiter,false
sonic_v1_15/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
sonic_v1_15/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
sonic_v1_15/simulation/submodules/sonic_v1_15_cmd_xbar_demux.sv,SYSTEM_VERILOG,,sonic_v1_15_cmd_xbar_demux,false
sonic_v1_15/simulation/submodules/sonic_v1_15_cmd_xbar_demux_002.sv,SYSTEM_VERILOG,,sonic_v1_15_cmd_xbar_demux_002,false
sonic_v1_15/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sonic_v1_15_cmd_xbar_mux,false
sonic_v1_15/simulation/submodules/sonic_v1_15_cmd_xbar_mux.sv,SYSTEM_VERILOG,,sonic_v1_15_cmd_xbar_mux,false
sonic_v1_15/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sonic_v1_15_cmd_xbar_mux_002,false
sonic_v1_15/simulation/submodules/sonic_v1_15_cmd_xbar_mux_002.sv,SYSTEM_VERILOG,,sonic_v1_15_cmd_xbar_mux_002,false
sonic_v1_15/simulation/submodules/sonic_v1_15_rsp_xbar_demux.sv,SYSTEM_VERILOG,,sonic_v1_15_rsp_xbar_demux,false
sonic_v1_15/simulation/submodules/sonic_v1_15_rsp_xbar_demux_002.sv,SYSTEM_VERILOG,,sonic_v1_15_rsp_xbar_demux_002,false
sonic_v1_15/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sonic_v1_15_rsp_xbar_mux,false
sonic_v1_15/simulation/submodules/sonic_v1_15_rsp_xbar_mux.sv,SYSTEM_VERILOG,,sonic_v1_15_rsp_xbar_mux,false
sonic_v1_15/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sonic_v1_15_rsp_xbar_mux_002,false
sonic_v1_15/simulation/submodules/sonic_v1_15_rsp_xbar_mux_002.sv,SYSTEM_VERILOG,,sonic_v1_15_rsp_xbar_mux_002,false
sonic_v1_15/simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
sonic_v1_15/simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
sonic_v1_15/simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
sonic_v1_15/simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
sonic_v1_15/simulation/submodules/altera_pli_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
sonic_v1_15/simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
sonic_v1_15/simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
sonic_v1_15/simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
sonic_v1_15/simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
sonic_v1_15/simulation/submodules/libbytestream_pli.so,OTHER,,altera_avalon_st_jtag_interface,false
sonic_v1_15/simulation/submodules/sonic_v1_15_jtag_master_timing_adt.v,VERILOG,,sonic_v1_15_jtag_master_timing_adt,false
sonic_v1_15/simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
sonic_v1_15/simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
sonic_v1_15/simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
sonic_v1_15/simulation/submodules/sonic_v1_15_jtag_master_b2p_adapter.v,VERILOG,,sonic_v1_15_jtag_master_b2p_adapter,false
sonic_v1_15/simulation/submodules/sonic_v1_15_jtag_master_p2b_adapter.v,VERILOG,,sonic_v1_15_jtag_master_p2b_adapter,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sonic_v1_15.mdio,altera_eth_mdio
sonic_v1_15.jtag_master,sonic_v1_15_jtag_master
sonic_v1_15.jtag_master.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
sonic_v1_15.jtag_master.timing_adt,sonic_v1_15_jtag_master_timing_adt
sonic_v1_15.jtag_master.fifo,altera_avalon_sc_fifo
sonic_v1_15.jtag_master.b2p,altera_avalon_st_bytes_to_packets
sonic_v1_15.jtag_master.p2b,altera_avalon_st_packets_to_bytes
sonic_v1_15.jtag_master.transacto,altera_avalon_packets_to_master
sonic_v1_15.jtag_master.b2p_adapter,sonic_v1_15_jtag_master_b2p_adapter
sonic_v1_15.jtag_master.p2b_adapter,sonic_v1_15_jtag_master_p2b_adapter
sonic_v1_15.mm_pipeline_bridge,altera_avalon_mm_bridge
sonic_v1_15.avalon_slave_0,avalon_mm_slave
sonic_v1_15.sonic_pma,sonic_pma_v1_01
sonic_v1_15.avalon_master_0,custom_master
sonic_v1_15.jtag_master_master_translator,altera_merlin_master_translator
sonic_v1_15.avalon_master_0_avalon_master_translator,altera_merlin_master_translator
sonic_v1_15.mm_pipeline_bridge_m0_translator,altera_merlin_master_translator
sonic_v1_15.mdio_csr_translator,altera_merlin_slave_translator
sonic_v1_15.avalon_slave_0_s0_translator,altera_merlin_slave_translator
sonic_v1_15.sonic_pma_phy_mgmt_translator,altera_merlin_slave_translator
sonic_v1_15.jtag_master_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
sonic_v1_15.avalon_master_0_avalon_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
sonic_v1_15.mm_pipeline_bridge_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
sonic_v1_15.mdio_csr_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
sonic_v1_15.avalon_slave_0_s0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
sonic_v1_15.sonic_pma_phy_mgmt_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
sonic_v1_15.mdio_csr_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
sonic_v1_15.avalon_slave_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
sonic_v1_15.sonic_pma_phy_mgmt_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
sonic_v1_15.addr_router,sonic_v1_15_addr_router
sonic_v1_15.addr_router_001,sonic_v1_15_addr_router
sonic_v1_15.addr_router_002,sonic_v1_15_addr_router_002
sonic_v1_15.id_router,sonic_v1_15_id_router
sonic_v1_15.id_router_001,sonic_v1_15_id_router
sonic_v1_15.id_router_002,sonic_v1_15_id_router_002
sonic_v1_15.limiter,altera_merlin_traffic_limiter
sonic_v1_15.limiter_001,altera_merlin_traffic_limiter
sonic_v1_15.limiter_002,altera_merlin_traffic_limiter
sonic_v1_15.rst_controller,altera_reset_controller
sonic_v1_15.rst_controller_001,altera_reset_controller
sonic_v1_15.rst_controller_002,altera_reset_controller
sonic_v1_15.cmd_xbar_demux,sonic_v1_15_cmd_xbar_demux
sonic_v1_15.cmd_xbar_demux_001,sonic_v1_15_cmd_xbar_demux
sonic_v1_15.cmd_xbar_demux_002,sonic_v1_15_cmd_xbar_demux_002
sonic_v1_15.cmd_xbar_mux,sonic_v1_15_cmd_xbar_mux
sonic_v1_15.cmd_xbar_mux_001,sonic_v1_15_cmd_xbar_mux
sonic_v1_15.cmd_xbar_mux_002,sonic_v1_15_cmd_xbar_mux_002
sonic_v1_15.rsp_xbar_demux,sonic_v1_15_rsp_xbar_demux
sonic_v1_15.rsp_xbar_demux_001,sonic_v1_15_rsp_xbar_demux
sonic_v1_15.rsp_xbar_demux_002,sonic_v1_15_rsp_xbar_demux_002
sonic_v1_15.rsp_xbar_mux,sonic_v1_15_rsp_xbar_mux
sonic_v1_15.rsp_xbar_mux_001,sonic_v1_15_rsp_xbar_mux
sonic_v1_15.rsp_xbar_mux_002,sonic_v1_15_rsp_xbar_mux_002
