module testController(Left,Inputs,RW,out);
inout reg [2:0]Left;
input [2:0]Inputs;
input [1:0]RW;
output reg [3:0]out;

always@(*)
begin
	case({RW})
	2'b00:out<=Inputs;
	2'b01:out<=Left;
	2'b10:Left<=Inputs;
	2'b11:out<=4'h15;
	endcase
end
endcase