dbpf("B_DET_RICH_SSP_TILE001:temp:fpga.DESC","RICH FPGA - Sl03, Fi00, Tile#001")
dbpf("B_DET_RICH_SSP_TILE001:temp:reg0.DESC","RICH FPGA - Sl03, Fi00, Tile#001")
dbpf("B_DET_RICH_SSP_TILE001:temp:reg1.DESC","RICH FPGA - Sl03, Fi00, Tile#001")
dbpf("B_DET_RICH_SSP_TILE001:volt:pcb5.DESC","RICH FPGA - Sl03, Fi00, Tile#001")
dbpf("B_DET_RICH_SSP_TILE001:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi00, Tile#001")
dbpf("B_DET_RICH_SSP_TILE001:volt:int1.DESC","RICH FPGA - Sl03, Fi00, Tile#001")
dbpf("B_DET_RICH_SSP_TILE001:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi00, Tile#001")
dbpf("B_DET_RICH_SSP_TILE001:volt:mgt1.DESC","RICH FPGA - Sl03, Fi00, Tile#001")
dbpf("B_DET_RICH_SSP_TILE001:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi00, Tile#001")
dbpf("B_DET_RICH_SSP_TILE002:temp:fpga.DESC","RICH FPGA - Sl03, Fi01, Tile#002")
dbpf("B_DET_RICH_SSP_TILE002:temp:reg0.DESC","RICH FPGA - Sl03, Fi01, Tile#002")
dbpf("B_DET_RICH_SSP_TILE002:temp:reg1.DESC","RICH FPGA - Sl03, Fi01, Tile#002")
dbpf("B_DET_RICH_SSP_TILE002:volt:pcb5.DESC","RICH FPGA - Sl03, Fi01, Tile#002")
dbpf("B_DET_RICH_SSP_TILE002:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi01, Tile#002")
dbpf("B_DET_RICH_SSP_TILE002:volt:int1.DESC","RICH FPGA - Sl03, Fi01, Tile#002")
dbpf("B_DET_RICH_SSP_TILE002:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi01, Tile#002")
dbpf("B_DET_RICH_SSP_TILE002:volt:mgt1.DESC","RICH FPGA - Sl03, Fi01, Tile#002")
dbpf("B_DET_RICH_SSP_TILE002:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi01, Tile#002")
dbpf("B_DET_RICH_SSP_TILE003:temp:fpga.DESC","RICH FPGA - Sl03, Fi02, Tile#003")
dbpf("B_DET_RICH_SSP_TILE003:temp:reg0.DESC","RICH FPGA - Sl03, Fi02, Tile#003")
dbpf("B_DET_RICH_SSP_TILE003:temp:reg1.DESC","RICH FPGA - Sl03, Fi02, Tile#003")
dbpf("B_DET_RICH_SSP_TILE003:volt:pcb5.DESC","RICH FPGA - Sl03, Fi02, Tile#003")
dbpf("B_DET_RICH_SSP_TILE003:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi02, Tile#003")
dbpf("B_DET_RICH_SSP_TILE003:volt:int1.DESC","RICH FPGA - Sl03, Fi02, Tile#003")
dbpf("B_DET_RICH_SSP_TILE003:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi02, Tile#003")
dbpf("B_DET_RICH_SSP_TILE003:volt:mgt1.DESC","RICH FPGA - Sl03, Fi02, Tile#003")
dbpf("B_DET_RICH_SSP_TILE003:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi02, Tile#003")
dbpf("B_DET_RICH_SSP_TILE004:temp:fpga.DESC","RICH FPGA - Sl03, Fi03, Tile#004")
dbpf("B_DET_RICH_SSP_TILE004:temp:reg0.DESC","RICH FPGA - Sl03, Fi03, Tile#004")
dbpf("B_DET_RICH_SSP_TILE004:temp:reg1.DESC","RICH FPGA - Sl03, Fi03, Tile#004")
dbpf("B_DET_RICH_SSP_TILE004:volt:pcb5.DESC","RICH FPGA - Sl03, Fi03, Tile#004")
dbpf("B_DET_RICH_SSP_TILE004:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi03, Tile#004")
dbpf("B_DET_RICH_SSP_TILE004:volt:int1.DESC","RICH FPGA - Sl03, Fi03, Tile#004")
dbpf("B_DET_RICH_SSP_TILE004:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi03, Tile#004")
dbpf("B_DET_RICH_SSP_TILE004:volt:mgt1.DESC","RICH FPGA - Sl03, Fi03, Tile#004")
dbpf("B_DET_RICH_SSP_TILE004:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi03, Tile#004")
dbpf("B_DET_RICH_SSP_TILE005:temp:fpga.DESC","RICH FPGA - Sl03, Fi04, Tile#005")
dbpf("B_DET_RICH_SSP_TILE005:temp:reg0.DESC","RICH FPGA - Sl03, Fi04, Tile#005")
dbpf("B_DET_RICH_SSP_TILE005:temp:reg1.DESC","RICH FPGA - Sl03, Fi04, Tile#005")
dbpf("B_DET_RICH_SSP_TILE005:volt:pcb5.DESC","RICH FPGA - Sl03, Fi04, Tile#005")
dbpf("B_DET_RICH_SSP_TILE005:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi04, Tile#005")
dbpf("B_DET_RICH_SSP_TILE005:volt:int1.DESC","RICH FPGA - Sl03, Fi04, Tile#005")
dbpf("B_DET_RICH_SSP_TILE005:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi04, Tile#005")
dbpf("B_DET_RICH_SSP_TILE005:volt:mgt1.DESC","RICH FPGA - Sl03, Fi04, Tile#005")
dbpf("B_DET_RICH_SSP_TILE005:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi04, Tile#005")
dbpf("B_DET_RICH_SSP_TILE006:temp:fpga.DESC","RICH FPGA - Sl03, Fi05, Tile#006")
dbpf("B_DET_RICH_SSP_TILE006:temp:reg0.DESC","RICH FPGA - Sl03, Fi05, Tile#006")
dbpf("B_DET_RICH_SSP_TILE006:temp:reg1.DESC","RICH FPGA - Sl03, Fi05, Tile#006")
dbpf("B_DET_RICH_SSP_TILE006:volt:pcb5.DESC","RICH FPGA - Sl03, Fi05, Tile#006")
dbpf("B_DET_RICH_SSP_TILE006:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi05, Tile#006")
dbpf("B_DET_RICH_SSP_TILE006:volt:int1.DESC","RICH FPGA - Sl03, Fi05, Tile#006")
dbpf("B_DET_RICH_SSP_TILE006:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi05, Tile#006")
dbpf("B_DET_RICH_SSP_TILE006:volt:mgt1.DESC","RICH FPGA - Sl03, Fi05, Tile#006")
dbpf("B_DET_RICH_SSP_TILE006:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi05, Tile#006")
dbpf("B_DET_RICH_SSP_TILE007:temp:fpga.DESC","RICH FPGA - Sl03, Fi06, Tile#007")
dbpf("B_DET_RICH_SSP_TILE007:temp:reg0.DESC","RICH FPGA - Sl03, Fi06, Tile#007")
dbpf("B_DET_RICH_SSP_TILE007:temp:reg1.DESC","RICH FPGA - Sl03, Fi06, Tile#007")
dbpf("B_DET_RICH_SSP_TILE007:volt:pcb5.DESC","RICH FPGA - Sl03, Fi06, Tile#007")
dbpf("B_DET_RICH_SSP_TILE007:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi06, Tile#007")
dbpf("B_DET_RICH_SSP_TILE007:volt:int1.DESC","RICH FPGA - Sl03, Fi06, Tile#007")
dbpf("B_DET_RICH_SSP_TILE007:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi06, Tile#007")
dbpf("B_DET_RICH_SSP_TILE007:volt:mgt1.DESC","RICH FPGA - Sl03, Fi06, Tile#007")
dbpf("B_DET_RICH_SSP_TILE007:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi06, Tile#007")
dbpf("B_DET_RICH_SSP_TILE008:temp:fpga.DESC","RICH FPGA - Sl03, Fi07, Tile#008")
dbpf("B_DET_RICH_SSP_TILE008:temp:reg0.DESC","RICH FPGA - Sl03, Fi07, Tile#008")
dbpf("B_DET_RICH_SSP_TILE008:temp:reg1.DESC","RICH FPGA - Sl03, Fi07, Tile#008")
dbpf("B_DET_RICH_SSP_TILE008:volt:pcb5.DESC","RICH FPGA - Sl03, Fi07, Tile#008")
dbpf("B_DET_RICH_SSP_TILE008:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi07, Tile#008")
dbpf("B_DET_RICH_SSP_TILE008:volt:int1.DESC","RICH FPGA - Sl03, Fi07, Tile#008")
dbpf("B_DET_RICH_SSP_TILE008:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi07, Tile#008")
dbpf("B_DET_RICH_SSP_TILE008:volt:mgt1.DESC","RICH FPGA - Sl03, Fi07, Tile#008")
dbpf("B_DET_RICH_SSP_TILE008:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi07, Tile#008")
dbpf("B_DET_RICH_SSP_TILE009:temp:fpga.DESC","RICH FPGA - Sl03, Fi08, Tile#009")
dbpf("B_DET_RICH_SSP_TILE009:temp:reg0.DESC","RICH FPGA - Sl03, Fi08, Tile#009")
dbpf("B_DET_RICH_SSP_TILE009:temp:reg1.DESC","RICH FPGA - Sl03, Fi08, Tile#009")
dbpf("B_DET_RICH_SSP_TILE009:volt:pcb5.DESC","RICH FPGA - Sl03, Fi08, Tile#009")
dbpf("B_DET_RICH_SSP_TILE009:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi08, Tile#009")
dbpf("B_DET_RICH_SSP_TILE009:volt:int1.DESC","RICH FPGA - Sl03, Fi08, Tile#009")
dbpf("B_DET_RICH_SSP_TILE009:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi08, Tile#009")
dbpf("B_DET_RICH_SSP_TILE009:volt:mgt1.DESC","RICH FPGA - Sl03, Fi08, Tile#009")
dbpf("B_DET_RICH_SSP_TILE009:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi08, Tile#009")
dbpf("B_DET_RICH_SSP_TILE010:temp:fpga.DESC","RICH FPGA - Sl03, Fi09, Tile#010")
dbpf("B_DET_RICH_SSP_TILE010:temp:reg0.DESC","RICH FPGA - Sl03, Fi09, Tile#010")
dbpf("B_DET_RICH_SSP_TILE010:temp:reg1.DESC","RICH FPGA - Sl03, Fi09, Tile#010")
dbpf("B_DET_RICH_SSP_TILE010:volt:pcb5.DESC","RICH FPGA - Sl03, Fi09, Tile#010")
dbpf("B_DET_RICH_SSP_TILE010:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi09, Tile#010")
dbpf("B_DET_RICH_SSP_TILE010:volt:int1.DESC","RICH FPGA - Sl03, Fi09, Tile#010")
dbpf("B_DET_RICH_SSP_TILE010:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi09, Tile#010")
dbpf("B_DET_RICH_SSP_TILE010:volt:mgt1.DESC","RICH FPGA - Sl03, Fi09, Tile#010")
dbpf("B_DET_RICH_SSP_TILE010:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi09, Tile#010")
dbpf("B_DET_RICH_SSP_TILE011:temp:fpga.DESC","RICH FPGA - Sl03, Fi10, Tile#011")
dbpf("B_DET_RICH_SSP_TILE011:temp:reg0.DESC","RICH FPGA - Sl03, Fi10, Tile#011")
dbpf("B_DET_RICH_SSP_TILE011:temp:reg1.DESC","RICH FPGA - Sl03, Fi10, Tile#011")
dbpf("B_DET_RICH_SSP_TILE011:volt:pcb5.DESC","RICH FPGA - Sl03, Fi10, Tile#011")
dbpf("B_DET_RICH_SSP_TILE011:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi10, Tile#011")
dbpf("B_DET_RICH_SSP_TILE011:volt:int1.DESC","RICH FPGA - Sl03, Fi10, Tile#011")
dbpf("B_DET_RICH_SSP_TILE011:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi10, Tile#011")
dbpf("B_DET_RICH_SSP_TILE011:volt:mgt1.DESC","RICH FPGA - Sl03, Fi10, Tile#011")
dbpf("B_DET_RICH_SSP_TILE011:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi10, Tile#011")
dbpf("B_DET_RICH_SSP_TILE012:temp:fpga.DESC","RICH FPGA - Sl03, Fi12, Tile#012")
dbpf("B_DET_RICH_SSP_TILE012:temp:reg0.DESC","RICH FPGA - Sl03, Fi12, Tile#012")
dbpf("B_DET_RICH_SSP_TILE012:temp:reg1.DESC","RICH FPGA - Sl03, Fi12, Tile#012")
dbpf("B_DET_RICH_SSP_TILE012:volt:pcb5.DESC","RICH FPGA - Sl03, Fi12, Tile#012")
dbpf("B_DET_RICH_SSP_TILE012:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi12, Tile#012")
dbpf("B_DET_RICH_SSP_TILE012:volt:int1.DESC","RICH FPGA - Sl03, Fi12, Tile#012")
dbpf("B_DET_RICH_SSP_TILE012:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi12, Tile#012")
dbpf("B_DET_RICH_SSP_TILE012:volt:mgt1.DESC","RICH FPGA - Sl03, Fi12, Tile#012")
dbpf("B_DET_RICH_SSP_TILE012:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi12, Tile#012")
dbpf("B_DET_RICH_SSP_TILE013:temp:fpga.DESC","RICH FPGA - Sl03, Fi13, Tile#013")
dbpf("B_DET_RICH_SSP_TILE013:temp:reg0.DESC","RICH FPGA - Sl03, Fi13, Tile#013")
dbpf("B_DET_RICH_SSP_TILE013:temp:reg1.DESC","RICH FPGA - Sl03, Fi13, Tile#013")
dbpf("B_DET_RICH_SSP_TILE013:volt:pcb5.DESC","RICH FPGA - Sl03, Fi13, Tile#013")
dbpf("B_DET_RICH_SSP_TILE013:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi13, Tile#013")
dbpf("B_DET_RICH_SSP_TILE013:volt:int1.DESC","RICH FPGA - Sl03, Fi13, Tile#013")
dbpf("B_DET_RICH_SSP_TILE013:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi13, Tile#013")
dbpf("B_DET_RICH_SSP_TILE013:volt:mgt1.DESC","RICH FPGA - Sl03, Fi13, Tile#013")
dbpf("B_DET_RICH_SSP_TILE013:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi13, Tile#013")
dbpf("B_DET_RICH_SSP_TILE014:temp:fpga.DESC","RICH FPGA - Sl03, Fi14, Tile#014")
dbpf("B_DET_RICH_SSP_TILE014:temp:reg0.DESC","RICH FPGA - Sl03, Fi14, Tile#014")
dbpf("B_DET_RICH_SSP_TILE014:temp:reg1.DESC","RICH FPGA - Sl03, Fi14, Tile#014")
dbpf("B_DET_RICH_SSP_TILE014:volt:pcb5.DESC","RICH FPGA - Sl03, Fi14, Tile#014")
dbpf("B_DET_RICH_SSP_TILE014:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi14, Tile#014")
dbpf("B_DET_RICH_SSP_TILE014:volt:int1.DESC","RICH FPGA - Sl03, Fi14, Tile#014")
dbpf("B_DET_RICH_SSP_TILE014:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi14, Tile#014")
dbpf("B_DET_RICH_SSP_TILE014:volt:mgt1.DESC","RICH FPGA - Sl03, Fi14, Tile#014")
dbpf("B_DET_RICH_SSP_TILE014:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi14, Tile#014")
dbpf("B_DET_RICH_SSP_TILE015:temp:fpga.DESC","RICH FPGA - Sl03, Fi15, Tile#015")
dbpf("B_DET_RICH_SSP_TILE015:temp:reg0.DESC","RICH FPGA - Sl03, Fi15, Tile#015")
dbpf("B_DET_RICH_SSP_TILE015:temp:reg1.DESC","RICH FPGA - Sl03, Fi15, Tile#015")
dbpf("B_DET_RICH_SSP_TILE015:volt:pcb5.DESC","RICH FPGA - Sl03, Fi15, Tile#015")
dbpf("B_DET_RICH_SSP_TILE015:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi15, Tile#015")
dbpf("B_DET_RICH_SSP_TILE015:volt:int1.DESC","RICH FPGA - Sl03, Fi15, Tile#015")
dbpf("B_DET_RICH_SSP_TILE015:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi15, Tile#015")
dbpf("B_DET_RICH_SSP_TILE015:volt:mgt1.DESC","RICH FPGA - Sl03, Fi15, Tile#015")
dbpf("B_DET_RICH_SSP_TILE015:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi15, Tile#015")
dbpf("B_DET_RICH_SSP_TILE016:temp:fpga.DESC","RICH FPGA - Sl03, Fi16, Tile#016")
dbpf("B_DET_RICH_SSP_TILE016:temp:reg0.DESC","RICH FPGA - Sl03, Fi16, Tile#016")
dbpf("B_DET_RICH_SSP_TILE016:temp:reg1.DESC","RICH FPGA - Sl03, Fi16, Tile#016")
dbpf("B_DET_RICH_SSP_TILE016:volt:pcb5.DESC","RICH FPGA - Sl03, Fi16, Tile#016")
dbpf("B_DET_RICH_SSP_TILE016:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi16, Tile#016")
dbpf("B_DET_RICH_SSP_TILE016:volt:int1.DESC","RICH FPGA - Sl03, Fi16, Tile#016")
dbpf("B_DET_RICH_SSP_TILE016:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi16, Tile#016")
dbpf("B_DET_RICH_SSP_TILE016:volt:mgt1.DESC","RICH FPGA - Sl03, Fi16, Tile#016")
dbpf("B_DET_RICH_SSP_TILE016:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi16, Tile#016")
dbpf("B_DET_RICH_SSP_TILE017:temp:fpga.DESC","RICH FPGA - Sl03, Fi17, Tile#017")
dbpf("B_DET_RICH_SSP_TILE017:temp:reg0.DESC","RICH FPGA - Sl03, Fi17, Tile#017")
dbpf("B_DET_RICH_SSP_TILE017:temp:reg1.DESC","RICH FPGA - Sl03, Fi17, Tile#017")
dbpf("B_DET_RICH_SSP_TILE017:volt:pcb5.DESC","RICH FPGA - Sl03, Fi17, Tile#017")
dbpf("B_DET_RICH_SSP_TILE017:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi17, Tile#017")
dbpf("B_DET_RICH_SSP_TILE017:volt:int1.DESC","RICH FPGA - Sl03, Fi17, Tile#017")
dbpf("B_DET_RICH_SSP_TILE017:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi17, Tile#017")
dbpf("B_DET_RICH_SSP_TILE017:volt:mgt1.DESC","RICH FPGA - Sl03, Fi17, Tile#017")
dbpf("B_DET_RICH_SSP_TILE017:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi17, Tile#017")
dbpf("B_DET_RICH_SSP_TILE018:temp:fpga.DESC","RICH FPGA - Sl03, Fi18, Tile#018")
dbpf("B_DET_RICH_SSP_TILE018:temp:reg0.DESC","RICH FPGA - Sl03, Fi18, Tile#018")
dbpf("B_DET_RICH_SSP_TILE018:temp:reg1.DESC","RICH FPGA - Sl03, Fi18, Tile#018")
dbpf("B_DET_RICH_SSP_TILE018:volt:pcb5.DESC","RICH FPGA - Sl03, Fi18, Tile#018")
dbpf("B_DET_RICH_SSP_TILE018:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi18, Tile#018")
dbpf("B_DET_RICH_SSP_TILE018:volt:int1.DESC","RICH FPGA - Sl03, Fi18, Tile#018")
dbpf("B_DET_RICH_SSP_TILE018:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi18, Tile#018")
dbpf("B_DET_RICH_SSP_TILE018:volt:mgt1.DESC","RICH FPGA - Sl03, Fi18, Tile#018")
dbpf("B_DET_RICH_SSP_TILE018:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi18, Tile#018")
dbpf("B_DET_RICH_SSP_TILE019:temp:fpga.DESC","RICH FPGA - Sl03, Fi19, Tile#019")
dbpf("B_DET_RICH_SSP_TILE019:temp:reg0.DESC","RICH FPGA - Sl03, Fi19, Tile#019")
dbpf("B_DET_RICH_SSP_TILE019:temp:reg1.DESC","RICH FPGA - Sl03, Fi19, Tile#019")
dbpf("B_DET_RICH_SSP_TILE019:volt:pcb5.DESC","RICH FPGA - Sl03, Fi19, Tile#019")
dbpf("B_DET_RICH_SSP_TILE019:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi19, Tile#019")
dbpf("B_DET_RICH_SSP_TILE019:volt:int1.DESC","RICH FPGA - Sl03, Fi19, Tile#019")
dbpf("B_DET_RICH_SSP_TILE019:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi19, Tile#019")
dbpf("B_DET_RICH_SSP_TILE019:volt:mgt1.DESC","RICH FPGA - Sl03, Fi19, Tile#019")
dbpf("B_DET_RICH_SSP_TILE019:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi19, Tile#019")
dbpf("B_DET_RICH_SSP_TILE020:temp:fpga.DESC","RICH FPGA - Sl03, Fi20, Tile#020")
dbpf("B_DET_RICH_SSP_TILE020:temp:reg0.DESC","RICH FPGA - Sl03, Fi20, Tile#020")
dbpf("B_DET_RICH_SSP_TILE020:temp:reg1.DESC","RICH FPGA - Sl03, Fi20, Tile#020")
dbpf("B_DET_RICH_SSP_TILE020:volt:pcb5.DESC","RICH FPGA - Sl03, Fi20, Tile#020")
dbpf("B_DET_RICH_SSP_TILE020:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi20, Tile#020")
dbpf("B_DET_RICH_SSP_TILE020:volt:int1.DESC","RICH FPGA - Sl03, Fi20, Tile#020")
dbpf("B_DET_RICH_SSP_TILE020:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi20, Tile#020")
dbpf("B_DET_RICH_SSP_TILE020:volt:mgt1.DESC","RICH FPGA - Sl03, Fi20, Tile#020")
dbpf("B_DET_RICH_SSP_TILE020:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi20, Tile#020")
dbpf("B_DET_RICH_SSP_TILE021:temp:fpga.DESC","RICH FPGA - Sl03, Fi21, Tile#021")
dbpf("B_DET_RICH_SSP_TILE021:temp:reg0.DESC","RICH FPGA - Sl03, Fi21, Tile#021")
dbpf("B_DET_RICH_SSP_TILE021:temp:reg1.DESC","RICH FPGA - Sl03, Fi21, Tile#021")
dbpf("B_DET_RICH_SSP_TILE021:volt:pcb5.DESC","RICH FPGA - Sl03, Fi21, Tile#021")
dbpf("B_DET_RICH_SSP_TILE021:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi21, Tile#021")
dbpf("B_DET_RICH_SSP_TILE021:volt:int1.DESC","RICH FPGA - Sl03, Fi21, Tile#021")
dbpf("B_DET_RICH_SSP_TILE021:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi21, Tile#021")
dbpf("B_DET_RICH_SSP_TILE021:volt:mgt1.DESC","RICH FPGA - Sl03, Fi21, Tile#021")
dbpf("B_DET_RICH_SSP_TILE021:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi21, Tile#021")
dbpf("B_DET_RICH_SSP_TILE022:temp:fpga.DESC","RICH FPGA - Sl03, Fi22, Tile#022")
dbpf("B_DET_RICH_SSP_TILE022:temp:reg0.DESC","RICH FPGA - Sl03, Fi22, Tile#022")
dbpf("B_DET_RICH_SSP_TILE022:temp:reg1.DESC","RICH FPGA - Sl03, Fi22, Tile#022")
dbpf("B_DET_RICH_SSP_TILE022:volt:pcb5.DESC","RICH FPGA - Sl03, Fi22, Tile#022")
dbpf("B_DET_RICH_SSP_TILE022:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi22, Tile#022")
dbpf("B_DET_RICH_SSP_TILE022:volt:int1.DESC","RICH FPGA - Sl03, Fi22, Tile#022")
dbpf("B_DET_RICH_SSP_TILE022:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi22, Tile#022")
dbpf("B_DET_RICH_SSP_TILE022:volt:mgt1.DESC","RICH FPGA - Sl03, Fi22, Tile#022")
dbpf("B_DET_RICH_SSP_TILE022:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi22, Tile#022")
dbpf("B_DET_RICH_SSP_TILE023:temp:fpga.DESC","RICH FPGA - Sl03, Fi23, Tile#023")
dbpf("B_DET_RICH_SSP_TILE023:temp:reg0.DESC","RICH FPGA - Sl03, Fi23, Tile#023")
dbpf("B_DET_RICH_SSP_TILE023:temp:reg1.DESC","RICH FPGA - Sl03, Fi23, Tile#023")
dbpf("B_DET_RICH_SSP_TILE023:volt:pcb5.DESC","RICH FPGA - Sl03, Fi23, Tile#023")
dbpf("B_DET_RICH_SSP_TILE023:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi23, Tile#023")
dbpf("B_DET_RICH_SSP_TILE023:volt:int1.DESC","RICH FPGA - Sl03, Fi23, Tile#023")
dbpf("B_DET_RICH_SSP_TILE023:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi23, Tile#023")
dbpf("B_DET_RICH_SSP_TILE023:volt:mgt1.DESC","RICH FPGA - Sl03, Fi23, Tile#023")
dbpf("B_DET_RICH_SSP_TILE023:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi23, Tile#023")
dbpf("B_DET_RICH_SSP_TILE024:temp:fpga.DESC","RICH FPGA - Sl03, Fi24, Tile#024")
dbpf("B_DET_RICH_SSP_TILE024:temp:reg0.DESC","RICH FPGA - Sl03, Fi24, Tile#024")
dbpf("B_DET_RICH_SSP_TILE024:temp:reg1.DESC","RICH FPGA - Sl03, Fi24, Tile#024")
dbpf("B_DET_RICH_SSP_TILE024:volt:pcb5.DESC","RICH FPGA - Sl03, Fi24, Tile#024")
dbpf("B_DET_RICH_SSP_TILE024:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi24, Tile#024")
dbpf("B_DET_RICH_SSP_TILE024:volt:int1.DESC","RICH FPGA - Sl03, Fi24, Tile#024")
dbpf("B_DET_RICH_SSP_TILE024:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi24, Tile#024")
dbpf("B_DET_RICH_SSP_TILE024:volt:mgt1.DESC","RICH FPGA - Sl03, Fi24, Tile#024")
dbpf("B_DET_RICH_SSP_TILE024:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi24, Tile#024")
dbpf("B_DET_RICH_SSP_TILE025:temp:fpga.DESC","RICH FPGA - Sl03, Fi25, Tile#025")
dbpf("B_DET_RICH_SSP_TILE025:temp:reg0.DESC","RICH FPGA - Sl03, Fi25, Tile#025")
dbpf("B_DET_RICH_SSP_TILE025:temp:reg1.DESC","RICH FPGA - Sl03, Fi25, Tile#025")
dbpf("B_DET_RICH_SSP_TILE025:volt:pcb5.DESC","RICH FPGA - Sl03, Fi25, Tile#025")
dbpf("B_DET_RICH_SSP_TILE025:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi25, Tile#025")
dbpf("B_DET_RICH_SSP_TILE025:volt:int1.DESC","RICH FPGA - Sl03, Fi25, Tile#025")
dbpf("B_DET_RICH_SSP_TILE025:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi25, Tile#025")
dbpf("B_DET_RICH_SSP_TILE025:volt:mgt1.DESC","RICH FPGA - Sl03, Fi25, Tile#025")
dbpf("B_DET_RICH_SSP_TILE025:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi25, Tile#025")
dbpf("B_DET_RICH_SSP_TILE026:temp:fpga.DESC","RICH FPGA - Sl03, Fi26, Tile#026")
dbpf("B_DET_RICH_SSP_TILE026:temp:reg0.DESC","RICH FPGA - Sl03, Fi26, Tile#026")
dbpf("B_DET_RICH_SSP_TILE026:temp:reg1.DESC","RICH FPGA - Sl03, Fi26, Tile#026")
dbpf("B_DET_RICH_SSP_TILE026:volt:pcb5.DESC","RICH FPGA - Sl03, Fi26, Tile#026")
dbpf("B_DET_RICH_SSP_TILE026:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi26, Tile#026")
dbpf("B_DET_RICH_SSP_TILE026:volt:int1.DESC","RICH FPGA - Sl03, Fi26, Tile#026")
dbpf("B_DET_RICH_SSP_TILE026:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi26, Tile#026")
dbpf("B_DET_RICH_SSP_TILE026:volt:mgt1.DESC","RICH FPGA - Sl03, Fi26, Tile#026")
dbpf("B_DET_RICH_SSP_TILE026:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi26, Tile#026")
dbpf("B_DET_RICH_SSP_TILE027:temp:fpga.DESC","RICH FPGA - Sl03, Fi27, Tile#027")
dbpf("B_DET_RICH_SSP_TILE027:temp:reg0.DESC","RICH FPGA - Sl03, Fi27, Tile#027")
dbpf("B_DET_RICH_SSP_TILE027:temp:reg1.DESC","RICH FPGA - Sl03, Fi27, Tile#027")
dbpf("B_DET_RICH_SSP_TILE027:volt:pcb5.DESC","RICH FPGA - Sl03, Fi27, Tile#027")
dbpf("B_DET_RICH_SSP_TILE027:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi27, Tile#027")
dbpf("B_DET_RICH_SSP_TILE027:volt:int1.DESC","RICH FPGA - Sl03, Fi27, Tile#027")
dbpf("B_DET_RICH_SSP_TILE027:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi27, Tile#027")
dbpf("B_DET_RICH_SSP_TILE027:volt:mgt1.DESC","RICH FPGA - Sl03, Fi27, Tile#027")
dbpf("B_DET_RICH_SSP_TILE027:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi27, Tile#027")
dbpf("B_DET_RICH_SSP_TILE028:temp:fpga.DESC","RICH FPGA - Sl03, Fi28, Tile#028")
dbpf("B_DET_RICH_SSP_TILE028:temp:reg0.DESC","RICH FPGA - Sl03, Fi28, Tile#028")
dbpf("B_DET_RICH_SSP_TILE028:temp:reg1.DESC","RICH FPGA - Sl03, Fi28, Tile#028")
dbpf("B_DET_RICH_SSP_TILE028:volt:pcb5.DESC","RICH FPGA - Sl03, Fi28, Tile#028")
dbpf("B_DET_RICH_SSP_TILE028:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi28, Tile#028")
dbpf("B_DET_RICH_SSP_TILE028:volt:int1.DESC","RICH FPGA - Sl03, Fi28, Tile#028")
dbpf("B_DET_RICH_SSP_TILE028:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi28, Tile#028")
dbpf("B_DET_RICH_SSP_TILE028:volt:mgt1.DESC","RICH FPGA - Sl03, Fi28, Tile#028")
dbpf("B_DET_RICH_SSP_TILE028:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi28, Tile#028")
dbpf("B_DET_RICH_SSP_TILE029:temp:fpga.DESC","RICH FPGA - Sl03, Fi29, Tile#029")
dbpf("B_DET_RICH_SSP_TILE029:temp:reg0.DESC","RICH FPGA - Sl03, Fi29, Tile#029")
dbpf("B_DET_RICH_SSP_TILE029:temp:reg1.DESC","RICH FPGA - Sl03, Fi29, Tile#029")
dbpf("B_DET_RICH_SSP_TILE029:volt:pcb5.DESC","RICH FPGA - Sl03, Fi29, Tile#029")
dbpf("B_DET_RICH_SSP_TILE029:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi29, Tile#029")
dbpf("B_DET_RICH_SSP_TILE029:volt:int1.DESC","RICH FPGA - Sl03, Fi29, Tile#029")
dbpf("B_DET_RICH_SSP_TILE029:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi29, Tile#029")
dbpf("B_DET_RICH_SSP_TILE029:volt:mgt1.DESC","RICH FPGA - Sl03, Fi29, Tile#029")
dbpf("B_DET_RICH_SSP_TILE029:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi29, Tile#029")
dbpf("B_DET_RICH_SSP_TILE030:temp:fpga.DESC","RICH FPGA - Sl03, Fi30, Tile#030")
dbpf("B_DET_RICH_SSP_TILE030:temp:reg0.DESC","RICH FPGA - Sl03, Fi30, Tile#030")
dbpf("B_DET_RICH_SSP_TILE030:temp:reg1.DESC","RICH FPGA - Sl03, Fi30, Tile#030")
dbpf("B_DET_RICH_SSP_TILE030:volt:pcb5.DESC","RICH FPGA - Sl03, Fi30, Tile#030")
dbpf("B_DET_RICH_SSP_TILE030:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi30, Tile#030")
dbpf("B_DET_RICH_SSP_TILE030:volt:int1.DESC","RICH FPGA - Sl03, Fi30, Tile#030")
dbpf("B_DET_RICH_SSP_TILE030:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi30, Tile#030")
dbpf("B_DET_RICH_SSP_TILE030:volt:mgt1.DESC","RICH FPGA - Sl03, Fi30, Tile#030")
dbpf("B_DET_RICH_SSP_TILE030:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi30, Tile#030")
dbpf("B_DET_RICH_SSP_TILE031:temp:fpga.DESC","RICH FPGA - Sl03, Fi31, Tile#031")
dbpf("B_DET_RICH_SSP_TILE031:temp:reg0.DESC","RICH FPGA - Sl03, Fi31, Tile#031")
dbpf("B_DET_RICH_SSP_TILE031:temp:reg1.DESC","RICH FPGA - Sl03, Fi31, Tile#031")
dbpf("B_DET_RICH_SSP_TILE031:volt:pcb5.DESC","RICH FPGA - Sl03, Fi31, Tile#031")
dbpf("B_DET_RICH_SSP_TILE031:volt:pcb3_3.DESC","RICH FPGA - Sl03, Fi31, Tile#031")
dbpf("B_DET_RICH_SSP_TILE031:volt:int1.DESC","RICH FPGA - Sl03, Fi31, Tile#031")
dbpf("B_DET_RICH_SSP_TILE031:volt:aux1_8.DESC","RICH FPGA - Sl03, Fi31, Tile#031")
dbpf("B_DET_RICH_SSP_TILE031:volt:mgt1.DESC","RICH FPGA - Sl03, Fi31, Tile#031")
dbpf("B_DET_RICH_SSP_TILE031:volt:mgt1_2.DESC","RICH FPGA - Sl03, Fi31, Tile#031")
dbpf("B_DET_RICH_SSP_TILE032:temp:fpga.DESC","RICH FPGA - Sl04, Fi00, Tile#032")
dbpf("B_DET_RICH_SSP_TILE032:temp:reg0.DESC","RICH FPGA - Sl04, Fi00, Tile#032")
dbpf("B_DET_RICH_SSP_TILE032:temp:reg1.DESC","RICH FPGA - Sl04, Fi00, Tile#032")
dbpf("B_DET_RICH_SSP_TILE032:volt:pcb5.DESC","RICH FPGA - Sl04, Fi00, Tile#032")
dbpf("B_DET_RICH_SSP_TILE032:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi00, Tile#032")
dbpf("B_DET_RICH_SSP_TILE032:volt:int1.DESC","RICH FPGA - Sl04, Fi00, Tile#032")
dbpf("B_DET_RICH_SSP_TILE032:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi00, Tile#032")
dbpf("B_DET_RICH_SSP_TILE032:volt:mgt1.DESC","RICH FPGA - Sl04, Fi00, Tile#032")
dbpf("B_DET_RICH_SSP_TILE032:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi00, Tile#032")
dbpf("B_DET_RICH_SSP_TILE033:temp:fpga.DESC","RICH FPGA - Sl04, Fi01, Tile#033")
dbpf("B_DET_RICH_SSP_TILE033:temp:reg0.DESC","RICH FPGA - Sl04, Fi01, Tile#033")
dbpf("B_DET_RICH_SSP_TILE033:temp:reg1.DESC","RICH FPGA - Sl04, Fi01, Tile#033")
dbpf("B_DET_RICH_SSP_TILE033:volt:pcb5.DESC","RICH FPGA - Sl04, Fi01, Tile#033")
dbpf("B_DET_RICH_SSP_TILE033:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi01, Tile#033")
dbpf("B_DET_RICH_SSP_TILE033:volt:int1.DESC","RICH FPGA - Sl04, Fi01, Tile#033")
dbpf("B_DET_RICH_SSP_TILE033:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi01, Tile#033")
dbpf("B_DET_RICH_SSP_TILE033:volt:mgt1.DESC","RICH FPGA - Sl04, Fi01, Tile#033")
dbpf("B_DET_RICH_SSP_TILE033:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi01, Tile#033")
dbpf("B_DET_RICH_SSP_TILE034:temp:fpga.DESC","RICH FPGA - Sl04, Fi02, Tile#034")
dbpf("B_DET_RICH_SSP_TILE034:temp:reg0.DESC","RICH FPGA - Sl04, Fi02, Tile#034")
dbpf("B_DET_RICH_SSP_TILE034:temp:reg1.DESC","RICH FPGA - Sl04, Fi02, Tile#034")
dbpf("B_DET_RICH_SSP_TILE034:volt:pcb5.DESC","RICH FPGA - Sl04, Fi02, Tile#034")
dbpf("B_DET_RICH_SSP_TILE034:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi02, Tile#034")
dbpf("B_DET_RICH_SSP_TILE034:volt:int1.DESC","RICH FPGA - Sl04, Fi02, Tile#034")
dbpf("B_DET_RICH_SSP_TILE034:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi02, Tile#034")
dbpf("B_DET_RICH_SSP_TILE034:volt:mgt1.DESC","RICH FPGA - Sl04, Fi02, Tile#034")
dbpf("B_DET_RICH_SSP_TILE034:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi02, Tile#034")
dbpf("B_DET_RICH_SSP_TILE035:temp:fpga.DESC","RICH FPGA - Sl04, Fi03, Tile#035")
dbpf("B_DET_RICH_SSP_TILE035:temp:reg0.DESC","RICH FPGA - Sl04, Fi03, Tile#035")
dbpf("B_DET_RICH_SSP_TILE035:temp:reg1.DESC","RICH FPGA - Sl04, Fi03, Tile#035")
dbpf("B_DET_RICH_SSP_TILE035:volt:pcb5.DESC","RICH FPGA - Sl04, Fi03, Tile#035")
dbpf("B_DET_RICH_SSP_TILE035:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi03, Tile#035")
dbpf("B_DET_RICH_SSP_TILE035:volt:int1.DESC","RICH FPGA - Sl04, Fi03, Tile#035")
dbpf("B_DET_RICH_SSP_TILE035:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi03, Tile#035")
dbpf("B_DET_RICH_SSP_TILE035:volt:mgt1.DESC","RICH FPGA - Sl04, Fi03, Tile#035")
dbpf("B_DET_RICH_SSP_TILE035:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi03, Tile#035")
dbpf("B_DET_RICH_SSP_TILE036:temp:fpga.DESC","RICH FPGA - Sl04, Fi04, Tile#036")
dbpf("B_DET_RICH_SSP_TILE036:temp:reg0.DESC","RICH FPGA - Sl04, Fi04, Tile#036")
dbpf("B_DET_RICH_SSP_TILE036:temp:reg1.DESC","RICH FPGA - Sl04, Fi04, Tile#036")
dbpf("B_DET_RICH_SSP_TILE036:volt:pcb5.DESC","RICH FPGA - Sl04, Fi04, Tile#036")
dbpf("B_DET_RICH_SSP_TILE036:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi04, Tile#036")
dbpf("B_DET_RICH_SSP_TILE036:volt:int1.DESC","RICH FPGA - Sl04, Fi04, Tile#036")
dbpf("B_DET_RICH_SSP_TILE036:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi04, Tile#036")
dbpf("B_DET_RICH_SSP_TILE036:volt:mgt1.DESC","RICH FPGA - Sl04, Fi04, Tile#036")
dbpf("B_DET_RICH_SSP_TILE036:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi04, Tile#036")
dbpf("B_DET_RICH_SSP_TILE037:temp:fpga.DESC","RICH FPGA - Sl04, Fi05, Tile#037")
dbpf("B_DET_RICH_SSP_TILE037:temp:reg0.DESC","RICH FPGA - Sl04, Fi05, Tile#037")
dbpf("B_DET_RICH_SSP_TILE037:temp:reg1.DESC","RICH FPGA - Sl04, Fi05, Tile#037")
dbpf("B_DET_RICH_SSP_TILE037:volt:pcb5.DESC","RICH FPGA - Sl04, Fi05, Tile#037")
dbpf("B_DET_RICH_SSP_TILE037:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi05, Tile#037")
dbpf("B_DET_RICH_SSP_TILE037:volt:int1.DESC","RICH FPGA - Sl04, Fi05, Tile#037")
dbpf("B_DET_RICH_SSP_TILE037:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi05, Tile#037")
dbpf("B_DET_RICH_SSP_TILE037:volt:mgt1.DESC","RICH FPGA - Sl04, Fi05, Tile#037")
dbpf("B_DET_RICH_SSP_TILE037:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi05, Tile#037")
dbpf("B_DET_RICH_SSP_TILE038:temp:fpga.DESC","RICH FPGA - Sl04, Fi06, Tile#038")
dbpf("B_DET_RICH_SSP_TILE038:temp:reg0.DESC","RICH FPGA - Sl04, Fi06, Tile#038")
dbpf("B_DET_RICH_SSP_TILE038:temp:reg1.DESC","RICH FPGA - Sl04, Fi06, Tile#038")
dbpf("B_DET_RICH_SSP_TILE038:volt:pcb5.DESC","RICH FPGA - Sl04, Fi06, Tile#038")
dbpf("B_DET_RICH_SSP_TILE038:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi06, Tile#038")
dbpf("B_DET_RICH_SSP_TILE038:volt:int1.DESC","RICH FPGA - Sl04, Fi06, Tile#038")
dbpf("B_DET_RICH_SSP_TILE038:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi06, Tile#038")
dbpf("B_DET_RICH_SSP_TILE038:volt:mgt1.DESC","RICH FPGA - Sl04, Fi06, Tile#038")
dbpf("B_DET_RICH_SSP_TILE038:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi06, Tile#038")
dbpf("B_DET_RICH_SSP_TILE039:temp:fpga.DESC","RICH FPGA - Sl04, Fi07, Tile#039")
dbpf("B_DET_RICH_SSP_TILE039:temp:reg0.DESC","RICH FPGA - Sl04, Fi07, Tile#039")
dbpf("B_DET_RICH_SSP_TILE039:temp:reg1.DESC","RICH FPGA - Sl04, Fi07, Tile#039")
dbpf("B_DET_RICH_SSP_TILE039:volt:pcb5.DESC","RICH FPGA - Sl04, Fi07, Tile#039")
dbpf("B_DET_RICH_SSP_TILE039:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi07, Tile#039")
dbpf("B_DET_RICH_SSP_TILE039:volt:int1.DESC","RICH FPGA - Sl04, Fi07, Tile#039")
dbpf("B_DET_RICH_SSP_TILE039:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi07, Tile#039")
dbpf("B_DET_RICH_SSP_TILE039:volt:mgt1.DESC","RICH FPGA - Sl04, Fi07, Tile#039")
dbpf("B_DET_RICH_SSP_TILE039:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi07, Tile#039")
dbpf("B_DET_RICH_SSP_TILE040:temp:fpga.DESC","RICH FPGA - Sl04, Fi08, Tile#040")
dbpf("B_DET_RICH_SSP_TILE040:temp:reg0.DESC","RICH FPGA - Sl04, Fi08, Tile#040")
dbpf("B_DET_RICH_SSP_TILE040:temp:reg1.DESC","RICH FPGA - Sl04, Fi08, Tile#040")
dbpf("B_DET_RICH_SSP_TILE040:volt:pcb5.DESC","RICH FPGA - Sl04, Fi08, Tile#040")
dbpf("B_DET_RICH_SSP_TILE040:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi08, Tile#040")
dbpf("B_DET_RICH_SSP_TILE040:volt:int1.DESC","RICH FPGA - Sl04, Fi08, Tile#040")
dbpf("B_DET_RICH_SSP_TILE040:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi08, Tile#040")
dbpf("B_DET_RICH_SSP_TILE040:volt:mgt1.DESC","RICH FPGA - Sl04, Fi08, Tile#040")
dbpf("B_DET_RICH_SSP_TILE040:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi08, Tile#040")
dbpf("B_DET_RICH_SSP_TILE041:temp:fpga.DESC","RICH FPGA - Sl04, Fi09, Tile#041")
dbpf("B_DET_RICH_SSP_TILE041:temp:reg0.DESC","RICH FPGA - Sl04, Fi09, Tile#041")
dbpf("B_DET_RICH_SSP_TILE041:temp:reg1.DESC","RICH FPGA - Sl04, Fi09, Tile#041")
dbpf("B_DET_RICH_SSP_TILE041:volt:pcb5.DESC","RICH FPGA - Sl04, Fi09, Tile#041")
dbpf("B_DET_RICH_SSP_TILE041:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi09, Tile#041")
dbpf("B_DET_RICH_SSP_TILE041:volt:int1.DESC","RICH FPGA - Sl04, Fi09, Tile#041")
dbpf("B_DET_RICH_SSP_TILE041:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi09, Tile#041")
dbpf("B_DET_RICH_SSP_TILE041:volt:mgt1.DESC","RICH FPGA - Sl04, Fi09, Tile#041")
dbpf("B_DET_RICH_SSP_TILE041:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi09, Tile#041")
dbpf("B_DET_RICH_SSP_TILE042:temp:fpga.DESC","RICH FPGA - Sl04, Fi10, Tile#042")
dbpf("B_DET_RICH_SSP_TILE042:temp:reg0.DESC","RICH FPGA - Sl04, Fi10, Tile#042")
dbpf("B_DET_RICH_SSP_TILE042:temp:reg1.DESC","RICH FPGA - Sl04, Fi10, Tile#042")
dbpf("B_DET_RICH_SSP_TILE042:volt:pcb5.DESC","RICH FPGA - Sl04, Fi10, Tile#042")
dbpf("B_DET_RICH_SSP_TILE042:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi10, Tile#042")
dbpf("B_DET_RICH_SSP_TILE042:volt:int1.DESC","RICH FPGA - Sl04, Fi10, Tile#042")
dbpf("B_DET_RICH_SSP_TILE042:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi10, Tile#042")
dbpf("B_DET_RICH_SSP_TILE042:volt:mgt1.DESC","RICH FPGA - Sl04, Fi10, Tile#042")
dbpf("B_DET_RICH_SSP_TILE042:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi10, Tile#042")
dbpf("B_DET_RICH_SSP_TILE043:temp:fpga.DESC","RICH FPGA - Sl04, Fi11, Tile#043")
dbpf("B_DET_RICH_SSP_TILE043:temp:reg0.DESC","RICH FPGA - Sl04, Fi11, Tile#043")
dbpf("B_DET_RICH_SSP_TILE043:temp:reg1.DESC","RICH FPGA - Sl04, Fi11, Tile#043")
dbpf("B_DET_RICH_SSP_TILE043:volt:pcb5.DESC","RICH FPGA - Sl04, Fi11, Tile#043")
dbpf("B_DET_RICH_SSP_TILE043:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi11, Tile#043")
dbpf("B_DET_RICH_SSP_TILE043:volt:int1.DESC","RICH FPGA - Sl04, Fi11, Tile#043")
dbpf("B_DET_RICH_SSP_TILE043:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi11, Tile#043")
dbpf("B_DET_RICH_SSP_TILE043:volt:mgt1.DESC","RICH FPGA - Sl04, Fi11, Tile#043")
dbpf("B_DET_RICH_SSP_TILE043:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi11, Tile#043")
dbpf("B_DET_RICH_SSP_TILE044:temp:fpga.DESC","RICH FPGA - Sl04, Fi12, Tile#044")
dbpf("B_DET_RICH_SSP_TILE044:temp:reg0.DESC","RICH FPGA - Sl04, Fi12, Tile#044")
dbpf("B_DET_RICH_SSP_TILE044:temp:reg1.DESC","RICH FPGA - Sl04, Fi12, Tile#044")
dbpf("B_DET_RICH_SSP_TILE044:volt:pcb5.DESC","RICH FPGA - Sl04, Fi12, Tile#044")
dbpf("B_DET_RICH_SSP_TILE044:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi12, Tile#044")
dbpf("B_DET_RICH_SSP_TILE044:volt:int1.DESC","RICH FPGA - Sl04, Fi12, Tile#044")
dbpf("B_DET_RICH_SSP_TILE044:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi12, Tile#044")
dbpf("B_DET_RICH_SSP_TILE044:volt:mgt1.DESC","RICH FPGA - Sl04, Fi12, Tile#044")
dbpf("B_DET_RICH_SSP_TILE044:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi12, Tile#044")
dbpf("B_DET_RICH_SSP_TILE045:temp:fpga.DESC","RICH FPGA - Sl04, Fi13, Tile#045")
dbpf("B_DET_RICH_SSP_TILE045:temp:reg0.DESC","RICH FPGA - Sl04, Fi13, Tile#045")
dbpf("B_DET_RICH_SSP_TILE045:temp:reg1.DESC","RICH FPGA - Sl04, Fi13, Tile#045")
dbpf("B_DET_RICH_SSP_TILE045:volt:pcb5.DESC","RICH FPGA - Sl04, Fi13, Tile#045")
dbpf("B_DET_RICH_SSP_TILE045:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi13, Tile#045")
dbpf("B_DET_RICH_SSP_TILE045:volt:int1.DESC","RICH FPGA - Sl04, Fi13, Tile#045")
dbpf("B_DET_RICH_SSP_TILE045:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi13, Tile#045")
dbpf("B_DET_RICH_SSP_TILE045:volt:mgt1.DESC","RICH FPGA - Sl04, Fi13, Tile#045")
dbpf("B_DET_RICH_SSP_TILE045:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi13, Tile#045")
dbpf("B_DET_RICH_SSP_TILE046:temp:fpga.DESC","RICH FPGA - Sl04, Fi14, Tile#046")
dbpf("B_DET_RICH_SSP_TILE046:temp:reg0.DESC","RICH FPGA - Sl04, Fi14, Tile#046")
dbpf("B_DET_RICH_SSP_TILE046:temp:reg1.DESC","RICH FPGA - Sl04, Fi14, Tile#046")
dbpf("B_DET_RICH_SSP_TILE046:volt:pcb5.DESC","RICH FPGA - Sl04, Fi14, Tile#046")
dbpf("B_DET_RICH_SSP_TILE046:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi14, Tile#046")
dbpf("B_DET_RICH_SSP_TILE046:volt:int1.DESC","RICH FPGA - Sl04, Fi14, Tile#046")
dbpf("B_DET_RICH_SSP_TILE046:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi14, Tile#046")
dbpf("B_DET_RICH_SSP_TILE046:volt:mgt1.DESC","RICH FPGA - Sl04, Fi14, Tile#046")
dbpf("B_DET_RICH_SSP_TILE046:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi14, Tile#046")
dbpf("B_DET_RICH_SSP_TILE047:temp:fpga.DESC","RICH FPGA - Sl04, Fi15, Tile#047")
dbpf("B_DET_RICH_SSP_TILE047:temp:reg0.DESC","RICH FPGA - Sl04, Fi15, Tile#047")
dbpf("B_DET_RICH_SSP_TILE047:temp:reg1.DESC","RICH FPGA - Sl04, Fi15, Tile#047")
dbpf("B_DET_RICH_SSP_TILE047:volt:pcb5.DESC","RICH FPGA - Sl04, Fi15, Tile#047")
dbpf("B_DET_RICH_SSP_TILE047:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi15, Tile#047")
dbpf("B_DET_RICH_SSP_TILE047:volt:int1.DESC","RICH FPGA - Sl04, Fi15, Tile#047")
dbpf("B_DET_RICH_SSP_TILE047:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi15, Tile#047")
dbpf("B_DET_RICH_SSP_TILE047:volt:mgt1.DESC","RICH FPGA - Sl04, Fi15, Tile#047")
dbpf("B_DET_RICH_SSP_TILE047:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi15, Tile#047")
dbpf("B_DET_RICH_SSP_TILE048:temp:fpga.DESC","RICH FPGA - Sl04, Fi16, Tile#048")
dbpf("B_DET_RICH_SSP_TILE048:temp:reg0.DESC","RICH FPGA - Sl04, Fi16, Tile#048")
dbpf("B_DET_RICH_SSP_TILE048:temp:reg1.DESC","RICH FPGA - Sl04, Fi16, Tile#048")
dbpf("B_DET_RICH_SSP_TILE048:volt:pcb5.DESC","RICH FPGA - Sl04, Fi16, Tile#048")
dbpf("B_DET_RICH_SSP_TILE048:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi16, Tile#048")
dbpf("B_DET_RICH_SSP_TILE048:volt:int1.DESC","RICH FPGA - Sl04, Fi16, Tile#048")
dbpf("B_DET_RICH_SSP_TILE048:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi16, Tile#048")
dbpf("B_DET_RICH_SSP_TILE048:volt:mgt1.DESC","RICH FPGA - Sl04, Fi16, Tile#048")
dbpf("B_DET_RICH_SSP_TILE048:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi16, Tile#048")
dbpf("B_DET_RICH_SSP_TILE049:temp:fpga.DESC","RICH FPGA - Sl04, Fi17, Tile#049")
dbpf("B_DET_RICH_SSP_TILE049:temp:reg0.DESC","RICH FPGA - Sl04, Fi17, Tile#049")
dbpf("B_DET_RICH_SSP_TILE049:temp:reg1.DESC","RICH FPGA - Sl04, Fi17, Tile#049")
dbpf("B_DET_RICH_SSP_TILE049:volt:pcb5.DESC","RICH FPGA - Sl04, Fi17, Tile#049")
dbpf("B_DET_RICH_SSP_TILE049:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi17, Tile#049")
dbpf("B_DET_RICH_SSP_TILE049:volt:int1.DESC","RICH FPGA - Sl04, Fi17, Tile#049")
dbpf("B_DET_RICH_SSP_TILE049:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi17, Tile#049")
dbpf("B_DET_RICH_SSP_TILE049:volt:mgt1.DESC","RICH FPGA - Sl04, Fi17, Tile#049")
dbpf("B_DET_RICH_SSP_TILE049:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi17, Tile#049")
dbpf("B_DET_RICH_SSP_TILE050:temp:fpga.DESC","RICH FPGA - Sl04, Fi18, Tile#050")
dbpf("B_DET_RICH_SSP_TILE050:temp:reg0.DESC","RICH FPGA - Sl04, Fi18, Tile#050")
dbpf("B_DET_RICH_SSP_TILE050:temp:reg1.DESC","RICH FPGA - Sl04, Fi18, Tile#050")
dbpf("B_DET_RICH_SSP_TILE050:volt:pcb5.DESC","RICH FPGA - Sl04, Fi18, Tile#050")
dbpf("B_DET_RICH_SSP_TILE050:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi18, Tile#050")
dbpf("B_DET_RICH_SSP_TILE050:volt:int1.DESC","RICH FPGA - Sl04, Fi18, Tile#050")
dbpf("B_DET_RICH_SSP_TILE050:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi18, Tile#050")
dbpf("B_DET_RICH_SSP_TILE050:volt:mgt1.DESC","RICH FPGA - Sl04, Fi18, Tile#050")
dbpf("B_DET_RICH_SSP_TILE050:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi18, Tile#050")
dbpf("B_DET_RICH_SSP_TILE051:temp:fpga.DESC","RICH FPGA - Sl04, Fi19, Tile#051")
dbpf("B_DET_RICH_SSP_TILE051:temp:reg0.DESC","RICH FPGA - Sl04, Fi19, Tile#051")
dbpf("B_DET_RICH_SSP_TILE051:temp:reg1.DESC","RICH FPGA - Sl04, Fi19, Tile#051")
dbpf("B_DET_RICH_SSP_TILE051:volt:pcb5.DESC","RICH FPGA - Sl04, Fi19, Tile#051")
dbpf("B_DET_RICH_SSP_TILE051:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi19, Tile#051")
dbpf("B_DET_RICH_SSP_TILE051:volt:int1.DESC","RICH FPGA - Sl04, Fi19, Tile#051")
dbpf("B_DET_RICH_SSP_TILE051:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi19, Tile#051")
dbpf("B_DET_RICH_SSP_TILE051:volt:mgt1.DESC","RICH FPGA - Sl04, Fi19, Tile#051")
dbpf("B_DET_RICH_SSP_TILE051:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi19, Tile#051")
dbpf("B_DET_RICH_SSP_TILE052:temp:fpga.DESC","RICH FPGA - Sl04, Fi20, Tile#052")
dbpf("B_DET_RICH_SSP_TILE052:temp:reg0.DESC","RICH FPGA - Sl04, Fi20, Tile#052")
dbpf("B_DET_RICH_SSP_TILE052:temp:reg1.DESC","RICH FPGA - Sl04, Fi20, Tile#052")
dbpf("B_DET_RICH_SSP_TILE052:volt:pcb5.DESC","RICH FPGA - Sl04, Fi20, Tile#052")
dbpf("B_DET_RICH_SSP_TILE052:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi20, Tile#052")
dbpf("B_DET_RICH_SSP_TILE052:volt:int1.DESC","RICH FPGA - Sl04, Fi20, Tile#052")
dbpf("B_DET_RICH_SSP_TILE052:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi20, Tile#052")
dbpf("B_DET_RICH_SSP_TILE052:volt:mgt1.DESC","RICH FPGA - Sl04, Fi20, Tile#052")
dbpf("B_DET_RICH_SSP_TILE052:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi20, Tile#052")
dbpf("B_DET_RICH_SSP_TILE053:temp:fpga.DESC","RICH FPGA - Sl04, Fi21, Tile#053")
dbpf("B_DET_RICH_SSP_TILE053:temp:reg0.DESC","RICH FPGA - Sl04, Fi21, Tile#053")
dbpf("B_DET_RICH_SSP_TILE053:temp:reg1.DESC","RICH FPGA - Sl04, Fi21, Tile#053")
dbpf("B_DET_RICH_SSP_TILE053:volt:pcb5.DESC","RICH FPGA - Sl04, Fi21, Tile#053")
dbpf("B_DET_RICH_SSP_TILE053:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi21, Tile#053")
dbpf("B_DET_RICH_SSP_TILE053:volt:int1.DESC","RICH FPGA - Sl04, Fi21, Tile#053")
dbpf("B_DET_RICH_SSP_TILE053:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi21, Tile#053")
dbpf("B_DET_RICH_SSP_TILE053:volt:mgt1.DESC","RICH FPGA - Sl04, Fi21, Tile#053")
dbpf("B_DET_RICH_SSP_TILE053:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi21, Tile#053")
dbpf("B_DET_RICH_SSP_TILE054:temp:fpga.DESC","RICH FPGA - Sl04, Fi22, Tile#054")
dbpf("B_DET_RICH_SSP_TILE054:temp:reg0.DESC","RICH FPGA - Sl04, Fi22, Tile#054")
dbpf("B_DET_RICH_SSP_TILE054:temp:reg1.DESC","RICH FPGA - Sl04, Fi22, Tile#054")
dbpf("B_DET_RICH_SSP_TILE054:volt:pcb5.DESC","RICH FPGA - Sl04, Fi22, Tile#054")
dbpf("B_DET_RICH_SSP_TILE054:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi22, Tile#054")
dbpf("B_DET_RICH_SSP_TILE054:volt:int1.DESC","RICH FPGA - Sl04, Fi22, Tile#054")
dbpf("B_DET_RICH_SSP_TILE054:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi22, Tile#054")
dbpf("B_DET_RICH_SSP_TILE054:volt:mgt1.DESC","RICH FPGA - Sl04, Fi22, Tile#054")
dbpf("B_DET_RICH_SSP_TILE054:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi22, Tile#054")
dbpf("B_DET_RICH_SSP_TILE055:temp:fpga.DESC","RICH FPGA - Sl04, Fi23, Tile#055")
dbpf("B_DET_RICH_SSP_TILE055:temp:reg0.DESC","RICH FPGA - Sl04, Fi23, Tile#055")
dbpf("B_DET_RICH_SSP_TILE055:temp:reg1.DESC","RICH FPGA - Sl04, Fi23, Tile#055")
dbpf("B_DET_RICH_SSP_TILE055:volt:pcb5.DESC","RICH FPGA - Sl04, Fi23, Tile#055")
dbpf("B_DET_RICH_SSP_TILE055:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi23, Tile#055")
dbpf("B_DET_RICH_SSP_TILE055:volt:int1.DESC","RICH FPGA - Sl04, Fi23, Tile#055")
dbpf("B_DET_RICH_SSP_TILE055:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi23, Tile#055")
dbpf("B_DET_RICH_SSP_TILE055:volt:mgt1.DESC","RICH FPGA - Sl04, Fi23, Tile#055")
dbpf("B_DET_RICH_SSP_TILE055:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi23, Tile#055")
dbpf("B_DET_RICH_SSP_TILE056:temp:fpga.DESC","RICH FPGA - Sl04, Fi24, Tile#056")
dbpf("B_DET_RICH_SSP_TILE056:temp:reg0.DESC","RICH FPGA - Sl04, Fi24, Tile#056")
dbpf("B_DET_RICH_SSP_TILE056:temp:reg1.DESC","RICH FPGA - Sl04, Fi24, Tile#056")
dbpf("B_DET_RICH_SSP_TILE056:volt:pcb5.DESC","RICH FPGA - Sl04, Fi24, Tile#056")
dbpf("B_DET_RICH_SSP_TILE056:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi24, Tile#056")
dbpf("B_DET_RICH_SSP_TILE056:volt:int1.DESC","RICH FPGA - Sl04, Fi24, Tile#056")
dbpf("B_DET_RICH_SSP_TILE056:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi24, Tile#056")
dbpf("B_DET_RICH_SSP_TILE056:volt:mgt1.DESC","RICH FPGA - Sl04, Fi24, Tile#056")
dbpf("B_DET_RICH_SSP_TILE056:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi24, Tile#056")
dbpf("B_DET_RICH_SSP_TILE057:temp:fpga.DESC","RICH FPGA - Sl04, Fi25, Tile#057")
dbpf("B_DET_RICH_SSP_TILE057:temp:reg0.DESC","RICH FPGA - Sl04, Fi25, Tile#057")
dbpf("B_DET_RICH_SSP_TILE057:temp:reg1.DESC","RICH FPGA - Sl04, Fi25, Tile#057")
dbpf("B_DET_RICH_SSP_TILE057:volt:pcb5.DESC","RICH FPGA - Sl04, Fi25, Tile#057")
dbpf("B_DET_RICH_SSP_TILE057:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi25, Tile#057")
dbpf("B_DET_RICH_SSP_TILE057:volt:int1.DESC","RICH FPGA - Sl04, Fi25, Tile#057")
dbpf("B_DET_RICH_SSP_TILE057:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi25, Tile#057")
dbpf("B_DET_RICH_SSP_TILE057:volt:mgt1.DESC","RICH FPGA - Sl04, Fi25, Tile#057")
dbpf("B_DET_RICH_SSP_TILE057:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi25, Tile#057")
dbpf("B_DET_RICH_SSP_TILE058:temp:fpga.DESC","RICH FPGA - Sl04, Fi26, Tile#058")
dbpf("B_DET_RICH_SSP_TILE058:temp:reg0.DESC","RICH FPGA - Sl04, Fi26, Tile#058")
dbpf("B_DET_RICH_SSP_TILE058:temp:reg1.DESC","RICH FPGA - Sl04, Fi26, Tile#058")
dbpf("B_DET_RICH_SSP_TILE058:volt:pcb5.DESC","RICH FPGA - Sl04, Fi26, Tile#058")
dbpf("B_DET_RICH_SSP_TILE058:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi26, Tile#058")
dbpf("B_DET_RICH_SSP_TILE058:volt:int1.DESC","RICH FPGA - Sl04, Fi26, Tile#058")
dbpf("B_DET_RICH_SSP_TILE058:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi26, Tile#058")
dbpf("B_DET_RICH_SSP_TILE058:volt:mgt1.DESC","RICH FPGA - Sl04, Fi26, Tile#058")
dbpf("B_DET_RICH_SSP_TILE058:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi26, Tile#058")
dbpf("B_DET_RICH_SSP_TILE059:temp:fpga.DESC","RICH FPGA - Sl04, Fi27, Tile#059")
dbpf("B_DET_RICH_SSP_TILE059:temp:reg0.DESC","RICH FPGA - Sl04, Fi27, Tile#059")
dbpf("B_DET_RICH_SSP_TILE059:temp:reg1.DESC","RICH FPGA - Sl04, Fi27, Tile#059")
dbpf("B_DET_RICH_SSP_TILE059:volt:pcb5.DESC","RICH FPGA - Sl04, Fi27, Tile#059")
dbpf("B_DET_RICH_SSP_TILE059:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi27, Tile#059")
dbpf("B_DET_RICH_SSP_TILE059:volt:int1.DESC","RICH FPGA - Sl04, Fi27, Tile#059")
dbpf("B_DET_RICH_SSP_TILE059:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi27, Tile#059")
dbpf("B_DET_RICH_SSP_TILE059:volt:mgt1.DESC","RICH FPGA - Sl04, Fi27, Tile#059")
dbpf("B_DET_RICH_SSP_TILE059:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi27, Tile#059")
dbpf("B_DET_RICH_SSP_TILE060:temp:fpga.DESC","RICH FPGA - Sl04, Fi28, Tile#060")
dbpf("B_DET_RICH_SSP_TILE060:temp:reg0.DESC","RICH FPGA - Sl04, Fi28, Tile#060")
dbpf("B_DET_RICH_SSP_TILE060:temp:reg1.DESC","RICH FPGA - Sl04, Fi28, Tile#060")
dbpf("B_DET_RICH_SSP_TILE060:volt:pcb5.DESC","RICH FPGA - Sl04, Fi28, Tile#060")
dbpf("B_DET_RICH_SSP_TILE060:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi28, Tile#060")
dbpf("B_DET_RICH_SSP_TILE060:volt:int1.DESC","RICH FPGA - Sl04, Fi28, Tile#060")
dbpf("B_DET_RICH_SSP_TILE060:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi28, Tile#060")
dbpf("B_DET_RICH_SSP_TILE060:volt:mgt1.DESC","RICH FPGA - Sl04, Fi28, Tile#060")
dbpf("B_DET_RICH_SSP_TILE060:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi28, Tile#060")
dbpf("B_DET_RICH_SSP_TILE061:temp:fpga.DESC","RICH FPGA - Sl04, Fi29, Tile#061")
dbpf("B_DET_RICH_SSP_TILE061:temp:reg0.DESC","RICH FPGA - Sl04, Fi29, Tile#061")
dbpf("B_DET_RICH_SSP_TILE061:temp:reg1.DESC","RICH FPGA - Sl04, Fi29, Tile#061")
dbpf("B_DET_RICH_SSP_TILE061:volt:pcb5.DESC","RICH FPGA - Sl04, Fi29, Tile#061")
dbpf("B_DET_RICH_SSP_TILE061:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi29, Tile#061")
dbpf("B_DET_RICH_SSP_TILE061:volt:int1.DESC","RICH FPGA - Sl04, Fi29, Tile#061")
dbpf("B_DET_RICH_SSP_TILE061:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi29, Tile#061")
dbpf("B_DET_RICH_SSP_TILE061:volt:mgt1.DESC","RICH FPGA - Sl04, Fi29, Tile#061")
dbpf("B_DET_RICH_SSP_TILE061:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi29, Tile#061")
dbpf("B_DET_RICH_SSP_TILE062:temp:fpga.DESC","RICH FPGA - Sl04, Fi30, Tile#062")
dbpf("B_DET_RICH_SSP_TILE062:temp:reg0.DESC","RICH FPGA - Sl04, Fi30, Tile#062")
dbpf("B_DET_RICH_SSP_TILE062:temp:reg1.DESC","RICH FPGA - Sl04, Fi30, Tile#062")
dbpf("B_DET_RICH_SSP_TILE062:volt:pcb5.DESC","RICH FPGA - Sl04, Fi30, Tile#062")
dbpf("B_DET_RICH_SSP_TILE062:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi30, Tile#062")
dbpf("B_DET_RICH_SSP_TILE062:volt:int1.DESC","RICH FPGA - Sl04, Fi30, Tile#062")
dbpf("B_DET_RICH_SSP_TILE062:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi30, Tile#062")
dbpf("B_DET_RICH_SSP_TILE062:volt:mgt1.DESC","RICH FPGA - Sl04, Fi30, Tile#062")
dbpf("B_DET_RICH_SSP_TILE062:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi30, Tile#062")
dbpf("B_DET_RICH_SSP_TILE063:temp:fpga.DESC","RICH FPGA - Sl04, Fi31, Tile#063")
dbpf("B_DET_RICH_SSP_TILE063:temp:reg0.DESC","RICH FPGA - Sl04, Fi31, Tile#063")
dbpf("B_DET_RICH_SSP_TILE063:temp:reg1.DESC","RICH FPGA - Sl04, Fi31, Tile#063")
dbpf("B_DET_RICH_SSP_TILE063:volt:pcb5.DESC","RICH FPGA - Sl04, Fi31, Tile#063")
dbpf("B_DET_RICH_SSP_TILE063:volt:pcb3_3.DESC","RICH FPGA - Sl04, Fi31, Tile#063")
dbpf("B_DET_RICH_SSP_TILE063:volt:int1.DESC","RICH FPGA - Sl04, Fi31, Tile#063")
dbpf("B_DET_RICH_SSP_TILE063:volt:aux1_8.DESC","RICH FPGA - Sl04, Fi31, Tile#063")
dbpf("B_DET_RICH_SSP_TILE063:volt:mgt1.DESC","RICH FPGA - Sl04, Fi31, Tile#063")
dbpf("B_DET_RICH_SSP_TILE063:volt:mgt1_2.DESC","RICH FPGA - Sl04, Fi31, Tile#063")
dbpf("B_DET_RICH_SSP_TILE064:temp:fpga.DESC","RICH FPGA - Sl05, Fi00, Tile#064")
dbpf("B_DET_RICH_SSP_TILE064:temp:reg0.DESC","RICH FPGA - Sl05, Fi00, Tile#064")
dbpf("B_DET_RICH_SSP_TILE064:temp:reg1.DESC","RICH FPGA - Sl05, Fi00, Tile#064")
dbpf("B_DET_RICH_SSP_TILE064:volt:pcb5.DESC","RICH FPGA - Sl05, Fi00, Tile#064")
dbpf("B_DET_RICH_SSP_TILE064:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi00, Tile#064")
dbpf("B_DET_RICH_SSP_TILE064:volt:int1.DESC","RICH FPGA - Sl05, Fi00, Tile#064")
dbpf("B_DET_RICH_SSP_TILE064:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi00, Tile#064")
dbpf("B_DET_RICH_SSP_TILE064:volt:mgt1.DESC","RICH FPGA - Sl05, Fi00, Tile#064")
dbpf("B_DET_RICH_SSP_TILE064:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi00, Tile#064")
dbpf("B_DET_RICH_SSP_TILE065:temp:fpga.DESC","RICH FPGA - Sl05, Fi01, Tile#065")
dbpf("B_DET_RICH_SSP_TILE065:temp:reg0.DESC","RICH FPGA - Sl05, Fi01, Tile#065")
dbpf("B_DET_RICH_SSP_TILE065:temp:reg1.DESC","RICH FPGA - Sl05, Fi01, Tile#065")
dbpf("B_DET_RICH_SSP_TILE065:volt:pcb5.DESC","RICH FPGA - Sl05, Fi01, Tile#065")
dbpf("B_DET_RICH_SSP_TILE065:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi01, Tile#065")
dbpf("B_DET_RICH_SSP_TILE065:volt:int1.DESC","RICH FPGA - Sl05, Fi01, Tile#065")
dbpf("B_DET_RICH_SSP_TILE065:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi01, Tile#065")
dbpf("B_DET_RICH_SSP_TILE065:volt:mgt1.DESC","RICH FPGA - Sl05, Fi01, Tile#065")
dbpf("B_DET_RICH_SSP_TILE065:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi01, Tile#065")
dbpf("B_DET_RICH_SSP_TILE066:temp:fpga.DESC","RICH FPGA - Sl05, Fi02, Tile#066")
dbpf("B_DET_RICH_SSP_TILE066:temp:reg0.DESC","RICH FPGA - Sl05, Fi02, Tile#066")
dbpf("B_DET_RICH_SSP_TILE066:temp:reg1.DESC","RICH FPGA - Sl05, Fi02, Tile#066")
dbpf("B_DET_RICH_SSP_TILE066:volt:pcb5.DESC","RICH FPGA - Sl05, Fi02, Tile#066")
dbpf("B_DET_RICH_SSP_TILE066:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi02, Tile#066")
dbpf("B_DET_RICH_SSP_TILE066:volt:int1.DESC","RICH FPGA - Sl05, Fi02, Tile#066")
dbpf("B_DET_RICH_SSP_TILE066:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi02, Tile#066")
dbpf("B_DET_RICH_SSP_TILE066:volt:mgt1.DESC","RICH FPGA - Sl05, Fi02, Tile#066")
dbpf("B_DET_RICH_SSP_TILE066:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi02, Tile#066")
dbpf("B_DET_RICH_SSP_TILE067:temp:fpga.DESC","RICH FPGA - Sl05, Fi03, Tile#067")
dbpf("B_DET_RICH_SSP_TILE067:temp:reg0.DESC","RICH FPGA - Sl05, Fi03, Tile#067")
dbpf("B_DET_RICH_SSP_TILE067:temp:reg1.DESC","RICH FPGA - Sl05, Fi03, Tile#067")
dbpf("B_DET_RICH_SSP_TILE067:volt:pcb5.DESC","RICH FPGA - Sl05, Fi03, Tile#067")
dbpf("B_DET_RICH_SSP_TILE067:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi03, Tile#067")
dbpf("B_DET_RICH_SSP_TILE067:volt:int1.DESC","RICH FPGA - Sl05, Fi03, Tile#067")
dbpf("B_DET_RICH_SSP_TILE067:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi03, Tile#067")
dbpf("B_DET_RICH_SSP_TILE067:volt:mgt1.DESC","RICH FPGA - Sl05, Fi03, Tile#067")
dbpf("B_DET_RICH_SSP_TILE067:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi03, Tile#067")
dbpf("B_DET_RICH_SSP_TILE068:temp:fpga.DESC","RICH FPGA - Sl05, Fi04, Tile#068")
dbpf("B_DET_RICH_SSP_TILE068:temp:reg0.DESC","RICH FPGA - Sl05, Fi04, Tile#068")
dbpf("B_DET_RICH_SSP_TILE068:temp:reg1.DESC","RICH FPGA - Sl05, Fi04, Tile#068")
dbpf("B_DET_RICH_SSP_TILE068:volt:pcb5.DESC","RICH FPGA - Sl05, Fi04, Tile#068")
dbpf("B_DET_RICH_SSP_TILE068:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi04, Tile#068")
dbpf("B_DET_RICH_SSP_TILE068:volt:int1.DESC","RICH FPGA - Sl05, Fi04, Tile#068")
dbpf("B_DET_RICH_SSP_TILE068:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi04, Tile#068")
dbpf("B_DET_RICH_SSP_TILE068:volt:mgt1.DESC","RICH FPGA - Sl05, Fi04, Tile#068")
dbpf("B_DET_RICH_SSP_TILE068:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi04, Tile#068")
dbpf("B_DET_RICH_SSP_TILE069:temp:fpga.DESC","RICH FPGA - Sl05, Fi05, Tile#069")
dbpf("B_DET_RICH_SSP_TILE069:temp:reg0.DESC","RICH FPGA - Sl05, Fi05, Tile#069")
dbpf("B_DET_RICH_SSP_TILE069:temp:reg1.DESC","RICH FPGA - Sl05, Fi05, Tile#069")
dbpf("B_DET_RICH_SSP_TILE069:volt:pcb5.DESC","RICH FPGA - Sl05, Fi05, Tile#069")
dbpf("B_DET_RICH_SSP_TILE069:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi05, Tile#069")
dbpf("B_DET_RICH_SSP_TILE069:volt:int1.DESC","RICH FPGA - Sl05, Fi05, Tile#069")
dbpf("B_DET_RICH_SSP_TILE069:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi05, Tile#069")
dbpf("B_DET_RICH_SSP_TILE069:volt:mgt1.DESC","RICH FPGA - Sl05, Fi05, Tile#069")
dbpf("B_DET_RICH_SSP_TILE069:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi05, Tile#069")
dbpf("B_DET_RICH_SSP_TILE070:temp:fpga.DESC","RICH FPGA - Sl05, Fi06, Tile#070")
dbpf("B_DET_RICH_SSP_TILE070:temp:reg0.DESC","RICH FPGA - Sl05, Fi06, Tile#070")
dbpf("B_DET_RICH_SSP_TILE070:temp:reg1.DESC","RICH FPGA - Sl05, Fi06, Tile#070")
dbpf("B_DET_RICH_SSP_TILE070:volt:pcb5.DESC","RICH FPGA - Sl05, Fi06, Tile#070")
dbpf("B_DET_RICH_SSP_TILE070:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi06, Tile#070")
dbpf("B_DET_RICH_SSP_TILE070:volt:int1.DESC","RICH FPGA - Sl05, Fi06, Tile#070")
dbpf("B_DET_RICH_SSP_TILE070:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi06, Tile#070")
dbpf("B_DET_RICH_SSP_TILE070:volt:mgt1.DESC","RICH FPGA - Sl05, Fi06, Tile#070")
dbpf("B_DET_RICH_SSP_TILE070:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi06, Tile#070")
dbpf("B_DET_RICH_SSP_TILE071:temp:fpga.DESC","RICH FPGA - Sl05, Fi08, Tile#071")
dbpf("B_DET_RICH_SSP_TILE071:temp:reg0.DESC","RICH FPGA - Sl05, Fi08, Tile#071")
dbpf("B_DET_RICH_SSP_TILE071:temp:reg1.DESC","RICH FPGA - Sl05, Fi08, Tile#071")
dbpf("B_DET_RICH_SSP_TILE071:volt:pcb5.DESC","RICH FPGA - Sl05, Fi08, Tile#071")
dbpf("B_DET_RICH_SSP_TILE071:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi08, Tile#071")
dbpf("B_DET_RICH_SSP_TILE071:volt:int1.DESC","RICH FPGA - Sl05, Fi08, Tile#071")
dbpf("B_DET_RICH_SSP_TILE071:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi08, Tile#071")
dbpf("B_DET_RICH_SSP_TILE071:volt:mgt1.DESC","RICH FPGA - Sl05, Fi08, Tile#071")
dbpf("B_DET_RICH_SSP_TILE071:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi08, Tile#071")
dbpf("B_DET_RICH_SSP_TILE072:temp:fpga.DESC","RICH FPGA - Sl05, Fi09, Tile#072")
dbpf("B_DET_RICH_SSP_TILE072:temp:reg0.DESC","RICH FPGA - Sl05, Fi09, Tile#072")
dbpf("B_DET_RICH_SSP_TILE072:temp:reg1.DESC","RICH FPGA - Sl05, Fi09, Tile#072")
dbpf("B_DET_RICH_SSP_TILE072:volt:pcb5.DESC","RICH FPGA - Sl05, Fi09, Tile#072")
dbpf("B_DET_RICH_SSP_TILE072:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi09, Tile#072")
dbpf("B_DET_RICH_SSP_TILE072:volt:int1.DESC","RICH FPGA - Sl05, Fi09, Tile#072")
dbpf("B_DET_RICH_SSP_TILE072:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi09, Tile#072")
dbpf("B_DET_RICH_SSP_TILE072:volt:mgt1.DESC","RICH FPGA - Sl05, Fi09, Tile#072")
dbpf("B_DET_RICH_SSP_TILE072:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi09, Tile#072")
dbpf("B_DET_RICH_SSP_TILE073:temp:fpga.DESC","RICH FPGA - Sl05, Fi10, Tile#073")
dbpf("B_DET_RICH_SSP_TILE073:temp:reg0.DESC","RICH FPGA - Sl05, Fi10, Tile#073")
dbpf("B_DET_RICH_SSP_TILE073:temp:reg1.DESC","RICH FPGA - Sl05, Fi10, Tile#073")
dbpf("B_DET_RICH_SSP_TILE073:volt:pcb5.DESC","RICH FPGA - Sl05, Fi10, Tile#073")
dbpf("B_DET_RICH_SSP_TILE073:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi10, Tile#073")
dbpf("B_DET_RICH_SSP_TILE073:volt:int1.DESC","RICH FPGA - Sl05, Fi10, Tile#073")
dbpf("B_DET_RICH_SSP_TILE073:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi10, Tile#073")
dbpf("B_DET_RICH_SSP_TILE073:volt:mgt1.DESC","RICH FPGA - Sl05, Fi10, Tile#073")
dbpf("B_DET_RICH_SSP_TILE073:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi10, Tile#073")
dbpf("B_DET_RICH_SSP_TILE074:temp:fpga.DESC","RICH FPGA - Sl05, Fi11, Tile#074")
dbpf("B_DET_RICH_SSP_TILE074:temp:reg0.DESC","RICH FPGA - Sl05, Fi11, Tile#074")
dbpf("B_DET_RICH_SSP_TILE074:temp:reg1.DESC","RICH FPGA - Sl05, Fi11, Tile#074")
dbpf("B_DET_RICH_SSP_TILE074:volt:pcb5.DESC","RICH FPGA - Sl05, Fi11, Tile#074")
dbpf("B_DET_RICH_SSP_TILE074:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi11, Tile#074")
dbpf("B_DET_RICH_SSP_TILE074:volt:int1.DESC","RICH FPGA - Sl05, Fi11, Tile#074")
dbpf("B_DET_RICH_SSP_TILE074:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi11, Tile#074")
dbpf("B_DET_RICH_SSP_TILE074:volt:mgt1.DESC","RICH FPGA - Sl05, Fi11, Tile#074")
dbpf("B_DET_RICH_SSP_TILE074:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi11, Tile#074")
dbpf("B_DET_RICH_SSP_TILE075:temp:fpga.DESC","RICH FPGA - Sl05, Fi12, Tile#075")
dbpf("B_DET_RICH_SSP_TILE075:temp:reg0.DESC","RICH FPGA - Sl05, Fi12, Tile#075")
dbpf("B_DET_RICH_SSP_TILE075:temp:reg1.DESC","RICH FPGA - Sl05, Fi12, Tile#075")
dbpf("B_DET_RICH_SSP_TILE075:volt:pcb5.DESC","RICH FPGA - Sl05, Fi12, Tile#075")
dbpf("B_DET_RICH_SSP_TILE075:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi12, Tile#075")
dbpf("B_DET_RICH_SSP_TILE075:volt:int1.DESC","RICH FPGA - Sl05, Fi12, Tile#075")
dbpf("B_DET_RICH_SSP_TILE075:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi12, Tile#075")
dbpf("B_DET_RICH_SSP_TILE075:volt:mgt1.DESC","RICH FPGA - Sl05, Fi12, Tile#075")
dbpf("B_DET_RICH_SSP_TILE075:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi12, Tile#075")
dbpf("B_DET_RICH_SSP_TILE076:temp:fpga.DESC","RICH FPGA - Sl05, Fi13, Tile#076")
dbpf("B_DET_RICH_SSP_TILE076:temp:reg0.DESC","RICH FPGA - Sl05, Fi13, Tile#076")
dbpf("B_DET_RICH_SSP_TILE076:temp:reg1.DESC","RICH FPGA - Sl05, Fi13, Tile#076")
dbpf("B_DET_RICH_SSP_TILE076:volt:pcb5.DESC","RICH FPGA - Sl05, Fi13, Tile#076")
dbpf("B_DET_RICH_SSP_TILE076:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi13, Tile#076")
dbpf("B_DET_RICH_SSP_TILE076:volt:int1.DESC","RICH FPGA - Sl05, Fi13, Tile#076")
dbpf("B_DET_RICH_SSP_TILE076:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi13, Tile#076")
dbpf("B_DET_RICH_SSP_TILE076:volt:mgt1.DESC","RICH FPGA - Sl05, Fi13, Tile#076")
dbpf("B_DET_RICH_SSP_TILE076:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi13, Tile#076")
dbpf("B_DET_RICH_SSP_TILE077:temp:fpga.DESC","RICH FPGA - Sl05, Fi14, Tile#077")
dbpf("B_DET_RICH_SSP_TILE077:temp:reg0.DESC","RICH FPGA - Sl05, Fi14, Tile#077")
dbpf("B_DET_RICH_SSP_TILE077:temp:reg1.DESC","RICH FPGA - Sl05, Fi14, Tile#077")
dbpf("B_DET_RICH_SSP_TILE077:volt:pcb5.DESC","RICH FPGA - Sl05, Fi14, Tile#077")
dbpf("B_DET_RICH_SSP_TILE077:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi14, Tile#077")
dbpf("B_DET_RICH_SSP_TILE077:volt:int1.DESC","RICH FPGA - Sl05, Fi14, Tile#077")
dbpf("B_DET_RICH_SSP_TILE077:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi14, Tile#077")
dbpf("B_DET_RICH_SSP_TILE077:volt:mgt1.DESC","RICH FPGA - Sl05, Fi14, Tile#077")
dbpf("B_DET_RICH_SSP_TILE077:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi14, Tile#077")
dbpf("B_DET_RICH_SSP_TILE078:temp:fpga.DESC","RICH FPGA - Sl05, Fi16, Tile#078")
dbpf("B_DET_RICH_SSP_TILE078:temp:reg0.DESC","RICH FPGA - Sl05, Fi16, Tile#078")
dbpf("B_DET_RICH_SSP_TILE078:temp:reg1.DESC","RICH FPGA - Sl05, Fi16, Tile#078")
dbpf("B_DET_RICH_SSP_TILE078:volt:pcb5.DESC","RICH FPGA - Sl05, Fi16, Tile#078")
dbpf("B_DET_RICH_SSP_TILE078:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi16, Tile#078")
dbpf("B_DET_RICH_SSP_TILE078:volt:int1.DESC","RICH FPGA - Sl05, Fi16, Tile#078")
dbpf("B_DET_RICH_SSP_TILE078:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi16, Tile#078")
dbpf("B_DET_RICH_SSP_TILE078:volt:mgt1.DESC","RICH FPGA - Sl05, Fi16, Tile#078")
dbpf("B_DET_RICH_SSP_TILE078:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi16, Tile#078")
dbpf("B_DET_RICH_SSP_TILE079:temp:fpga.DESC","RICH FPGA - Sl05, Fi17, Tile#079")
dbpf("B_DET_RICH_SSP_TILE079:temp:reg0.DESC","RICH FPGA - Sl05, Fi17, Tile#079")
dbpf("B_DET_RICH_SSP_TILE079:temp:reg1.DESC","RICH FPGA - Sl05, Fi17, Tile#079")
dbpf("B_DET_RICH_SSP_TILE079:volt:pcb5.DESC","RICH FPGA - Sl05, Fi17, Tile#079")
dbpf("B_DET_RICH_SSP_TILE079:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi17, Tile#079")
dbpf("B_DET_RICH_SSP_TILE079:volt:int1.DESC","RICH FPGA - Sl05, Fi17, Tile#079")
dbpf("B_DET_RICH_SSP_TILE079:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi17, Tile#079")
dbpf("B_DET_RICH_SSP_TILE079:volt:mgt1.DESC","RICH FPGA - Sl05, Fi17, Tile#079")
dbpf("B_DET_RICH_SSP_TILE079:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi17, Tile#079")
dbpf("B_DET_RICH_SSP_TILE080:temp:fpga.DESC","RICH FPGA - Sl05, Fi18, Tile#080")
dbpf("B_DET_RICH_SSP_TILE080:temp:reg0.DESC","RICH FPGA - Sl05, Fi18, Tile#080")
dbpf("B_DET_RICH_SSP_TILE080:temp:reg1.DESC","RICH FPGA - Sl05, Fi18, Tile#080")
dbpf("B_DET_RICH_SSP_TILE080:volt:pcb5.DESC","RICH FPGA - Sl05, Fi18, Tile#080")
dbpf("B_DET_RICH_SSP_TILE080:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi18, Tile#080")
dbpf("B_DET_RICH_SSP_TILE080:volt:int1.DESC","RICH FPGA - Sl05, Fi18, Tile#080")
dbpf("B_DET_RICH_SSP_TILE080:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi18, Tile#080")
dbpf("B_DET_RICH_SSP_TILE080:volt:mgt1.DESC","RICH FPGA - Sl05, Fi18, Tile#080")
dbpf("B_DET_RICH_SSP_TILE080:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi18, Tile#080")
dbpf("B_DET_RICH_SSP_TILE081:temp:fpga.DESC","RICH FPGA - Sl05, Fi19, Tile#081")
dbpf("B_DET_RICH_SSP_TILE081:temp:reg0.DESC","RICH FPGA - Sl05, Fi19, Tile#081")
dbpf("B_DET_RICH_SSP_TILE081:temp:reg1.DESC","RICH FPGA - Sl05, Fi19, Tile#081")
dbpf("B_DET_RICH_SSP_TILE081:volt:pcb5.DESC","RICH FPGA - Sl05, Fi19, Tile#081")
dbpf("B_DET_RICH_SSP_TILE081:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi19, Tile#081")
dbpf("B_DET_RICH_SSP_TILE081:volt:int1.DESC","RICH FPGA - Sl05, Fi19, Tile#081")
dbpf("B_DET_RICH_SSP_TILE081:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi19, Tile#081")
dbpf("B_DET_RICH_SSP_TILE081:volt:mgt1.DESC","RICH FPGA - Sl05, Fi19, Tile#081")
dbpf("B_DET_RICH_SSP_TILE081:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi19, Tile#081")
dbpf("B_DET_RICH_SSP_TILE082:temp:fpga.DESC","RICH FPGA - Sl05, Fi20, Tile#082")
dbpf("B_DET_RICH_SSP_TILE082:temp:reg0.DESC","RICH FPGA - Sl05, Fi20, Tile#082")
dbpf("B_DET_RICH_SSP_TILE082:temp:reg1.DESC","RICH FPGA - Sl05, Fi20, Tile#082")
dbpf("B_DET_RICH_SSP_TILE082:volt:pcb5.DESC","RICH FPGA - Sl05, Fi20, Tile#082")
dbpf("B_DET_RICH_SSP_TILE082:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi20, Tile#082")
dbpf("B_DET_RICH_SSP_TILE082:volt:int1.DESC","RICH FPGA - Sl05, Fi20, Tile#082")
dbpf("B_DET_RICH_SSP_TILE082:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi20, Tile#082")
dbpf("B_DET_RICH_SSP_TILE082:volt:mgt1.DESC","RICH FPGA - Sl05, Fi20, Tile#082")
dbpf("B_DET_RICH_SSP_TILE082:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi20, Tile#082")
dbpf("B_DET_RICH_SSP_TILE083:temp:fpga.DESC","RICH FPGA - Sl05, Fi21, Tile#083")
dbpf("B_DET_RICH_SSP_TILE083:temp:reg0.DESC","RICH FPGA - Sl05, Fi21, Tile#083")
dbpf("B_DET_RICH_SSP_TILE083:temp:reg1.DESC","RICH FPGA - Sl05, Fi21, Tile#083")
dbpf("B_DET_RICH_SSP_TILE083:volt:pcb5.DESC","RICH FPGA - Sl05, Fi21, Tile#083")
dbpf("B_DET_RICH_SSP_TILE083:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi21, Tile#083")
dbpf("B_DET_RICH_SSP_TILE083:volt:int1.DESC","RICH FPGA - Sl05, Fi21, Tile#083")
dbpf("B_DET_RICH_SSP_TILE083:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi21, Tile#083")
dbpf("B_DET_RICH_SSP_TILE083:volt:mgt1.DESC","RICH FPGA - Sl05, Fi21, Tile#083")
dbpf("B_DET_RICH_SSP_TILE083:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi21, Tile#083")
dbpf("B_DET_RICH_SSP_TILE084:temp:fpga.DESC","RICH FPGA - Sl05, Fi22, Tile#084")
dbpf("B_DET_RICH_SSP_TILE084:temp:reg0.DESC","RICH FPGA - Sl05, Fi22, Tile#084")
dbpf("B_DET_RICH_SSP_TILE084:temp:reg1.DESC","RICH FPGA - Sl05, Fi22, Tile#084")
dbpf("B_DET_RICH_SSP_TILE084:volt:pcb5.DESC","RICH FPGA - Sl05, Fi22, Tile#084")
dbpf("B_DET_RICH_SSP_TILE084:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi22, Tile#084")
dbpf("B_DET_RICH_SSP_TILE084:volt:int1.DESC","RICH FPGA - Sl05, Fi22, Tile#084")
dbpf("B_DET_RICH_SSP_TILE084:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi22, Tile#084")
dbpf("B_DET_RICH_SSP_TILE084:volt:mgt1.DESC","RICH FPGA - Sl05, Fi22, Tile#084")
dbpf("B_DET_RICH_SSP_TILE084:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi22, Tile#084")
dbpf("B_DET_RICH_SSP_TILE085:temp:fpga.DESC","RICH FPGA - Sl05, Fi23, Tile#085")
dbpf("B_DET_RICH_SSP_TILE085:temp:reg0.DESC","RICH FPGA - Sl05, Fi23, Tile#085")
dbpf("B_DET_RICH_SSP_TILE085:temp:reg1.DESC","RICH FPGA - Sl05, Fi23, Tile#085")
dbpf("B_DET_RICH_SSP_TILE085:volt:pcb5.DESC","RICH FPGA - Sl05, Fi23, Tile#085")
dbpf("B_DET_RICH_SSP_TILE085:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi23, Tile#085")
dbpf("B_DET_RICH_SSP_TILE085:volt:int1.DESC","RICH FPGA - Sl05, Fi23, Tile#085")
dbpf("B_DET_RICH_SSP_TILE085:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi23, Tile#085")
dbpf("B_DET_RICH_SSP_TILE085:volt:mgt1.DESC","RICH FPGA - Sl05, Fi23, Tile#085")
dbpf("B_DET_RICH_SSP_TILE085:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi23, Tile#085")
dbpf("B_DET_RICH_SSP_TILE086:temp:fpga.DESC","RICH FPGA - Sl05, Fi24, Tile#086")
dbpf("B_DET_RICH_SSP_TILE086:temp:reg0.DESC","RICH FPGA - Sl05, Fi24, Tile#086")
dbpf("B_DET_RICH_SSP_TILE086:temp:reg1.DESC","RICH FPGA - Sl05, Fi24, Tile#086")
dbpf("B_DET_RICH_SSP_TILE086:volt:pcb5.DESC","RICH FPGA - Sl05, Fi24, Tile#086")
dbpf("B_DET_RICH_SSP_TILE086:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi24, Tile#086")
dbpf("B_DET_RICH_SSP_TILE086:volt:int1.DESC","RICH FPGA - Sl05, Fi24, Tile#086")
dbpf("B_DET_RICH_SSP_TILE086:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi24, Tile#086")
dbpf("B_DET_RICH_SSP_TILE086:volt:mgt1.DESC","RICH FPGA - Sl05, Fi24, Tile#086")
dbpf("B_DET_RICH_SSP_TILE086:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi24, Tile#086")
dbpf("B_DET_RICH_SSP_TILE087:temp:fpga.DESC","RICH FPGA - Sl05, Fi25, Tile#087")
dbpf("B_DET_RICH_SSP_TILE087:temp:reg0.DESC","RICH FPGA - Sl05, Fi25, Tile#087")
dbpf("B_DET_RICH_SSP_TILE087:temp:reg1.DESC","RICH FPGA - Sl05, Fi25, Tile#087")
dbpf("B_DET_RICH_SSP_TILE087:volt:pcb5.DESC","RICH FPGA - Sl05, Fi25, Tile#087")
dbpf("B_DET_RICH_SSP_TILE087:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi25, Tile#087")
dbpf("B_DET_RICH_SSP_TILE087:volt:int1.DESC","RICH FPGA - Sl05, Fi25, Tile#087")
dbpf("B_DET_RICH_SSP_TILE087:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi25, Tile#087")
dbpf("B_DET_RICH_SSP_TILE087:volt:mgt1.DESC","RICH FPGA - Sl05, Fi25, Tile#087")
dbpf("B_DET_RICH_SSP_TILE087:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi25, Tile#087")
dbpf("B_DET_RICH_SSP_TILE088:temp:fpga.DESC","RICH FPGA - Sl05, Fi26, Tile#088")
dbpf("B_DET_RICH_SSP_TILE088:temp:reg0.DESC","RICH FPGA - Sl05, Fi26, Tile#088")
dbpf("B_DET_RICH_SSP_TILE088:temp:reg1.DESC","RICH FPGA - Sl05, Fi26, Tile#088")
dbpf("B_DET_RICH_SSP_TILE088:volt:pcb5.DESC","RICH FPGA - Sl05, Fi26, Tile#088")
dbpf("B_DET_RICH_SSP_TILE088:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi26, Tile#088")
dbpf("B_DET_RICH_SSP_TILE088:volt:int1.DESC","RICH FPGA - Sl05, Fi26, Tile#088")
dbpf("B_DET_RICH_SSP_TILE088:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi26, Tile#088")
dbpf("B_DET_RICH_SSP_TILE088:volt:mgt1.DESC","RICH FPGA - Sl05, Fi26, Tile#088")
dbpf("B_DET_RICH_SSP_TILE088:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi26, Tile#088")
dbpf("B_DET_RICH_SSP_TILE089:temp:fpga.DESC","RICH FPGA - Sl05, Fi27, Tile#089")
dbpf("B_DET_RICH_SSP_TILE089:temp:reg0.DESC","RICH FPGA - Sl05, Fi27, Tile#089")
dbpf("B_DET_RICH_SSP_TILE089:temp:reg1.DESC","RICH FPGA - Sl05, Fi27, Tile#089")
dbpf("B_DET_RICH_SSP_TILE089:volt:pcb5.DESC","RICH FPGA - Sl05, Fi27, Tile#089")
dbpf("B_DET_RICH_SSP_TILE089:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi27, Tile#089")
dbpf("B_DET_RICH_SSP_TILE089:volt:int1.DESC","RICH FPGA - Sl05, Fi27, Tile#089")
dbpf("B_DET_RICH_SSP_TILE089:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi27, Tile#089")
dbpf("B_DET_RICH_SSP_TILE089:volt:mgt1.DESC","RICH FPGA - Sl05, Fi27, Tile#089")
dbpf("B_DET_RICH_SSP_TILE089:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi27, Tile#089")
dbpf("B_DET_RICH_SSP_TILE090:temp:fpga.DESC","RICH FPGA - Sl05, Fi28, Tile#090")
dbpf("B_DET_RICH_SSP_TILE090:temp:reg0.DESC","RICH FPGA - Sl05, Fi28, Tile#090")
dbpf("B_DET_RICH_SSP_TILE090:temp:reg1.DESC","RICH FPGA - Sl05, Fi28, Tile#090")
dbpf("B_DET_RICH_SSP_TILE090:volt:pcb5.DESC","RICH FPGA - Sl05, Fi28, Tile#090")
dbpf("B_DET_RICH_SSP_TILE090:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi28, Tile#090")
dbpf("B_DET_RICH_SSP_TILE090:volt:int1.DESC","RICH FPGA - Sl05, Fi28, Tile#090")
dbpf("B_DET_RICH_SSP_TILE090:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi28, Tile#090")
dbpf("B_DET_RICH_SSP_TILE090:volt:mgt1.DESC","RICH FPGA - Sl05, Fi28, Tile#090")
dbpf("B_DET_RICH_SSP_TILE090:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi28, Tile#090")
dbpf("B_DET_RICH_SSP_TILE091:temp:fpga.DESC","RICH FPGA - Sl05, Fi29, Tile#091")
dbpf("B_DET_RICH_SSP_TILE091:temp:reg0.DESC","RICH FPGA - Sl05, Fi29, Tile#091")
dbpf("B_DET_RICH_SSP_TILE091:temp:reg1.DESC","RICH FPGA - Sl05, Fi29, Tile#091")
dbpf("B_DET_RICH_SSP_TILE091:volt:pcb5.DESC","RICH FPGA - Sl05, Fi29, Tile#091")
dbpf("B_DET_RICH_SSP_TILE091:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi29, Tile#091")
dbpf("B_DET_RICH_SSP_TILE091:volt:int1.DESC","RICH FPGA - Sl05, Fi29, Tile#091")
dbpf("B_DET_RICH_SSP_TILE091:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi29, Tile#091")
dbpf("B_DET_RICH_SSP_TILE091:volt:mgt1.DESC","RICH FPGA - Sl05, Fi29, Tile#091")
dbpf("B_DET_RICH_SSP_TILE091:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi29, Tile#091")
dbpf("B_DET_RICH_SSP_TILE092:temp:fpga.DESC","RICH FPGA - Sl05, Fi30, Tile#092")
dbpf("B_DET_RICH_SSP_TILE092:temp:reg0.DESC","RICH FPGA - Sl05, Fi30, Tile#092")
dbpf("B_DET_RICH_SSP_TILE092:temp:reg1.DESC","RICH FPGA - Sl05, Fi30, Tile#092")
dbpf("B_DET_RICH_SSP_TILE092:volt:pcb5.DESC","RICH FPGA - Sl05, Fi30, Tile#092")
dbpf("B_DET_RICH_SSP_TILE092:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi30, Tile#092")
dbpf("B_DET_RICH_SSP_TILE092:volt:int1.DESC","RICH FPGA - Sl05, Fi30, Tile#092")
dbpf("B_DET_RICH_SSP_TILE092:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi30, Tile#092")
dbpf("B_DET_RICH_SSP_TILE092:volt:mgt1.DESC","RICH FPGA - Sl05, Fi30, Tile#092")
dbpf("B_DET_RICH_SSP_TILE092:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi30, Tile#092")
dbpf("B_DET_RICH_SSP_TILE093:temp:fpga.DESC","RICH FPGA - Sl05, Fi31, Tile#093")
dbpf("B_DET_RICH_SSP_TILE093:temp:reg0.DESC","RICH FPGA - Sl05, Fi31, Tile#093")
dbpf("B_DET_RICH_SSP_TILE093:temp:reg1.DESC","RICH FPGA - Sl05, Fi31, Tile#093")
dbpf("B_DET_RICH_SSP_TILE093:volt:pcb5.DESC","RICH FPGA - Sl05, Fi31, Tile#093")
dbpf("B_DET_RICH_SSP_TILE093:volt:pcb3_3.DESC","RICH FPGA - Sl05, Fi31, Tile#093")
dbpf("B_DET_RICH_SSP_TILE093:volt:int1.DESC","RICH FPGA - Sl05, Fi31, Tile#093")
dbpf("B_DET_RICH_SSP_TILE093:volt:aux1_8.DESC","RICH FPGA - Sl05, Fi31, Tile#093")
dbpf("B_DET_RICH_SSP_TILE093:volt:mgt1.DESC","RICH FPGA - Sl05, Fi31, Tile#093")
dbpf("B_DET_RICH_SSP_TILE093:volt:mgt1_2.DESC","RICH FPGA - Sl05, Fi31, Tile#093")
dbpf("B_DET_RICH_SSP_TILE094:temp:fpga.DESC","RICH FPGA - Sl06, Fi00, Tile#094")
dbpf("B_DET_RICH_SSP_TILE094:temp:reg0.DESC","RICH FPGA - Sl06, Fi00, Tile#094")
dbpf("B_DET_RICH_SSP_TILE094:temp:reg1.DESC","RICH FPGA - Sl06, Fi00, Tile#094")
dbpf("B_DET_RICH_SSP_TILE094:volt:pcb5.DESC","RICH FPGA - Sl06, Fi00, Tile#094")
dbpf("B_DET_RICH_SSP_TILE094:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi00, Tile#094")
dbpf("B_DET_RICH_SSP_TILE094:volt:int1.DESC","RICH FPGA - Sl06, Fi00, Tile#094")
dbpf("B_DET_RICH_SSP_TILE094:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi00, Tile#094")
dbpf("B_DET_RICH_SSP_TILE094:volt:mgt1.DESC","RICH FPGA - Sl06, Fi00, Tile#094")
dbpf("B_DET_RICH_SSP_TILE094:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi00, Tile#094")
dbpf("B_DET_RICH_SSP_TILE095:temp:fpga.DESC","RICH FPGA - Sl06, Fi01, Tile#095")
dbpf("B_DET_RICH_SSP_TILE095:temp:reg0.DESC","RICH FPGA - Sl06, Fi01, Tile#095")
dbpf("B_DET_RICH_SSP_TILE095:temp:reg1.DESC","RICH FPGA - Sl06, Fi01, Tile#095")
dbpf("B_DET_RICH_SSP_TILE095:volt:pcb5.DESC","RICH FPGA - Sl06, Fi01, Tile#095")
dbpf("B_DET_RICH_SSP_TILE095:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi01, Tile#095")
dbpf("B_DET_RICH_SSP_TILE095:volt:int1.DESC","RICH FPGA - Sl06, Fi01, Tile#095")
dbpf("B_DET_RICH_SSP_TILE095:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi01, Tile#095")
dbpf("B_DET_RICH_SSP_TILE095:volt:mgt1.DESC","RICH FPGA - Sl06, Fi01, Tile#095")
dbpf("B_DET_RICH_SSP_TILE095:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi01, Tile#095")
dbpf("B_DET_RICH_SSP_TILE096:temp:fpga.DESC","RICH FPGA - Sl06, Fi02, Tile#096")
dbpf("B_DET_RICH_SSP_TILE096:temp:reg0.DESC","RICH FPGA - Sl06, Fi02, Tile#096")
dbpf("B_DET_RICH_SSP_TILE096:temp:reg1.DESC","RICH FPGA - Sl06, Fi02, Tile#096")
dbpf("B_DET_RICH_SSP_TILE096:volt:pcb5.DESC","RICH FPGA - Sl06, Fi02, Tile#096")
dbpf("B_DET_RICH_SSP_TILE096:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi02, Tile#096")
dbpf("B_DET_RICH_SSP_TILE096:volt:int1.DESC","RICH FPGA - Sl06, Fi02, Tile#096")
dbpf("B_DET_RICH_SSP_TILE096:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi02, Tile#096")
dbpf("B_DET_RICH_SSP_TILE096:volt:mgt1.DESC","RICH FPGA - Sl06, Fi02, Tile#096")
dbpf("B_DET_RICH_SSP_TILE096:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi02, Tile#096")
dbpf("B_DET_RICH_SSP_TILE097:temp:fpga.DESC","RICH FPGA - Sl06, Fi03, Tile#097")
dbpf("B_DET_RICH_SSP_TILE097:temp:reg0.DESC","RICH FPGA - Sl06, Fi03, Tile#097")
dbpf("B_DET_RICH_SSP_TILE097:temp:reg1.DESC","RICH FPGA - Sl06, Fi03, Tile#097")
dbpf("B_DET_RICH_SSP_TILE097:volt:pcb5.DESC","RICH FPGA - Sl06, Fi03, Tile#097")
dbpf("B_DET_RICH_SSP_TILE097:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi03, Tile#097")
dbpf("B_DET_RICH_SSP_TILE097:volt:int1.DESC","RICH FPGA - Sl06, Fi03, Tile#097")
dbpf("B_DET_RICH_SSP_TILE097:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi03, Tile#097")
dbpf("B_DET_RICH_SSP_TILE097:volt:mgt1.DESC","RICH FPGA - Sl06, Fi03, Tile#097")
dbpf("B_DET_RICH_SSP_TILE097:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi03, Tile#097")
dbpf("B_DET_RICH_SSP_TILE098:temp:fpga.DESC","RICH FPGA - Sl06, Fi04, Tile#098")
dbpf("B_DET_RICH_SSP_TILE098:temp:reg0.DESC","RICH FPGA - Sl06, Fi04, Tile#098")
dbpf("B_DET_RICH_SSP_TILE098:temp:reg1.DESC","RICH FPGA - Sl06, Fi04, Tile#098")
dbpf("B_DET_RICH_SSP_TILE098:volt:pcb5.DESC","RICH FPGA - Sl06, Fi04, Tile#098")
dbpf("B_DET_RICH_SSP_TILE098:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi04, Tile#098")
dbpf("B_DET_RICH_SSP_TILE098:volt:int1.DESC","RICH FPGA - Sl06, Fi04, Tile#098")
dbpf("B_DET_RICH_SSP_TILE098:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi04, Tile#098")
dbpf("B_DET_RICH_SSP_TILE098:volt:mgt1.DESC","RICH FPGA - Sl06, Fi04, Tile#098")
dbpf("B_DET_RICH_SSP_TILE098:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi04, Tile#098")
dbpf("B_DET_RICH_SSP_TILE099:temp:fpga.DESC","RICH FPGA - Sl06, Fi05, Tile#099")
dbpf("B_DET_RICH_SSP_TILE099:temp:reg0.DESC","RICH FPGA - Sl06, Fi05, Tile#099")
dbpf("B_DET_RICH_SSP_TILE099:temp:reg1.DESC","RICH FPGA - Sl06, Fi05, Tile#099")
dbpf("B_DET_RICH_SSP_TILE099:volt:pcb5.DESC","RICH FPGA - Sl06, Fi05, Tile#099")
dbpf("B_DET_RICH_SSP_TILE099:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi05, Tile#099")
dbpf("B_DET_RICH_SSP_TILE099:volt:int1.DESC","RICH FPGA - Sl06, Fi05, Tile#099")
dbpf("B_DET_RICH_SSP_TILE099:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi05, Tile#099")
dbpf("B_DET_RICH_SSP_TILE099:volt:mgt1.DESC","RICH FPGA - Sl06, Fi05, Tile#099")
dbpf("B_DET_RICH_SSP_TILE099:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi05, Tile#099")
dbpf("B_DET_RICH_SSP_TILE100:temp:fpga.DESC","RICH FPGA - Sl06, Fi06, Tile#100")
dbpf("B_DET_RICH_SSP_TILE100:temp:reg0.DESC","RICH FPGA - Sl06, Fi06, Tile#100")
dbpf("B_DET_RICH_SSP_TILE100:temp:reg1.DESC","RICH FPGA - Sl06, Fi06, Tile#100")
dbpf("B_DET_RICH_SSP_TILE100:volt:pcb5.DESC","RICH FPGA - Sl06, Fi06, Tile#100")
dbpf("B_DET_RICH_SSP_TILE100:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi06, Tile#100")
dbpf("B_DET_RICH_SSP_TILE100:volt:int1.DESC","RICH FPGA - Sl06, Fi06, Tile#100")
dbpf("B_DET_RICH_SSP_TILE100:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi06, Tile#100")
dbpf("B_DET_RICH_SSP_TILE100:volt:mgt1.DESC","RICH FPGA - Sl06, Fi06, Tile#100")
dbpf("B_DET_RICH_SSP_TILE100:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi06, Tile#100")
dbpf("B_DET_RICH_SSP_TILE101:temp:fpga.DESC","RICH FPGA - Sl06, Fi07, Tile#101")
dbpf("B_DET_RICH_SSP_TILE101:temp:reg0.DESC","RICH FPGA - Sl06, Fi07, Tile#101")
dbpf("B_DET_RICH_SSP_TILE101:temp:reg1.DESC","RICH FPGA - Sl06, Fi07, Tile#101")
dbpf("B_DET_RICH_SSP_TILE101:volt:pcb5.DESC","RICH FPGA - Sl06, Fi07, Tile#101")
dbpf("B_DET_RICH_SSP_TILE101:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi07, Tile#101")
dbpf("B_DET_RICH_SSP_TILE101:volt:int1.DESC","RICH FPGA - Sl06, Fi07, Tile#101")
dbpf("B_DET_RICH_SSP_TILE101:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi07, Tile#101")
dbpf("B_DET_RICH_SSP_TILE101:volt:mgt1.DESC","RICH FPGA - Sl06, Fi07, Tile#101")
dbpf("B_DET_RICH_SSP_TILE101:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi07, Tile#101")
dbpf("B_DET_RICH_SSP_TILE102:temp:fpga.DESC","RICH FPGA - Sl06, Fi08, Tile#102")
dbpf("B_DET_RICH_SSP_TILE102:temp:reg0.DESC","RICH FPGA - Sl06, Fi08, Tile#102")
dbpf("B_DET_RICH_SSP_TILE102:temp:reg1.DESC","RICH FPGA - Sl06, Fi08, Tile#102")
dbpf("B_DET_RICH_SSP_TILE102:volt:pcb5.DESC","RICH FPGA - Sl06, Fi08, Tile#102")
dbpf("B_DET_RICH_SSP_TILE102:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi08, Tile#102")
dbpf("B_DET_RICH_SSP_TILE102:volt:int1.DESC","RICH FPGA - Sl06, Fi08, Tile#102")
dbpf("B_DET_RICH_SSP_TILE102:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi08, Tile#102")
dbpf("B_DET_RICH_SSP_TILE102:volt:mgt1.DESC","RICH FPGA - Sl06, Fi08, Tile#102")
dbpf("B_DET_RICH_SSP_TILE102:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi08, Tile#102")
dbpf("B_DET_RICH_SSP_TILE103:temp:fpga.DESC","RICH FPGA - Sl06, Fi09, Tile#103")
dbpf("B_DET_RICH_SSP_TILE103:temp:reg0.DESC","RICH FPGA - Sl06, Fi09, Tile#103")
dbpf("B_DET_RICH_SSP_TILE103:temp:reg1.DESC","RICH FPGA - Sl06, Fi09, Tile#103")
dbpf("B_DET_RICH_SSP_TILE103:volt:pcb5.DESC","RICH FPGA - Sl06, Fi09, Tile#103")
dbpf("B_DET_RICH_SSP_TILE103:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi09, Tile#103")
dbpf("B_DET_RICH_SSP_TILE103:volt:int1.DESC","RICH FPGA - Sl06, Fi09, Tile#103")
dbpf("B_DET_RICH_SSP_TILE103:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi09, Tile#103")
dbpf("B_DET_RICH_SSP_TILE103:volt:mgt1.DESC","RICH FPGA - Sl06, Fi09, Tile#103")
dbpf("B_DET_RICH_SSP_TILE103:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi09, Tile#103")
dbpf("B_DET_RICH_SSP_TILE104:temp:fpga.DESC","RICH FPGA - Sl06, Fi10, Tile#104")
dbpf("B_DET_RICH_SSP_TILE104:temp:reg0.DESC","RICH FPGA - Sl06, Fi10, Tile#104")
dbpf("B_DET_RICH_SSP_TILE104:temp:reg1.DESC","RICH FPGA - Sl06, Fi10, Tile#104")
dbpf("B_DET_RICH_SSP_TILE104:volt:pcb5.DESC","RICH FPGA - Sl06, Fi10, Tile#104")
dbpf("B_DET_RICH_SSP_TILE104:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi10, Tile#104")
dbpf("B_DET_RICH_SSP_TILE104:volt:int1.DESC","RICH FPGA - Sl06, Fi10, Tile#104")
dbpf("B_DET_RICH_SSP_TILE104:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi10, Tile#104")
dbpf("B_DET_RICH_SSP_TILE104:volt:mgt1.DESC","RICH FPGA - Sl06, Fi10, Tile#104")
dbpf("B_DET_RICH_SSP_TILE104:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi10, Tile#104")
dbpf("B_DET_RICH_SSP_TILE105:temp:fpga.DESC","RICH FPGA - Sl06, Fi11, Tile#105")
dbpf("B_DET_RICH_SSP_TILE105:temp:reg0.DESC","RICH FPGA - Sl06, Fi11, Tile#105")
dbpf("B_DET_RICH_SSP_TILE105:temp:reg1.DESC","RICH FPGA - Sl06, Fi11, Tile#105")
dbpf("B_DET_RICH_SSP_TILE105:volt:pcb5.DESC","RICH FPGA - Sl06, Fi11, Tile#105")
dbpf("B_DET_RICH_SSP_TILE105:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi11, Tile#105")
dbpf("B_DET_RICH_SSP_TILE105:volt:int1.DESC","RICH FPGA - Sl06, Fi11, Tile#105")
dbpf("B_DET_RICH_SSP_TILE105:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi11, Tile#105")
dbpf("B_DET_RICH_SSP_TILE105:volt:mgt1.DESC","RICH FPGA - Sl06, Fi11, Tile#105")
dbpf("B_DET_RICH_SSP_TILE105:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi11, Tile#105")
dbpf("B_DET_RICH_SSP_TILE106:temp:fpga.DESC","RICH FPGA - Sl06, Fi12, Tile#106")
dbpf("B_DET_RICH_SSP_TILE106:temp:reg0.DESC","RICH FPGA - Sl06, Fi12, Tile#106")
dbpf("B_DET_RICH_SSP_TILE106:temp:reg1.DESC","RICH FPGA - Sl06, Fi12, Tile#106")
dbpf("B_DET_RICH_SSP_TILE106:volt:pcb5.DESC","RICH FPGA - Sl06, Fi12, Tile#106")
dbpf("B_DET_RICH_SSP_TILE106:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi12, Tile#106")
dbpf("B_DET_RICH_SSP_TILE106:volt:int1.DESC","RICH FPGA - Sl06, Fi12, Tile#106")
dbpf("B_DET_RICH_SSP_TILE106:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi12, Tile#106")
dbpf("B_DET_RICH_SSP_TILE106:volt:mgt1.DESC","RICH FPGA - Sl06, Fi12, Tile#106")
dbpf("B_DET_RICH_SSP_TILE106:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi12, Tile#106")
dbpf("B_DET_RICH_SSP_TILE107:temp:fpga.DESC","RICH FPGA - Sl06, Fi13, Tile#107")
dbpf("B_DET_RICH_SSP_TILE107:temp:reg0.DESC","RICH FPGA - Sl06, Fi13, Tile#107")
dbpf("B_DET_RICH_SSP_TILE107:temp:reg1.DESC","RICH FPGA - Sl06, Fi13, Tile#107")
dbpf("B_DET_RICH_SSP_TILE107:volt:pcb5.DESC","RICH FPGA - Sl06, Fi13, Tile#107")
dbpf("B_DET_RICH_SSP_TILE107:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi13, Tile#107")
dbpf("B_DET_RICH_SSP_TILE107:volt:int1.DESC","RICH FPGA - Sl06, Fi13, Tile#107")
dbpf("B_DET_RICH_SSP_TILE107:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi13, Tile#107")
dbpf("B_DET_RICH_SSP_TILE107:volt:mgt1.DESC","RICH FPGA - Sl06, Fi13, Tile#107")
dbpf("B_DET_RICH_SSP_TILE107:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi13, Tile#107")
dbpf("B_DET_RICH_SSP_TILE108:temp:fpga.DESC","RICH FPGA - Sl06, Fi14, Tile#108")
dbpf("B_DET_RICH_SSP_TILE108:temp:reg0.DESC","RICH FPGA - Sl06, Fi14, Tile#108")
dbpf("B_DET_RICH_SSP_TILE108:temp:reg1.DESC","RICH FPGA - Sl06, Fi14, Tile#108")
dbpf("B_DET_RICH_SSP_TILE108:volt:pcb5.DESC","RICH FPGA - Sl06, Fi14, Tile#108")
dbpf("B_DET_RICH_SSP_TILE108:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi14, Tile#108")
dbpf("B_DET_RICH_SSP_TILE108:volt:int1.DESC","RICH FPGA - Sl06, Fi14, Tile#108")
dbpf("B_DET_RICH_SSP_TILE108:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi14, Tile#108")
dbpf("B_DET_RICH_SSP_TILE108:volt:mgt1.DESC","RICH FPGA - Sl06, Fi14, Tile#108")
dbpf("B_DET_RICH_SSP_TILE108:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi14, Tile#108")
dbpf("B_DET_RICH_SSP_TILE109:temp:fpga.DESC","RICH FPGA - Sl06, Fi15, Tile#109")
dbpf("B_DET_RICH_SSP_TILE109:temp:reg0.DESC","RICH FPGA - Sl06, Fi15, Tile#109")
dbpf("B_DET_RICH_SSP_TILE109:temp:reg1.DESC","RICH FPGA - Sl06, Fi15, Tile#109")
dbpf("B_DET_RICH_SSP_TILE109:volt:pcb5.DESC","RICH FPGA - Sl06, Fi15, Tile#109")
dbpf("B_DET_RICH_SSP_TILE109:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi15, Tile#109")
dbpf("B_DET_RICH_SSP_TILE109:volt:int1.DESC","RICH FPGA - Sl06, Fi15, Tile#109")
dbpf("B_DET_RICH_SSP_TILE109:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi15, Tile#109")
dbpf("B_DET_RICH_SSP_TILE109:volt:mgt1.DESC","RICH FPGA - Sl06, Fi15, Tile#109")
dbpf("B_DET_RICH_SSP_TILE109:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi15, Tile#109")
dbpf("B_DET_RICH_SSP_TILE110:temp:fpga.DESC","RICH FPGA - Sl06, Fi16, Tile#110")
dbpf("B_DET_RICH_SSP_TILE110:temp:reg0.DESC","RICH FPGA - Sl06, Fi16, Tile#110")
dbpf("B_DET_RICH_SSP_TILE110:temp:reg1.DESC","RICH FPGA - Sl06, Fi16, Tile#110")
dbpf("B_DET_RICH_SSP_TILE110:volt:pcb5.DESC","RICH FPGA - Sl06, Fi16, Tile#110")
dbpf("B_DET_RICH_SSP_TILE110:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi16, Tile#110")
dbpf("B_DET_RICH_SSP_TILE110:volt:int1.DESC","RICH FPGA - Sl06, Fi16, Tile#110")
dbpf("B_DET_RICH_SSP_TILE110:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi16, Tile#110")
dbpf("B_DET_RICH_SSP_TILE110:volt:mgt1.DESC","RICH FPGA - Sl06, Fi16, Tile#110")
dbpf("B_DET_RICH_SSP_TILE110:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi16, Tile#110")
dbpf("B_DET_RICH_SSP_TILE111:temp:fpga.DESC","RICH FPGA - Sl06, Fi17, Tile#111")
dbpf("B_DET_RICH_SSP_TILE111:temp:reg0.DESC","RICH FPGA - Sl06, Fi17, Tile#111")
dbpf("B_DET_RICH_SSP_TILE111:temp:reg1.DESC","RICH FPGA - Sl06, Fi17, Tile#111")
dbpf("B_DET_RICH_SSP_TILE111:volt:pcb5.DESC","RICH FPGA - Sl06, Fi17, Tile#111")
dbpf("B_DET_RICH_SSP_TILE111:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi17, Tile#111")
dbpf("B_DET_RICH_SSP_TILE111:volt:int1.DESC","RICH FPGA - Sl06, Fi17, Tile#111")
dbpf("B_DET_RICH_SSP_TILE111:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi17, Tile#111")
dbpf("B_DET_RICH_SSP_TILE111:volt:mgt1.DESC","RICH FPGA - Sl06, Fi17, Tile#111")
dbpf("B_DET_RICH_SSP_TILE111:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi17, Tile#111")
dbpf("B_DET_RICH_SSP_TILE112:temp:fpga.DESC","RICH FPGA - Sl06, Fi18, Tile#112")
dbpf("B_DET_RICH_SSP_TILE112:temp:reg0.DESC","RICH FPGA - Sl06, Fi18, Tile#112")
dbpf("B_DET_RICH_SSP_TILE112:temp:reg1.DESC","RICH FPGA - Sl06, Fi18, Tile#112")
dbpf("B_DET_RICH_SSP_TILE112:volt:pcb5.DESC","RICH FPGA - Sl06, Fi18, Tile#112")
dbpf("B_DET_RICH_SSP_TILE112:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi18, Tile#112")
dbpf("B_DET_RICH_SSP_TILE112:volt:int1.DESC","RICH FPGA - Sl06, Fi18, Tile#112")
dbpf("B_DET_RICH_SSP_TILE112:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi18, Tile#112")
dbpf("B_DET_RICH_SSP_TILE112:volt:mgt1.DESC","RICH FPGA - Sl06, Fi18, Tile#112")
dbpf("B_DET_RICH_SSP_TILE112:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi18, Tile#112")
dbpf("B_DET_RICH_SSP_TILE113:temp:fpga.DESC","RICH FPGA - Sl06, Fi19, Tile#113")
dbpf("B_DET_RICH_SSP_TILE113:temp:reg0.DESC","RICH FPGA - Sl06, Fi19, Tile#113")
dbpf("B_DET_RICH_SSP_TILE113:temp:reg1.DESC","RICH FPGA - Sl06, Fi19, Tile#113")
dbpf("B_DET_RICH_SSP_TILE113:volt:pcb5.DESC","RICH FPGA - Sl06, Fi19, Tile#113")
dbpf("B_DET_RICH_SSP_TILE113:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi19, Tile#113")
dbpf("B_DET_RICH_SSP_TILE113:volt:int1.DESC","RICH FPGA - Sl06, Fi19, Tile#113")
dbpf("B_DET_RICH_SSP_TILE113:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi19, Tile#113")
dbpf("B_DET_RICH_SSP_TILE113:volt:mgt1.DESC","RICH FPGA - Sl06, Fi19, Tile#113")
dbpf("B_DET_RICH_SSP_TILE113:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi19, Tile#113")
dbpf("B_DET_RICH_SSP_TILE114:temp:fpga.DESC","RICH FPGA - Sl06, Fi20, Tile#114")
dbpf("B_DET_RICH_SSP_TILE114:temp:reg0.DESC","RICH FPGA - Sl06, Fi20, Tile#114")
dbpf("B_DET_RICH_SSP_TILE114:temp:reg1.DESC","RICH FPGA - Sl06, Fi20, Tile#114")
dbpf("B_DET_RICH_SSP_TILE114:volt:pcb5.DESC","RICH FPGA - Sl06, Fi20, Tile#114")
dbpf("B_DET_RICH_SSP_TILE114:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi20, Tile#114")
dbpf("B_DET_RICH_SSP_TILE114:volt:int1.DESC","RICH FPGA - Sl06, Fi20, Tile#114")
dbpf("B_DET_RICH_SSP_TILE114:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi20, Tile#114")
dbpf("B_DET_RICH_SSP_TILE114:volt:mgt1.DESC","RICH FPGA - Sl06, Fi20, Tile#114")
dbpf("B_DET_RICH_SSP_TILE114:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi20, Tile#114")
dbpf("B_DET_RICH_SSP_TILE115:temp:fpga.DESC","RICH FPGA - Sl06, Fi21, Tile#115")
dbpf("B_DET_RICH_SSP_TILE115:temp:reg0.DESC","RICH FPGA - Sl06, Fi21, Tile#115")
dbpf("B_DET_RICH_SSP_TILE115:temp:reg1.DESC","RICH FPGA - Sl06, Fi21, Tile#115")
dbpf("B_DET_RICH_SSP_TILE115:volt:pcb5.DESC","RICH FPGA - Sl06, Fi21, Tile#115")
dbpf("B_DET_RICH_SSP_TILE115:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi21, Tile#115")
dbpf("B_DET_RICH_SSP_TILE115:volt:int1.DESC","RICH FPGA - Sl06, Fi21, Tile#115")
dbpf("B_DET_RICH_SSP_TILE115:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi21, Tile#115")
dbpf("B_DET_RICH_SSP_TILE115:volt:mgt1.DESC","RICH FPGA - Sl06, Fi21, Tile#115")
dbpf("B_DET_RICH_SSP_TILE115:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi21, Tile#115")
dbpf("B_DET_RICH_SSP_TILE116:temp:fpga.DESC","RICH FPGA - Sl06, Fi22, Tile#116")
dbpf("B_DET_RICH_SSP_TILE116:temp:reg0.DESC","RICH FPGA - Sl06, Fi22, Tile#116")
dbpf("B_DET_RICH_SSP_TILE116:temp:reg1.DESC","RICH FPGA - Sl06, Fi22, Tile#116")
dbpf("B_DET_RICH_SSP_TILE116:volt:pcb5.DESC","RICH FPGA - Sl06, Fi22, Tile#116")
dbpf("B_DET_RICH_SSP_TILE116:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi22, Tile#116")
dbpf("B_DET_RICH_SSP_TILE116:volt:int1.DESC","RICH FPGA - Sl06, Fi22, Tile#116")
dbpf("B_DET_RICH_SSP_TILE116:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi22, Tile#116")
dbpf("B_DET_RICH_SSP_TILE116:volt:mgt1.DESC","RICH FPGA - Sl06, Fi22, Tile#116")
dbpf("B_DET_RICH_SSP_TILE116:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi22, Tile#116")
dbpf("B_DET_RICH_SSP_TILE117:temp:fpga.DESC","RICH FPGA - Sl06, Fi23, Tile#117")
dbpf("B_DET_RICH_SSP_TILE117:temp:reg0.DESC","RICH FPGA - Sl06, Fi23, Tile#117")
dbpf("B_DET_RICH_SSP_TILE117:temp:reg1.DESC","RICH FPGA - Sl06, Fi23, Tile#117")
dbpf("B_DET_RICH_SSP_TILE117:volt:pcb5.DESC","RICH FPGA - Sl06, Fi23, Tile#117")
dbpf("B_DET_RICH_SSP_TILE117:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi23, Tile#117")
dbpf("B_DET_RICH_SSP_TILE117:volt:int1.DESC","RICH FPGA - Sl06, Fi23, Tile#117")
dbpf("B_DET_RICH_SSP_TILE117:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi23, Tile#117")
dbpf("B_DET_RICH_SSP_TILE117:volt:mgt1.DESC","RICH FPGA - Sl06, Fi23, Tile#117")
dbpf("B_DET_RICH_SSP_TILE117:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi23, Tile#117")
dbpf("B_DET_RICH_SSP_TILE118:temp:fpga.DESC","RICH FPGA - Sl06, Fi24, Tile#118")
dbpf("B_DET_RICH_SSP_TILE118:temp:reg0.DESC","RICH FPGA - Sl06, Fi24, Tile#118")
dbpf("B_DET_RICH_SSP_TILE118:temp:reg1.DESC","RICH FPGA - Sl06, Fi24, Tile#118")
dbpf("B_DET_RICH_SSP_TILE118:volt:pcb5.DESC","RICH FPGA - Sl06, Fi24, Tile#118")
dbpf("B_DET_RICH_SSP_TILE118:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi24, Tile#118")
dbpf("B_DET_RICH_SSP_TILE118:volt:int1.DESC","RICH FPGA - Sl06, Fi24, Tile#118")
dbpf("B_DET_RICH_SSP_TILE118:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi24, Tile#118")
dbpf("B_DET_RICH_SSP_TILE118:volt:mgt1.DESC","RICH FPGA - Sl06, Fi24, Tile#118")
dbpf("B_DET_RICH_SSP_TILE118:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi24, Tile#118")
dbpf("B_DET_RICH_SSP_TILE119:temp:fpga.DESC","RICH FPGA - Sl06, Fi25, Tile#119")
dbpf("B_DET_RICH_SSP_TILE119:temp:reg0.DESC","RICH FPGA - Sl06, Fi25, Tile#119")
dbpf("B_DET_RICH_SSP_TILE119:temp:reg1.DESC","RICH FPGA - Sl06, Fi25, Tile#119")
dbpf("B_DET_RICH_SSP_TILE119:volt:pcb5.DESC","RICH FPGA - Sl06, Fi25, Tile#119")
dbpf("B_DET_RICH_SSP_TILE119:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi25, Tile#119")
dbpf("B_DET_RICH_SSP_TILE119:volt:int1.DESC","RICH FPGA - Sl06, Fi25, Tile#119")
dbpf("B_DET_RICH_SSP_TILE119:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi25, Tile#119")
dbpf("B_DET_RICH_SSP_TILE119:volt:mgt1.DESC","RICH FPGA - Sl06, Fi25, Tile#119")
dbpf("B_DET_RICH_SSP_TILE119:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi25, Tile#119")
dbpf("B_DET_RICH_SSP_TILE120:temp:fpga.DESC","RICH FPGA - Sl06, Fi26, Tile#120")
dbpf("B_DET_RICH_SSP_TILE120:temp:reg0.DESC","RICH FPGA - Sl06, Fi26, Tile#120")
dbpf("B_DET_RICH_SSP_TILE120:temp:reg1.DESC","RICH FPGA - Sl06, Fi26, Tile#120")
dbpf("B_DET_RICH_SSP_TILE120:volt:pcb5.DESC","RICH FPGA - Sl06, Fi26, Tile#120")
dbpf("B_DET_RICH_SSP_TILE120:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi26, Tile#120")
dbpf("B_DET_RICH_SSP_TILE120:volt:int1.DESC","RICH FPGA - Sl06, Fi26, Tile#120")
dbpf("B_DET_RICH_SSP_TILE120:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi26, Tile#120")
dbpf("B_DET_RICH_SSP_TILE120:volt:mgt1.DESC","RICH FPGA - Sl06, Fi26, Tile#120")
dbpf("B_DET_RICH_SSP_TILE120:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi26, Tile#120")
dbpf("B_DET_RICH_SSP_TILE121:temp:fpga.DESC","RICH FPGA - Sl06, Fi27, Tile#121")
dbpf("B_DET_RICH_SSP_TILE121:temp:reg0.DESC","RICH FPGA - Sl06, Fi27, Tile#121")
dbpf("B_DET_RICH_SSP_TILE121:temp:reg1.DESC","RICH FPGA - Sl06, Fi27, Tile#121")
dbpf("B_DET_RICH_SSP_TILE121:volt:pcb5.DESC","RICH FPGA - Sl06, Fi27, Tile#121")
dbpf("B_DET_RICH_SSP_TILE121:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi27, Tile#121")
dbpf("B_DET_RICH_SSP_TILE121:volt:int1.DESC","RICH FPGA - Sl06, Fi27, Tile#121")
dbpf("B_DET_RICH_SSP_TILE121:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi27, Tile#121")
dbpf("B_DET_RICH_SSP_TILE121:volt:mgt1.DESC","RICH FPGA - Sl06, Fi27, Tile#121")
dbpf("B_DET_RICH_SSP_TILE121:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi27, Tile#121")
dbpf("B_DET_RICH_SSP_TILE122:temp:fpga.DESC","RICH FPGA - Sl06, Fi28, Tile#122")
dbpf("B_DET_RICH_SSP_TILE122:temp:reg0.DESC","RICH FPGA - Sl06, Fi28, Tile#122")
dbpf("B_DET_RICH_SSP_TILE122:temp:reg1.DESC","RICH FPGA - Sl06, Fi28, Tile#122")
dbpf("B_DET_RICH_SSP_TILE122:volt:pcb5.DESC","RICH FPGA - Sl06, Fi28, Tile#122")
dbpf("B_DET_RICH_SSP_TILE122:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi28, Tile#122")
dbpf("B_DET_RICH_SSP_TILE122:volt:int1.DESC","RICH FPGA - Sl06, Fi28, Tile#122")
dbpf("B_DET_RICH_SSP_TILE122:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi28, Tile#122")
dbpf("B_DET_RICH_SSP_TILE122:volt:mgt1.DESC","RICH FPGA - Sl06, Fi28, Tile#122")
dbpf("B_DET_RICH_SSP_TILE122:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi28, Tile#122")
dbpf("B_DET_RICH_SSP_TILE123:temp:fpga.DESC","RICH FPGA - Sl06, Fi29, Tile#123")
dbpf("B_DET_RICH_SSP_TILE123:temp:reg0.DESC","RICH FPGA - Sl06, Fi29, Tile#123")
dbpf("B_DET_RICH_SSP_TILE123:temp:reg1.DESC","RICH FPGA - Sl06, Fi29, Tile#123")
dbpf("B_DET_RICH_SSP_TILE123:volt:pcb5.DESC","RICH FPGA - Sl06, Fi29, Tile#123")
dbpf("B_DET_RICH_SSP_TILE123:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi29, Tile#123")
dbpf("B_DET_RICH_SSP_TILE123:volt:int1.DESC","RICH FPGA - Sl06, Fi29, Tile#123")
dbpf("B_DET_RICH_SSP_TILE123:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi29, Tile#123")
dbpf("B_DET_RICH_SSP_TILE123:volt:mgt1.DESC","RICH FPGA - Sl06, Fi29, Tile#123")
dbpf("B_DET_RICH_SSP_TILE123:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi29, Tile#123")
dbpf("B_DET_RICH_SSP_TILE124:temp:fpga.DESC","RICH FPGA - Sl06, Fi30, Tile#124")
dbpf("B_DET_RICH_SSP_TILE124:temp:reg0.DESC","RICH FPGA - Sl06, Fi30, Tile#124")
dbpf("B_DET_RICH_SSP_TILE124:temp:reg1.DESC","RICH FPGA - Sl06, Fi30, Tile#124")
dbpf("B_DET_RICH_SSP_TILE124:volt:pcb5.DESC","RICH FPGA - Sl06, Fi30, Tile#124")
dbpf("B_DET_RICH_SSP_TILE124:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi30, Tile#124")
dbpf("B_DET_RICH_SSP_TILE124:volt:int1.DESC","RICH FPGA - Sl06, Fi30, Tile#124")
dbpf("B_DET_RICH_SSP_TILE124:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi30, Tile#124")
dbpf("B_DET_RICH_SSP_TILE124:volt:mgt1.DESC","RICH FPGA - Sl06, Fi30, Tile#124")
dbpf("B_DET_RICH_SSP_TILE124:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi30, Tile#124")
dbpf("B_DET_RICH_SSP_TILE125:temp:fpga.DESC","RICH FPGA - Sl06, Fi31, Tile#125")
dbpf("B_DET_RICH_SSP_TILE125:temp:reg0.DESC","RICH FPGA - Sl06, Fi31, Tile#125")
dbpf("B_DET_RICH_SSP_TILE125:temp:reg1.DESC","RICH FPGA - Sl06, Fi31, Tile#125")
dbpf("B_DET_RICH_SSP_TILE125:volt:pcb5.DESC","RICH FPGA - Sl06, Fi31, Tile#125")
dbpf("B_DET_RICH_SSP_TILE125:volt:pcb3_3.DESC","RICH FPGA - Sl06, Fi31, Tile#125")
dbpf("B_DET_RICH_SSP_TILE125:volt:int1.DESC","RICH FPGA - Sl06, Fi31, Tile#125")
dbpf("B_DET_RICH_SSP_TILE125:volt:aux1_8.DESC","RICH FPGA - Sl06, Fi31, Tile#125")
dbpf("B_DET_RICH_SSP_TILE125:volt:mgt1.DESC","RICH FPGA - Sl06, Fi31, Tile#125")
dbpf("B_DET_RICH_SSP_TILE125:volt:mgt1_2.DESC","RICH FPGA - Sl06, Fi31, Tile#125")
dbpf("B_DET_RICH_SSP_TILE126:temp:fpga.DESC","RICH FPGA - Sl07, Fi00, Tile#126")
dbpf("B_DET_RICH_SSP_TILE126:temp:reg0.DESC","RICH FPGA - Sl07, Fi00, Tile#126")
dbpf("B_DET_RICH_SSP_TILE126:temp:reg1.DESC","RICH FPGA - Sl07, Fi00, Tile#126")
dbpf("B_DET_RICH_SSP_TILE126:volt:pcb5.DESC","RICH FPGA - Sl07, Fi00, Tile#126")
dbpf("B_DET_RICH_SSP_TILE126:volt:pcb3_3.DESC","RICH FPGA - Sl07, Fi00, Tile#126")
dbpf("B_DET_RICH_SSP_TILE126:volt:int1.DESC","RICH FPGA - Sl07, Fi00, Tile#126")
dbpf("B_DET_RICH_SSP_TILE126:volt:aux1_8.DESC","RICH FPGA - Sl07, Fi00, Tile#126")
dbpf("B_DET_RICH_SSP_TILE126:volt:mgt1.DESC","RICH FPGA - Sl07, Fi00, Tile#126")
dbpf("B_DET_RICH_SSP_TILE126:volt:mgt1_2.DESC","RICH FPGA - Sl07, Fi00, Tile#126")
dbpf("B_DET_RICH_SSP_TILE127:temp:fpga.DESC","RICH FPGA - Sl07, Fi01, Tile#127")
dbpf("B_DET_RICH_SSP_TILE127:temp:reg0.DESC","RICH FPGA - Sl07, Fi01, Tile#127")
dbpf("B_DET_RICH_SSP_TILE127:temp:reg1.DESC","RICH FPGA - Sl07, Fi01, Tile#127")
dbpf("B_DET_RICH_SSP_TILE127:volt:pcb5.DESC","RICH FPGA - Sl07, Fi01, Tile#127")
dbpf("B_DET_RICH_SSP_TILE127:volt:pcb3_3.DESC","RICH FPGA - Sl07, Fi01, Tile#127")
dbpf("B_DET_RICH_SSP_TILE127:volt:int1.DESC","RICH FPGA - Sl07, Fi01, Tile#127")
dbpf("B_DET_RICH_SSP_TILE127:volt:aux1_8.DESC","RICH FPGA - Sl07, Fi01, Tile#127")
dbpf("B_DET_RICH_SSP_TILE127:volt:mgt1.DESC","RICH FPGA - Sl07, Fi01, Tile#127")
dbpf("B_DET_RICH_SSP_TILE127:volt:mgt1_2.DESC","RICH FPGA - Sl07, Fi01, Tile#127")
dbpf("B_DET_RICH_SSP_TILE128:temp:fpga.DESC","RICH FPGA - Sl07, Fi02, Tile#128")
dbpf("B_DET_RICH_SSP_TILE128:temp:reg0.DESC","RICH FPGA - Sl07, Fi02, Tile#128")
dbpf("B_DET_RICH_SSP_TILE128:temp:reg1.DESC","RICH FPGA - Sl07, Fi02, Tile#128")
dbpf("B_DET_RICH_SSP_TILE128:volt:pcb5.DESC","RICH FPGA - Sl07, Fi02, Tile#128")
dbpf("B_DET_RICH_SSP_TILE128:volt:pcb3_3.DESC","RICH FPGA - Sl07, Fi02, Tile#128")
dbpf("B_DET_RICH_SSP_TILE128:volt:int1.DESC","RICH FPGA - Sl07, Fi02, Tile#128")
dbpf("B_DET_RICH_SSP_TILE128:volt:aux1_8.DESC","RICH FPGA - Sl07, Fi02, Tile#128")
dbpf("B_DET_RICH_SSP_TILE128:volt:mgt1.DESC","RICH FPGA - Sl07, Fi02, Tile#128")
dbpf("B_DET_RICH_SSP_TILE128:volt:mgt1_2.DESC","RICH FPGA - Sl07, Fi02, Tile#128")
dbpf("B_DET_RICH_SSP_TILE129:temp:fpga.DESC","RICH FPGA - Sl07, Fi03, Tile#129")
dbpf("B_DET_RICH_SSP_TILE129:temp:reg0.DESC","RICH FPGA - Sl07, Fi03, Tile#129")
dbpf("B_DET_RICH_SSP_TILE129:temp:reg1.DESC","RICH FPGA - Sl07, Fi03, Tile#129")
dbpf("B_DET_RICH_SSP_TILE129:volt:pcb5.DESC","RICH FPGA - Sl07, Fi03, Tile#129")
dbpf("B_DET_RICH_SSP_TILE129:volt:pcb3_3.DESC","RICH FPGA - Sl07, Fi03, Tile#129")
dbpf("B_DET_RICH_SSP_TILE129:volt:int1.DESC","RICH FPGA - Sl07, Fi03, Tile#129")
dbpf("B_DET_RICH_SSP_TILE129:volt:aux1_8.DESC","RICH FPGA - Sl07, Fi03, Tile#129")
dbpf("B_DET_RICH_SSP_TILE129:volt:mgt1.DESC","RICH FPGA - Sl07, Fi03, Tile#129")
dbpf("B_DET_RICH_SSP_TILE129:volt:mgt1_2.DESC","RICH FPGA - Sl07, Fi03, Tile#129")
dbpf("B_DET_RICH_SSP_TILE130:temp:fpga.DESC","RICH FPGA - Sl07, Fi04, Tile#130")
dbpf("B_DET_RICH_SSP_TILE130:temp:reg0.DESC","RICH FPGA - Sl07, Fi04, Tile#130")
dbpf("B_DET_RICH_SSP_TILE130:temp:reg1.DESC","RICH FPGA - Sl07, Fi04, Tile#130")
dbpf("B_DET_RICH_SSP_TILE130:volt:pcb5.DESC","RICH FPGA - Sl07, Fi04, Tile#130")
dbpf("B_DET_RICH_SSP_TILE130:volt:pcb3_3.DESC","RICH FPGA - Sl07, Fi04, Tile#130")
dbpf("B_DET_RICH_SSP_TILE130:volt:int1.DESC","RICH FPGA - Sl07, Fi04, Tile#130")
dbpf("B_DET_RICH_SSP_TILE130:volt:aux1_8.DESC","RICH FPGA - Sl07, Fi04, Tile#130")
dbpf("B_DET_RICH_SSP_TILE130:volt:mgt1.DESC","RICH FPGA - Sl07, Fi04, Tile#130")
dbpf("B_DET_RICH_SSP_TILE130:volt:mgt1_2.DESC","RICH FPGA - Sl07, Fi04, Tile#130")
dbpf("B_DET_RICH_SSP_TILE131:temp:fpga.DESC","RICH FPGA - Sl07, Fi05, Tile#131")
dbpf("B_DET_RICH_SSP_TILE131:temp:reg0.DESC","RICH FPGA - Sl07, Fi05, Tile#131")
dbpf("B_DET_RICH_SSP_TILE131:temp:reg1.DESC","RICH FPGA - Sl07, Fi05, Tile#131")
dbpf("B_DET_RICH_SSP_TILE131:volt:pcb5.DESC","RICH FPGA - Sl07, Fi05, Tile#131")
dbpf("B_DET_RICH_SSP_TILE131:volt:pcb3_3.DESC","RICH FPGA - Sl07, Fi05, Tile#131")
dbpf("B_DET_RICH_SSP_TILE131:volt:int1.DESC","RICH FPGA - Sl07, Fi05, Tile#131")
dbpf("B_DET_RICH_SSP_TILE131:volt:aux1_8.DESC","RICH FPGA - Sl07, Fi05, Tile#131")
dbpf("B_DET_RICH_SSP_TILE131:volt:mgt1.DESC","RICH FPGA - Sl07, Fi05, Tile#131")
dbpf("B_DET_RICH_SSP_TILE131:volt:mgt1_2.DESC","RICH FPGA - Sl07, Fi05, Tile#131")
dbpf("B_DET_RICH_SSP_TILE132:temp:fpga.DESC","RICH FPGA - Sl07, Fi06, Tile#132")
dbpf("B_DET_RICH_SSP_TILE132:temp:reg0.DESC","RICH FPGA - Sl07, Fi06, Tile#132")
dbpf("B_DET_RICH_SSP_TILE132:temp:reg1.DESC","RICH FPGA - Sl07, Fi06, Tile#132")
dbpf("B_DET_RICH_SSP_TILE132:volt:pcb5.DESC","RICH FPGA - Sl07, Fi06, Tile#132")
dbpf("B_DET_RICH_SSP_TILE132:volt:pcb3_3.DESC","RICH FPGA - Sl07, Fi06, Tile#132")
dbpf("B_DET_RICH_SSP_TILE132:volt:int1.DESC","RICH FPGA - Sl07, Fi06, Tile#132")
dbpf("B_DET_RICH_SSP_TILE132:volt:aux1_8.DESC","RICH FPGA - Sl07, Fi06, Tile#132")
dbpf("B_DET_RICH_SSP_TILE132:volt:mgt1.DESC","RICH FPGA - Sl07, Fi06, Tile#132")
dbpf("B_DET_RICH_SSP_TILE132:volt:mgt1_2.DESC","RICH FPGA - Sl07, Fi06, Tile#132")
dbpf("B_DET_RICH_SSP_TILE133:temp:fpga.DESC","RICH FPGA - Sl07, Fi07, Tile#133")
dbpf("B_DET_RICH_SSP_TILE133:temp:reg0.DESC","RICH FPGA - Sl07, Fi07, Tile#133")
dbpf("B_DET_RICH_SSP_TILE133:temp:reg1.DESC","RICH FPGA - Sl07, Fi07, Tile#133")
dbpf("B_DET_RICH_SSP_TILE133:volt:pcb5.DESC","RICH FPGA - Sl07, Fi07, Tile#133")
dbpf("B_DET_RICH_SSP_TILE133:volt:pcb3_3.DESC","RICH FPGA - Sl07, Fi07, Tile#133")
dbpf("B_DET_RICH_SSP_TILE133:volt:int1.DESC","RICH FPGA - Sl07, Fi07, Tile#133")
dbpf("B_DET_RICH_SSP_TILE133:volt:aux1_8.DESC","RICH FPGA - Sl07, Fi07, Tile#133")
dbpf("B_DET_RICH_SSP_TILE133:volt:mgt1.DESC","RICH FPGA - Sl07, Fi07, Tile#133")
dbpf("B_DET_RICH_SSP_TILE133:volt:mgt1_2.DESC","RICH FPGA - Sl07, Fi07, Tile#133")
dbpf("B_DET_RICH_SSP_TILE134:temp:fpga.DESC","RICH FPGA - Sl07, Fi08, Tile#134")
dbpf("B_DET_RICH_SSP_TILE134:temp:reg0.DESC","RICH FPGA - Sl07, Fi08, Tile#134")
dbpf("B_DET_RICH_SSP_TILE134:temp:reg1.DESC","RICH FPGA - Sl07, Fi08, Tile#134")
dbpf("B_DET_RICH_SSP_TILE134:volt:pcb5.DESC","RICH FPGA - Sl07, Fi08, Tile#134")
dbpf("B_DET_RICH_SSP_TILE134:volt:pcb3_3.DESC","RICH FPGA - Sl07, Fi08, Tile#134")
dbpf("B_DET_RICH_SSP_TILE134:volt:int1.DESC","RICH FPGA - Sl07, Fi08, Tile#134")
dbpf("B_DET_RICH_SSP_TILE134:volt:aux1_8.DESC","RICH FPGA - Sl07, Fi08, Tile#134")
dbpf("B_DET_RICH_SSP_TILE134:volt:mgt1.DESC","RICH FPGA - Sl07, Fi08, Tile#134")
dbpf("B_DET_RICH_SSP_TILE134:volt:mgt1_2.DESC","RICH FPGA - Sl07, Fi08, Tile#134")
dbpf("B_DET_RICH_SSP_TILE135:temp:fpga.DESC","RICH FPGA - Sl07, Fi09, Tile#135")
dbpf("B_DET_RICH_SSP_TILE135:temp:reg0.DESC","RICH FPGA - Sl07, Fi09, Tile#135")
dbpf("B_DET_RICH_SSP_TILE135:temp:reg1.DESC","RICH FPGA - Sl07, Fi09, Tile#135")
dbpf("B_DET_RICH_SSP_TILE135:volt:pcb5.DESC","RICH FPGA - Sl07, Fi09, Tile#135")
dbpf("B_DET_RICH_SSP_TILE135:volt:pcb3_3.DESC","RICH FPGA - Sl07, Fi09, Tile#135")
dbpf("B_DET_RICH_SSP_TILE135:volt:int1.DESC","RICH FPGA - Sl07, Fi09, Tile#135")
dbpf("B_DET_RICH_SSP_TILE135:volt:aux1_8.DESC","RICH FPGA - Sl07, Fi09, Tile#135")
dbpf("B_DET_RICH_SSP_TILE135:volt:mgt1.DESC","RICH FPGA - Sl07, Fi09, Tile#135")
dbpf("B_DET_RICH_SSP_TILE135:volt:mgt1_2.DESC","RICH FPGA - Sl07, Fi09, Tile#135")
dbpf("B_DET_RICH_SSP_TILE136:temp:fpga.DESC","RICH FPGA - Sl07, Fi12, Tile#136")
dbpf("B_DET_RICH_SSP_TILE136:temp:reg0.DESC","RICH FPGA - Sl07, Fi12, Tile#136")
dbpf("B_DET_RICH_SSP_TILE136:temp:reg1.DESC","RICH FPGA - Sl07, Fi12, Tile#136")
dbpf("B_DET_RICH_SSP_TILE136:volt:pcb5.DESC","RICH FPGA - Sl07, Fi12, Tile#136")
dbpf("B_DET_RICH_SSP_TILE136:volt:pcb3_3.DESC","RICH FPGA - Sl07, Fi12, Tile#136")
dbpf("B_DET_RICH_SSP_TILE136:volt:int1.DESC","RICH FPGA - Sl07, Fi12, Tile#136")
dbpf("B_DET_RICH_SSP_TILE136:volt:aux1_8.DESC","RICH FPGA - Sl07, Fi12, Tile#136")
dbpf("B_DET_RICH_SSP_TILE136:volt:mgt1.DESC","RICH FPGA - Sl07, Fi12, Tile#136")
dbpf("B_DET_RICH_SSP_TILE136:volt:mgt1_2.DESC","RICH FPGA - Sl07, Fi12, Tile#136")
dbpf("B_DET_RICH_SSP_TILE137:temp:fpga.DESC","RICH FPGA - Sl07, Fi13, Tile#137")
dbpf("B_DET_RICH_SSP_TILE137:temp:reg0.DESC","RICH FPGA - Sl07, Fi13, Tile#137")
dbpf("B_DET_RICH_SSP_TILE137:temp:reg1.DESC","RICH FPGA - Sl07, Fi13, Tile#137")
dbpf("B_DET_RICH_SSP_TILE137:volt:pcb5.DESC","RICH FPGA - Sl07, Fi13, Tile#137")
dbpf("B_DET_RICH_SSP_TILE137:volt:pcb3_3.DESC","RICH FPGA - Sl07, Fi13, Tile#137")
dbpf("B_DET_RICH_SSP_TILE137:volt:int1.DESC","RICH FPGA - Sl07, Fi13, Tile#137")
dbpf("B_DET_RICH_SSP_TILE137:volt:aux1_8.DESC","RICH FPGA - Sl07, Fi13, Tile#137")
dbpf("B_DET_RICH_SSP_TILE137:volt:mgt1.DESC","RICH FPGA - Sl07, Fi13, Tile#137")
dbpf("B_DET_RICH_SSP_TILE137:volt:mgt1_2.DESC","RICH FPGA - Sl07, Fi13, Tile#137")
dbpf("B_DET_RICH_SSP_TILE138:temp:fpga.DESC","RICH FPGA - Sl07, Fi14, Tile#138")
dbpf("B_DET_RICH_SSP_TILE138:temp:reg0.DESC","RICH FPGA - Sl07, Fi14, Tile#138")
dbpf("B_DET_RICH_SSP_TILE138:temp:reg1.DESC","RICH FPGA - Sl07, Fi14, Tile#138")
dbpf("B_DET_RICH_SSP_TILE138:volt:pcb5.DESC","RICH FPGA - Sl07, Fi14, Tile#138")
dbpf("B_DET_RICH_SSP_TILE138:volt:pcb3_3.DESC","RICH FPGA - Sl07, Fi14, Tile#138")
dbpf("B_DET_RICH_SSP_TILE138:volt:int1.DESC","RICH FPGA - Sl07, Fi14, Tile#138")
dbpf("B_DET_RICH_SSP_TILE138:volt:aux1_8.DESC","RICH FPGA - Sl07, Fi14, Tile#138")
dbpf("B_DET_RICH_SSP_TILE138:volt:mgt1.DESC","RICH FPGA - Sl07, Fi14, Tile#138")
dbpf("B_DET_RICH_SSP_TILE138:volt:mgt1_2.DESC","RICH FPGA - Sl07, Fi14, Tile#138")
