// Seed: 3207073615
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wor   id_2
);
  wire id_4, id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1
    , id_17,
    output wire id_2,
    output wor id_3,
    input tri1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output tri1 id_7,
    output uwire id_8,
    output supply0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output wire id_12,
    input wand id_13,
    input wire id_14,
    input tri0 id_15
);
  wire id_18;
  module_0(
      id_4, id_11, id_6
  );
endmodule
