`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB 
// Engineer: Wu Yuzhang
// 
// Design Name: RISCV-Pipline CPU
// Module Name: NPC_Generator
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: Choose Next PC value
//////////////////////////////////////////////////////////////////////////////////
//åŠŸèƒ½è¯´æ˜
    //NPC_Generatoræ˜¯ç”¨æ¥ç”ŸæˆNext PCå€¼çš„æ¨¡å—ï¼Œæ ¹æ®ä¸åŒçš„è·³è½¬ä¿¡å·é€‰æ‹©ä¸åŒçš„æ–°PCå€?
//è¾“å…¥
    //PCF              æ—§çš„PCå€?
    //JalrTarget       jalræŒ‡ä»¤çš„å¯¹åº”çš„è·³è½¬ç›®æ ‡
    //BranchTarget     branchæŒ‡ä»¤çš„å¯¹åº”çš„è·³è½¬ç›®æ ‡
    //JalTarget        jalæŒ‡ä»¤çš„å¯¹åº”çš„è·³è½¬ç›®æ ‡
    //BranchE==1       Exé˜¶æ®µçš„BranchæŒ‡ä»¤ç¡®å®šè·³è½¬
    //JalD==1          IDé˜¶æ®µçš„JalæŒ‡ä»¤ç¡®å®šè·³è½¬
    //JalrE==1         Exé˜¶æ®µçš„JalræŒ‡ä»¤ç¡®å®šè·³è½¬
//è¾“å‡º
    //PC_In            NPCçš„å??
//å®éªŒè¦æ±‚  
    //è¡¥å…¨æ¨¡å—  

module NPC_Generator(
    input wire [31:0] PCF,JalrTarget, BranchTarget, JalTarget,
    input wire BranchE,JalD,JalrE,
    output reg [31:0] PC_In
    );
wire [31:0] PC_raw;
assign PC_raw = PCF + 4;

always @(*) 
begin
if(BranchE)
begin
    PC_In <= BranchTarget;
end
else if(JalrE)    
begin
    PC_In <= JalrTarget;
end
else if(JalD)
begin
    PC_In <= JalTarget;
end
else
begin
    PC_In <= PC_raw;
end
end
    
endmodule
