
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100685                       # Number of seconds simulated
sim_ticks                                100685331378                       # Number of ticks simulated
final_tick                               627679228656                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 111064                       # Simulator instruction rate (inst/s)
host_op_rate                                   139939                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5077944                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888920                       # Number of bytes of host memory used
host_seconds                                 19827.97                       # Real time elapsed on the host
sim_insts                                  2202180740                       # Number of instructions simulated
sim_ops                                    2774708347                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2904448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       928768                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3836800                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1067136                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1067136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        22691                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7256                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29975                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8337                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8337                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28846784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9224462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38106842                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16527                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35596                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10598724                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10598724                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10598724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28846784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9224462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               48705565                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               241451635                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21934830                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17769605                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011850                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9005674                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8282779                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464699                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90970                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185574256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121908306                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21934830                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10747478                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26707668                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6159069                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4212167                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11614167                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220596169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.051280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193888501     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2485642      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1958521      0.89%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4591869      2.08%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          994426      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1553557      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1187200      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742379      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13194074      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220596169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090846                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.504897                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183506308                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6339875                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26602689                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86891                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4060400                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3781716                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42260                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149504415                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76851                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4060400                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184010952                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1631808                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3286354                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26154459                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1452190                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149369740                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        23700                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274920                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539886                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       197298                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210134196                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    696996681                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    696996681                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39438678                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37288                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20747                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4729295                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14515958                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7215702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134932                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1599626                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148305386                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37265                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139351994                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142354                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24711232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51315385                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4197                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220596169                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.631706                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302782                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160525155     72.77%     72.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25740547     11.67%     84.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12491038      5.66%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8334359      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7724637      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2592739      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2679042      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379417      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129235      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220596169                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400017     59.16%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137405     20.32%     79.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138733     20.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117038106     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113210      1.52%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13025595      9.35%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7158549      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139351994                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.577142                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             676155                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004852                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500118664                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173054358                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135777537                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140028149                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       350845                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3282021                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1031                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          475                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       189976                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4060400                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1035836                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96160                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148342651                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10161                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14515958                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7215702                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20731                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81483                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          475                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1098068                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1136409                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234477                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136811232                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12574833                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2540760                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19732095                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19396630                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7157262                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.566620                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135778338                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135777537                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80412720                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221929964                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.562338                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362334                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25534336                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2014996                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216535769                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567155                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371675                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164961680     76.18%     76.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24270123     11.21%     87.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10603249      4.90%     92.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6020157      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4358776      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712410      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322625      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954605      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332144      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216535769                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332144                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362547344                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300747938                       # The number of ROB writes
system.switch_cpus0.timesIdled                3006971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20855466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.414516                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.414516                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.414162                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.414162                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616262403                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189100322                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138082534                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               241451635                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21582990                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17714398                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2011164                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8822490                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8476555                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2147002                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94371                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    193166752                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118485459                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21582990                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10623557                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25538030                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5600185                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6045852                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11683161                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2002257                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228322215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.636228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.998178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       202784185     88.81%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1920358      0.84%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3449830      1.51%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2031205      0.89%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1667717      0.73%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1462189      0.64%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          821367      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2041608      0.89%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12143756      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228322215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089388                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490721                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191553190                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7671597                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25463574                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        62481                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3571367                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3544227                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145202863                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1216                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3571367                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       191855472                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         666677                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6114549                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25207062                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       907083                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     145150625                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         96752                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       522874                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    204528275                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    673663906                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    673663906                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173527290                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31000985                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34528                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17288                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2605301                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13438420                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7267200                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70945                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1652972                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         144026252                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34528                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137231815                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        60326                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17213011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35674931                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228322215                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.601045                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.288409                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    171180848     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22734814      9.96%     84.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11897981      5.21%     90.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8400707      3.68%     93.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8381604      3.67%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2990550      1.31%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2298792      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       268352      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       168567      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228322215                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50413     13.78%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162530     44.41%     58.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       153000     41.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115786997     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1885111      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17240      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12293448      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7249019      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137231815                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.568362                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             365943                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002667                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    503212114                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    161274031                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134902897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137597758                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       280945                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2162510                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        96486                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3571367                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         465963                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54592                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    144060780                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        83110                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13438420                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7267200                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17288                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45258                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1155395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1053979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2209374                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135679029                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12203951                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1552786                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19452966                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19220061                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7249015                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.561930                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134902961                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134902897                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78943561                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214990558                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.558716                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367195                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100893913                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124366494                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19694547                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2028238                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224750848                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.553353                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.404927                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    173981146     77.41%     77.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24761331     11.02%     88.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9499308      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5006483      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4244637      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2019898      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       951247      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1492806      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2793992      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224750848                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100893913                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124366494                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18446624                       # Number of memory references committed
system.switch_cpus1.commit.loads             11275910                       # Number of loads committed
system.switch_cpus1.commit.membars              17240                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18044178                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111962060                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2572333                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2793992                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           366017897                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          291693449                       # The number of ROB writes
system.switch_cpus1.timesIdled                2844386                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13129420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100893913                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124366494                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100893913                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.393124                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.393124                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.417864                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.417864                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       610104689                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188449971                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134520880                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34480                       # number of misc regfile writes
system.l2.replacements                          29982                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           712037                       # Total number of references to valid blocks.
system.l2.sampled_refs                          38174                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.652407                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            82.987030                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.914284                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3302.199382                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.568082                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1798.344290                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1924.535202                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1076.451731                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010130                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000478                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.403101                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000436                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.219524                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.234929                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.131403                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        50580                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        25917                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   76497                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            23505                       # number of Writeback hits
system.l2.Writeback_hits::total                 23505                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        50580                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        25917                       # number of demand (read+write) hits
system.l2.demand_hits::total                    76497                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        50580                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        25917                       # number of overall hits
system.l2.overall_hits::total                   76497                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        22691                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7256                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 29975                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        22691                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7256                       # number of demand (read+write) misses
system.l2.demand_misses::total                  29975                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        22691                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7256                       # number of overall misses
system.l2.overall_misses::total                 29975                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1929552                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3717254256                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2263335                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1220253101                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4941700244                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1929552                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3717254256                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2263335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1220253101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4941700244                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1929552                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3717254256                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2263335                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1220253101                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4941700244                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73271                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33173                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              106472                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        23505                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23505                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33173                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106472                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33173                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106472                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.309686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.218732                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.281529                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.309686                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.218732                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.281529                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.309686                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.218732                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.281529                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148427.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163820.645013                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       150889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 168171.596058                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164860.725405                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148427.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163820.645013                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       150889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 168171.596058                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164860.725405                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148427.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163820.645013                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       150889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 168171.596058                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164860.725405                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8337                       # number of writebacks
system.l2.writebacks::total                      8337                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        22691                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7256                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            29975                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        22691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             29975                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        22691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            29975                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1171815                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2395221602                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1387347                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    797562238                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3195343002                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1171815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2395221602                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1387347                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    797562238                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3195343002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1171815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2395221602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1387347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    797562238                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3195343002                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.309686                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.218732                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.281529                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.309686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.218732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.281529                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.309686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.218732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.281529                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90139.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105558.221409                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92489.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109917.618247                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106600.266956                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90139.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105558.221409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92489.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109917.618247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106600.266956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90139.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105558.221409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92489.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109917.618247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106600.266956                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996648                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011621776                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060329.482688                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996648                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11614152                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11614152                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11614152                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11614152                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11614152                       # number of overall hits
system.cpu0.icache.overall_hits::total       11614152                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2427776                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2427776                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2427776                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2427776                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2427776                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2427776                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11614167                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11614167                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11614167                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11614167                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11614167                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11614167                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161851.733333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161851.733333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161851.733333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161851.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161851.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161851.733333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2037452                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2037452                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2037452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2037452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2037452                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2037452                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156727.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156727.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156727.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156727.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156727.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156727.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73271                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179482466                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73527                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2441.041604                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.005247                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.994753                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902364                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097636                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9417414                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9417414                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20459                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20459                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16410072                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16410072                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16410072                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16410072                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180149                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180149                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180149                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180149                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180149                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180149                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  19977213727                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19977213727                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19977213727                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19977213727                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19977213727                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19977213727                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16590221                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16590221                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16590221                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16590221                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018770                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018770                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010859                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010859                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010859                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010859                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110892.726171                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110892.726171                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110892.726171                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110892.726171                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110892.726171                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110892.726171                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15068                       # number of writebacks
system.cpu0.dcache.writebacks::total            15068                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106878                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106878                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106878                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106878                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106878                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106878                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73271                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73271                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73271                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73271                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73271                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73271                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7225248351                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7225248351                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7225248351                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7225248351                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7225248351                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7225248351                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007634                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007634                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004417                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004417                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004417                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004417                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98609.932320                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98609.932320                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98609.932320                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98609.932320                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98609.932320                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98609.932320                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.996901                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012977619                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197348.414317                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996901                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11683144                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11683144                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11683144                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11683144                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11683144                       # number of overall hits
system.cpu1.icache.overall_hits::total       11683144                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2781365                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2781365                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2781365                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2781365                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2781365                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2781365                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11683161                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11683161                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11683161                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11683161                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11683161                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11683161                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 163609.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 163609.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 163609.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 163609.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 163609.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 163609.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2389190                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2389190                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2389190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2389190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2389190                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2389190                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159279.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159279.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159279.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159279.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159279.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159279.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33173                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162707372                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33429                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4867.252146                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.222967                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.777033                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903215                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096785                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9092735                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9092735                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7136234                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7136234                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17274                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17274                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17240                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17240                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16228969                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16228969                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16228969                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16228969                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85308                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85308                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85308                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85308                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85308                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85308                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8242623480                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8242623480                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8242623480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8242623480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8242623480                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8242623480                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9178043                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9178043                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7136234                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7136234                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17240                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17240                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16314277                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16314277                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16314277                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16314277                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009295                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009295                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005229                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005229                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005229                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005229                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 96621.928541                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96621.928541                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 96621.928541                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96621.928541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 96621.928541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96621.928541                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8437                       # number of writebacks
system.cpu1.dcache.writebacks::total             8437                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52135                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52135                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52135                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52135                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52135                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52135                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33173                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33173                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33173                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33173                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33173                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33173                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2973958911                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2973958911                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2973958911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2973958911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2973958911                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2973958911                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89649.983752                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89649.983752                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89649.983752                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89649.983752                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89649.983752                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89649.983752                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
