INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Logic-Design-Lab/Lab1/lab_1_2/lab_1_2.srcs/sources_1/new/lab_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_subtractor
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Logic-Design-Lab/Lab1/lab_1_2/lab_1_2.srcs/sim_1/new/adder_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addig_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Logic-Design-Lab/Lab1/lab_1_2/lab_1_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
