Index,KernelName,gpu-id,grd,wgr,lds,scr,arch_vgpr,accum_vgpr,sgpr,wave_size,SQ_CYCLES,SQ_BUSY_CYCLES,SQ_BUSY_CU_CYCLES,SQ_WAVES,SQ_WAVE_CYCLES,SQC_TC_INST_REQ,SQC_TC_DATA_READ_REQ,SQC_TC_DATA_WRITE_REQ,GRBM_COUNT,GRBM_GUI_ACTIVE,TCP_GATE_EN1_sum,TCP_GATE_EN2_sum,TCP_TD_TCP_STALL_CYCLES_sum,TCP_TCR_TCP_STALL_CYCLES_sum,TA_TA_BUSY_sum,TA_BUFFER_WAVEFRONTS_sum,TD_TD_BUSY_sum,TD_TC_STALL_sum,SPI_CSN_WINDOW_VALID,SPI_CSN_BUSY,CPC_CPC_STAT_BUSY,CPC_CPC_STAT_IDLE,CPF_CPF_STAT_BUSY,CPF_CPF_STAT_STALL,TCC_CYCLE_sum,TCC_BUSY_sum,TCC_PROBE_sum,TCC_PROBE_ALL_sum,wave_size_1,SQC_TC_DATA_ATOMIC_REQ,SQC_TC_STALL,SQC_TC_REQ,SQC_DCACHE_REQ_READ_16,SQC_ICACHE_REQ,SQC_ICACHE_HITS,SQC_ICACHE_MISSES,SQC_ICACHE_MISSES_DUPLICATE,GRBM_SPI_BUSY,TCP_READ_TAGCONFLICT_STALL_CYCLES_sum,TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum,TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum,TCP_TA_TCP_STATE_READ_sum,TA_BUFFER_READ_WAVEFRONTS_sum,TA_BUFFER_WRITE_WAVEFRONTS_sum,TD_SPI_STALL_sum,TD_LOAD_WAVEFRONT_sum,SPI_CSN_NUM_THREADGROUPS,SPI_CSN_WAVE,CPC_CPC_TCIU_BUSY,CPC_CPC_TCIU_IDLE,CPF_CPF_TCIU_BUSY,CPF_CPF_TCIU_STALL,TCC_NC_REQ_sum,TCC_UC_REQ_sum,TCC_CC_REQ_sum,TCC_RW_REQ_sum,wave_size_2,SQC_DCACHE_INPUT_VALID_READYB,SQC_DCACHE_ATOMIC,SQC_DCACHE_REQ_READ_8,SQC_DCACHE_REQ,SQC_DCACHE_HITS,SQC_DCACHE_MISSES,SQC_DCACHE_MISSES_DUPLICATE,SQC_DCACHE_REQ_READ_1,TCP_VOLATILE_sum,TCP_TOTAL_ACCESSES_sum,TCP_TOTAL_READ_sum,TCP_TOTAL_WRITE_sum,TA_BUFFER_ATOMIC_WAVEFRONTS_sum,TA_BUFFER_TOTAL_CYCLES_sum,TD_ATOMIC_WAVEFRONT_sum,TD_STORE_WAVEFRONT_sum,SPI_RA_REQ_NO_ALLOC,SPI_RA_REQ_NO_ALLOC_CSN,CPC_CPC_STAT_STALL,CPC_UTCL1_STALL_ON_TRANSLATION,CPF_CPF_STAT_IDLE,CPF_CPF_TCIU_IDLE,TCC_REQ_sum,TCC_STREAMING_REQ_sum,TCC_HIT_sum,TCC_MISS_sum,wave_size_3,SQC_DCACHE_REQ_READ_2,SQC_DCACHE_REQ_READ_4,SQ_INSTS_VALU_CVT,SQ_INSTS_VMEM_WR,SQ_INSTS_VMEM_RD,SQ_INSTS_VMEM,SQ_INSTS_SALU,SQ_INSTS_VSKIPPED,TCP_TOTAL_ATOMIC_WITH_RET_sum,TCP_TOTAL_ATOMIC_WITHOUT_RET_sum,TCP_TOTAL_WRITEBACK_INVALIDATES_sum,TCP_TOTAL_CACHE_ACCESSES_sum,TA_BUFFER_COALESCED_READ_CYCLES_sum,TA_BUFFER_COALESCED_WRITE_CYCLES_sum,TD_COALESCABLE_WAVEFRONT_sum,SPI_RA_RES_STALL_CSN,SPI_RA_TMP_STALL_CSN,CPC_CPC_UTCL2IU_BUSY,CPC_CPC_UTCL2IU_IDLE,CPF_CMP_UTCL1_STALL_ON_TRANSLATION,TCC_READ_sum,TCC_WRITE_sum,TCC_ATOMIC_sum,TCC_WRITEBACK_sum,wave_size_4,SQ_INSTS,SQ_INSTS_VALU,SQ_INSTS_VALU_ADD_F16,SQ_INSTS_VALU_MUL_F16,SQ_INSTS_VALU_FMA_F16,SQ_INSTS_VALU_TRANS_F16,SQ_INSTS_VALU_ADD_F32,SQ_INSTS_VALU_MUL_F32,TCP_UTCL1_TRANSLATION_MISS_sum,TCP_UTCL1_TRANSLATION_HIT_sum,TCP_UTCL1_PERMISSION_MISS_sum,TCP_UTCL1_REQUEST_sum,TA_ADDR_STALLED_BY_TC_CYCLES_sum,TA_TOTAL_WAVEFRONTS_sum,SPI_RA_WAVE_SIMD_FULL_CSN,SPI_RA_VGPR_SIMD_FULL_CSN,CPC_CPC_UTCL2IU_STALL,CPC_ME1_BUSY_FOR_PACKET_DECODE,TCC_EA_WRREQ_sum,TCC_EA_WRREQ_64B_sum,TCC_EA_WR_UNCACHED_32B_sum,TCC_EA_WRREQ_STALL_sum,wave_size_5,SQ_INSTS_VALU_FMA_F32,SQ_INSTS_VALU_TRANS_F32,SQ_INSTS_VALU_ADD_F64,SQ_INSTS_VALU_MUL_F64,SQ_INSTS_VALU_FMA_F64,SQ_INSTS_VALU_TRANS_F64,SQ_INSTS_VALU_INT32,SQ_INSTS_VALU_INT64,TCP_TCP_LATENCY_sum,TCP_TCC_READ_REQ_LATENCY_sum,TCP_TCC_WRITE_REQ_LATENCY_sum,TCP_TCC_READ_REQ_sum,TA_ADDR_STALLED_BY_TD_CYCLES_sum,TA_DATA_STALLED_BY_TC_CYCLES_sum,SPI_RA_SGPR_SIMD_FULL_CSN,SPI_RA_LDS_CU_FULL_CSN,CPC_ME1_DC0_SPI_BUSY,TCC_EA_WRREQ_IO_CREDIT_STALL_sum,TCC_EA_WRREQ_GMI_CREDIT_STALL_sum,TCC_EA_WRREQ_DRAM_CREDIT_STALL_sum,TCC_TOO_MANY_EA_WRREQS_STALL_sum,wave_size_6,SQ_INSTS_SMEM,SQ_INSTS_FLAT,SQ_INSTS_LDS,SQ_INSTS_GDS,SQ_INSTS_EXP_GDS,SQ_INSTS_BRANCH,SQ_INSTS_SENDMSG,SQ_WAIT_ANY,TCP_TCC_WRITE_REQ_sum,TCP_TCC_ATOMIC_WITH_RET_REQ_sum,TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum,TCP_TCC_NC_READ_REQ_sum,TA_FLAT_WAVEFRONTS_sum,TA_FLAT_READ_WAVEFRONTS_sum,SPI_RA_BAR_CU_FULL_CSN,SPI_RA_TGLIM_CU_FULL_CSN,TCC_EA_ATOMIC_sum,TCC_EA_RDREQ_sum,TCC_EA_RDREQ_32B_sum,TCC_EA_RD_UNCACHED_32B_sum,wave_size_7,SQ_WAIT_INST_ANY,SQ_ACTIVE_INST_ANY,SQ_ACTIVE_INST_VMEM,SQ_ACTIVE_INST_LDS,SQ_ACTIVE_INST_VALU,SQ_ACTIVE_INST_SCA,SQ_ACTIVE_INST_EXP_GDS,SQ_ACTIVE_INST_MISC,TCP_TCC_NC_WRITE_REQ_sum,TCP_TCC_NC_ATOMIC_REQ_sum,TCP_TCC_UC_READ_REQ_sum,TCP_TCC_UC_WRITE_REQ_sum,TA_FLAT_WRITE_WAVEFRONTS_sum,TA_FLAT_ATOMIC_WAVEFRONTS_sum,SPI_RA_WVLIM_STALL_CSN,SPI_SWC_CSC_WR,TCC_EA_RDREQ_IO_CREDIT_STALL_sum,TCC_EA_RDREQ_GMI_CREDIT_STALL_sum,TCC_EA_RDREQ_DRAM_CREDIT_STALL_sum,TCC_TAG_STALL_sum,wave_size_8,SQ_ACTIVE_INST_FLAT,SQ_INST_CYCLES_VMEM_WR,SQ_INST_CYCLES_VMEM_RD,SQ_INST_CYCLES_SMEM,SQ_INST_CYCLES_SALU,SQ_THREAD_CYCLES_VALU,SQ_IFETCH,SQ_LDS_BANK_CONFLICT,TCP_TCC_UC_ATOMIC_REQ_sum,TCP_TCC_CC_READ_REQ_sum,TCP_TCC_CC_WRITE_REQ_sum,TCP_TCC_CC_ATOMIC_REQ_sum,SPI_VWC_CSC_WR,SPI_RA_BULKY_CU_FULL_CSN,TCC_NORMAL_WRITEBACK_sum,TCC_ALL_TC_OP_WB_WRITEBACK_sum,TCC_NORMAL_EVICT_sum,TCC_ALL_TC_OP_INV_EVICT_sum,wave_size_9,SQ_LDS_ADDR_CONFLICT,SQ_LDS_UNALIGNED_STALL,SQ_WAVES_EQ_64,SQ_WAVES_LT_64,SQ_WAVES_LT_48,SQ_WAVES_LT_32,SQ_WAVES_LT_16,SQ_ITEMS,TCP_TCC_RW_READ_REQ_sum,TCP_TCC_RW_WRITE_REQ_sum,TCP_TCC_RW_ATOMIC_REQ_sum,TCP_PENDING_STALL_CYCLES_sum,TCC_EA_RDREQ_DRAM_sum,TCC_EA_WRREQ_DRAM_sum,TCC_EA_RDREQ_LEVEL_sum,TCC_EA_WRREQ_LEVEL_sum,wave_size_10,SQ_LDS_MEM_VIOLATIONS,SQ_LDS_ATOMIC_RETURN,SQ_LDS_IDX_ACTIVE,SQ_WAVES_RESTORED,SQ_WAVES_SAVED,SQ_INSTS_SMEM_NORM,SQ_INSTS_MFMA,SQ_INSTS_VALU_MFMA_I8,TCC_EA_ATOMIC_LEVEL_sum,wave_size_11,SQ_INSTS_VALU_MFMA_F16,SQ_INSTS_VALU_MFMA_BF16,SQ_INSTS_VALU_MFMA_F32,SQ_INSTS_VALU_MFMA_F64,SQ_VALU_MFMA_BUSY_CYCLES,SQ_INSTS_FLAT_LDS_ONLY,SQ_INSTS_VALU_MFMA_MOPS_I8,SQ_INSTS_VALU_MFMA_MOPS_F16,TCC_ATOMIC[0],TCC_CYCLE[0],TCC_EA_ATOMIC[0],TCC_EA_ATOMIC_LEVEL[0],TCC_ATOMIC[1],TCC_CYCLE[1],TCC_EA_ATOMIC[1],TCC_EA_ATOMIC_LEVEL[1],TCC_ATOMIC[2],TCC_CYCLE[2],TCC_EA_ATOMIC[2],TCC_EA_ATOMIC_LEVEL[2],TCC_ATOMIC[3],TCC_CYCLE[3],TCC_EA_ATOMIC[3],TCC_EA_ATOMIC_LEVEL[3],TCC_ATOMIC[4],TCC_CYCLE[4],TCC_EA_ATOMIC[4],TCC_EA_ATOMIC_LEVEL[4],TCC_ATOMIC[5],TCC_CYCLE[5],TCC_EA_ATOMIC[5],TCC_EA_ATOMIC_LEVEL[5],TCC_ATOMIC[6],TCC_CYCLE[6],TCC_EA_ATOMIC[6],TCC_EA_ATOMIC_LEVEL[6],TCC_ATOMIC[7],TCC_CYCLE[7],TCC_EA_ATOMIC[7],TCC_EA_ATOMIC_LEVEL[7],TCC_ATOMIC[8],TCC_CYCLE[8],TCC_EA_ATOMIC[8],TCC_EA_ATOMIC_LEVEL[8],TCC_ATOMIC[9],TCC_CYCLE[9],TCC_EA_ATOMIC[9],TCC_EA_ATOMIC_LEVEL[9],TCC_ATOMIC[10],TCC_CYCLE[10],TCC_EA_ATOMIC[10],TCC_EA_ATOMIC_LEVEL[10],TCC_ATOMIC[11],TCC_CYCLE[11],TCC_EA_ATOMIC[11],TCC_EA_ATOMIC_LEVEL[11],TCC_ATOMIC[12],TCC_CYCLE[12],TCC_EA_ATOMIC[12],TCC_EA_ATOMIC_LEVEL[12],TCC_ATOMIC[13],TCC_CYCLE[13],TCC_EA_ATOMIC[13],TCC_EA_ATOMIC_LEVEL[13],TCC_ATOMIC[14],TCC_CYCLE[14],TCC_EA_ATOMIC[14],TCC_EA_ATOMIC_LEVEL[14],TCC_ATOMIC[15],TCC_CYCLE[15],TCC_EA_ATOMIC[15],TCC_EA_ATOMIC_LEVEL[15],TCC_ATOMIC[16],TCC_CYCLE[16],TCC_EA_ATOMIC[16],TCC_EA_ATOMIC_LEVEL[16],TCC_ATOMIC[17],TCC_CYCLE[17],TCC_EA_ATOMIC[17],TCC_EA_ATOMIC_LEVEL[17],TCC_ATOMIC[18],TCC_CYCLE[18],TCC_EA_ATOMIC[18],TCC_EA_ATOMIC_LEVEL[18],TCC_ATOMIC[19],TCC_CYCLE[19],TCC_EA_ATOMIC[19],TCC_EA_ATOMIC_LEVEL[19],TCC_ATOMIC[20],TCC_CYCLE[20],TCC_EA_ATOMIC[20],TCC_EA_ATOMIC_LEVEL[20],TCC_ATOMIC[21],TCC_CYCLE[21],TCC_EA_ATOMIC[21],TCC_EA_ATOMIC_LEVEL[21],TCC_ATOMIC[22],TCC_CYCLE[22],TCC_EA_ATOMIC[22],TCC_EA_ATOMIC_LEVEL[22],TCC_ATOMIC[23],TCC_CYCLE[23],TCC_EA_ATOMIC[23],TCC_EA_ATOMIC_LEVEL[23],TCC_ATOMIC[24],TCC_CYCLE[24],TCC_EA_ATOMIC[24],TCC_EA_ATOMIC_LEVEL[24],TCC_ATOMIC[25],TCC_CYCLE[25],TCC_EA_ATOMIC[25],TCC_EA_ATOMIC_LEVEL[25],TCC_ATOMIC[26],TCC_CYCLE[26],TCC_EA_ATOMIC[26],TCC_EA_ATOMIC_LEVEL[26],TCC_ATOMIC[27],TCC_CYCLE[27],TCC_EA_ATOMIC[27],TCC_EA_ATOMIC_LEVEL[27],TCC_ATOMIC[28],TCC_CYCLE[28],TCC_EA_ATOMIC[28],TCC_EA_ATOMIC_LEVEL[28],TCC_ATOMIC[29],TCC_CYCLE[29],TCC_EA_ATOMIC[29],TCC_EA_ATOMIC_LEVEL[29],TCC_ATOMIC[30],TCC_CYCLE[30],TCC_EA_ATOMIC[30],TCC_EA_ATOMIC_LEVEL[30],TCC_ATOMIC[31],TCC_CYCLE[31],TCC_EA_ATOMIC[31],TCC_EA_ATOMIC_LEVEL[31],wave_size_12,SQ_INSTS_VALU_MFMA_MOPS_BF16,SQ_INSTS_VALU_MFMA_MOPS_F32,SQ_INSTS_VALU_MFMA_MOPS_F64,TCC_EA_RDREQ[0],TCC_EA_RDREQ_32B[0],TCC_EA_RDREQ_DRAM_CREDIT_STALL[0],TCC_EA_RDREQ_GMI_CREDIT_STALL[0],TCC_EA_RDREQ[1],TCC_EA_RDREQ_32B[1],TCC_EA_RDREQ_DRAM_CREDIT_STALL[1],TCC_EA_RDREQ_GMI_CREDIT_STALL[1],TCC_EA_RDREQ[2],TCC_EA_RDREQ_32B[2],TCC_EA_RDREQ_DRAM_CREDIT_STALL[2],TCC_EA_RDREQ_GMI_CREDIT_STALL[2],TCC_EA_RDREQ[3],TCC_EA_RDREQ_32B[3],TCC_EA_RDREQ_DRAM_CREDIT_STALL[3],TCC_EA_RDREQ_GMI_CREDIT_STALL[3],TCC_EA_RDREQ[4],TCC_EA_RDREQ_32B[4],TCC_EA_RDREQ_DRAM_CREDIT_STALL[4],TCC_EA_RDREQ_GMI_CREDIT_STALL[4],TCC_EA_RDREQ[5],TCC_EA_RDREQ_32B[5],TCC_EA_RDREQ_DRAM_CREDIT_STALL[5],TCC_EA_RDREQ_GMI_CREDIT_STALL[5],TCC_EA_RDREQ[6],TCC_EA_RDREQ_32B[6],TCC_EA_RDREQ_DRAM_CREDIT_STALL[6],TCC_EA_RDREQ_GMI_CREDIT_STALL[6],TCC_EA_RDREQ[7],TCC_EA_RDREQ_32B[7],TCC_EA_RDREQ_DRAM_CREDIT_STALL[7],TCC_EA_RDREQ_GMI_CREDIT_STALL[7],TCC_EA_RDREQ[8],TCC_EA_RDREQ_32B[8],TCC_EA_RDREQ_DRAM_CREDIT_STALL[8],TCC_EA_RDREQ_GMI_CREDIT_STALL[8],TCC_EA_RDREQ[9],TCC_EA_RDREQ_32B[9],TCC_EA_RDREQ_DRAM_CREDIT_STALL[9],TCC_EA_RDREQ_GMI_CREDIT_STALL[9],TCC_EA_RDREQ[10],TCC_EA_RDREQ_32B[10],TCC_EA_RDREQ_DRAM_CREDIT_STALL[10],TCC_EA_RDREQ_GMI_CREDIT_STALL[10],TCC_EA_RDREQ[11],TCC_EA_RDREQ_32B[11],TCC_EA_RDREQ_DRAM_CREDIT_STALL[11],TCC_EA_RDREQ_GMI_CREDIT_STALL[11],TCC_EA_RDREQ[12],TCC_EA_RDREQ_32B[12],TCC_EA_RDREQ_DRAM_CREDIT_STALL[12],TCC_EA_RDREQ_GMI_CREDIT_STALL[12],TCC_EA_RDREQ[13],TCC_EA_RDREQ_32B[13],TCC_EA_RDREQ_DRAM_CREDIT_STALL[13],TCC_EA_RDREQ_GMI_CREDIT_STALL[13],TCC_EA_RDREQ[14],TCC_EA_RDREQ_32B[14],TCC_EA_RDREQ_DRAM_CREDIT_STALL[14],TCC_EA_RDREQ_GMI_CREDIT_STALL[14],TCC_EA_RDREQ[15],TCC_EA_RDREQ_32B[15],TCC_EA_RDREQ_DRAM_CREDIT_STALL[15],TCC_EA_RDREQ_GMI_CREDIT_STALL[15],TCC_EA_RDREQ[16],TCC_EA_RDREQ_32B[16],TCC_EA_RDREQ_DRAM_CREDIT_STALL[16],TCC_EA_RDREQ_GMI_CREDIT_STALL[16],TCC_EA_RDREQ[17],TCC_EA_RDREQ_32B[17],TCC_EA_RDREQ_DRAM_CREDIT_STALL[17],TCC_EA_RDREQ_GMI_CREDIT_STALL[17],TCC_EA_RDREQ[18],TCC_EA_RDREQ_32B[18],TCC_EA_RDREQ_DRAM_CREDIT_STALL[18],TCC_EA_RDREQ_GMI_CREDIT_STALL[18],TCC_EA_RDREQ[19],TCC_EA_RDREQ_32B[19],TCC_EA_RDREQ_DRAM_CREDIT_STALL[19],TCC_EA_RDREQ_GMI_CREDIT_STALL[19],TCC_EA_RDREQ[20],TCC_EA_RDREQ_32B[20],TCC_EA_RDREQ_DRAM_CREDIT_STALL[20],TCC_EA_RDREQ_GMI_CREDIT_STALL[20],TCC_EA_RDREQ[21],TCC_EA_RDREQ_32B[21],TCC_EA_RDREQ_DRAM_CREDIT_STALL[21],TCC_EA_RDREQ_GMI_CREDIT_STALL[21],TCC_EA_RDREQ[22],TCC_EA_RDREQ_32B[22],TCC_EA_RDREQ_DRAM_CREDIT_STALL[22],TCC_EA_RDREQ_GMI_CREDIT_STALL[22],TCC_EA_RDREQ[23],TCC_EA_RDREQ_32B[23],TCC_EA_RDREQ_DRAM_CREDIT_STALL[23],TCC_EA_RDREQ_GMI_CREDIT_STALL[23],TCC_EA_RDREQ[24],TCC_EA_RDREQ_32B[24],TCC_EA_RDREQ_DRAM_CREDIT_STALL[24],TCC_EA_RDREQ_GMI_CREDIT_STALL[24],TCC_EA_RDREQ[25],TCC_EA_RDREQ_32B[25],TCC_EA_RDREQ_DRAM_CREDIT_STALL[25],TCC_EA_RDREQ_GMI_CREDIT_STALL[25],TCC_EA_RDREQ[26],TCC_EA_RDREQ_32B[26],TCC_EA_RDREQ_DRAM_CREDIT_STALL[26],TCC_EA_RDREQ_GMI_CREDIT_STALL[26],TCC_EA_RDREQ[27],TCC_EA_RDREQ_32B[27],TCC_EA_RDREQ_DRAM_CREDIT_STALL[27],TCC_EA_RDREQ_GMI_CREDIT_STALL[27],TCC_EA_RDREQ[28],TCC_EA_RDREQ_32B[28],TCC_EA_RDREQ_DRAM_CREDIT_STALL[28],TCC_EA_RDREQ_GMI_CREDIT_STALL[28],TCC_EA_RDREQ[29],TCC_EA_RDREQ_32B[29],TCC_EA_RDREQ_DRAM_CREDIT_STALL[29],TCC_EA_RDREQ_GMI_CREDIT_STALL[29],TCC_EA_RDREQ[30],TCC_EA_RDREQ_32B[30],TCC_EA_RDREQ_DRAM_CREDIT_STALL[30],TCC_EA_RDREQ_GMI_CREDIT_STALL[30],TCC_EA_RDREQ[31],TCC_EA_RDREQ_32B[31],TCC_EA_RDREQ_DRAM_CREDIT_STALL[31],TCC_EA_RDREQ_GMI_CREDIT_STALL[31],wave_size_13,TCC_EA_RDREQ_IO_CREDIT_STALL[0],TCC_EA_RDREQ_LEVEL[0],TCC_EA_WRREQ[0],TCC_EA_WRREQ_64B[0],TCC_EA_RDREQ_IO_CREDIT_STALL[1],TCC_EA_RDREQ_LEVEL[1],TCC_EA_WRREQ[1],TCC_EA_WRREQ_64B[1],TCC_EA_RDREQ_IO_CREDIT_STALL[2],TCC_EA_RDREQ_LEVEL[2],TCC_EA_WRREQ[2],TCC_EA_WRREQ_64B[2],TCC_EA_RDREQ_IO_CREDIT_STALL[3],TCC_EA_RDREQ_LEVEL[3],TCC_EA_WRREQ[3],TCC_EA_WRREQ_64B[3],TCC_EA_RDREQ_IO_CREDIT_STALL[4],TCC_EA_RDREQ_LEVEL[4],TCC_EA_WRREQ[4],TCC_EA_WRREQ_64B[4],TCC_EA_RDREQ_IO_CREDIT_STALL[5],TCC_EA_RDREQ_LEVEL[5],TCC_EA_WRREQ[5],TCC_EA_WRREQ_64B[5],TCC_EA_RDREQ_IO_CREDIT_STALL[6],TCC_EA_RDREQ_LEVEL[6],TCC_EA_WRREQ[6],TCC_EA_WRREQ_64B[6],TCC_EA_RDREQ_IO_CREDIT_STALL[7],TCC_EA_RDREQ_LEVEL[7],TCC_EA_WRREQ[7],TCC_EA_WRREQ_64B[7],TCC_EA_RDREQ_IO_CREDIT_STALL[8],TCC_EA_RDREQ_LEVEL[8],TCC_EA_WRREQ[8],TCC_EA_WRREQ_64B[8],TCC_EA_RDREQ_IO_CREDIT_STALL[9],TCC_EA_RDREQ_LEVEL[9],TCC_EA_WRREQ[9],TCC_EA_WRREQ_64B[9],TCC_EA_RDREQ_IO_CREDIT_STALL[10],TCC_EA_RDREQ_LEVEL[10],TCC_EA_WRREQ[10],TCC_EA_WRREQ_64B[10],TCC_EA_RDREQ_IO_CREDIT_STALL[11],TCC_EA_RDREQ_LEVEL[11],TCC_EA_WRREQ[11],TCC_EA_WRREQ_64B[11],TCC_EA_RDREQ_IO_CREDIT_STALL[12],TCC_EA_RDREQ_LEVEL[12],TCC_EA_WRREQ[12],TCC_EA_WRREQ_64B[12],TCC_EA_RDREQ_IO_CREDIT_STALL[13],TCC_EA_RDREQ_LEVEL[13],TCC_EA_WRREQ[13],TCC_EA_WRREQ_64B[13],TCC_EA_RDREQ_IO_CREDIT_STALL[14],TCC_EA_RDREQ_LEVEL[14],TCC_EA_WRREQ[14],TCC_EA_WRREQ_64B[14],TCC_EA_RDREQ_IO_CREDIT_STALL[15],TCC_EA_RDREQ_LEVEL[15],TCC_EA_WRREQ[15],TCC_EA_WRREQ_64B[15],TCC_EA_RDREQ_IO_CREDIT_STALL[16],TCC_EA_RDREQ_LEVEL[16],TCC_EA_WRREQ[16],TCC_EA_WRREQ_64B[16],TCC_EA_RDREQ_IO_CREDIT_STALL[17],TCC_EA_RDREQ_LEVEL[17],TCC_EA_WRREQ[17],TCC_EA_WRREQ_64B[17],TCC_EA_RDREQ_IO_CREDIT_STALL[18],TCC_EA_RDREQ_LEVEL[18],TCC_EA_WRREQ[18],TCC_EA_WRREQ_64B[18],TCC_EA_RDREQ_IO_CREDIT_STALL[19],TCC_EA_RDREQ_LEVEL[19],TCC_EA_WRREQ[19],TCC_EA_WRREQ_64B[19],TCC_EA_RDREQ_IO_CREDIT_STALL[20],TCC_EA_RDREQ_LEVEL[20],TCC_EA_WRREQ[20],TCC_EA_WRREQ_64B[20],TCC_EA_RDREQ_IO_CREDIT_STALL[21],TCC_EA_RDREQ_LEVEL[21],TCC_EA_WRREQ[21],TCC_EA_WRREQ_64B[21],TCC_EA_RDREQ_IO_CREDIT_STALL[22],TCC_EA_RDREQ_LEVEL[22],TCC_EA_WRREQ[22],TCC_EA_WRREQ_64B[22],TCC_EA_RDREQ_IO_CREDIT_STALL[23],TCC_EA_RDREQ_LEVEL[23],TCC_EA_WRREQ[23],TCC_EA_WRREQ_64B[23],TCC_EA_RDREQ_IO_CREDIT_STALL[24],TCC_EA_RDREQ_LEVEL[24],TCC_EA_WRREQ[24],TCC_EA_WRREQ_64B[24],TCC_EA_RDREQ_IO_CREDIT_STALL[25],TCC_EA_RDREQ_LEVEL[25],TCC_EA_WRREQ[25],TCC_EA_WRREQ_64B[25],TCC_EA_RDREQ_IO_CREDIT_STALL[26],TCC_EA_RDREQ_LEVEL[26],TCC_EA_WRREQ[26],TCC_EA_WRREQ_64B[26],TCC_EA_RDREQ_IO_CREDIT_STALL[27],TCC_EA_RDREQ_LEVEL[27],TCC_EA_WRREQ[27],TCC_EA_WRREQ_64B[27],TCC_EA_RDREQ_IO_CREDIT_STALL[28],TCC_EA_RDREQ_LEVEL[28],TCC_EA_WRREQ[28],TCC_EA_WRREQ_64B[28],TCC_EA_RDREQ_IO_CREDIT_STALL[29],TCC_EA_RDREQ_LEVEL[29],TCC_EA_WRREQ[29],TCC_EA_WRREQ_64B[29],TCC_EA_RDREQ_IO_CREDIT_STALL[30],TCC_EA_RDREQ_LEVEL[30],TCC_EA_WRREQ[30],TCC_EA_WRREQ_64B[30],TCC_EA_RDREQ_IO_CREDIT_STALL[31],TCC_EA_RDREQ_LEVEL[31],TCC_EA_WRREQ[31],TCC_EA_WRREQ_64B[31],wave_size_14,TCC_EA_WRREQ_DRAM_CREDIT_STALL[0],TCC_EA_WRREQ_GMI_CREDIT_STALL[0],TCC_EA_WRREQ_IO_CREDIT_STALL[0],TCC_EA_WRREQ_LEVEL[0],TCC_EA_WRREQ_DRAM_CREDIT_STALL[1],TCC_EA_WRREQ_GMI_CREDIT_STALL[1],TCC_EA_WRREQ_IO_CREDIT_STALL[1],TCC_EA_WRREQ_LEVEL[1],TCC_EA_WRREQ_DRAM_CREDIT_STALL[2],TCC_EA_WRREQ_GMI_CREDIT_STALL[2],TCC_EA_WRREQ_IO_CREDIT_STALL[2],TCC_EA_WRREQ_LEVEL[2],TCC_EA_WRREQ_DRAM_CREDIT_STALL[3],TCC_EA_WRREQ_GMI_CREDIT_STALL[3],TCC_EA_WRREQ_IO_CREDIT_STALL[3],TCC_EA_WRREQ_LEVEL[3],TCC_EA_WRREQ_DRAM_CREDIT_STALL[4],TCC_EA_WRREQ_GMI_CREDIT_STALL[4],TCC_EA_WRREQ_IO_CREDIT_STALL[4],TCC_EA_WRREQ_LEVEL[4],TCC_EA_WRREQ_DRAM_CREDIT_STALL[5],TCC_EA_WRREQ_GMI_CREDIT_STALL[5],TCC_EA_WRREQ_IO_CREDIT_STALL[5],TCC_EA_WRREQ_LEVEL[5],TCC_EA_WRREQ_DRAM_CREDIT_STALL[6],TCC_EA_WRREQ_GMI_CREDIT_STALL[6],TCC_EA_WRREQ_IO_CREDIT_STALL[6],TCC_EA_WRREQ_LEVEL[6],TCC_EA_WRREQ_DRAM_CREDIT_STALL[7],TCC_EA_WRREQ_GMI_CREDIT_STALL[7],TCC_EA_WRREQ_IO_CREDIT_STALL[7],TCC_EA_WRREQ_LEVEL[7],TCC_EA_WRREQ_DRAM_CREDIT_STALL[8],TCC_EA_WRREQ_GMI_CREDIT_STALL[8],TCC_EA_WRREQ_IO_CREDIT_STALL[8],TCC_EA_WRREQ_LEVEL[8],TCC_EA_WRREQ_DRAM_CREDIT_STALL[9],TCC_EA_WRREQ_GMI_CREDIT_STALL[9],TCC_EA_WRREQ_IO_CREDIT_STALL[9],TCC_EA_WRREQ_LEVEL[9],TCC_EA_WRREQ_DRAM_CREDIT_STALL[10],TCC_EA_WRREQ_GMI_CREDIT_STALL[10],TCC_EA_WRREQ_IO_CREDIT_STALL[10],TCC_EA_WRREQ_LEVEL[10],TCC_EA_WRREQ_DRAM_CREDIT_STALL[11],TCC_EA_WRREQ_GMI_CREDIT_STALL[11],TCC_EA_WRREQ_IO_CREDIT_STALL[11],TCC_EA_WRREQ_LEVEL[11],TCC_EA_WRREQ_DRAM_CREDIT_STALL[12],TCC_EA_WRREQ_GMI_CREDIT_STALL[12],TCC_EA_WRREQ_IO_CREDIT_STALL[12],TCC_EA_WRREQ_LEVEL[12],TCC_EA_WRREQ_DRAM_CREDIT_STALL[13],TCC_EA_WRREQ_GMI_CREDIT_STALL[13],TCC_EA_WRREQ_IO_CREDIT_STALL[13],TCC_EA_WRREQ_LEVEL[13],TCC_EA_WRREQ_DRAM_CREDIT_STALL[14],TCC_EA_WRREQ_GMI_CREDIT_STALL[14],TCC_EA_WRREQ_IO_CREDIT_STALL[14],TCC_EA_WRREQ_LEVEL[14],TCC_EA_WRREQ_DRAM_CREDIT_STALL[15],TCC_EA_WRREQ_GMI_CREDIT_STALL[15],TCC_EA_WRREQ_IO_CREDIT_STALL[15],TCC_EA_WRREQ_LEVEL[15],TCC_EA_WRREQ_DRAM_CREDIT_STALL[16],TCC_EA_WRREQ_GMI_CREDIT_STALL[16],TCC_EA_WRREQ_IO_CREDIT_STALL[16],TCC_EA_WRREQ_LEVEL[16],TCC_EA_WRREQ_DRAM_CREDIT_STALL[17],TCC_EA_WRREQ_GMI_CREDIT_STALL[17],TCC_EA_WRREQ_IO_CREDIT_STALL[17],TCC_EA_WRREQ_LEVEL[17],TCC_EA_WRREQ_DRAM_CREDIT_STALL[18],TCC_EA_WRREQ_GMI_CREDIT_STALL[18],TCC_EA_WRREQ_IO_CREDIT_STALL[18],TCC_EA_WRREQ_LEVEL[18],TCC_EA_WRREQ_DRAM_CREDIT_STALL[19],TCC_EA_WRREQ_GMI_CREDIT_STALL[19],TCC_EA_WRREQ_IO_CREDIT_STALL[19],TCC_EA_WRREQ_LEVEL[19],TCC_EA_WRREQ_DRAM_CREDIT_STALL[20],TCC_EA_WRREQ_GMI_CREDIT_STALL[20],TCC_EA_WRREQ_IO_CREDIT_STALL[20],TCC_EA_WRREQ_LEVEL[20],TCC_EA_WRREQ_DRAM_CREDIT_STALL[21],TCC_EA_WRREQ_GMI_CREDIT_STALL[21],TCC_EA_WRREQ_IO_CREDIT_STALL[21],TCC_EA_WRREQ_LEVEL[21],TCC_EA_WRREQ_DRAM_CREDIT_STALL[22],TCC_EA_WRREQ_GMI_CREDIT_STALL[22],TCC_EA_WRREQ_IO_CREDIT_STALL[22],TCC_EA_WRREQ_LEVEL[22],TCC_EA_WRREQ_DRAM_CREDIT_STALL[23],TCC_EA_WRREQ_GMI_CREDIT_STALL[23],TCC_EA_WRREQ_IO_CREDIT_STALL[23],TCC_EA_WRREQ_LEVEL[23],TCC_EA_WRREQ_DRAM_CREDIT_STALL[24],TCC_EA_WRREQ_GMI_CREDIT_STALL[24],TCC_EA_WRREQ_IO_CREDIT_STALL[24],TCC_EA_WRREQ_LEVEL[24],TCC_EA_WRREQ_DRAM_CREDIT_STALL[25],TCC_EA_WRREQ_GMI_CREDIT_STALL[25],TCC_EA_WRREQ_IO_CREDIT_STALL[25],TCC_EA_WRREQ_LEVEL[25],TCC_EA_WRREQ_DRAM_CREDIT_STALL[26],TCC_EA_WRREQ_GMI_CREDIT_STALL[26],TCC_EA_WRREQ_IO_CREDIT_STALL[26],TCC_EA_WRREQ_LEVEL[26],TCC_EA_WRREQ_DRAM_CREDIT_STALL[27],TCC_EA_WRREQ_GMI_CREDIT_STALL[27],TCC_EA_WRREQ_IO_CREDIT_STALL[27],TCC_EA_WRREQ_LEVEL[27],TCC_EA_WRREQ_DRAM_CREDIT_STALL[28],TCC_EA_WRREQ_GMI_CREDIT_STALL[28],TCC_EA_WRREQ_IO_CREDIT_STALL[28],TCC_EA_WRREQ_LEVEL[28],TCC_EA_WRREQ_DRAM_CREDIT_STALL[29],TCC_EA_WRREQ_GMI_CREDIT_STALL[29],TCC_EA_WRREQ_IO_CREDIT_STALL[29],TCC_EA_WRREQ_LEVEL[29],TCC_EA_WRREQ_DRAM_CREDIT_STALL[30],TCC_EA_WRREQ_GMI_CREDIT_STALL[30],TCC_EA_WRREQ_IO_CREDIT_STALL[30],TCC_EA_WRREQ_LEVEL[30],TCC_EA_WRREQ_DRAM_CREDIT_STALL[31],TCC_EA_WRREQ_GMI_CREDIT_STALL[31],TCC_EA_WRREQ_IO_CREDIT_STALL[31],TCC_EA_WRREQ_LEVEL[31],wave_size_15,TCC_HIT[0],TCC_MISS[0],TCC_READ[0],TCC_REQ[0],TCC_HIT[1],TCC_MISS[1],TCC_READ[1],TCC_REQ[1],TCC_HIT[2],TCC_MISS[2],TCC_READ[2],TCC_REQ[2],TCC_HIT[3],TCC_MISS[3],TCC_READ[3],TCC_REQ[3],TCC_HIT[4],TCC_MISS[4],TCC_READ[4],TCC_REQ[4],TCC_HIT[5],TCC_MISS[5],TCC_READ[5],TCC_REQ[5],TCC_HIT[6],TCC_MISS[6],TCC_READ[6],TCC_REQ[6],TCC_HIT[7],TCC_MISS[7],TCC_READ[7],TCC_REQ[7],TCC_HIT[8],TCC_MISS[8],TCC_READ[8],TCC_REQ[8],TCC_HIT[9],TCC_MISS[9],TCC_READ[9],TCC_REQ[9],TCC_HIT[10],TCC_MISS[10],TCC_READ[10],TCC_REQ[10],TCC_HIT[11],TCC_MISS[11],TCC_READ[11],TCC_REQ[11],TCC_HIT[12],TCC_MISS[12],TCC_READ[12],TCC_REQ[12],TCC_HIT[13],TCC_MISS[13],TCC_READ[13],TCC_REQ[13],TCC_HIT[14],TCC_MISS[14],TCC_READ[14],TCC_REQ[14],TCC_HIT[15],TCC_MISS[15],TCC_READ[15],TCC_REQ[15],TCC_HIT[16],TCC_MISS[16],TCC_READ[16],TCC_REQ[16],TCC_HIT[17],TCC_MISS[17],TCC_READ[17],TCC_REQ[17],TCC_HIT[18],TCC_MISS[18],TCC_READ[18],TCC_REQ[18],TCC_HIT[19],TCC_MISS[19],TCC_READ[19],TCC_REQ[19],TCC_HIT[20],TCC_MISS[20],TCC_READ[20],TCC_REQ[20],TCC_HIT[21],TCC_MISS[21],TCC_READ[21],TCC_REQ[21],TCC_HIT[22],TCC_MISS[22],TCC_READ[22],TCC_REQ[22],TCC_HIT[23],TCC_MISS[23],TCC_READ[23],TCC_REQ[23],TCC_HIT[24],TCC_MISS[24],TCC_READ[24],TCC_REQ[24],TCC_HIT[25],TCC_MISS[25],TCC_READ[25],TCC_REQ[25],TCC_HIT[26],TCC_MISS[26],TCC_READ[26],TCC_REQ[26],TCC_HIT[27],TCC_MISS[27],TCC_READ[27],TCC_REQ[27],TCC_HIT[28],TCC_MISS[28],TCC_READ[28],TCC_REQ[28],TCC_HIT[29],TCC_MISS[29],TCC_READ[29],TCC_REQ[29],TCC_HIT[30],TCC_MISS[30],TCC_READ[30],TCC_REQ[30],TCC_HIT[31],TCC_MISS[31],TCC_READ[31],TCC_REQ[31],wave_size_16,TCC_RW_REQ[0],TCC_TOO_MANY_EA_WRREQS_STALL[0],TCC_WRITE[0],TCC_RW_REQ[1],TCC_TOO_MANY_EA_WRREQS_STALL[1],TCC_WRITE[1],TCC_RW_REQ[2],TCC_TOO_MANY_EA_WRREQS_STALL[2],TCC_WRITE[2],TCC_RW_REQ[3],TCC_TOO_MANY_EA_WRREQS_STALL[3],TCC_WRITE[3],TCC_RW_REQ[4],TCC_TOO_MANY_EA_WRREQS_STALL[4],TCC_WRITE[4],TCC_RW_REQ[5],TCC_TOO_MANY_EA_WRREQS_STALL[5],TCC_WRITE[5],TCC_RW_REQ[6],TCC_TOO_MANY_EA_WRREQS_STALL[6],TCC_WRITE[6],TCC_RW_REQ[7],TCC_TOO_MANY_EA_WRREQS_STALL[7],TCC_WRITE[7],TCC_RW_REQ[8],TCC_TOO_MANY_EA_WRREQS_STALL[8],TCC_WRITE[8],TCC_RW_REQ[9],TCC_TOO_MANY_EA_WRREQS_STALL[9],TCC_WRITE[9],TCC_RW_REQ[10],TCC_TOO_MANY_EA_WRREQS_STALL[10],TCC_WRITE[10],TCC_RW_REQ[11],TCC_TOO_MANY_EA_WRREQS_STALL[11],TCC_WRITE[11],TCC_RW_REQ[12],TCC_TOO_MANY_EA_WRREQS_STALL[12],TCC_WRITE[12],TCC_RW_REQ[13],TCC_TOO_MANY_EA_WRREQS_STALL[13],TCC_WRITE[13],TCC_RW_REQ[14],TCC_TOO_MANY_EA_WRREQS_STALL[14],TCC_WRITE[14],TCC_RW_REQ[15],TCC_TOO_MANY_EA_WRREQS_STALL[15],TCC_WRITE[15],TCC_RW_REQ[16],TCC_TOO_MANY_EA_WRREQS_STALL[16],TCC_WRITE[16],TCC_RW_REQ[17],TCC_TOO_MANY_EA_WRREQS_STALL[17],TCC_WRITE[17],TCC_RW_REQ[18],TCC_TOO_MANY_EA_WRREQS_STALL[18],TCC_WRITE[18],TCC_RW_REQ[19],TCC_TOO_MANY_EA_WRREQS_STALL[19],TCC_WRITE[19],TCC_RW_REQ[20],TCC_TOO_MANY_EA_WRREQS_STALL[20],TCC_WRITE[20],TCC_RW_REQ[21],TCC_TOO_MANY_EA_WRREQS_STALL[21],TCC_WRITE[21],TCC_RW_REQ[22],TCC_TOO_MANY_EA_WRREQS_STALL[22],TCC_WRITE[22],TCC_RW_REQ[23],TCC_TOO_MANY_EA_WRREQS_STALL[23],TCC_WRITE[23],TCC_RW_REQ[24],TCC_TOO_MANY_EA_WRREQS_STALL[24],TCC_WRITE[24],TCC_RW_REQ[25],TCC_TOO_MANY_EA_WRREQS_STALL[25],TCC_WRITE[25],TCC_RW_REQ[26],TCC_TOO_MANY_EA_WRREQS_STALL[26],TCC_WRITE[26],TCC_RW_REQ[27],TCC_TOO_MANY_EA_WRREQS_STALL[27],TCC_WRITE[27],TCC_RW_REQ[28],TCC_TOO_MANY_EA_WRREQS_STALL[28],TCC_WRITE[28],TCC_RW_REQ[29],TCC_TOO_MANY_EA_WRREQS_STALL[29],TCC_WRITE[29],TCC_RW_REQ[30],TCC_TOO_MANY_EA_WRREQS_STALL[30],TCC_WRITE[30],TCC_RW_REQ[31],TCC_TOO_MANY_EA_WRREQS_STALL[31],TCC_WRITE[31],BeginNs,EndNs
0,"copy_kernel(float const*, float*, int) ",2,1000448,1024,0,0,4,4,16,64,179920,103828,1236116,15632,7308493,168,56,0,22489,22489,1627478.0,1011226.0,1144.0,60109.0,402373.0,0.0,998132.0,905897.0,178209,111954,22489,0,22489,0,719648.0,322123.0,0.0,0.0,64,0,0,224,0,46896,45280,56,1560,14721,0.0,0.0,0.0,31264.0,0.0,0.0,276.0,31264.0,977,15632,302,21443,1337,0,56.0,5.0,0.0,95016.0,64,103536,0,0,31264,29528,56,1680,15632,500224.0,500224.0,250112.0,250112.0,0.0,0.0,0.0,15632.0,8121,15870,6163,1919,0,21190,94963.0,0.0,32423.0,62540.0,64,0,15632,0,15632,15632,31264,31264,0,0.0,0.0,0.0,125056.0,0.0,0.0,31264.0,7501,0,1855,19932,0,32438.0,62528.0,0.0,13452.0,64,281376,140688,0,0,0,0,0,0,416.0,121015.0,0.0,125056.0,55776.0,31264.0,406068,0,0,7795,26742.0,26742.0,0.0,0.0,64,0,0,0,0,0,0,93792,0,18127580.0,36770860.0,14459712.0,62528.0,0.0,44853.0,0,0,11821,0.0,0.0,0.0,0.0,64,31264,31264,0,0,0,0,15632,6334611,62528.0,0.0,0.0,0.0,31264.0,15632.0,0,0,0.0,62540.0,0.0,16.0,64,662837,250112,0,0,140688,62528,0,15632,0.0,0.0,0.0,0.0,15632.0,0.0,0,31264,0.0,0.0,375.0,30331.0,64,31264,15632,15632,31264,31264,9004032,46896,0,0.0,0.0,0.0,0.0,15632,0,13424.0,0.0,4982.0,0.0,64,0,0,15632,0,0,0,0,1000448,62528.0,62528.0,0.0,836352.0,62537.0,26838.0,12359727.0,8748554.0,64,0,0,0,0,0,62528,0,0,0.0,64,0,0,0,0,0,0,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,0,22222,0,0,64,0,0,0,1952,0,0,0,1953,0,0,0,1952,0,0,0,1952,0,0,0,1956,0,0,0,1956,0,0,0,1956,0,0,0,1956,0,0,0,1956,0,0,0,1952,0,0,0,1952,0,0,0,1952,0,0,0,1954,0,0,0,1956,0,0,0,1956,0,0,0,1956,0,0,0,1957,0,0,0,1956,0,0,0,1954,0,0,0,1952,0,0,0,1952,0,0,0,1952,0,0,0,1956,0,69,0,1956,0,0,0,1956,0,0,0,1956,0,0,0,1956,0,0,0,1955,0,0,0,1952,0,0,0,1952,0,0,0,1952,0,0,0,1957,0,0,0,64,0,354312,808,808,0,516275,816,816,0,342643,824,824,0,399753,796,796,0,417511,844,844,0,400354,880,880,0,367480,856,856,0,438120,848,848,0,360397,848,848,0,374447,810,810,0,362406,816,816,0,396736,816,816,0,363255,796,796,0,390573,840,840,0,374528,882,882,0,400519,862,862,0,349436,832,832,0,374951,840,840,0,491994,788,788,0,412889,828,828,0,436562,824,824,0,380823,828,828,0,379757,828,828,0,500167,820,820,0,348268,820,820,0,395137,832,832,0,340038,834,834,0,381595,794,794,0,376102,832,832,0,374388,826,826,0,378613,824,824,0,467584,820,820,64,0,0,0,261697,0,0,0,264702,0,0,0,282930,0,0,0,277080,0,0,0,223918,0,0,0,243722,0,0,0,273866,0,0,0,290630,0,0,0,238853,0,0,0,285703,0,0,0,274026,0,0,0,296583,0,0,0,269252,0,0,0,228112,0,0,0,263163,0,0,0,286090,0,0,0,218434,0,0,0,229867,0,0,0,249390,0,0,0,269998,0,0,0,295451,0,0,0,298340,0,0,0,245690,0,0,0,275094,0,0,0,249291,0,0,0,229650,0,0,0,231916,0,0,0,262318,0,0,0,257829,0,0,0,278425,0,0,0,263819,0,0,0,265858,64,1043,1954,1041,2997,1044,1954,1042,2998,1050,1954,1048,3004,1049,1954,1047,3003,1042,1954,1044,2996,1022,1954,1024,2976,1023,1954,1025,2977,1001,1954,1003,2955,1013,1956,1017,2969,1058,1954,1056,3012,1037,1954,1035,2991,1042,1954,1040,2996,1042,1956,1042,2998,1048,1954,1050,3002,1024,1954,1026,2978,1018,1954,1020,2972,1010,1955,1013,2965,1008,1954,1010,2962,1049,1956,1049,3005,1032,1954,1030,2986,1070,1955,1069,3025,1022,1954,1020,2976,1024,1954,1026,2978,1023,1954,1025,2977,1014,1954,1016,2968,1016,1955,1019,2971,994,1954,996,2948,1218,1956,1218,3174,1028,1954,1026,2982,1029,1954,1027,2983,1016,1954,1014,2970,1021,1954,1023,2975,64,2971,0,1956,2948,0,1956,2972,0,1956,2964,0,1956,2961,0,1952,2949,0,1952,2950,0,1952,2949,0,1952,2956,0,1952,2968,0,1956,2946,0,1956,2975,0,1956,2962,0,1956,2971,0,1952,2951,0,1952,2948,0,1952,2958,0,1952,2955,0,1952,2964,0,1956,2952,0,1956,2972,0,1956,2954,0,1956,2966,0,1952,2958,0,1952,2960,0,1952,2952,0,1952,2959,0,1952,3138,0,1956,2948,0,1956,2974,0,1956,2954,0,1956,2970,0,1952,3331218563816640.0,3331218563829760.0
1,"copy_kernel_pipeline(float const*, float*, int) ",2,1000448,1024,0,0,12,4,32,64,212280,126346,1456198,15632,9572847,392,56,0,26534,26534,1920030.0,1120714.0,2508.0,28185.0,400430.0,0.0,1090537.0,982680.0,212272,136167,26534,0,26534,0,849088.0,401159.0,0.0,0.0,64,0,0,448,0,203153,192770,56,10327,16734,0.0,0.0,0.0,31250.0,0.0,0.0,186.0,31250.0,977,15632,302,25646,2075,0,56.0,0.0,0.0,94436.0,64,229115,0,0,78146,76410,56,1680,46889,500000.0,500000.0,250000.0,250000.0,0.0,0.0,0.0,15625.0,10248,18245,8635,550,0,24314,94565.0,0.0,67288.0,27277.0,64,31257,0,0,15625,15625,31250,421910,0,0.0,0.0,0.0,125000.0,0.0,0.0,31250.0,9101,0,819,25974,0,32086.0,62500.0,0.0,30276.0,64,1140730,453146,0,0,0,0,0,0,0.0,125000.0,0.0,125000.0,0.0,31250.0,392586,0,0,10539,60776.0,60776.0,0.0,0.0,64,0,0,0,0,0,0,281271,0,21007940.0,22864240.0,15349078.0,62500.0,0.0,37150.0,0,0,13179,0.0,0.0,0.0,0.0,64,78146,31250,0,0,0,78139,15632,6700560,62500.0,0.0,0.0,0.0,31250.0,15625.0,0,0,0.0,26434.0,0.0,0.0,64,1186861,1078223,0,0,453146,500056,0,93771,0.0,0.0,0.0,0.0,15625.0,0.0,0,31264,0.0,0.0,0.0,0.0,64,31250,15625,15625,78146,421910,29001344,203153,0,0.0,0.0,0.0,0.0,15632,0,30391.0,0.0,27180.0,0.0,64,0,0,15632,0,0,0,0,1000448,62500.0,62500.0,0.0,977241.0,26851.0,60638.0,13259122.0,15516692.0,64,0,0,0,0,0,156292,0,0,0.0,64,0,0,0,0,0,0,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,0,27216,0,0,64,0,0,0,910,0,0,0,728,0,0,0,876,0,0,0,688,0,0,0,796,0,0,0,884,0,0,0,962,0,0,0,856,0,0,0,860,0,0,0,909,0,0,0,744,0,0,0,882,0,0,0,692,0,0,0,794,0,0,0,880,0,0,0,954,0,0,0,912,0,0,0,912,0,0,0,904,0,0,0,784,0,0,0,796,0,0,0,652,0,0,0,808,0,0,0,1008,0,0,0,992,0,0,0,923,0,0,0,916,0,0,0,904,0,0,0,786,0,0,0,800,0,0,0,652,0,0,0,808,0,0,0,64,0,430647,1924,1924,0,480116,1940,1940,0,396456,1932,1932,0,342720,1940,1940,0,377713,1928,1928,0,438124,1968,1968,0,490907,1916,1916,0,396097,1844,1844,0,404704,1856,1856,0,396786,1926,1926,0,401674,1944,1944,0,455419,1944,1944,0,313113,1936,1936,0,393595,1932,1932,0,452493,1958,1958,0,489313,1914,1914,0,544510,1892,1892,0,437537,1886,1886,0,461599,1888,1888,0,421806,1944,1944,0,367814,1916,1916,0,316166,1884,1884,0,399318,1896,1896,0,469459,1908,1908,0,543946,1920,1920,0,410220,1888,1888,0,442477,1882,1882,0,429805,1874,1874,0,394344,1948,1948,0,480954,1916,1916,0,318192,1892,1892,0,469652,1912,1912,64,0,0,0,536694,0,0,0,442244,0,0,0,532680,0,0,0,407839,0,0,0,477213,0,0,0,533370,0,0,0,460382,0,0,0,462523,0,0,0,483842,0,0,0,495234,0,0,0,438120,0,0,0,546974,0,0,0,398159,0,0,0,461707,0,0,0,463821,0,0,0,589023,0,0,0,474516,0,0,0,617417,0,0,0,560875,0,0,0,521503,0,0,0,481670,0,0,0,358651,0,0,0,439345,0,0,0,556727,0,0,0,540909,0,0,0,553045,0,0,0,429265,0,0,0,535067,0,0,0,489429,0,0,0,403063,0,0,0,348567,0,0,0,450380,64,2065,871,984,2936,2221,718,987,2939,2143,804,991,2947,2247,695,986,2942,2114,820,982,2934,2043,889,980,2932,1959,975,982,2934,2091,843,982,2934,2086,850,984,2936,2218,888,1154,3106,2227,720,991,2947,2121,820,985,2941,2235,709,988,2944,2109,829,986,2938,2051,887,986,2938,1963,976,987,2939,2094,845,987,2939,2031,904,983,2935,2298,868,1214,3166,2162,779,989,2941,2138,809,991,2947,2286,654,984,2940,2099,835,982,2934,1981,953,982,2934,1970,965,983,2935,2096,844,988,2940,2036,904,988,2940,2074,862,984,2936,2159,775,982,2934,2196,810,1050,3006,2302,648,994,2950,2104,829,981,2933,64,2936,0,1952,2940,0,1952,2942,0,1956,2945,0,1956,2936,0,1952,2944,0,1952,2936,0,1952,2940,0,1952,2942,0,1952,3103,0,1952,2945,0,1956,2937,0,1956,2938,0,1956,2936,0,1952,2941,0,1952,2935,0,1952,2933,0,1952,2938,0,1952,3163,0,1952,2937,0,1952,2934,0,1956,2943,0,1956,2937,0,1952,2937,0,1952,2941,0,1952,2937,0,1952,2937,0,1952,2938,0,1952,2941,0,1952,2944,0,1956,2945,0,1956,2938,0,1952,3331218563829760.0,3331218563839040.0
2,"copy_kernelf4(HIP_vector_type<float, 4u> const*, HIP_vector_type<float, 4u>*, int) ",2,250880,1024,0,0,12,4,32,64,179216,78702,834730,3920,5532047,224,56,0,22401,22401,1300775.0,526882.0,558.0,76328.0,410678.0,0.0,520439.0,449943.0,179208,88533,22401,0,22401,0,716832.0,211341.0,0.0,0.0,64,0,0,280,0,23481,18935,56,4490,12692,0.0,0.0,0.0,7814.0,0.0,0.0,8.0,7814.0,245,3920,302,22552,1989,0,56.0,5.0,0.0,94639.0,64,195645,0,0,15654,13918,56,1680,11747,500096.0,500096.0,250048.0,250048.0,0.0,0.0,0.0,3907.0,11716,4772,8638,1501,0,21496,94718.0,0.0,59032.0,35686.0,64,0,3907,0,3907,3907,7814,43042,0,0.0,0.0,0.0,125000.0,0.0,0.0,0.0,8006,0,1740,20979,0,32207.0,62500.0,0.0,7055.0,64,148622,58631,0,0,0,0,0,0,370.0,121011.0,0.0,125000.0,169510.0,7814.0,452579,0,0,13327,13932.0,13932.0,0.0,0.0,64,0,0,0,0,0,0,43003,0,6229264.0,15826357.0,23459259.0,62500.0,0.0,121184.0,0,0,6777,0.0,0.0,0.0,0.0,64,15654,7814,0,0,0,7827,3920,4039965,62500.0,0.0,0.0,0.0,7814.0,3907.0,0,0,0.0,8690.0,0.0,10.0,64,1165032,136888,0,0,58631,58696,0,11747,0.0,0.0,0.0,0.0,3907.0,0.0,0,7840,0.0,0.0,0.0,0.0,64,7814,3907,3907,15654,43042,3751760,23481,0,0.0,0.0,0.0,0.0,3920,0,6999.0,0.0,5954.0,0.0,64,0,0,3920,0,0,0,0,250880,62500.0,62500.0,0.0,370956.0,8942.0,13454.0,4021033.0,2203866.0,64,0,0,0,0,0,31308,0,0,0.0,64,0,0,0,0,0,0,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,0,25264,0,0,64,0,0,0,288,0,0,0,229,0,0,0,308,0,0,0,200,0,0,0,286,0,0,0,276,0,0,0,236,0,0,0,295,0,0,0,296,0,0,0,284,0,0,0,228,0,0,0,312,0,0,0,201,0,0,0,292,0,0,0,266,0,0,0,233,0,0,0,312,0,0,0,340,0,0,0,285,0,0,0,222,0,0,0,285,0,0,0,244,0,0,0,254,0,0,0,268,0,0,0,266,0,0,0,320,0,0,0,350,0,0,0,284,0,0,0,220,0,0,0,284,0,0,0,244,0,0,0,267,0,0,0,64,0,176284,454,454,0,155998,424,424,0,130135,402,402,0,70796,422,422,0,90075,456,456,0,92802,452,452,0,81450,442,442,0,117705,462,462,0,110211,464,464,0,115179,452,452,0,90814,430,430,0,116799,402,402,0,76842,422,422,0,186467,454,454,0,93712,452,452,0,81526,442,442,0,126473,474,474,0,129758,490,490,0,101029,406,406,0,76660,432,432,0,101661,466,466,0,98210,430,430,0,101307,484,484,0,86221,478,478,0,114429,480,480,0,110893,474,474,0,131612,488,488,0,100905,404,404,0,83240,432,432,0,229103,464,464,0,82897,428,428,0,91854,478,478,64,0,0,0,60875,0,0,0,72236,0,0,0,104418,0,0,0,66685,0,0,0,69037,0,0,0,90280,0,0,0,60421,0,0,0,74290,0,0,0,78982,0,0,0,76784,0,0,0,54905,0,0,0,83666,0,0,0,56446,0,0,0,82986,0,0,0,94807,0,0,0,69763,0,0,0,73409,0,0,0,116981,0,0,0,59643,0,0,0,58288,0,0,0,75081,0,0,0,81495,0,0,0,69977,0,0,0,74662,0,0,0,91511,0,0,0,76294,0,0,0,110920,0,0,0,67510,0,0,0,55268,0,0,0,82937,0,0,0,78122,0,0,0,90482,64,2049,1119,1216,3168,1857,1093,998,2950,1789,1153,986,2942,1874,1081,999,2955,1832,1124,1004,2956,1847,1110,1005,2957,1852,1096,996,2948,1829,1130,1007,2959,1830,1129,1007,2959,1824,1122,994,2946,1859,1095,998,2954,1851,1151,1046,3002,1879,1080,1003,2959,1834,1123,1005,2957,1848,1111,1007,2959,1849,1100,997,2949,1826,1127,1001,2953,1818,1135,1001,2953,1815,1131,994,2946,1859,1082,989,2941,1820,1127,991,2947,1859,1099,1002,2958,1852,1105,1005,2957,1840,1112,1000,2952,1838,1114,1000,2952,1829,1127,1004,2956,1816,1137,1001,2953,1816,1131,995,2947,1863,1083,994,2946,1825,1123,992,2948,1859,1097,1000,2956,1855,1105,1008,2960,64,3171,0,1952,2946,0,1952,2947,0,1956,2957,0,1956,2956,0,1952,2954,0,1952,2950,0,1952,2949,0,1952,2950,0,1952,2947,0,1952,2949,0,1956,2948,0,1956,2958,0,1956,2957,0,1952,2956,0,1952,2951,0,1952,2947,0,1952,2945,0,1952,2943,0,1952,2944,0,1952,2949,0,1956,2961,0,1956,2952,0,1952,2948,0,1952,2948,0,1952,2947,0,1952,2952,0,1952,2947,0,1952,2942,0,1952,2948,0,1956,2957,0,1956,2954,0,1952,3331218563839040.0,3331218563844640.0
