<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>hw_cpu_scs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_dd8fa7f0a423552d37651735ac37558f.html">ti</a></li><li class="navelem"><a class="el" href="dir_15fb9a92674a5e15cac1f3112cfb19ae.html">drivers</a></li><li class="navelem"><a class="el" href="dir_88f8ae67b7f372cbc8de25b69c832970.html">itm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_cpu_scs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__cpu__scs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2018-2020, Texas Instruments Incorporated</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * *  Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * *  Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *   documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *   from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef __HW_CPU_SCS_H__</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define __HW_CPU_SCS_H__</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// CPU_SCS component</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// Interrupt Control Type</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad969be47ca5d88774faa1f3d6c3a2d76">   43</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ICTR 0x00000004</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// Auxiliary Control</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae6a0ee6ed21afd34a2745a667479ba75">   46</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ACTLR 0x00000008</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// SysTick Control and Status</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4aa53e981e5286afccd681640b698a6c">   49</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_STCSR 0x00000010</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// SysTick Reload Value</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a86327641802b133362df4af6eeab53c9">   52</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_STRVR 0x00000014</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">// SysTick Current Value</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a15fd672a57924caf090248a3615bb0a4">   55</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_STCVR 0x00000018</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// SysTick Calibration Value</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1e4af6d7cdd5bd8649e8fc22c1be8934">   58</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_STCR 0x0000001C</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">// Irq 0 to 31 Set Enable</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afed5c0a7fbfff3e2b681a51f9f6931c4">   61</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_ISER0 0x00000100</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// Irq 32 to 63 Set Enable</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad870cccae704577456001dc16a101632">   64</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_ISER1 0x00000104</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">// Irq 0 to 31 Clear Enable</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae31811f6418ef1a57748357e5111aa6b">   67</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_ICER0 0x00000180</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">// Irq 32 to 63 Clear Enable</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5eb16f4284ac31dc93aae762926bf41b">   70</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_ICER1 0x00000184</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">// Irq 0 to 31 Set Pending</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8301b38f135ca4392708f97df8ee9c97">   73</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_ISPR0 0x00000200</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">// Irq 32 to 63 Set Pending</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab2dca5fdf2d8214fd5d82148241dbdc4">   76</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_ISPR1 0x00000204</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// Irq 0 to 31 Clear Pending</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac66ccd8bc76f595df36d2dfc14559a60">   79</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_ICPR0 0x00000280</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// Irq 32 to 63 Clear Pending</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adb3c3741b1d78d77bb17c8927930e810">   82</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_ICPR1 0x00000284</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// Irq 0 to 31 Active Bit</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4668c9b546f8cc88c8f3a77982a6b9b7">   85</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_IABR0 0x00000300</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">// Irq 32 to 63 Active Bit</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa0c0a3e33edc6ebfc4b664c6f3c34695">   88</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_IABR1 0x00000304</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">// Irq 0 to 3 Priority</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a74ea5a2f8a7f678d625533e644629913">   91</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_IPR0 0x00000400</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Irq 4 to 7 Priority</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2555f2b17e4a0aca3acea39e9a6e7e66">   94</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_IPR1 0x00000404</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// Irq 8 to 11 Priority</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac1281857cecffe8def13aa85673a8caf">   97</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_IPR2 0x00000408</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">// Irq 12 to 15 Priority</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a69f4d5b05553648963e3956b3efd2a4c">  100</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_IPR3 0x0000040C</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">// Irq 16 to 19 Priority</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa1ebc312e576f4e91cfc0bb31490a8e5">  103</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_IPR4 0x00000410</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">// Irq 20 to 23 Priority</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0530be26f13519428227ee7ccaf06c3d">  106</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_IPR5 0x00000414</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// Irq 24 to 27 Priority</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae4052f8c10dc8e821e2867080e103018">  109</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_IPR6 0x00000418</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// Irq 28 to 31 Priority</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a02dad46bb25eebab76df384bcd08b8a8">  112</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_IPR7 0x0000041C</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// Irq 32 to 35 Priority</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a433efceeb78addc5cdfb7fda0d007543">  115</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_IPR8 0x00000420</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">// Irq 32 to 35 Priority</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1210ebd93f4ec87a6a2fe549d1dd633e">  118</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_NVIC_IPR9 0x00000424</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">// CPUID Base</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abae09e28cc795b5b93ecae74b3c931d3">  121</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_CPUID 0x00000D00</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// Interrupt Control State</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a92c94af1309f12bb3075fe1d27e3eff1">  124</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ICSR 0x00000D04</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// Vector Table Offset</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af4cdf476ea41832de8bc2950e68a3d5c">  127</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_VTOR 0x00000D08</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// Application Interrupt/Reset Control</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6111ea733c802496e9876a94cc28b684">  130</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_AIRCR 0x00000D0C</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// System Control</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4dbe5033bd9ec4360bd8893a61b2cb98">  133</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_SCR 0x00000D10</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// Configuration Control</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acb22e21f4f2a3edee0b6b71bcef47a2d">  136</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_CCR 0x00000D14</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// System Handlers 4-7 Priority</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a46d6f010820a40bfe1d932902af6fa09">  139</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_SHPR1 0x00000D18</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// System Handlers 8-11 Priority</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a58f1212cebcfef3f7e40f02b57401dfa">  142</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_SHPR2 0x00000D1C</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">// System Handlers 12-15 Priority</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af88cd477256f492b3307b4d85f90c1dc">  145</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_SHPR3 0x00000D20</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">// System Handler Control and State</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af23b8cfe6b6b93e8e850954942c46b84">  148</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_SHCSR 0x00000D24</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// Configurable Fault Status</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a73892f473324024d9680b78c8ad84e1c">  151</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_CFSR 0x00000D28</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// Hard Fault Status</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3063bc59e6ae3e91a201a56204d6d8fd">  154</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_HFSR 0x00000D2C</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// Debug Fault Status</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aba1f24ada7b0c57d2d35b6a94d3ad12f">  157</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_DFSR 0x00000D30</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">// Mem Manage Fault Address</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3de14cd9419fe0883366ca71f479b939">  160</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_MMFAR 0x00000D34</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">// Bus Fault Address</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aeaf26180e08e9deaebe98b1ba230452b">  163</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_BFAR 0x00000D38</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">// Auxiliary Fault Status</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af24e0ea061dacce496694b25a2f901b5">  166</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_AFSR 0x00000D3C</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">// Processor Feature 0</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a833415017c026767f85218e4b8f66971">  169</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ID_PFR0 0x00000D40</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">// Processor Feature 1</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad3d08c09430391807a4cf2a81a4a827e">  172</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ID_PFR1 0x00000D44</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">// Debug Feature 0</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8b88bf7b2e1eb06445a9a24074aebac2">  175</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ID_DFR0 0x00000D48</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">// Auxiliary Feature 0</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2098637d059eb18daf6af17a32218f23">  178</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ID_AFR0 0x00000D4C</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">// Memory Model Feature 0</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5d96a81de90b7323f23d7b2fedfdc899">  181</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ID_MMFR0 0x00000D50</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">// Memory Model Feature 1</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab2b3441d849463f7fff96f53b082f725">  184</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ID_MMFR1 0x00000D54</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// Memory Model Feature 2</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af8d4ae0cc660a15bc91d0c773c7b8a63">  187</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ID_MMFR2 0x00000D58</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">// Memory Model Feature 3</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1f40f5f6e108b4a5391afafafab6e601">  190</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ID_MMFR3 0x00000D5C</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// ISA Feature 0</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a45a2ea227756d52c8fa5f18694d3024a">  193</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ID_ISAR0 0x00000D60</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// ISA Feature 1</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad2efb85babe18648f37ef6ce19969ca1">  196</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ID_ISAR1 0x00000D64</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">// ISA Feature 2</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a40c9ae9ac4bc7e903fcfe2d969681759">  199</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ID_ISAR2 0x00000D68</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">// ISA Feature 3</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa40d11343cd87b0234daf582a0934eab">  202</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ID_ISAR3 0x00000D6C</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">// ISA Feature 4</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7869ee8606cfd47fc38350b85d507a8c">  205</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_ID_ISAR4 0x00000D70</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// Coprocessor Access Control</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa48423f5c3f68b45221ec2c17002adb4">  208</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_CPACR 0x00000D88</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// MPU Type</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7248fc2e76bb022dfd445e5e4fee79b2">  211</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_MPU_TYPE 0x00000D90</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">// MPU Control</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab02232ad0d54bb8c6bf64d846ab08bf3">  214</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_MPU_CTRL 0x00000D94</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// MPU Region Number</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0d3d5900c719f346a63ae1b2cc1f3e72">  217</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_MPU_RNR 0x00000D98</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">// MPU Region Base Address</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4f6dd5adb842d694d546d9e43b6298c1">  220</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_MPU_RBAR 0x00000D9C</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">// MPU Region Attribute and Size</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae570b0584dcffec66c8d55b5993de7c3">  223</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_MPU_RASR 0x00000DA0</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">// MPU Alias 1 Region Base Address</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa7e213ca9c07415870121b95f814c582">  226</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_MPU_RBAR_A1 0x00000DA4</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// MPU Alias 1 Region Attribute and Size</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a16eefcbeaacec4a538b96e6034deb312">  229</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_MPU_RASR_A1 0x00000DA8</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">// MPU Alias 2 Region Base Address</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a67693289a69d9b6215738491a93d47c0">  232</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_MPU_RBAR_A2 0x00000DAC</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">// MPU Alias 2 Region Attribute and Size</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a44989450ff972443b31ef7dca1c18a06">  235</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_MPU_RASR_A2 0x00000DB0</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">// MPU Alias 3 Region Base Address</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a56e24cc90db069a467205083b0485c50">  238</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_MPU_RBAR_A3 0x00000DB4</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">// MPU Alias 3 Region Attribute and Size</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a115ca3bddf900b626205440fd038b924">  241</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_MPU_RASR_A3 0x00000DB8</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">// Debug Halting Control and Status</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8e9b8db33401e599f0538f38cb0b7799">  244</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_DHCSR 0x00000DF0</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">// Deubg Core Register Selector</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a51b80c4ac4f209ebf2c6eebb84f3c0b2">  247</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_DCRSR 0x00000DF4</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">// Debug Core Register Data</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4e5250cf1883b15b814816c6c702fb80">  250</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_DCRDR 0x00000DF8</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// Debug Exception and Monitor Control</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aea4a53317f06830e909da35f2843addc">  253</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_DEMCR 0x00000DFC</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">// Software Trigger Interrupt</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a649fda2e9942de02aa941370c93b9f40">  256</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_STIR 0x00000F00</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">// Floating Point Context Control</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9bd0b9f3eed8a000fc29da05073680fe">  259</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_FPCCR 0x00000F34</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">// Floating-Point Context Address</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aadc72d005109c21435fe5247682fde8c">  262</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_FPCAR 0x00000F38</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// Floating Point Default Status Control</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab037bd7993bb44d8cf4216f6abcf845e">  265</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_FPDSCR 0x00000F3C</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">// Media and FP Feature 0</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a098caaa9a38022439329bf3d8c115af9">  268</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_MVFR0 0x00000F40</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">// Media and FP Feature 1</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a898723142886995dc105a7feaf221df1">  271</a></span>&#160;<span class="preprocessor">#define CPU_SCS_O_MVFR1 0x00000F44</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">// Register: CPU_SCS_O_ICTR</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// Field:   [2:0] INTLINESNUM</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">// Total number of interrupt lines in groups of 32.</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">// 0: 0...32</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// 1: 33...64</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">// 2: 65...96</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// 3: 97...128</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// 4: 129...160</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// 5: 161...192</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">// 6: 193...224</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">// 7: 225...256</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7fea73f8f24e252e319ff58f02c6d057">  290</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICTR_INTLINESNUM_W 3</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaca95316e120f13ba247f1cc4300f94d">  291</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICTR_INTLINESNUM_M 0x00000007</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a51223d97c3673da18b0b56ea0c1d29be">  292</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICTR_INTLINESNUM_S 0</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// Register: CPU_SCS_O_ACTLR</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// Field:     [9] DISOOFP</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">// Disables floating point instructions completing out of order with respect to</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">// integer instructions.</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a026a14467a4fa83aaf965264abb9d53b">  303</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISOOFP      0x00000200</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1281b111f8c0336747a2208c9e145237">  304</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISOOFP_BITN 9</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4768a959ebffc9566c3265370961ed60">  305</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISOOFP_M    0x00000200</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a972aa0087c4f7b8eb6aa5bb05d1c84df">  306</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISOOFP_S    9</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">// Field:     [8] DISFPCA</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">// Disable automatic update of CONTROL.FPCA</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af28bba4d55ac98e0460a05164f03abe4">  311</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISFPCA      0x00000100</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a65f93a8776c32856e48b0f50740ea528">  312</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISFPCA_BITN 8</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab8fda4953702867f287548154795fea0">  313</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISFPCA_M    0x00000100</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a45bb16a5bdd1268c57006942d7a178fc">  314</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISFPCA_S    8</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">// Field:     [2] DISFOLD</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">// Disables folding of IT instruction.</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa2ee3d62e9b13a24a9ebd3b77e61d2a0">  319</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISFOLD      0x00000004</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a58dfbd3a9b070468580325d521b399b6">  320</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISFOLD_BITN 2</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a67d031782230a595c48e765c8c2f1bfc">  321</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISFOLD_M    0x00000004</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ace5f883a9646d1a03ede2e2fb42db923">  322</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISFOLD_S    2</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">// Field:     [1] DISDEFWBUF</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">// Disables write buffer use during default memory map accesses. This causes</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// all bus faults to be precise bus faults but decreases the performance of the</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">// processor because the stores to memory have to complete before the next</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">// instruction can be executed.</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a812bf2f730c32dbbaa99af152493f48c">  330</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISDEFWBUF      0x00000002</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a163f714e1761acde8995f319ae5a3b58">  331</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISDEFWBUF_BITN 1</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1ecefb26b4bac608db2ff0112a356ca4">  332</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISDEFWBUF_M    0x00000002</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab8ec23f3191cb615dbc139e55395fce0">  333</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISDEFWBUF_S    1</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">// Field:     [0] DISMCYCINT</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// Disables interruption of multi-cycle instructions. This increases the</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">// interrupt latency of the processor becuase LDM/STM completes before</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">// interrupt stacking occurs.</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a34652ec9523cba5d2bd5eb2a3d0365b0">  340</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISMCYCINT      0x00000001</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8da082b48230de65e78b6fa75cedb67d">  341</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISMCYCINT_BITN 0</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7ec1b220b2c51dd2bda6d5f88fed02ab">  342</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISMCYCINT_M    0x00000001</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7b9ba2603e24b390a3b47365670748bc">  343</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ACTLR_DISMCYCINT_S    0</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">// Register: CPU_SCS_O_STCSR</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">// Field:    [16] COUNTFLAG</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">// Returns 1 if timer counted to 0 since last time this was read. Clears on</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">// read by application of any part of the SysTick Control and Status Register.</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">// If read by the debugger using the DAP, this bit is cleared on read-only if</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// the MasterType bit in the **AHB-AP** Control Register is set to 0.</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// Otherwise, COUNTFLAG is not changed by the debugger read.</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac1057acff544c3b87000c0ac2f64f3ea">  357</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_COUNTFLAG      0x00010000</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab3165b65b8531bda99d3569071864d9e">  358</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_COUNTFLAG_BITN 16</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a11e5028b4a0b68fa5da9e0729f51f836">  359</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_COUNTFLAG_M    0x00010000</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a674b2c23844c3653ba3cd007cd0ccf05">  360</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_COUNTFLAG_S    16</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">// Field:     [2] CLKSOURCE</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">// Clock source:</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">// 0: External reference clock.</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// 1: Core clock</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">// External clock is not available in this device. Writes to this field will be</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">// ignored.</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a66f2ddca8fe1c285c2907a8c0cdfbb18">  371</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_CLKSOURCE      0x00000004</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a63ca1b548c6b1815655d67a5fad4c62a">  372</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_CLKSOURCE_BITN 2</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af9749f9c685ddc445d6802c7547551ba">  373</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_CLKSOURCE_M    0x00000004</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a80348e8a3cec7088e00869d09fe2dc9e">  374</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_CLKSOURCE_S    2</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">// Field:     [1] TICKINT</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">// 0: Counting down to zero does not pend the SysTick handler. Software can use</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">// COUNTFLAG to determine if the SysTick handler has ever counted to zero.</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// 1: Counting down to zero pends the SysTick handler.</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aca875153caaf184b483bb63fdbdc5f06">  381</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_TICKINT      0x00000002</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a91254b0ea13944470fc252a4964c8268">  382</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_TICKINT_BITN 1</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2a1362beb224e029a4656a749262b106">  383</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_TICKINT_M    0x00000002</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab6a3b2cc16fb7655056c948ad65a114b">  384</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_TICKINT_S    1</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">// Field:     [0] ENABLE</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">// Enable SysTick counter</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">// 0: Counter disabled</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">// 1: Counter operates in a multi-shot way. That is, counter loads with the</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">// Reload value STRVR.RELOAD and then begins counting down. On reaching 0, it</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">// sets COUNTFLAG to 1 and optionally pends the SysTick handler, based on</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">// TICKINT. It then loads STRVR.RELOAD again, and begins counting.</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa0dda6de1618dc28a3d5e833adf80a18">  395</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_ENABLE      0x00000001</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a72673f380fe7160f30a7da7c58fdc954">  396</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_ENABLE_BITN 0</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5f8d5d6cdcf99443ac9b4f09609701ab">  397</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_ENABLE_M    0x00000001</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a62ea67784e2a2a7e191b5134869044ee">  398</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCSR_ENABLE_S    0</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">// Register: CPU_SCS_O_STRVR</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">// Field:  [23:0] RELOAD</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">// Value to load into the SysTick Current Value Register STCVR.CURRENT when the</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">// counter reaches 0.</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a569d063322c1575214ce31c4652ca3a6">  409</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STRVR_RELOAD_W 24</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afde0620de6ae336c64b398cd82ecee68">  410</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STRVR_RELOAD_M 0x00FFFFFF</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac774d0850bbef4b14ba8580b8c83e985">  411</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STRVR_RELOAD_S 0</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">// Register: CPU_SCS_O_STCVR</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">// Field:  [23:0] CURRENT</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">// Current value at the time the register is accessed. No read-modify-write</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">// protection is provided, so change with care. Writing to it with any value</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">// clears the register to 0. Clearing this register also clears</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">// STCSR.COUNTFLAG.</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a80f605f1487865a4b5566ea23b55a103">  424</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCVR_CURRENT_W 24</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6afc6d0526fd648f552e3cf222775a58">  425</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCVR_CURRENT_M 0x00FFFFFF</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a814cebf17e3018ec88f36c0ec9a24a50">  426</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCVR_CURRENT_S 0</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">// Register: CPU_SCS_O_STCR</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">// Field:    [31] NOREF</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">// Reads as one. Indicates that no separate reference clock is provided.</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a07af40b81728a842d9a38b06b986101a">  436</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCR_NOREF      0x80000000</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adf897c1d7b7ea261ac634d838a1f9e54">  437</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCR_NOREF_BITN 31</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a92074e17188f825f0b3f5b6cdc015b4b">  438</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCR_NOREF_M    0x80000000</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afbe6c2f2b260d34e7e9214f7d6db70e8">  439</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCR_NOREF_S    31</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">// Field:    [30] SKEW</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">// Reads as one. The calibration value is not exactly 10ms because of clock</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">// frequency. This could affect its suitability as a software real time clock.</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a60afb740828ec263897ecc28a7bee497">  445</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCR_SKEW      0x40000000</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a053e1f79289bce16285aca4e4b0914ae">  446</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCR_SKEW_BITN 30</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a148d8e9106fe3fc5b28150be4ab23da9">  447</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCR_SKEW_M    0x40000000</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa4602ce84788b2da88123fc3a71401ff">  448</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCR_SKEW_S    30</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">// Field:  [23:0] TENMS</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">// An optional Reload value to be used for 10ms (100Hz) timing, subject to</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">// system clock skew errors. The value read is valid only when core clock is at</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">// 48MHz.</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9c6b4122393a5d449ebe7bdba80cc292">  455</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCR_TENMS_W 24</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a94877c20499f622c533741baa6cd5a1a">  456</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCR_TENMS_M 0x00FFFFFF</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1ecc1c0f22ad217c2c2c88d47fb07573">  457</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STCR_TENMS_S 0</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_ISER0</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">// Field:    [31] SETENA31</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">// interrupt number 31 (See EVENT:CPUIRQSEL31.EV for details). Reading the bit</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af6a35c23e02dad138e05db1480a70f3b">  469</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA31      0x80000000</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab79cf414493316193e5f5fe8ad0ce4ac">  470</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA31_BITN 31</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae41dbc0699313989e92e8ff4d5084c6d">  471</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA31_M    0x80000000</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab9aa48002464b4d87077bc0c5d118927">  472</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA31_S    31</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">// Field:    [30] SETENA30</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">// interrupt number 30 (See EVENT:CPUIRQSEL30.EV for details). Reading the bit</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a89f5e00e8fc3e286745a5dd6753ffdd6">  479</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA30      0x40000000</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a192b0795a83207a28d8cde9205930a44">  480</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA30_BITN 30</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad3284ee570da1c6da4d88a14fdca4a8d">  481</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA30_M    0x40000000</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab29cbab35c1772627eca2f8f6869d51b">  482</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA30_S    30</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">// Field:    [29] SETENA29</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">// interrupt number 29 (See EVENT:CPUIRQSEL29.EV for details). Reading the bit</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7f67b422470eb4c9321fde8fe3eddd30">  489</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA29      0x20000000</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a71424b49068f16b53b4ad33f1d059083">  490</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA29_BITN 29</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0d3cdbf04ad664df3e892b9e29563df9">  491</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA29_M    0x20000000</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0d20ece4ebdf78adde63a36851e44da5">  492</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA29_S    29</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// Field:    [28] SETENA28</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">// interrupt number 28 (See EVENT:CPUIRQSEL28.EV for details). Reading the bit</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a40603fcbc128cecc1991df73ac7f0a4c">  499</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA28      0x10000000</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a731b9c0ca4c03756a90b3301542feeaf">  500</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA28_BITN 28</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa5110e25c1390abdcca804a7c2338993">  501</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA28_M    0x10000000</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae66f03a05e95ae4692a1e309291141e0">  502</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA28_S    28</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">// Field:    [27] SETENA27</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">// interrupt number 27 (See EVENT:CPUIRQSEL27.EV for details). Reading the bit</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a020ab27272510ff9aa07f7e59d00ed08">  509</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA27      0x08000000</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a528a217ff8047ba8abc9547c5fce5442">  510</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA27_BITN 27</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad35a06fd6f5e52bde0fcd8351b55c805">  511</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA27_M    0x08000000</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1e5e54ffa2a26655b3ab991c9e3c1d3c">  512</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA27_S    27</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">// Field:    [26] SETENA26</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">// interrupt number 26 (See EVENT:CPUIRQSEL26.EV for details). Reading the bit</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad0cc1e4c88fcc1a2cfa92c0d51141a14">  519</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA26      0x04000000</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af7ca42f7f9a8630a99ff1cc6a224dd55">  520</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA26_BITN 26</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1dcb60cc1cecb13343483bf130f7b572">  521</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA26_M    0x04000000</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9cf2bd0232b5cca0550b4c2faaa0ced9">  522</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA26_S    26</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">// Field:    [25] SETENA25</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">// interrupt number 25 (See EVENT:CPUIRQSEL25.EV for details). Reading the bit</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3a78fd6e1f7a4e031514a9722c91fd97">  529</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA25      0x02000000</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a35f91e3729da96fa28f6a2b1f77ecb17">  530</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA25_BITN 25</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab81f645d8e4fc87d77a546eabc8c3853">  531</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA25_M    0x02000000</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa5e04f15476946d24d7a87bf6170d2fb">  532</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA25_S    25</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">// Field:    [24] SETENA24</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">// interrupt number 24 (See EVENT:CPUIRQSEL24.EV for details). Reading the bit</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af64b88e07db366e66fba16ae3e7e0f2e">  539</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA24      0x01000000</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a68f4e45f9c257d6dbb205f062db391e5">  540</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA24_BITN 24</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7691be105eb62bba35618fa79788321f">  541</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA24_M    0x01000000</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa2d1ebf069e4573641973aad24b69824">  542</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA24_S    24</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">// Field:    [23] SETENA23</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">// interrupt number 23 (See EVENT:CPUIRQSEL23.EV for details). Reading the bit</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a673cef310b2bfee1eaf09dffeeb8ccda">  549</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA23      0x00800000</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abfbb6cf643457b74308efd7d1d11fb12">  550</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA23_BITN 23</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2837df53c81d6fcd98318dd015b58463">  551</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA23_M    0x00800000</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a512efc929b8475deb54a9566d920fe85">  552</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA23_S    23</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">// Field:    [22] SETENA22</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">// interrupt number 22 (See EVENT:CPUIRQSEL22.EV for details). Reading the bit</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5372588b974a94c5c93b6930356844d6">  559</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA22      0x00400000</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad322b2a8a8194b33ef90b6d30508cded">  560</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA22_BITN 22</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab48a85ccde96ce84b13ca0853d2a8499">  561</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA22_M    0x00400000</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a760e814c70c964eda1ebad3ba4cd40b3">  562</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA22_S    22</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">// Field:    [21] SETENA21</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">// interrupt number 21 (See EVENT:CPUIRQSEL21.EV for details). Reading the bit</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a22a5f2a51ad29ca702b10bc6f3ac84ec">  569</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA21      0x00200000</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a51d8f15671f1de4e0b8d768849b9013c">  570</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA21_BITN 21</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8b8d0677e9fbea0dbc7b19c1bb7d4e6d">  571</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA21_M    0x00200000</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a390176750765d0010c076b0167165818">  572</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA21_S    21</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">// Field:    [20] SETENA20</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">// interrupt number 20 (See EVENT:CPUIRQSEL20.EV for details). Reading the bit</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5286e484418642d36333f8f0a55fe7b8">  579</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA20      0x00100000</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4913d252db8cf21a26c6f7bb14d20dda">  580</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA20_BITN 20</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2e21f4a5d989396741019d5cab8a11cc">  581</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA20_M    0x00100000</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a88fe7139948e02ea7f38fb8026ebf983">  582</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA20_S    20</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">// Field:    [19] SETENA19</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">// interrupt number 19 (See EVENT:CPUIRQSEL19.EV for details). Reading the bit</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa0de5f67368aabecc4822b640365dfde">  589</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA19      0x00080000</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a21276c9e0dc81c4344446ffb48c52e9b">  590</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA19_BITN 19</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1aad1b43c11047f8e586be487b7736ae">  591</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA19_M    0x00080000</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a69a561cf621b3b3d9c96fd861f27d53a">  592</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA19_S    19</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">// Field:    [18] SETENA18</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">// interrupt number 18 (See EVENT:CPUIRQSEL18.EV for details). Reading the bit</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae72596373b9e2867bfa36de6079b7b91">  599</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA18      0x00040000</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a155d1b151643d062568ee60c08f2a090">  600</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA18_BITN 18</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa4c43614274b8e1cea695aae82343f13">  601</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA18_M    0x00040000</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8be4adf5e035ea3d856228f1ea4b23cd">  602</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA18_S    18</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">// Field:    [17] SETENA17</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">// interrupt number 17 (See EVENT:CPUIRQSEL17.EV for details). Reading the bit</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab491cba817135302e69000e3fb8353ba">  609</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA17      0x00020000</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afa928dad30b6941842c927e204051b1f">  610</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA17_BITN 17</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a545e6a34f8e2fd9c2af634fbec739c3b">  611</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA17_M    0x00020000</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a33adeb09846b75be9f8b0720c36199b1">  612</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA17_S    17</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">// Field:    [16] SETENA16</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">// interrupt number 16 (See EVENT:CPUIRQSEL16.EV for details). Reading the bit</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1d99cac62c85400d7711b6427d4a297c">  619</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA16      0x00010000</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8c0c66e92a14b29f51569ef28ac8e7ee">  620</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA16_BITN 16</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a37ae19ea8cd0788e184cac8d6a856646">  621</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA16_M    0x00010000</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac10cbd9530701a2037b9c3d29fe4470e">  622</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA16_S    16</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">// Field:    [15] SETENA15</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">// interrupt number 15 (See EVENT:CPUIRQSEL15.EV for details). Reading the bit</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afa9ab12d9a7cb03efd83ca523c639b2d">  629</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA15      0x00008000</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac0a0b4e4d4dddb5388f81e82f6536704">  630</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA15_BITN 15</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7ebc33065d44f6ca93b178c9e0c718e1">  631</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA15_M    0x00008000</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a240b751c39ffe54e3d4190446d4a5e05">  632</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA15_S    15</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">// Field:    [14] SETENA14</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">// interrupt number 14 (See EVENT:CPUIRQSEL14.EV for details). Reading the bit</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0ee027c1ab475176117c06469e44de8e">  639</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA14      0x00004000</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aebb15f9eb78763d5d766f759fc47ddee">  640</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA14_BITN 14</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aed34839b4af8ffbb6b370482a0c9fd92">  641</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA14_M    0x00004000</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5354c2e7f3c114ca56ca90e22a8610b5">  642</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA14_S    14</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">// Field:    [13] SETENA13</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">// interrupt number 13 (See EVENT:CPUIRQSEL13.EV for details). Reading the bit</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa5cd9ab327aa5faa5f71c2500ab851c1">  649</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA13      0x00002000</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a85647478a375883741fd170a4c2f0793">  650</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA13_BITN 13</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab7ba5093835fa156b99ecc71efd669dd">  651</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA13_M    0x00002000</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adb4f18677e99922e4fa70944e14409e6">  652</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA13_S    13</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">// Field:    [12] SETENA12</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">// interrupt number 12 (See EVENT:CPUIRQSEL12.EV for details). Reading the bit</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aab0e568afb00172a7fc45e8d48d3c0fc">  659</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA12      0x00001000</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0e94170efd4f38ae1f4f83a33c41f515">  660</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA12_BITN 12</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4af42eb46e01da33192d4896366c4a4c">  661</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA12_M    0x00001000</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0ddc1e1fb646b4a625e9ade0b6b9999f">  662</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA12_S    12</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">// Field:    [11] SETENA11</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">// interrupt number 11 (See EVENT:CPUIRQSEL11.EV for details). Reading the bit</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac6209a9d952080a770d023afa5ab1a7e">  669</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA11      0x00000800</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a12f3a9f657818e6c4562ae164f6f1577">  670</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA11_BITN 11</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad8fde3168946bc10af449a02a2cf1047">  671</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA11_M    0x00000800</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5975c4a257ae79f93fac1940470035fd">  672</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA11_S    11</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">// Field:    [10] SETENA10</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">// interrupt number 10 (See EVENT:CPUIRQSEL10.EV for details). Reading the bit</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1e424554b74495caee376dbf34b0317e">  679</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA10      0x00000400</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab4a1c9c25a9d3fbcfd622bd393c5fbed">  680</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA10_BITN 10</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a394dee108d22816f3d482616b49e0638">  681</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA10_M    0x00000400</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abc82ebe1177b9ba8898554de39e6f57c">  682</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA10_S    10</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">// Field:     [9] SETENA9</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">// interrupt number 9 (See EVENT:CPUIRQSEL9.EV for details). Reading the bit</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1b1411a8f0829e3f4ce0190606fc90d3">  689</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA9      0x00000200</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afffed15d41a64a41c16436c3cca0e5dd">  690</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA9_BITN 9</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af5578510dbe19aca38b4b865b820f6e9">  691</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA9_M    0x00000200</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a859245b409b0b39887cc57ec5b1c0e4d">  692</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA9_S    9</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">// Field:     [8] SETENA8</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">// interrupt number 8 (See EVENT:CPUIRQSEL8.EV for details). Reading the bit</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a592c9748c9759988d94d2b09361f5874">  699</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA8      0x00000100</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a06ed6dd1eab8712e1a2b61ce7f453a43">  700</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA8_BITN 8</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a12f588110f400a0559538b82f736c9b9">  701</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA8_M    0x00000100</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4ff196438ce4a7bc387436af46b94ba1">  702</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA8_S    8</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">// Field:     [7] SETENA7</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">// interrupt number 7 (See EVENT:CPUIRQSEL7.EV for details). Reading the bit</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af1b35fad5e7fce0fa22b7c98418a70d0">  709</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA7      0x00000080</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2862df42f81c15b6a4f6923a441cf4a2">  710</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA7_BITN 7</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a23720b84cb8a4702291ce5aec7dfbfee">  711</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA7_M    0x00000080</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0f344a7e0551fd5cadcee367b9582c73">  712</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA7_S    7</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">// Field:     [6] SETENA6</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">// interrupt number 6 (See EVENT:CPUIRQSEL6.EV for details). Reading the bit</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a32ade4520d940c9561f697c08ecbae63">  719</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA6      0x00000040</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8980bfe709de6127eef541b168c7aadf">  720</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA6_BITN 6</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad71c1621691022ca85e79b5b9214a985">  721</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA6_M    0x00000040</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae91a018240edca7b8e0a0eae5ef4db59">  722</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA6_S    6</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">// Field:     [5] SETENA5</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">// interrupt number 5 (See EVENT:CPUIRQSEL5.EV for details). Reading the bit</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5ceec4ca2c0ff11c868633a92cade330">  729</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA5      0x00000020</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaa68ccee12f63ff37084a824e34fe899">  730</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA5_BITN 5</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa143d7ece6e25e0b6bb368b29aa720e5">  731</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA5_M    0x00000020</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3652bc5bce514c2f878a3cc99a75a669">  732</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA5_S    5</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">// Field:     [4] SETENA4</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">// interrupt number 4 (See EVENT:CPUIRQSEL4.EV for details). Reading the bit</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afaf20a5f4a02aa5806a1e890d60e7499">  739</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA4      0x00000010</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5657c5f37aba080fa83af5f8ca92c9d4">  740</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA4_BITN 4</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3b7e1b033070c86a48ba2d0c0a7c6a99">  741</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA4_M    0x00000010</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5f43e2a7f63dc1efe0e4a8c7b34f20ab">  742</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA4_S    4</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">// Field:     [3] SETENA3</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">// interrupt number 3 (See EVENT:CPUIRQSEL3.EV for details). Reading the bit</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ada459ba92cca1395cb2591f1dcc4cda8">  749</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA3      0x00000008</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8483d147656709d86f5b4aef8ed27471">  750</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA3_BITN 3</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad01e2b7a973c0f551c2c21cf09da284e">  751</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA3_M    0x00000008</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6cf4dd9e204f450aa003a523b3e419ab">  752</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA3_S    3</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">// Field:     [2] SETENA2</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">// interrupt number 2 (See EVENT:CPUIRQSEL2.EV for details). Reading the bit</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a864aecf97c258907319184c75a75fff4">  759</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA2      0x00000004</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1142363b87ea8aed0b48a049d285fbb0">  760</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA2_BITN 2</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a32e3851c18a11ed9f20274f7f1ad292c">  761</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA2_M    0x00000004</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a72de7734f70785a28a35bb7f804ffa2a">  762</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA2_S    2</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">// Field:     [1] SETENA1</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">// interrupt number 1 (See EVENT:CPUIRQSEL1.EV for details). Reading the bit</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afb80d283a231b40ee7c2c9cb21ab7920">  769</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA1      0x00000002</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a88af7a553ae65819843aa1a884aa1695">  770</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA1_BITN 1</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a07a3da9a7aca798183d4ae427f4f9377">  771</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA1_M    0x00000002</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acca1184363d56a516ff1e3f515a1b5ba">  772</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA1_S    1</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">// Field:     [0] SETENA0</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">// interrupt number 0 (See EVENT:CPUIRQSEL0.EV for details). Reading the bit</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abbbc8d9af8c88434586ae4d8c9cf57cc">  779</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA0      0x00000001</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aff15e87e148c34be6f58ecdf6908d053">  780</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA0_BITN 0</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a29e4c10a66f5164fdc265ed264dfc15d">  781</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA0_M    0x00000001</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a99a5318c52f2048703b585dbf7dd37b5">  782</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER0_SETENA0_S    0</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_ISER1</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">// Field:     [5] SETENA37</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">// interrupt number 37 (See EVENT:CPUIRQSEL37.EV for details). Reading the bit</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad7f90c0ec96c0bb653b6ea5e82e4edd1">  794</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA37      0x00000020</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a568d9340d726c78f4a2a0c99aad34cf2">  795</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA37_BITN 5</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaba16fb16159b0aa2ccc5f4f6953f4ae">  796</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA37_M    0x00000020</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac57098f54e7b023af9d9da0a513cc0d5">  797</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA37_S    5</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">// Field:     [4] SETENA36</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">// interrupt number 36 (See EVENT:CPUIRQSEL36.EV for details). Reading the bit</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9a2f6e648b33dd92d7dd97546911a2ae">  804</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA36      0x00000010</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acab1866d2961df24ddc834f0ed5e1100">  805</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA36_BITN 4</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae43afb43982fe29473a7558f454d6fdd">  806</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA36_M    0x00000010</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afcebe9bfbdc6cb001f73931988ccfa87">  807</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA36_S    4</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">// Field:     [3] SETENA35</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">// interrupt number 35 (See EVENT:CPUIRQSEL35.EV for details). Reading the bit</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac9203ce7261004023a6b6b834cc97171">  814</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA35      0x00000008</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa9b64cabe0ba647c12659a75cec09f0c">  815</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA35_BITN 3</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8718a08c626a26e4d18aa44d92a5ef84">  816</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA35_M    0x00000008</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afd45b00d28ac776e543fd37fb9097b6c">  817</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA35_S    3</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">// Field:     [2] SETENA34</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">// interrupt number 34 (See EVENT:CPUIRQSEL34.EV for details). Reading the bit</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a732d54922375952addf94a4cf73abdb5">  824</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA34      0x00000004</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a83d4f60808cec5b46c05c85314c261b2">  825</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA34_BITN 2</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0d9fd9a7b5c711a9b1e834b24c1bbe64">  826</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA34_M    0x00000004</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3dd85d7fd37c45d493f840e45fb9305e">  827</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA34_S    2</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">// Field:     [1] SETENA33</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">// interrupt number 33 (See EVENT:CPUIRQSEL33.EV for details). Reading the bit</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acb1e45757da9ee3b6f2c5124f0cefdc8">  834</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA33      0x00000002</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab0115ef739124d29546a637f2dc12145">  835</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA33_BITN 1</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4e8112be2200c4c2ead2d8bf8f143392">  836</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA33_M    0x00000002</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af7749482af89e3d482fbcaa1633ea118">  837</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA33_S    1</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">// Field:     [0] SETENA32</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit enables the</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">// interrupt number 32 (See EVENT:CPUIRQSEL32.EV for details). Reading the bit</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a542fce94156fde758ef0b2954cbb0272">  844</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA32      0x00000001</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4e47a467e7ab20881296a7788788e02d">  845</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA32_BITN 0</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac7ae60da7ee44d34ad4704a4dd7b644d">  846</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA32_M    0x00000001</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ace5c6ad3631d02db9cf4eff72d8c0418">  847</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISER1_SETENA32_S    0</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_ICER0</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">// Field:    [31] CLRENA31</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">// interrupt number  31 (See EVENT:CPUIRQSEL31.EV for details). Reading the bit</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aceeba0b482ea32aff2a89ebdb01d4cf7">  859</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA31      0x80000000</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa0340d5ac590e3f2b480d340dca4cee8">  860</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA31_BITN 31</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab34d3cbc78b159184ffe3aee22ee7809">  861</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA31_M    0x80000000</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6019fcc5ddbbb6eec902920049222dab">  862</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA31_S    31</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">// Field:    [30] CLRENA30</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">// interrupt number  30 (See EVENT:CPUIRQSEL30.EV for details). Reading the bit</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7a7c35d85d55d4fd1ed7b69d63cff77a">  869</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA30      0x40000000</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a26fe7a009a824f07dd5d16314d7b5f21">  870</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA30_BITN 30</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa8de121a267853288533e2814815977e">  871</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA30_M    0x40000000</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3c84212fb7fdd4822137353c255e3440">  872</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA30_S    30</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">// Field:    [29] CLRENA29</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">// interrupt number  29 (See EVENT:CPUIRQSEL29.EV for details). Reading the bit</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6361f6213c6d2af6f206e3b62de46210">  879</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA29      0x20000000</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5f5ccd196b08a03d4d7c731d03c8eab0">  880</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA29_BITN 29</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab489bc5f53811beec2530bdbaac299d2">  881</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA29_M    0x20000000</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac918a29f9df8fed8930f8d15dc78d9d4">  882</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA29_S    29</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">// Field:    [28] CLRENA28</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">// interrupt number  28 (See EVENT:CPUIRQSEL28.EV for details). Reading the bit</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abeab81da093e5f506e655479b392f1af">  889</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA28      0x10000000</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a48334d8bb07117abfbc0c3441288e39d">  890</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA28_BITN 28</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af4098507807080aa17aefb55b65f6a4e">  891</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA28_M    0x10000000</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a60185a080b928d87516959db236a5bed">  892</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA28_S    28</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">// Field:    [27] CLRENA27</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">// interrupt number  27 (See EVENT:CPUIRQSEL27.EV for details). Reading the bit</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ada57cd7a65ee9ea4a1e2333594000a96">  899</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA27      0x08000000</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6e0789b9c4f52de17b56378f7ccc2a68">  900</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA27_BITN 27</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9ab357136b56dac24c16a7c3f1aa97a3">  901</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA27_M    0x08000000</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7adcc0c777732636f9829e48e21fb401">  902</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA27_S    27</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">// Field:    [26] CLRENA26</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">// interrupt number  26 (See EVENT:CPUIRQSEL26.EV for details). Reading the bit</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8703dae9afa779d92bf9516132c3a727">  909</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA26      0x04000000</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac2bcaf5b0a0c9abb70802f211c31b7ed">  910</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA26_BITN 26</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5b4597acd66180963d0e57c7e834245e">  911</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA26_M    0x04000000</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a79952256c0a3ef71318d2aa0df0c0893">  912</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA26_S    26</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">// Field:    [25] CLRENA25</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">// interrupt number  25 (See EVENT:CPUIRQSEL25.EV for details). Reading the bit</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a80062e5f4e79f9227a8ff3bd4dfa3671">  919</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA25      0x02000000</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a76410bfe4ef7213e3ebf0792d0c77564">  920</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA25_BITN 25</span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abd3db7cdaaff26f9296da465bc57a160">  921</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA25_M    0x02000000</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4b5752eb5e344e3db7ac5dcc68e835e2">  922</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA25_S    25</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">// Field:    [24] CLRENA24</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">// interrupt number  24 (See EVENT:CPUIRQSEL24.EV for details). Reading the bit</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a160bc52e932c3ee751b0f1186275d04e">  929</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA24      0x01000000</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a58b51516361d318d809d7a30d8d234ff">  930</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA24_BITN 24</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a00189fb27f1947e8d0282ad45bfeca20">  931</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA24_M    0x01000000</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a602fb3afbcae069a877ac900dcae260c">  932</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA24_S    24</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">// Field:    [23] CLRENA23</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">// interrupt number  23 (See EVENT:CPUIRQSEL23.EV for details). Reading the bit</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4a408eab745dbee4088b9dfa5dcdbd09">  939</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA23      0x00800000</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a072884234d7f51c9e1518eb0bf6545d2">  940</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA23_BITN 23</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a24f6b384321fd359862759d94d1ff44a">  941</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA23_M    0x00800000</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aab769d983fbc180df49650b52ac27a81">  942</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA23_S    23</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">// Field:    [22] CLRENA22</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">// interrupt number  22 (See EVENT:CPUIRQSEL22.EV for details). Reading the bit</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad800093671313ab7c9deec17a00ee691">  949</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA22      0x00400000</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae5a74e3325842a0f3499ddf36ffc1567">  950</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA22_BITN 22</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab35af76bd01aeae408d2f89b65e90e0a">  951</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA22_M    0x00400000</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a92546d35d4c76a746be22a7861f836de">  952</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA22_S    22</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">// Field:    [21] CLRENA21</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">// interrupt number  21 (See EVENT:CPUIRQSEL21.EV for details). Reading the bit</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#addc4125704a335fde4dbcb09bc0a9f54">  959</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA21      0x00200000</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7ecf24a7356d81caec24518ccc800d77">  960</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA21_BITN 21</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae71a2e4b5a72a7db656d8314ade819c2">  961</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA21_M    0x00200000</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a683951c76367bddb9deca7cac1399a6a">  962</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA21_S    21</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">// Field:    [20] CLRENA20</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">// interrupt number  20 (See EVENT:CPUIRQSEL20.EV for details). Reading the bit</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a263717c3db9770f51d6236df604cae9d">  969</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA20      0x00100000</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab6e6477b1016d3b3ecf1a4372cb07d9d">  970</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA20_BITN 20</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a63e091216b4c0d09ce6f82a297add6a9">  971</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA20_M    0x00100000</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3a0faada79dcd035bec90e68ab0638b8">  972</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA20_S    20</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">// Field:    [19] CLRENA19</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">// interrupt number  19 (See EVENT:CPUIRQSEL19.EV for details). Reading the bit</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac8286cb5de4438cc64c14518350386ae">  979</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA19      0x00080000</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0d282c2866ffe5cfa1204360e67436cd">  980</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA19_BITN 19</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaca094d9bfda126057000ad4ccf9c8cd">  981</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA19_M    0x00080000</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abe95d86d18db89e9fdbbf99cd835b70d">  982</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA19_S    19</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">// Field:    [18] CLRENA18</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">// interrupt number  18 (See EVENT:CPUIRQSEL18.EV for details). Reading the bit</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2b82f6c7f7a01ec6b86f76aa9166d499">  989</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA18      0x00040000</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2169d061ca997d196041b80db1134242">  990</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA18_BITN 18</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6fa96dd1f2ff000f868a57647019f45b">  991</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA18_M    0x00040000</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2c2999d4c292905336295c683cecdca5">  992</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA18_S    18</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">// Field:    [17] CLRENA17</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">// interrupt number  17 (See EVENT:CPUIRQSEL17.EV for details). Reading the bit</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1963e2cda0139607fe8fbbc8e3751ee4">  999</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA17      0x00020000</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab3754935913da72537d42d7135650252"> 1000</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA17_BITN 17</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab7b5c5aaf4667c6d05a1989df7238e20"> 1001</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA17_M    0x00020000</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af35ba6f405590aff2f65e3b770f327f9"> 1002</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA17_S    17</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">// Field:    [16] CLRENA16</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">// interrupt number  16 (See EVENT:CPUIRQSEL16.EV for details). Reading the bit</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8d92895a9a356ef5b438dba2060ac0c3"> 1009</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA16      0x00010000</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a97c963405b172ea747343184cd5165e5"> 1010</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA16_BITN 16</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a82ea6fda0804317f1350e043f5fa0169"> 1011</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA16_M    0x00010000</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a07832d0ea930d0e251eb8b37f540f718"> 1012</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA16_S    16</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">// Field:    [15] CLRENA15</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">// interrupt number  15 (See EVENT:CPUIRQSEL15.EV for details). Reading the bit</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa7ba972909233b5767952ac51c41c625"> 1019</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA15      0x00008000</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a37eaccbdc2e5bc3e4bcb69fee8b1fe21"> 1020</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA15_BITN 15</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3745d77a4e0d30688a2ba50733597839"> 1021</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA15_M    0x00008000</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad71f1d8144ad53370763c39b6d4510e3"> 1022</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA15_S    15</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">// Field:    [14] CLRENA14</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">// interrupt number  14 (See EVENT:CPUIRQSEL14.EV for details). Reading the bit</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aea16d2b93b80e9ca41434d32d2814551"> 1029</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA14      0x00004000</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac6045eda36fd4607df5eb8a91743adc3"> 1030</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA14_BITN 14</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa26e60d61f2d852e731fde4903a6deaa"> 1031</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA14_M    0x00004000</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a83f5bb78a1dee88032dad79997bec02f"> 1032</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA14_S    14</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">// Field:    [13] CLRENA13</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">// interrupt number  13 (See EVENT:CPUIRQSEL13.EV for details). Reading the bit</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a559d84a03b418f912e263c4c59b6ad34"> 1039</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA13      0x00002000</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adcdb08ef72c377458f1597bca660facb"> 1040</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA13_BITN 13</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9a7b65e126d34607b440046022cbdefb"> 1041</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA13_M    0x00002000</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a62cb7f4789705230b755c933cf9a370c"> 1042</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA13_S    13</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">// Field:    [12] CLRENA12</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">// interrupt number  12 (See EVENT:CPUIRQSEL12.EV for details). Reading the bit</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5adeaad70607cb60ad170d25b4575893"> 1049</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA12      0x00001000</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acc75e1f21afe78ee01c8ae9f5a62f5b0"> 1050</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA12_BITN 12</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad4978498f59e13d2247f66fd333f97c6"> 1051</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA12_M    0x00001000</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad461cc41f49f467583789db7b05357ba"> 1052</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA12_S    12</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">// Field:    [11] CLRENA11</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">// interrupt number  11 (See EVENT:CPUIRQSEL11.EV for details). Reading the bit</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1f9f9f93ad2243fa3b6edf3bb2b20405"> 1059</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA11      0x00000800</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a091d563ce51bfd857cbd7baa60f0f880"> 1060</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA11_BITN 11</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6fa83db73ae96c9c07f878c225d55a8f"> 1061</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA11_M    0x00000800</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a17ab31b15c1bbda3cda2b2d04d6762a9"> 1062</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA11_S    11</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">// Field:    [10] CLRENA10</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">// interrupt number  10 (See EVENT:CPUIRQSEL10.EV for details). Reading the bit</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#add9eb6b9a3358feed181239d465610a2"> 1069</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA10      0x00000400</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acfa26c4bcacd71914ef3026bd9b0ca46"> 1070</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA10_BITN 10</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad0fbf8fd70ba0643d1b78801465409a5"> 1071</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA10_M    0x00000400</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7a6aecdcbedc86bff6a6940a49389a48"> 1072</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA10_S    10</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">// Field:     [9] CLRENA9</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">// interrupt number  9 (See EVENT:CPUIRQSEL9.EV for details). Reading the bit</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9cdc482162bbe82d722219aa2c32beb7"> 1079</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA9      0x00000200</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aff4b631d65fee3155a3036cd97b91bd7"> 1080</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA9_BITN 9</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab9e126c5aed464ba7f53da4dc21dceb7"> 1081</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA9_M    0x00000200</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a13faa70f49a4cf96c63f5c1e0f8a162d"> 1082</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA9_S    9</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">// Field:     [8] CLRENA8</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">// interrupt number  8 (See EVENT:CPUIRQSEL8.EV for details). Reading the bit</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5c65ce36ea154c100a8814abe8d4a5c1"> 1089</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA8      0x00000100</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac42633d237b39bcf798fae8042565d66"> 1090</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA8_BITN 8</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a50c3e5f617ec1bbded97bdbdb489c11f"> 1091</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA8_M    0x00000100</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7e968b81051225bfd7d9ebe963d1b6e1"> 1092</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA8_S    8</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">// Field:     [7] CLRENA7</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">// interrupt number  7 (See EVENT:CPUIRQSEL7.EV for details). Reading the bit</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aed76618de43faae8e1b543152f3dc5bc"> 1099</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA7      0x00000080</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a88dedd412e7bf4bd52f0c087d1bae23e"> 1100</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA7_BITN 7</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a32b27e21008c5281a58ed92c279f578b"> 1101</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA7_M    0x00000080</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a79d4fc6249fad8206fb5bf5595b6cf32"> 1102</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA7_S    7</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">// Field:     [6] CLRENA6</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">// interrupt number  6 (See EVENT:CPUIRQSEL6.EV for details). Reading the bit</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3f27b64815c1531186e1664bd9b89be6"> 1109</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA6      0x00000040</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a800ec42d6f817cec33ba6f250abce117"> 1110</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA6_BITN 6</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a41bf8e350501fd2654724327fc598982"> 1111</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA6_M    0x00000040</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a102bb84fcb1890ece6a0411603aba1b1"> 1112</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA6_S    6</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">// Field:     [5] CLRENA5</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">// interrupt number  5 (See EVENT:CPUIRQSEL5.EV for details). Reading the bit</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a18c767f94e8059437390d132eddeb860"> 1119</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA5      0x00000020</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a594f1c327a878e1e7b5bd890d236fe83"> 1120</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA5_BITN 5</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab7c045ada145b76df111c9e57a423dc9"> 1121</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA5_M    0x00000020</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae375280e3b4a018f76551281650f5844"> 1122</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA5_S    5</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">// Field:     [4] CLRENA4</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">// interrupt number  4 (See EVENT:CPUIRQSEL4.EV for details). Reading the bit</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1af0db1f9267b0986ccf20e8a65b15b8"> 1129</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA4      0x00000010</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acc69fbacefab239ea9e1c57ba57097e9"> 1130</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA4_BITN 4</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9aa1c8f5e0dd070c0d36510ad04bafca"> 1131</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA4_M    0x00000010</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acb93ffddf105a5d241a0eaec1e48b17a"> 1132</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA4_S    4</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">// Field:     [3] CLRENA3</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">// interrupt number  3 (See EVENT:CPUIRQSEL3.EV for details). Reading the bit</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a81dda01339ea4aa691ad731e9368d632"> 1139</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA3      0x00000008</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aad451779c6ae5db4abb38ccb8c63d944"> 1140</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA3_BITN 3</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a89e77aa494048612ea4757ce219fbe88"> 1141</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA3_M    0x00000008</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af3dbb383ea70e73b14edc5bc4833c03f"> 1142</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA3_S    3</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">// Field:     [2] CLRENA2</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">// interrupt number  2 (See EVENT:CPUIRQSEL2.EV for details). Reading the bit</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3f9000e5d67f3b1606b1f9c187c1252f"> 1149</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA2      0x00000004</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7a92ec65be5cd24fce20eaa4ab8ac4ac"> 1150</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA2_BITN 2</span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a54e784804418845b990b3a8bfa32a17d"> 1151</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA2_M    0x00000004</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4da1fb64b606869f0274c913d99a2a04"> 1152</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA2_S    2</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">// Field:     [1] CLRENA1</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">// interrupt number  1 (See EVENT:CPUIRQSEL1.EV for details). Reading the bit</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aadb24b4a496940205e24694182236f5d"> 1159</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA1      0x00000002</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a273a1e2197ae7ab25de45c34e283c6e1"> 1160</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA1_BITN 1</span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a86a01b4ea08c24240dd57e932d777722"> 1161</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA1_M    0x00000002</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adeb432d5df546e5378c6b46c6fb0bab0"> 1162</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA1_S    1</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">// Field:     [0] CLRENA0</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">// interrupt number  0 (See EVENT:CPUIRQSEL0.EV for details). Reading the bit</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afee0fcb3efc6d78850c67c42fb1f394b"> 1169</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA0      0x00000001</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab62d38cf925f80be144005e78696ed1f"> 1170</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA0_BITN 0</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4c12f319b32ca3a7003918045b8024f3"> 1171</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA0_M    0x00000001</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9450940235c63a35eb8d7066d718cc8a"> 1172</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER0_CLRENA0_S    0</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_ICER1</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">// Field:     [5] CLRENA37</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">// interrupt number  37 (See EVENT:CPUIRQSEL37.EV for details). Reading the bit</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af18ce353f04380d3d00c183c0f06622f"> 1184</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA37      0x00000020</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a70d0fa2443eb289947891d48bb27e648"> 1185</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA37_BITN 5</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a465a5bef4a5e981d127745ee138a1cb0"> 1186</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA37_M    0x00000020</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af08754b66ffa7fadc3123f851c81f4ae"> 1187</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA37_S    5</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">// Field:     [4] CLRENA36</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">// interrupt number  36 (See EVENT:CPUIRQSEL36.EV for details). Reading the bit</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a79507d37d9b02e923882ba2919ec9f55"> 1194</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA36      0x00000010</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad40c94b6147e50c3d0e05f4ffeac043e"> 1195</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA36_BITN 4</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aae29db45299c60ed6340a3d737f931cd"> 1196</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA36_M    0x00000010</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a67f35c4c1b5bfc2e035aa5cfa54a2b55"> 1197</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA36_S    4</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">// Field:     [3] CLRENA35</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">// interrupt number  35 (See EVENT:CPUIRQSEL35.EV for details). Reading the bit</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2f3b36f699c8145bfa125af244ca4c0c"> 1204</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA35      0x00000008</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1a101d4f1fab5113efe483f1bad154c6"> 1205</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA35_BITN 3</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a75ca58c4f136c849cbf8598e852bc289"> 1206</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA35_M    0x00000008</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7db4f3a87dc09058422a6f4ad3c60a5d"> 1207</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA35_S    3</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">// Field:     [2] CLRENA34</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">// interrupt number  34 (See EVENT:CPUIRQSEL34.EV for details). Reading the bit</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5e788fa848444b1377fc805a44a11f7f"> 1214</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA34      0x00000004</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2f6ff58f607571ffff6e6758501c7283"> 1215</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA34_BITN 2</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acbab11a50796db41c4f4115f2d7eb7d0"> 1216</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA34_M    0x00000004</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0e69e0a0f4c1141d002940dd84048814"> 1217</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA34_S    2</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">// Field:     [1] CLRENA33</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">// interrupt number  33 (See EVENT:CPUIRQSEL33.EV for details). Reading the bit</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab4effa93595a6c03c8cafc9c1988cdff"> 1224</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA33      0x00000002</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0d630b80dc07505fde333f93c89a2c65"> 1225</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA33_BITN 1</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aee99cee5d436467c763bccb26f55cc46"> 1226</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA33_M    0x00000002</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac62cb5a445123cf8a2598a8bad00a304"> 1227</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA33_S    1</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">// Field:     [0] CLRENA32</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit disables the</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">// interrupt number  32 (See EVENT:CPUIRQSEL32.EV for details). Reading the bit</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">// returns its current enable state.</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2d44c11c0efc0fc7cc69d4843abc1e08"> 1234</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA32      0x00000001</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa7ce8a3e84a51256371bd340a541809a"> 1235</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA32_BITN 0</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af883c756d21bd47744bdb515196b8de5"> 1236</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA32_M    0x00000001</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0b18200f827c6383f6727e53b700dea4"> 1237</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICER1_CLRENA32_S    0</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_ISPR0</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">// Field:    [31] SETPEND31</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">// interrupt number 31 (See EVENT:CPUIRQSEL31.EV for details). Reading the bit</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad46015910b66845faaa14215926dd42b"> 1249</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND31      0x80000000</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3e33ea249dc726264398da1c5266bee5"> 1250</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND31_BITN 31</span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a611b22cc246deeb128bd02b0e15bc5a8"> 1251</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND31_M    0x80000000</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5649f0225a402dc3d604a9a6364c0463"> 1252</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND31_S    31</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">// Field:    [30] SETPEND30</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">// interrupt number 30 (See EVENT:CPUIRQSEL30.EV for details). Reading the bit</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a20812592d0a07af0112d8f5bdf239b11"> 1259</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND30      0x40000000</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a40db3e7cbe1faf64129fc6e77af3383a"> 1260</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND30_BITN 30</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af85bb97b1a31bb32f33ab95469e6d131"> 1261</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND30_M    0x40000000</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aec3f339b6886675842c2c7126cb39f57"> 1262</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND30_S    30</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">// Field:    [29] SETPEND29</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">// interrupt number 29 (See EVENT:CPUIRQSEL29.EV for details). Reading the bit</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acb6bcdcd79189c5ed799d9bfead403bf"> 1269</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND29      0x20000000</span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aee6aec02599da0224ca62458fe314f42"> 1270</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND29_BITN 29</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a90901ce64482d2258803303500faba6d"> 1271</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND29_M    0x20000000</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1b0c0d1922c5de49d703b1b08546fc7e"> 1272</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND29_S    29</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">// Field:    [28] SETPEND28</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">// interrupt number 28 (See EVENT:CPUIRQSEL28.EV for details). Reading the bit</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a00d8ef2a1e46ee6aa80e3443c602df85"> 1279</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND28      0x10000000</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8ea5c29a7eae28cbf778a1dbec5ae85a"> 1280</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND28_BITN 28</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a801b36e5f2f73f8bd37b2b148260a9d6"> 1281</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND28_M    0x10000000</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acd783337a6ea08c21085d0c93a11289c"> 1282</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND28_S    28</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">// Field:    [27] SETPEND27</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">// interrupt number 27 (See EVENT:CPUIRQSEL27.EV for details). Reading the bit</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7b173f331c59814968c18261be200055"> 1289</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND27      0x08000000</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad76d439f6bfa870cbe2985d35e893319"> 1290</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND27_BITN 27</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae5a64fa8921e090fef399a1ebba9a823"> 1291</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND27_M    0x08000000</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae8e386a5fff813b30d932ee893162c48"> 1292</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND27_S    27</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">// Field:    [26] SETPEND26</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">// interrupt number 26 (See EVENT:CPUIRQSEL26.EV for details). Reading the bit</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1a79982b9804c7463b7449e65a0afe11"> 1299</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND26      0x04000000</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2cefb8cfc82015534ddd032cdd1bd8f4"> 1300</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND26_BITN 26</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0382e1f053127250fb12aac627626413"> 1301</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND26_M    0x04000000</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a32b0dbb407a185f5c50d821f52774d04"> 1302</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND26_S    26</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">// Field:    [25] SETPEND25</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">// interrupt number 25 (See EVENT:CPUIRQSEL25.EV for details). Reading the bit</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac772d3a55fd35641df63476e6c62339c"> 1309</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND25      0x02000000</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac6480511dade216ed2aa090817c9528e"> 1310</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND25_BITN 25</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3fc28347ca91b47cb8e9ce68cd933ce0"> 1311</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND25_M    0x02000000</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7763cd812de1df052d1ef2cb880d9cd9"> 1312</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND25_S    25</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">// Field:    [24] SETPEND24</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">// interrupt number 24 (See EVENT:CPUIRQSEL24.EV for details). Reading the bit</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aff27905fae1b879047451761ac382103"> 1319</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND24      0x01000000</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab46e8a11122c97dfe3769678c8e033fc"> 1320</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND24_BITN 24</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8fac3dfae224931064a1962f25a65f44"> 1321</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND24_M    0x01000000</span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae63a49c416306ea97c35f15d6cfa2882"> 1322</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND24_S    24</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">// Field:    [23] SETPEND23</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">// interrupt number 23 (See EVENT:CPUIRQSEL23.EV for details). Reading the bit</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a949285365929fcf29748af5457ae5a25"> 1329</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND23      0x00800000</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac6ff5a2b7c6785b70bb794bd00ce5e4c"> 1330</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND23_BITN 23</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa16cd9b946ca871987affa23b8f666d1"> 1331</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND23_M    0x00800000</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a662fd9a5d7601faa30b15833c84f614c"> 1332</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND23_S    23</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">// Field:    [22] SETPEND22</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment">// interrupt number 22 (See EVENT:CPUIRQSEL22.EV for details). Reading the bit</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0cdd422816df073c298989a5dece0a17"> 1339</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND22      0x00400000</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3df21a27dbad59eba1d8ea2606cd94d8"> 1340</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND22_BITN 22</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a901d3de0db52f11142987fe7c0cc86b0"> 1341</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND22_M    0x00400000</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a67cf159396d60fe80e805c5a76bd230e"> 1342</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND22_S    22</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">// Field:    [21] SETPEND21</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">// interrupt number 21 (See EVENT:CPUIRQSEL21.EV for details). Reading the bit</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a373efbf15c16156d30299f25cdea5776"> 1349</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND21      0x00200000</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae59d5a28096ad326f6320d8381179148"> 1350</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND21_BITN 21</span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af43754174e155086fa8452e1f3747b9e"> 1351</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND21_M    0x00200000</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9fb47bf3eafdaff9141b15b92c6cbee3"> 1352</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND21_S    21</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">// Field:    [20] SETPEND20</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">// interrupt number 20 (See EVENT:CPUIRQSEL20.EV for details). Reading the bit</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa14fb507237c480fd1b406adeaf50619"> 1359</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND20      0x00100000</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab3a9ddd9c5447f79e76ebef620af486e"> 1360</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND20_BITN 20</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6532c8673a4726113e3c9ccaa403ba09"> 1361</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND20_M    0x00100000</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaccf80bbca070ca306869739d6d2ee2f"> 1362</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND20_S    20</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">// Field:    [19] SETPEND19</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">// interrupt number 19 (See EVENT:CPUIRQSEL19.EV for details). Reading the bit</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab541835f8128638a5e92ccc2f99bf2b7"> 1369</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND19      0x00080000</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9116624873479ee46eccce01daec0979"> 1370</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND19_BITN 19</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaacf152917d01ce7a681d56f7bd9b009"> 1371</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND19_M    0x00080000</span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a195ccb58e3671ce5ac0f4fa437fa8160"> 1372</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND19_S    19</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">// Field:    [18] SETPEND18</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">// interrupt number 18 (See EVENT:CPUIRQSEL18.EV for details). Reading the bit</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a73371d771bdade05e3698c488e64929f"> 1379</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND18      0x00040000</span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a048ec32bf981061e88f481c017258fea"> 1380</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND18_BITN 18</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a95367e894ab8c4d80beafe30f0d9a9e3"> 1381</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND18_M    0x00040000</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af3c2dd081e536a89c7600ae9f515fc9d"> 1382</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND18_S    18</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">// Field:    [17] SETPEND17</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">// interrupt number 17 (See EVENT:CPUIRQSEL17.EV for details). Reading the bit</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac235331d3fb64b1cd2248fa7abfa2a03"> 1389</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND17      0x00020000</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6c736fabd78471616a560e6d81c8f2cc"> 1390</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND17_BITN 17</span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4f71224e2ec8b52af5bf7f566760b304"> 1391</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND17_M    0x00020000</span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa569aa3def422be75a1eef3c945bf2b3"> 1392</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND17_S    17</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">// Field:    [16] SETPEND16</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">// interrupt number 16 (See EVENT:CPUIRQSEL16.EV for details). Reading the bit</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acb3e53ce9e868a1def5508d304b54ee3"> 1399</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND16      0x00010000</span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a202e02a60b47796fb088df507df592f4"> 1400</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND16_BITN 16</span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a16c75f40397bb5e33527ff1df0069b37"> 1401</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND16_M    0x00010000</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2f0e6058c9b092ae45a2f3d81e751001"> 1402</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND16_S    16</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment">// Field:    [15] SETPEND15</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">// interrupt number 15 (See EVENT:CPUIRQSEL15.EV for details). Reading the bit</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad174e8494f272f0e308a7e5913d87a8d"> 1409</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND15      0x00008000</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1e8c9c5dee326a647f4e037b555f0caa"> 1410</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND15_BITN 15</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a50c413e2d6e463545be4520bb40ce4fc"> 1411</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND15_M    0x00008000</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a37d7b4c303816a9c3195208885b03408"> 1412</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND15_S    15</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment">// Field:    [14] SETPEND14</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment">// interrupt number 14 (See EVENT:CPUIRQSEL14.EV for details). Reading the bit</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adc8cb6007748aeaba6ed4c8d628dba3b"> 1419</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND14      0x00004000</span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a965af6a2ed5bfe14595b62c691b60595"> 1420</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND14_BITN 14</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac0e061509db14d32d4648372c0a9f0df"> 1421</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND14_M    0x00004000</span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a22c88a8d857e12a8bd7cf5f98b57f01a"> 1422</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND14_S    14</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment">// Field:    [13] SETPEND13</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">// interrupt number 13 (See EVENT:CPUIRQSEL13.EV for details). Reading the bit</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9a0dbcd753304633564bb8c43d012b4a"> 1429</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND13      0x00002000</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a06aa90223621221f56d0acb98d0adece"> 1430</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND13_BITN 13</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a92e7d0c3912afd674d5849dbb0f5f034"> 1431</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND13_M    0x00002000</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a32feee4de561a261a4266add1ffd010f"> 1432</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND13_S    13</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">// Field:    [12] SETPEND12</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">// interrupt number 12 (See EVENT:CPUIRQSEL12.EV for details). Reading the bit</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9b7b8dd99b40754c5cbb559517d5124c"> 1439</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND12      0x00001000</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a24fd31160c8de8dce790f9185849ff82"> 1440</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND12_BITN 12</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acebf17b107fdf7da8c7f4170e512b340"> 1441</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND12_M    0x00001000</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae23e35ace74f2160b3e843a92f2f12d6"> 1442</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND12_S    12</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment">// Field:    [11] SETPEND11</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">// interrupt number 11 (See EVENT:CPUIRQSEL11.EV for details). Reading the bit</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adc43661b517ab5eca2480df939a9eb28"> 1449</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND11      0x00000800</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ada520ee2aee5790ec29cf27b1d554239"> 1450</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND11_BITN 11</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a466159739ca1c45c2facd11a3a7da4fc"> 1451</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND11_M    0x00000800</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac88ae6f2d02b4aab93bc49c104964e28"> 1452</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND11_S    11</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">// Field:    [10] SETPEND10</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">// interrupt number 10 (See EVENT:CPUIRQSEL10.EV for details). Reading the bit</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a89cb7d18381a3de918b9514cfb3150c8"> 1459</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND10      0x00000400</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a079056106a626d3f85e5cc20186cadf8"> 1460</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND10_BITN 10</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a062fd5d690953e443fc332ad22984218"> 1461</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND10_M    0x00000400</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a10574ff1f0cc36ff1dc45dd2dc5e9d2b"> 1462</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND10_S    10</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">// Field:     [9] SETPEND9</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment">// interrupt number 9 (See EVENT:CPUIRQSEL9.EV for details). Reading the bit</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acb0d17d6f4074f7e9bbc91c3aba706fe"> 1469</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND9      0x00000200</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab9d7539766bba1dd4b6d3cdae186215d"> 1470</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND9_BITN 9</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7a307f79b8bb510a4f260ef7774377ab"> 1471</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND9_M    0x00000200</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#accfbf4530825e3fb75244d9a1e290d61"> 1472</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND9_S    9</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">// Field:     [8] SETPEND8</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">// interrupt number 8 (See EVENT:CPUIRQSEL8.EV for details). Reading the bit</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a99b426dfcb8f032edb667a15b8ea47e7"> 1479</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND8      0x00000100</span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aca94ce2f9e4b22dbd992983523a18479"> 1480</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND8_BITN 8</span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9f09c506f556c05a781f1fde74affea2"> 1481</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND8_M    0x00000100</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a67c92ee01ab6470202273147fc68e035"> 1482</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND8_S    8</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">// Field:     [7] SETPEND7</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">// interrupt number 7 (See EVENT:CPUIRQSEL7.EV for details). Reading the bit</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a316724fdeb8edfeeba760c551970376c"> 1489</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND7      0x00000080</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac8a0edc72397a3399f3b8b1fb3962605"> 1490</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND7_BITN 7</span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae0dd7c4c928a4ed43ef2466aea7f8c05"> 1491</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND7_M    0x00000080</span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adf61708f5ed59097a1711269c496c0f4"> 1492</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND7_S    7</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">// Field:     [6] SETPEND6</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="comment">// interrupt number 6 (See EVENT:CPUIRQSEL6.EV for details). Reading the bit</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae9059f88539bdaae48400e8c11ee5cd5"> 1499</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND6      0x00000040</span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afdf0820d12e663dbba7e25a67fb253a2"> 1500</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND6_BITN 6</span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaff3296e5fa721a17f984a349b6d8a44"> 1501</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND6_M    0x00000040</span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a78ac56d4e234a75b350aa66fe90e3e1e"> 1502</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND6_S    6</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">// Field:     [5] SETPEND5</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">// interrupt number 5 (See EVENT:CPUIRQSEL5.EV for details). Reading the bit</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abe7d72f550ce2b02c82b95dab897b42b"> 1509</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND5      0x00000020</span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1feeed41b82e0d5f2b047876d3bdecc8"> 1510</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND5_BITN 5</span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8822b21ec5ffc683af4eab0cdaa2025f"> 1511</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND5_M    0x00000020</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab02f1925826ebc1de650638c4b61cd90"> 1512</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND5_S    5</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">// Field:     [4] SETPEND4</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">// interrupt number 4 (See EVENT:CPUIRQSEL4.EV for details). Reading the bit</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3173c534fd392eb06e62ea02373fb68b"> 1519</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND4      0x00000010</span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a59b5187793ac538f232c712831441911"> 1520</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND4_BITN 4</span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2baff1d8f6146e87b259f063dab56adf"> 1521</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND4_M    0x00000010</span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4ccad2705fba0cded23c5d6ccdf8f961"> 1522</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND4_S    4</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">// Field:     [3] SETPEND3</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment">// interrupt number 3 (See EVENT:CPUIRQSEL3.EV for details). Reading the bit</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2b8d51f9c1288d1602b6d507e6087f12"> 1529</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND3      0x00000008</span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a06aa678e119889ef06e5c20327ce3cea"> 1530</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND3_BITN 3</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad6516d7f3c274153a160adb2a58f1b7e"> 1531</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND3_M    0x00000008</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7c059dc42fb51991f597b4be8676af75"> 1532</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND3_S    3</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment">// Field:     [2] SETPEND2</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">// interrupt number 2 (See EVENT:CPUIRQSEL2.EV for details). Reading the bit</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8c73df704a2cb6e3938bae17093e6f5c"> 1539</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND2      0x00000004</span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa3fc22a5abc4c7f0da24f8a77b2e6da5"> 1540</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND2_BITN 2</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2a2fdfae6faeda341c5dbbcd17a7088a"> 1541</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND2_M    0x00000004</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab566692ce58d0f38367a856cde31a37d"> 1542</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND2_S    2</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">// Field:     [1] SETPEND1</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment">// interrupt number 1 (See EVENT:CPUIRQSEL1.EV for details). Reading the bit</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac5749feb8420b50a3f20fb5cfbea7994"> 1549</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND1      0x00000002</span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4966507bcaafdabea8c2ef536e704b75"> 1550</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND1_BITN 1</span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aae28efbff4d40fad9d9d8d4787d8c83f"> 1551</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND1_M    0x00000002</span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a98a5f718fa23a32c6cdd5d5caa631529"> 1552</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND1_S    1</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">// Field:     [0] SETPEND0</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">// interrupt number 0 (See EVENT:CPUIRQSEL0.EV for details). Reading the bit</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad4dda52d7ea736c2e1e162ed42ec7f41"> 1559</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND0      0x00000001</span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9efa255c3b61eac13f489e565b2ea630"> 1560</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND0_BITN 0</span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a270df55cc711f90744ba42225cf45c22"> 1561</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND0_M    0x00000001</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8cd053c16b6140db060cb3608766427f"> 1562</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR0_SETPEND0_S    0</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_ISPR1</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">// Field:     [5] SETPEND37</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">// interrupt number 37 (See EVENT:CPUIRQSEL37.EV for details). Reading the bit</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0259d75b635838895d840f73522674cc"> 1574</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND37      0x00000020</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a50988f060e60e1ad4eadd792e3b43b9e"> 1575</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND37_BITN 5</span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a684cec7971396bd8184b6f20c695c5c2"> 1576</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND37_M    0x00000020</span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3fad891e60f70b107ed9663bd09fef93"> 1577</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND37_S    5</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">// Field:     [4] SETPEND36</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">// interrupt number 36 (See EVENT:CPUIRQSEL36.EV for details). Reading the bit</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3f72ef931a7625881bcc0290bff13d4d"> 1584</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND36      0x00000010</span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a997ee878544cd62e69e98eb5ba62ddb7"> 1585</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND36_BITN 4</span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a35a56891c7840ad11c6b39b40f9d8b22"> 1586</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND36_M    0x00000010</span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac2649a0d3aa67ee66639fab90f6cfa08"> 1587</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND36_S    4</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">// Field:     [3] SETPEND35</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">// interrupt number 35 (See EVENT:CPUIRQSEL35.EV for details). Reading the bit</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a017a474a7600fb992a7560aa2aba173c"> 1594</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND35      0x00000008</span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1a05aa2012d7a581d58910526dcea3bc"> 1595</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND35_BITN 3</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a786609c79c07bf617e4027f5080dbd33"> 1596</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND35_M    0x00000008</span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7e1452c3a015759c464ae5243c055571"> 1597</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND35_S    3</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">// Field:     [2] SETPEND34</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment">// interrupt number 34 (See EVENT:CPUIRQSEL34.EV for details). Reading the bit</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac7289f59ee943ae3626e3f4152f27948"> 1604</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND34      0x00000004</span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac6a8b808672ea35fff6c0c5598d41084"> 1605</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND34_BITN 2</span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1c344a0874874716945fba51ac18ab36"> 1606</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND34_M    0x00000004</span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a66c7913da3223c399db4489bc353f9f9"> 1607</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND34_S    2</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment">// Field:     [1] SETPEND33</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">// interrupt number 33 (See EVENT:CPUIRQSEL33.EV for details). Reading the bit</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a09469224e8ef3de8343c1b1a052549ea"> 1614</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND33      0x00000002</span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a09299955c9e95e7610ffbfc9c134697b"> 1615</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND33_BITN 1</span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af8f627ec7fb0b5e0d8c99e5f3baccfea"> 1616</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND33_M    0x00000002</span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ade5c67e275e8c2f2f154d534c98331a1"> 1617</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND33_S    1</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">// Field:     [0] SETPEND32</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit pends the</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">// interrupt number 32 (See EVENT:CPUIRQSEL32.EV for details). Reading the bit</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">// returns its current state.</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab217c1df14d74428f29590fc24a60d73"> 1624</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND32      0x00000001</span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abbb5587bb0e244658be186bba732863a"> 1625</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND32_BITN 0</span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5a5dacadd670a1badcbf2eb9bc2f6e0a"> 1626</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND32_M    0x00000001</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acb1bb2a021d8bc65987bb3e0a1316e9c"> 1627</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ISPR1_SETPEND32_S    0</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_ICPR0</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">// Field:    [31] CLRPEND31</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">// corresponding pending interrupt 31 (See EVENT:CPUIRQSEL31.EV for details).</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac288adb6a9813b0428352f990c1066d9"> 1639</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND31      0x80000000</span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aabe60668da2fa5c7359aec8f8a93b770"> 1640</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND31_BITN 31</span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a309c09437c5febca6077bb20af4c8bf5"> 1641</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND31_M    0x80000000</span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a62fee3cbc01cdca1c5a88dc966f93a75"> 1642</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND31_S    31</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">// Field:    [30] CLRPEND30</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">// corresponding pending interrupt 30 (See EVENT:CPUIRQSEL30.EV for details).</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aef450cc70585ade1f7f274a0692e160a"> 1649</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND30      0x40000000</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a75f83e62fb8658179ab4ce856af6fae0"> 1650</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND30_BITN 30</span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aedbb416d47487a463cf360cadc5ec0dc"> 1651</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND30_M    0x40000000</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5db0ffaab074fd3520ba33b7709db1cd"> 1652</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND30_S    30</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment">// Field:    [29] CLRPEND29</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">// corresponding pending interrupt 29 (See EVENT:CPUIRQSEL29.EV for details).</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5bb811662de1a4d5c501ad278ff53ed4"> 1659</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND29      0x20000000</span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab3cd1296cb99a12d0aeae05dea380d04"> 1660</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND29_BITN 29</span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad5fcbb9e73fe039c24730b038a377e89"> 1661</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND29_M    0x20000000</span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a349199cd6367d0a3c400c432a82036f3"> 1662</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND29_S    29</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment">// Field:    [28] CLRPEND28</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">// corresponding pending interrupt 28 (See EVENT:CPUIRQSEL28.EV for details).</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac7ed6832f803cf8c2bf8ffe628be041c"> 1669</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND28      0x10000000</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acd8de1d0ffc9753bb708094bc55434d1"> 1670</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND28_BITN 28</span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a83267ba73356926965e348dfea3fc2b3"> 1671</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND28_M    0x10000000</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaec170b971362b5f0e0a1cbf96ed289d"> 1672</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND28_S    28</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">// Field:    [27] CLRPEND27</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">// corresponding pending interrupt 27 (See EVENT:CPUIRQSEL27.EV for details).</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a656edd1e451c1411e04d4fb7653880aa"> 1679</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND27      0x08000000</span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a899517ad438acefcb27256e9ead0a967"> 1680</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND27_BITN 27</span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aece97ecf828138bdc791524852d112ac"> 1681</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND27_M    0x08000000</span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2d45b743694ca3f3343301a65306f530"> 1682</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND27_S    27</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">// Field:    [26] CLRPEND26</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">// corresponding pending interrupt 26 (See EVENT:CPUIRQSEL26.EV for details).</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9c99a496c009c0d2ef8d2bfe81151814"> 1689</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND26      0x04000000</span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac75e3b7eaf7c1545f2b55a2dfa42b3c2"> 1690</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND26_BITN 26</span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0546151bebcfcd0767fb35d52671dc9b"> 1691</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND26_M    0x04000000</span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a13b51d778100ecaa4f20d6b053b9d5c5"> 1692</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND26_S    26</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">// Field:    [25] CLRPEND25</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">// corresponding pending interrupt 25 (See EVENT:CPUIRQSEL25.EV for details).</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a448499291e70bd3e8dd9a8bd742a9297"> 1699</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND25      0x02000000</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acf81d5f8ce869a0e04df11520468b5fd"> 1700</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND25_BITN 25</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4c77d4ad05fde201e1b0248b1eafdd79"> 1701</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND25_M    0x02000000</span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae3a229e697c40938a55bedf5b9b7444c"> 1702</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND25_S    25</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment">// Field:    [24] CLRPEND24</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">// corresponding pending interrupt 24 (See EVENT:CPUIRQSEL24.EV for details).</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2b16fb578fc2f5c00145ac7a164fdaf8"> 1709</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND24      0x01000000</span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa886109ecc6848037834ac39fb30dd92"> 1710</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND24_BITN 24</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab1e2e591765f06177dcfd4134e3b83fe"> 1711</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND24_M    0x01000000</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af78c25b05066a0fc2aceac8549bc3e81"> 1712</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND24_S    24</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment">// Field:    [23] CLRPEND23</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment">// corresponding pending interrupt 23 (See EVENT:CPUIRQSEL23.EV for details).</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9cfbea4222001ad698e5a2a0ea1f77d5"> 1719</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND23      0x00800000</span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1e6b394a0208dcc193d9a3bcb0631eaf"> 1720</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND23_BITN 23</span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab2364cf3df92f83b990b8d61575fa3cd"> 1721</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND23_M    0x00800000</span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab6c448d494390efb3d4e4671c71b4cf3"> 1722</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND23_S    23</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">// Field:    [22] CLRPEND22</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment">// corresponding pending interrupt 22 (See EVENT:CPUIRQSEL22.EV for details).</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a477601b8cfa8d51dea716657f2e7ee54"> 1729</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND22      0x00400000</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3f66caf7f206b5779ea5212acb7b46b7"> 1730</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND22_BITN 22</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3965c31144af47971e7704cc68cad822"> 1731</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND22_M    0x00400000</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af55fdc2f697fd3dc9176dc47181a28c1"> 1732</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND22_S    22</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">// Field:    [21] CLRPEND21</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment">// corresponding pending interrupt 21 (See EVENT:CPUIRQSEL21.EV for details).</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4c1d3868e01192e98e5320c8e81f6652"> 1739</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND21      0x00200000</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a09426585ab830af82a292be4781dcc21"> 1740</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND21_BITN 21</span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a146caa4cdec9eef9da7e73aded5a1d90"> 1741</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND21_M    0x00200000</span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4d887521c0cf6504784a39160d4e6efe"> 1742</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND21_S    21</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment">// Field:    [20] CLRPEND20</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">// corresponding pending interrupt 20 (See EVENT:CPUIRQSEL20.EV for details).</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6d02bd98e791f5e062efa8b930c4d135"> 1749</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND20      0x00100000</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab1fbd50f868c25c8c9846f9c0ad6c4ca"> 1750</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND20_BITN 20</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3ef6ec5cb313834f5e825d362ed01467"> 1751</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND20_M    0x00100000</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa2c009ef3517ad99875f65808b107e9d"> 1752</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND20_S    20</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment">// Field:    [19] CLRPEND19</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment">// corresponding pending interrupt 19 (See EVENT:CPUIRQSEL19.EV for details).</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a85458d204edcb47eef7edb52f4d0ea91"> 1759</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND19      0x00080000</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aba3c4436216e053fabaed9bbaf82ec80"> 1760</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND19_BITN 19</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ace6086cbf32d5b08fdf38a2ae8d5a1d6"> 1761</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND19_M    0x00080000</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5b5b22c294c4e9f321757994a2e5a8dd"> 1762</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND19_S    19</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">// Field:    [18] CLRPEND18</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">// corresponding pending interrupt 18 (See EVENT:CPUIRQSEL18.EV for details).</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9638aa6ee0ebd3078e3ac9bc8997b325"> 1769</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND18      0x00040000</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abf53907a8583de3b7a80f7308042087b"> 1770</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND18_BITN 18</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adb26faf28d986cfc28a0df35263764cb"> 1771</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND18_M    0x00040000</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a20093000ac3b41ce73cfac39828b1350"> 1772</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND18_S    18</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment">// Field:    [17] CLRPEND17</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">// corresponding pending interrupt 17 (See EVENT:CPUIRQSEL17.EV for details).</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac15ec6cc6ad1bad32ca27108a2eb8675"> 1779</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND17      0x00020000</span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a16fb56875ca5763d04846993aef4ed5e"> 1780</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND17_BITN 17</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8c26c2380ffa694a087205c48be472a5"> 1781</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND17_M    0x00020000</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a704154fe6b91d0e58bec85e4168e09e0"> 1782</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND17_S    17</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment">// Field:    [16] CLRPEND16</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">// corresponding pending interrupt 16 (See EVENT:CPUIRQSEL16.EV for details).</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a077d84f18def94aaebb87b2b1fde8e98"> 1789</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND16      0x00010000</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8f24b50eb498542c09591ddc91fcae9d"> 1790</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND16_BITN 16</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acdfdcb403df210a149d380123dde896a"> 1791</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND16_M    0x00010000</span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0604f681be1a37cb2ad7b922c9e0450c"> 1792</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND16_S    16</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">// Field:    [15] CLRPEND15</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">// corresponding pending interrupt 15 (See EVENT:CPUIRQSEL15.EV for details).</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1a205d40c7a3b1b9742404ae41300b9e"> 1799</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND15      0x00008000</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae2f58305399ec0912091764dc74b5a2a"> 1800</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND15_BITN 15</span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a590dcacd478cd7f05abf275c593e0818"> 1801</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND15_M    0x00008000</span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a708b6a51c14db2c6bf71b05752c86556"> 1802</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND15_S    15</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">// Field:    [14] CLRPEND14</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">// corresponding pending interrupt 14 (See EVENT:CPUIRQSEL14.EV for details).</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abfb5782b58e2658d506c87696edf9964"> 1809</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND14      0x00004000</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a65f589d181b590e7d871d61842e0ac71"> 1810</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND14_BITN 14</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a92fa24767e7d1c722f2cea2aa88cb430"> 1811</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND14_M    0x00004000</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af8906852af14f6bbb89996a5eeaecc14"> 1812</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND14_S    14</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment">// Field:    [13] CLRPEND13</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">// corresponding pending interrupt 13 (See EVENT:CPUIRQSEL13.EV for details).</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8db59fce2db93b6a4076a5c6e30e2f7e"> 1819</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND13      0x00002000</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aef57a23a8c484c2cea8c6b1199b8c199"> 1820</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND13_BITN 13</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a986c440898190fb05245bb730183f812"> 1821</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND13_M    0x00002000</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac80beb5d7c091b41320f777e9e449736"> 1822</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND13_S    13</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment">// Field:    [12] CLRPEND12</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment">// corresponding pending interrupt 12 (See EVENT:CPUIRQSEL12.EV for details).</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a190b4a5ef042cccc24857506717c0ac4"> 1829</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND12      0x00001000</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8e7069ab4285a3bbf0d0fc8c790c3050"> 1830</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND12_BITN 12</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6f3be8e949fd5c64cc3b71f581faf146"> 1831</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND12_M    0x00001000</span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aef1a8d1f45ef1a902880a82c5939001a"> 1832</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND12_S    12</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment">// Field:    [11] CLRPEND11</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment">// corresponding pending interrupt 11 (See EVENT:CPUIRQSEL11.EV for details).</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaf3c728139dd9802d629d0bd23993aca"> 1839</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND11      0x00000800</span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aadb9a3a2d7df18ee74469971ba8a050e"> 1840</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND11_BITN 11</span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aae8ac7b6efabb74d5277808bd70fbf07"> 1841</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND11_M    0x00000800</span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a02a41d00cb4b97a35c19758bc3861404"> 1842</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND11_S    11</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">// Field:    [10] CLRPEND10</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">// corresponding pending interrupt 10 (See EVENT:CPUIRQSEL10.EV for details).</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adb5e0abf24bf18ee3e943f089cfb9ec0"> 1849</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND10      0x00000400</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa596a097d39a16756c77aa464b40f450"> 1850</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND10_BITN 10</span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab973d0338482e8ad92c17e917b2826bb"> 1851</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND10_M    0x00000400</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a969aa5818e1e472a31bedd5c0ff30c83"> 1852</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND10_S    10</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">// Field:     [9] CLRPEND9</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">// corresponding pending interrupt 9 (See EVENT:CPUIRQSEL9.EV for details).</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a536fd365d854dd708be85b00f97dac87"> 1859</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND9      0x00000200</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1a9e79410b5b5cc7dfb1296407c45298"> 1860</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND9_BITN 9</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#addfc2b2a2c6815c3f62306a726e964af"> 1861</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND9_M    0x00000200</span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a51a9dbb17bd9396ca3449ab0cfbbe842"> 1862</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND9_S    9</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment">// Field:     [8] CLRPEND8</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment">// corresponding pending interrupt 8 (See EVENT:CPUIRQSEL8.EV for details).</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa7e0615149df2ea83ceb723ff34c1f3c"> 1869</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND8      0x00000100</span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad80123c3b55a22b6947abcd236589ce6"> 1870</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND8_BITN 8</span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4d5e1f9be76c0b6d216b37fb9a9186f7"> 1871</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND8_M    0x00000100</span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a97ac0f20a8114a0877a6812cda0db5ac"> 1872</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND8_S    8</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment">// Field:     [7] CLRPEND7</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment">// corresponding pending interrupt 7 (See EVENT:CPUIRQSEL7.EV for details).</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a74f37e331f405c42879e6169e50d699d"> 1879</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND7      0x00000080</span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4abe544e83ca0a4bde03304d461c710b"> 1880</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND7_BITN 7</span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afee744acac433be6977071c6c371ee22"> 1881</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND7_M    0x00000080</span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1207340327c27323b55e7ce94058e191"> 1882</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND7_S    7</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">// Field:     [6] CLRPEND6</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment">// corresponding pending interrupt 6 (See EVENT:CPUIRQSEL6.EV for details).</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a28285a5aab90248a75c43c2c7faaecdf"> 1889</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND6      0x00000040</span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9979422fd07a348f2f6d770695cab9da"> 1890</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND6_BITN 6</span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae2c58e5868734ee171a0abf13c94a9f7"> 1891</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND6_M    0x00000040</span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afee8a967daaf8214e0f1d30b6d6d714d"> 1892</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND6_S    6</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">// Field:     [5] CLRPEND5</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment">// corresponding pending interrupt 5 (See EVENT:CPUIRQSEL5.EV for details).</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2a84eee4d289009039b48931895a8496"> 1899</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND5      0x00000020</span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8ca3426a289d4017935dd622c4b750c0"> 1900</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND5_BITN 5</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac3ef44d2faa0339446e7a4b55f525664"> 1901</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND5_M    0x00000020</span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a16cd709708cb01ff7d47e7e728c7b558"> 1902</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND5_S    5</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="comment">// Field:     [4] CLRPEND4</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">// corresponding pending interrupt 4 (See EVENT:CPUIRQSEL4.EV for details).</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afcac6a9e80a14edbaed19741be8c5aa0"> 1909</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND4      0x00000010</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a326c660e24cf707884363e54a1b843c7"> 1910</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND4_BITN 4</span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7c3cb282c4131988533954cb3edc990a"> 1911</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND4_M    0x00000010</span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a09f9632e9dad46f12d8442e253aad337"> 1912</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND4_S    4</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment">// Field:     [3] CLRPEND3</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="comment">// corresponding pending interrupt 3 (See EVENT:CPUIRQSEL3.EV for details).</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a776bb949c63470a2ff9d1341c0564876"> 1919</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND3      0x00000008</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4f919cbe3f296f2d7207d30a32b1c472"> 1920</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND3_BITN 3</span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a78495630430924917539db46d21fa8a6"> 1921</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND3_M    0x00000008</span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abc87762f7dad13629232fc89ab1cc127"> 1922</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND3_S    3</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment">// Field:     [2] CLRPEND2</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment">// corresponding pending interrupt 2 (See EVENT:CPUIRQSEL2.EV for details).</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afbdb3bd63b6a503a7d648d56cd633cc9"> 1929</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND2      0x00000004</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a755d473282836e533b52c0fce3b5345b"> 1930</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND2_BITN 2</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae678576f79c4169e0fc7fd4614107720"> 1931</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND2_M    0x00000004</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1f0430f57442f7026b81120143293289"> 1932</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND2_S    2</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment">// Field:     [1] CLRPEND1</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment">// corresponding pending interrupt 1 (See EVENT:CPUIRQSEL1.EV for details).</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4dc01a16621a3f7ba58bc323a9dee691"> 1939</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND1      0x00000002</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9102e63a5c1ef34fb5c618faa1e89936"> 1940</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND1_BITN 1</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab4c25214d3206556aca9a74924ee4d23"> 1941</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND1_M    0x00000002</span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a19e577b78fcbb5a2daf744ea81b98873"> 1942</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND1_S    1</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment">// Field:     [0] CLRPEND0</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment">// corresponding pending interrupt 0 (See EVENT:CPUIRQSEL0.EV for details).</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a23c6f023310999534990bba33f117098"> 1949</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND0      0x00000001</span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a30bdb8e585ef24a8fa0312d386d523ef"> 1950</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND0_BITN 0</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad8faa8109ba88d917cfdf52b3cd56db3"> 1951</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND0_M    0x00000001</span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0688951a4a924eb00847c4284fdf5c47"> 1952</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR0_CLRPEND0_S    0</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_ICPR1</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment">// Field:     [5] CLRPEND37</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment">// corresponding pending interrupt 37 (See EVENT:CPUIRQSEL37.EV for details).</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a28452e093787bc8e40a7047736b6cb3f"> 1964</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND37      0x00000020</span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a91716b7738e30034c41a09bb7b6ce0fd"> 1965</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND37_BITN 5</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab3279a62a79095ddae8458d62236606c"> 1966</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND37_M    0x00000020</span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad7fac9c2c7bd7043d152f152700e6f9f"> 1967</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND37_S    5</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="comment">// Field:     [4] CLRPEND36</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">// corresponding pending interrupt 36 (See EVENT:CPUIRQSEL36.EV for details).</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2bb456f4b4114c11c5810993af4a8154"> 1974</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND36      0x00000010</span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5748ebf77c424f83f58b0d2089b30adb"> 1975</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND36_BITN 4</span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a59c7cf63f9ac014cf8e71f1d962c0335"> 1976</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND36_M    0x00000010</span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4c792e07e2ad7fd6c0f66899ab84e3ba"> 1977</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND36_S    4</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment">// Field:     [3] CLRPEND35</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">// corresponding pending interrupt 35 (See EVENT:CPUIRQSEL35.EV for details).</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a23c1458d051f4f45cbb2f9c10e1a869e"> 1984</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND35      0x00000008</span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a651ea0d558f9bba24d86b69205f50490"> 1985</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND35_BITN 3</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a07798630309339607fe602de0c2fd472"> 1986</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND35_M    0x00000008</span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8bf519ca8803e45f06016d4b2c3a7e10"> 1987</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND35_S    3</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="comment">// Field:     [2] CLRPEND34</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="comment">// corresponding pending interrupt 34 (See EVENT:CPUIRQSEL34.EV for details).</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a04d8ebb69f8161b126a8c3538cb3b448"> 1994</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND34      0x00000004</span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a86c3f7488017cf72ffd181a2a7964984"> 1995</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND34_BITN 2</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a614cce2dbc78f35b6e698156c97e9a24"> 1996</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND34_M    0x00000004</span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a13bfb1311f4cb2f24c3c7900e5b6ef86"> 1997</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND34_S    2</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment">// Field:     [1] CLRPEND33</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">// corresponding pending interrupt 33 (See EVENT:CPUIRQSEL33.EV for details).</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab9fd87055ed8e3925d6fa3bb1f294fec"> 2004</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND33      0x00000002</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a52ec2480ba299b6389bc13e40fe29cf1"> 2005</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND33_BITN 1</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6fe5af773c39908b6dedb718c3af0173"> 2006</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND33_M    0x00000002</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afb1d958fe23165abb111f28862ac5fb3"> 2007</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND33_S    1</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment">// Field:     [0] CLRPEND32</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment">// Writing 0 to this bit has no effect, writing 1 to this bit clears the</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment">// corresponding pending interrupt 32 (See EVENT:CPUIRQSEL32.EV for details).</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">// Reading the bit returns its current state.</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a31574820f0e3314ccf23dbec3f0d00ef"> 2014</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND32      0x00000001</span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a687507eb7368846a433c306d33d8c7cb"> 2015</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND32_BITN 0</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a49b87904b0685ea42db95d7c967d1847"> 2016</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND32_M    0x00000001</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adf2de47aa08784dc3fa1ad6a43c02ed5"> 2017</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_ICPR1_CLRPEND32_S    0</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_IABR0</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment">// Field:    [31] ACTIVE31</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 31 is not active.</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 31 is active (See</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">// EVENT:CPUIRQSEL31.EV for details).</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaaf432432ee216d4eb6e9d793785183d"> 2029</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE31      0x80000000</span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af75bf2aa080fa431ad21ff822d4b9827"> 2030</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE31_BITN 31</span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a00fe00896d93676c0527b5ac102d0a9b"> 2031</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE31_M    0x80000000</span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1b627fe89f6593f5b1c096557f46b405"> 2032</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE31_S    31</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment">// Field:    [30] ACTIVE30</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 30 is not active.</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 30 is active (See</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment">// EVENT:CPUIRQSEL30.EV for details).</span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0c7ca598123e11fe6e4beb9a752a6a70"> 2039</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE30      0x40000000</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4e1898220623069c632c9cf56abf8bc0"> 2040</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE30_BITN 30</span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae031f5b98ed27d5caad5abc081e2b3ce"> 2041</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE30_M    0x40000000</span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a406f218c0a64dae2948aa8e69fcde169"> 2042</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE30_S    30</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment">// Field:    [29] ACTIVE29</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 29 is not active.</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 29 is active (See</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment">// EVENT:CPUIRQSEL29.EV for details).</span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a27deca5c92c59d227f80bb43236bf691"> 2049</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE29      0x20000000</span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a88fa0a7f876d646e2e80c9a40ab1bfb4"> 2050</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE29_BITN 29</span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac4b754c5606b874e4ca81942a298091e"> 2051</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE29_M    0x20000000</span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad38b5262ba98079655e79156c09fbdea"> 2052</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE29_S    29</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment">// Field:    [28] ACTIVE28</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 28 is not active.</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 28 is active (See</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment">// EVENT:CPUIRQSEL28.EV for details).</span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a70eccc77609fdf7f43e7582c24881972"> 2059</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE28      0x10000000</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4479ba33d7d4a9418c4d1177d0dff5c9"> 2060</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE28_BITN 28</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aba35882d33b9ff15569730d3f98ec98f"> 2061</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE28_M    0x10000000</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a53f96a7967ce1aa082db0340c4d4ab4e"> 2062</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE28_S    28</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="comment">// Field:    [27] ACTIVE27</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 27 is not active.</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 27 is active (See</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment">// EVENT:CPUIRQSEL27.EV for details).</span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a23e351ed97f3277f26d9e0b043fd9209"> 2069</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE27      0x08000000</span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8daaebe987799be2817f86265e472340"> 2070</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE27_BITN 27</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ade63d6caa9907c83fcc3fd08f2425430"> 2071</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE27_M    0x08000000</span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1722bcf5050ab6d8e0d0ab9ac8b537b5"> 2072</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE27_S    27</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment">// Field:    [26] ACTIVE26</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 26 is not active.</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 26 is active (See</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">// EVENT:CPUIRQSEL26.EV for details).</span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acfd42d1f9da849eb74ee8d8912210204"> 2079</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE26      0x04000000</span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a959b87432fe1ae6a914820a4f29bf364"> 2080</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE26_BITN 26</span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5a4c2e8ea780edd5902e08804c824e52"> 2081</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE26_M    0x04000000</span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a193d595a73b1596c654c5c1c56df9a71"> 2082</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE26_S    26</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment">// Field:    [25] ACTIVE25</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 25 is not active.</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 25 is active (See</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment">// EVENT:CPUIRQSEL25.EV for details).</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a539ca480ba79c8a6e49d109534eeca27"> 2089</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE25      0x02000000</span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a35dd3010b4f39d32b8bd609bf7fba4b5"> 2090</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE25_BITN 25</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7bb44d8a5bd8adabc686690eddafac95"> 2091</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE25_M    0x02000000</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a045231e99ff3c02bed6deb4aae74e4bf"> 2092</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE25_S    25</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment">// Field:    [24] ACTIVE24</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 24 is not active.</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 24 is active (See</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment">// EVENT:CPUIRQSEL24.EV for details).</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3ba96fa7cff912e0f9919c652e33bfd5"> 2099</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE24      0x01000000</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a877125dc3528c09707013de98d1d748b"> 2100</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE24_BITN 24</span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae100eddec61c5a26749a47b1023738aa"> 2101</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE24_M    0x01000000</span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae995d6f4c9a91e700c133b3436cf13d6"> 2102</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE24_S    24</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment">// Field:    [23] ACTIVE23</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 23 is not active.</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 23 is active (See</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment">// EVENT:CPUIRQSEL23.EV for details).</span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a141023feade5f9e594540bd3917b12df"> 2109</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE23      0x00800000</span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a92bdc4785abc39c6234b94edb32b3ed8"> 2110</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE23_BITN 23</span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a75a8c859540bdb04251c8bf03c59c97f"> 2111</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE23_M    0x00800000</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a99565643a15a61d735997677e2527e97"> 2112</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE23_S    23</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment">// Field:    [22] ACTIVE22</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 22 is not active.</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 22 is active (See</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment">// EVENT:CPUIRQSEL22.EV for details).</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af891d1595f0717f2ccaff5a00fc2150e"> 2119</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE22      0x00400000</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a434210516c3f113f1c02539f81c0a224"> 2120</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE22_BITN 22</span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2a8606c1bde85e431ca30e4d9e6a74d4"> 2121</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE22_M    0x00400000</span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad75738dc3a30e1f0429c04cafcc38eab"> 2122</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE22_S    22</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment">// Field:    [21] ACTIVE21</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 21 is not active.</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 21 is active (See</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment">// EVENT:CPUIRQSEL21.EV for details).</span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac20e8e6ac5e894b189c0663030730372"> 2129</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE21      0x00200000</span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acc5d3f11e18670d6058c192a6112f920"> 2130</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE21_BITN 21</span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7ca14515111a05905ade17a7d5726a00"> 2131</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE21_M    0x00200000</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad386b93699f7b195c8b6b215883e149f"> 2132</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE21_S    21</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment">// Field:    [20] ACTIVE20</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 20 is not active.</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 20 is active (See</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="comment">// EVENT:CPUIRQSEL20.EV for details).</span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aad9ba592b50fb187024e04b7b6efc7ff"> 2139</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE20      0x00100000</span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a239ac0699552e99406efbae6c1f79bac"> 2140</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE20_BITN 20</span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a990fdff32a0c1a14912e093d8d2523de"> 2141</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE20_M    0x00100000</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0cfb4825f64315854b0525b7ee9b3f14"> 2142</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE20_S    20</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment">// Field:    [19] ACTIVE19</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 19 is not active.</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 19 is active (See</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">// EVENT:CPUIRQSEL19.EV for details).</span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3f7760eeb1e51c4c3b3045ca8e12cf23"> 2149</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE19      0x00080000</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adfe498773fb35bb4eac5d5e1d0255654"> 2150</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE19_BITN 19</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae8800be06a9058f2088d03bf3c42371b"> 2151</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE19_M    0x00080000</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a850dd4b4ea7784ac046306be4b815a1f"> 2152</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE19_S    19</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment">// Field:    [18] ACTIVE18</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 18 is not active.</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 18 is active (See</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">// EVENT:CPUIRQSEL18.EV for details).</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae5b1e149a7556e8520a4eeddb5452abc"> 2159</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE18      0x00040000</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae1a998f453522a870c13d64baa7d57ab"> 2160</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE18_BITN 18</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a34994adf6b4f8cb0d6b32a915b9ea731"> 2161</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE18_M    0x00040000</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a71c23ce607bce2b3e7b5afe2484684bd"> 2162</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE18_S    18</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="comment">// Field:    [17] ACTIVE17</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 17 is not active.</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 17 is active (See</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">// EVENT:CPUIRQSEL17.EV for details).</span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2c880f54f1ab8ba671fd20b198788db5"> 2169</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE17      0x00020000</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa05463f3d6f05031293d9734174bc4b7"> 2170</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE17_BITN 17</span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a31b6d757de5a56318df2cdb258fe4276"> 2171</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE17_M    0x00020000</span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aba6392ebcf27c09a68ec8f2b5393ce4f"> 2172</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE17_S    17</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment">// Field:    [16] ACTIVE16</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 16 is not active.</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 16 is active (See</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">// EVENT:CPUIRQSEL16.EV for details).</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abda11d2f616acb5727d8321b5faa0917"> 2179</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE16      0x00010000</span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3c62d5d80a0539a2de1a0ef40e6d78fe"> 2180</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE16_BITN 16</span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aec69904ddcabcd454a4ce99f95ce0e38"> 2181</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE16_M    0x00010000</span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a88c2485f0b5c87d6acef0acbcc9b5b33"> 2182</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE16_S    16</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="comment">// Field:    [15] ACTIVE15</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 15 is not active.</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 15 is active (See</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="comment">// EVENT:CPUIRQSEL15.EV for details).</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7902cb37f9a78e46bff6379a67ea74b6"> 2189</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE15      0x00008000</span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8b19084b0f933e849d6813e74be3957b"> 2190</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE15_BITN 15</span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab383c5394f76483d5d7be303cf7380f6"> 2191</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE15_M    0x00008000</span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a19e8135424e02c9277bb4ab7acae4cca"> 2192</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE15_S    15</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment">// Field:    [14] ACTIVE14</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 14 is not active.</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 14 is active (See</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment">// EVENT:CPUIRQSEL14.EV for details).</span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a01aec9c41c012acdc40d31349512af46"> 2199</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE14      0x00004000</span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af3ad1544e9bbee18ddde3acf2d86bb91"> 2200</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE14_BITN 14</span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab059bc15aa5f2c643c02b46990b0baf9"> 2201</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE14_M    0x00004000</span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab9d01a7fb7df7b0c55e9e43aa0b8ad60"> 2202</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE14_S    14</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="comment">// Field:    [13] ACTIVE13</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 13 is not active.</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 13 is active (See</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="comment">// EVENT:CPUIRQSEL13.EV for details).</span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9ec3f7370a4a30ebc2216b81b4ee5e53"> 2209</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE13      0x00002000</span></div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7b83aaf36cd58bfc9af4cfe0d48904a1"> 2210</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE13_BITN 13</span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab01963a30ea9ed31dbfb1b92db6db39a"> 2211</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE13_M    0x00002000</span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aba22cd1ac4c6e7ac06beca0860e96924"> 2212</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE13_S    13</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">// Field:    [12] ACTIVE12</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 12 is not active.</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 12 is active (See</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment">// EVENT:CPUIRQSEL12.EV for details).</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a99ff053e673a8347dadf1870afa8bb39"> 2219</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE12      0x00001000</span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0818340756a153c2e3e6c63ab249ec6e"> 2220</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE12_BITN 12</span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa1a521a99a6f2fd27e91c51de09f402b"> 2221</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE12_M    0x00001000</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a251b14642219ec837666790d3d4d17a8"> 2222</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE12_S    12</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="comment">// Field:    [11] ACTIVE11</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 11 is not active.</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 11 is active (See</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment">// EVENT:CPUIRQSEL11.EV for details).</span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1afa170f3ddcfb5868be8bd06e24f0c0"> 2229</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE11      0x00000800</span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2f20b420d1ffb60d14738e6652a01eea"> 2230</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE11_BITN 11</span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab454ea383713b14dd2978dbec2dd0956"> 2231</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE11_M    0x00000800</span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a668887e56b79542326cb8c40d7e18d64"> 2232</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE11_S    11</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="comment">// Field:    [10] ACTIVE10</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 10 is not active.</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 10 is active (See</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment">// EVENT:CPUIRQSEL10.EV for details).</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a81a44d0e805c9dbf683ffc2e83b8e28f"> 2239</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE10      0x00000400</span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6946233d857711574351032c9ad56a2b"> 2240</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE10_BITN 10</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a660e8848e2359c4b5915349ed512c817"> 2241</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE10_M    0x00000400</span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad0de2f0c914cb564a3d065dffd469ddd"> 2242</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE10_S    10</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment">// Field:     [9] ACTIVE9</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 9 is not active. Reading</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment">// 1 from this bit implies that the interrupt line 9 is active (See</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="comment">// EVENT:CPUIRQSEL9.EV for details).</span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a42c7a93ece88451c4823348cd77472a1"> 2249</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE9      0x00000200</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aceccb97a31d24f8b0b1698ebc16ac2cf"> 2250</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE9_BITN 9</span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adc7aa3b2402bd5ba40927acacb3ba7a3"> 2251</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE9_M    0x00000200</span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae111a5847e77b4c3b1e63eef3d88e7bf"> 2252</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE9_S    9</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment">// Field:     [8] ACTIVE8</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 8 is not active. Reading</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="comment">// 1 from this bit implies that the interrupt line 8 is active (See</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="comment">// EVENT:CPUIRQSEL8.EV for details).</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac83441085a0d3ceb640da759ba1add85"> 2259</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE8      0x00000100</span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad6d533e761c892f2e205bc09bb6ae821"> 2260</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE8_BITN 8</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2ccf1b2a4e3c8cd63c603b1920c5337c"> 2261</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE8_M    0x00000100</span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a80cdeacad56ac472c58f2469203c8c31"> 2262</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE8_S    8</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="comment">// Field:     [7] ACTIVE7</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 7 is not active. Reading</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="comment">// 1 from this bit implies that the interrupt line 7 is active (See</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="comment">// EVENT:CPUIRQSEL7.EV for details).</span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a59e60c17b7a9adee738578bf712acd3a"> 2269</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE7      0x00000080</span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6c00a3bd0ce89fda3b1b7915275ad74c"> 2270</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE7_BITN 7</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a74cdd9968892fa8e3456717d83b1359b"> 2271</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE7_M    0x00000080</span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a71b638298a879e1e6e6682ccaefff3a6"> 2272</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE7_S    7</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="comment">// Field:     [6] ACTIVE6</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 6 is not active. Reading</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">// 1 from this bit implies that the interrupt line 6 is active (See</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment">// EVENT:CPUIRQSEL6.EV for details).</span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7a15bfaf04c691ed967192b4f12935ff"> 2279</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE6      0x00000040</span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1029d7cdc5559e694ab97c46560a4580"> 2280</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE6_BITN 6</span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3eefb287603c9f003cad1b6dcac88d04"> 2281</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE6_M    0x00000040</span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa5ac24e9351327012c29ae49f9856b0c"> 2282</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE6_S    6</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="comment">// Field:     [5] ACTIVE5</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 5 is not active. Reading</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment">// 1 from this bit implies that the interrupt line 5 is active (See</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment">// EVENT:CPUIRQSEL5.EV for details).</span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a69db960ec471eb34dae73cb548206b87"> 2289</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE5      0x00000020</span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a209a807a2ad8a1c9d2f810f531353400"> 2290</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE5_BITN 5</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1d3e303de3670dc85f4e8ced4c27edeb"> 2291</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE5_M    0x00000020</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a23a6f255be685d29a743c9f473a3e87f"> 2292</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE5_S    5</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment">// Field:     [4] ACTIVE4</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 4 is not active. Reading</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment">// 1 from this bit implies that the interrupt line 4 is active (See</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment">// EVENT:CPUIRQSEL4.EV for details).</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4b2fd44a7c51ce0051a0695d7dde115d"> 2299</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE4      0x00000010</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a375eb4abe2724f9e5bf570e095ce0b88"> 2300</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE4_BITN 4</span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa8979ecaeab9c1c99396320c4b9692c3"> 2301</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE4_M    0x00000010</span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3be397add3d769ba45b0d0abbdaf0eb0"> 2302</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE4_S    4</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment">// Field:     [3] ACTIVE3</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 3 is not active. Reading</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="comment">// 1 from this bit implies that the interrupt line 3 is active (See</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment">// EVENT:CPUIRQSEL3.EV for details).</span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a97f88f5b7f47897f9d2483782f218146"> 2309</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE3      0x00000008</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aac1e20099e52d2fdb751e276633ad220"> 2310</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE3_BITN 3</span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8e9c05b74cb4d51efb80eda7b5ea1439"> 2311</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE3_M    0x00000008</span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4a73fd50ca5f10e75af365ec6f531df8"> 2312</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE3_S    3</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment">// Field:     [2] ACTIVE2</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 2 is not active. Reading</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment">// 1 from this bit implies that the interrupt line 2 is active (See</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment">// EVENT:CPUIRQSEL2.EV for details).</span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aad6f2bd6a3494825aeecea0746ad7f3f"> 2319</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE2      0x00000004</span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7324b2fd81b8db1361768e5580372d62"> 2320</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE2_BITN 2</span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac825fc81e7cf6e61162b3d5fef78400e"> 2321</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE2_M    0x00000004</span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a51dfe1119cf02874504c1044b64682ca"> 2322</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE2_S    2</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment">// Field:     [1] ACTIVE1</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 1 is not active. Reading</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment">// 1 from this bit implies that the interrupt line 1 is active (See</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment">// EVENT:CPUIRQSEL1.EV for details).</span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac9a2997381ae6510e0775db180975bc4"> 2329</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE1      0x00000002</span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4be14c46d0bb15543cf2cbd862e643aa"> 2330</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE1_BITN 1</span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a642b5fe2da6b30e807b0d1f6bbea98cc"> 2331</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE1_M    0x00000002</span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0b4ddf9076c96bea80fd359651727014"> 2332</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE1_S    1</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">// Field:     [0] ACTIVE0</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 0 is not active. Reading</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment">// 1 from this bit implies that the interrupt line 0 is active (See</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="comment">// EVENT:CPUIRQSEL0.EV for details).</span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a74cc47ad07e4fcf4ce118c8fcb5f636a"> 2339</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE0      0x00000001</span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a38d3a5dc9470f71cbe5d4c98166c90a8"> 2340</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE0_BITN 0</span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a261aeba2db2342ac8df0deb4f91dfd20"> 2341</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE0_M    0x00000001</span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab97d8dcda61dce410055d2f6d291ccb7"> 2342</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR0_ACTIVE0_S    0</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_IABR1</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="comment">// Field:     [5] ACTIVE37</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 37 is not active.</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 37 is active (See</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment">// EVENT:CPUIRQSEL37.EV for details).</span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad43da5d0efa6489e854b1b28e0514aa2"> 2354</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE37      0x00000020</span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a730dc9f1fe8e6582d401b09d1befd1c2"> 2355</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE37_BITN 5</span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3abf16a137391d33c249e0f530c4b104"> 2356</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE37_M    0x00000020</span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6349e1fa546246a092e4fc171f1218f4"> 2357</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE37_S    5</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment">// Field:     [4] ACTIVE36</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 36 is not active.</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 36 is active (See</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="comment">// EVENT:CPUIRQSEL36.EV for details).</span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a14af3954368767285ed2723d8eb404dd"> 2364</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE36      0x00000010</span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1cea9f88cef9fabf36d0804717dc898f"> 2365</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE36_BITN 4</span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5b4344f0eb80fae05992a8fe2422bd0e"> 2366</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE36_M    0x00000010</span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a76123a861f8e7131d012795486d76c5e"> 2367</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE36_S    4</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">// Field:     [3] ACTIVE35</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 35 is not active.</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 35 is active (See</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="comment">// EVENT:CPUIRQSEL35.EV for details).</span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2accd3fefe14a415e43217db8e1ed93f"> 2374</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE35      0x00000008</span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5d8f3f180914fe49e84bb320bb900ea8"> 2375</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE35_BITN 3</span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab69cd4a3443dcc63b9078860a2526587"> 2376</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE35_M    0x00000008</span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a107da0d9ab39f0d36c5a21782184a871"> 2377</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE35_S    3</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment">// Field:     [2] ACTIVE34</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 34 is not active.</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 34 is active (See</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="comment">// EVENT:CPUIRQSEL34.EV for details).</span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa2c2a1eed47b12cca8a7d72d984479b1"> 2384</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE34      0x00000004</span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a288ebcc6aa84e630b0e3a20afc92d808"> 2385</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE34_BITN 2</span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a60e4eb30bee5491803bf004ebf79becd"> 2386</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE34_M    0x00000004</span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#accd09d70dcf124c97586655c712d2b8f"> 2387</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE34_S    2</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="comment">// Field:     [1] ACTIVE33</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 33 is not active.</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 33 is active (See</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">// EVENT:CPUIRQSEL33.EV for details).</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adbe47f97461623223fb40600a74502cd"> 2394</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE33      0x00000002</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae0c5e94b6b83c354864fa56a91c18115"> 2395</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE33_BITN 1</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1a9cd4d857e47e7b7926bc169776b1dd"> 2396</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE33_M    0x00000002</span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac2b5c19ba5c4440226fe915ed738bd5f"> 2397</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE33_S    1</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="comment">// Field:     [0] ACTIVE32</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="comment">// Reading 0 from this bit implies that interrupt line 32 is not active.</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment">// Reading 1 from this bit implies that the interrupt line 32 is active (See</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment">// EVENT:CPUIRQSEL32.EV for details).</span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6b5cfd7abd8d6bc22dee7382c271b96a"> 2404</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE32      0x00000001</span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad0e99fb2ccecb566f47af8dedafc186d"> 2405</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE32_BITN 0</span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a93ed3e25b5707afd8fc01132f3145da8"> 2406</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE32_M    0x00000001</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6a9a494f6045da0814ff2c72ea21fb67"> 2407</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IABR1_ACTIVE32_S    0</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_IPR0</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">// Field: [31:24] PRI_3</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment">// Priority of interrupt 3 (See EVENT:CPUIRQSEL3.EV for details).</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaaeb5f47ed041fa081ce59bb1f9639fd"> 2417</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR0_PRI_3_W 8</span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a500becb401a9f1c32eefb3d18f9ff873"> 2418</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR0_PRI_3_M 0xFF000000</span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a92091a76c3e25d211fa1dcd6b9fd9996"> 2419</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR0_PRI_3_S 24</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">// Field: [23:16] PRI_2</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="comment">// Priority of interrupt 2 (See EVENT:CPUIRQSEL2.EV for details).</span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a81258921b913fed7ebefa15c915426d0"> 2424</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR0_PRI_2_W 8</span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0c6561b58622206f3e6c2c3884baa146"> 2425</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR0_PRI_2_M 0x00FF0000</span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5d2026aa148f6a25a511ace340efc9f7"> 2426</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR0_PRI_2_S 16</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="comment">// Field:  [15:8] PRI_1</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment">// Priority of interrupt 1 (See EVENT:CPUIRQSEL1.EV for details).</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad508e6955d21554ebf6ff091414aa578"> 2431</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR0_PRI_1_W 8</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9bfe2a800e99cf211a60d676d1861cb2"> 2432</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR0_PRI_1_M 0x0000FF00</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aac0c22c1f588aed6f6764577bb9943e5"> 2433</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR0_PRI_1_S 8</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="comment">// Field:   [7:0] PRI_0</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="comment">// Priority of interrupt 0 (See EVENT:CPUIRQSEL0.EV for details).</span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1b6f9e246e31a0e49e33d5529207dc80"> 2438</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR0_PRI_0_W 8</span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a45d3d29422d3fbf7c4b6e687127be9f8"> 2439</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR0_PRI_0_M 0x000000FF</span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac980453959485ad6bd870394aa20bd22"> 2440</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR0_PRI_0_S 0</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_IPR1</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="comment">// Field: [31:24] PRI_7</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment">// Priority of interrupt 7 (See EVENT:CPUIRQSEL7.EV for details).</span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad7beb7868c7f7ca0d46ac9426c094681"> 2450</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR1_PRI_7_W 8</span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a01d6b2b22a3a496e46e88dc3dada84a4"> 2451</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR1_PRI_7_M 0xFF000000</span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0722ff4999dac47e9ac84ba28bbd75d4"> 2452</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR1_PRI_7_S 24</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="comment">// Field: [23:16] PRI_6</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="comment">// Priority of interrupt 6 (See EVENT:CPUIRQSEL6.EV for details).</span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5ab8e7b51ae8794be94aab8d548bce46"> 2457</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR1_PRI_6_W 8</span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7d77e18a166156534c6d2d4895c813ab"> 2458</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR1_PRI_6_M 0x00FF0000</span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aed88191d928e76aa23484aa2dea20782"> 2459</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR1_PRI_6_S 16</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">// Field:  [15:8] PRI_5</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment">// Priority of interrupt 5 (See EVENT:CPUIRQSEL5.EV for details).</span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab9ee77068a6d3c37affd57c73444e0ed"> 2464</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR1_PRI_5_W 8</span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a581ddf2ff8f0e6f4fb3ac719e76e0acc"> 2465</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR1_PRI_5_M 0x0000FF00</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6f60b3cbb4c98e14fb9e782450c27519"> 2466</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR1_PRI_5_S 8</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment">// Field:   [7:0] PRI_4</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="comment">// Priority of interrupt 4 (See EVENT:CPUIRQSEL4.EV for details).</span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aecb64307563440d73ef6af3c1b879c9f"> 2471</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR1_PRI_4_W 8</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2cd4b9b88bc46fba7da87cb7f627ca45"> 2472</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR1_PRI_4_M 0x000000FF</span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a07d032b215d57ed3529ed94e808d170c"> 2473</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR1_PRI_4_S 0</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_IPR2</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment">// Field: [31:24] PRI_11</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment">// Priority of interrupt 11 (See EVENT:CPUIRQSEL11.EV for details).</span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab95e3cbc60086a6d3e2a144b73c1fb37"> 2483</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR2_PRI_11_W 8</span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8e26ae31b4d6fdca8fe7d7ab95bbff50"> 2484</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR2_PRI_11_M 0xFF000000</span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a197f8d810e95b1a90a70ab2e005d65d4"> 2485</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR2_PRI_11_S 24</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">// Field: [23:16] PRI_10</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment">// Priority of interrupt 10 (See EVENT:CPUIRQSEL10.EV for details).</span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab301886aeb3ec1c759e4a447e5d8eb8f"> 2490</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR2_PRI_10_W 8</span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab1e39c6bfc85e4a8b2b1fb08f3cc8058"> 2491</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR2_PRI_10_M 0x00FF0000</span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a43a17fbe731d499414b5e5f48c4d60e4"> 2492</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR2_PRI_10_S 16</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">// Field:  [15:8] PRI_9</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="comment">// Priority of interrupt 9 (See EVENT:CPUIRQSEL9.EV for details).</span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af13d2545b38c620bf84d5be0826fd318"> 2497</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR2_PRI_9_W 8</span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4b25a7901849359ea290c60c1b5b0c70"> 2498</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR2_PRI_9_M 0x0000FF00</span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4c0961b41510eb4b8bad93df47160a5b"> 2499</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR2_PRI_9_S 8</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment">// Field:   [7:0] PRI_8</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="comment">// Priority of interrupt 8 (See EVENT:CPUIRQSEL8.EV for details).</span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac2c15058765c6f18407fef58d5896ec6"> 2504</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR2_PRI_8_W 8</span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5d860771a36d9e160e5e6c58cb96d08e"> 2505</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR2_PRI_8_M 0x000000FF</span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0fbbd801c05e174bd1df84f032a1dfcb"> 2506</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR2_PRI_8_S 0</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_IPR3</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment">// Field: [31:24] PRI_15</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">// Priority of interrupt 15 (See EVENT:CPUIRQSEL15.EV for details).</span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa2ba88eb7e917581927721a72d91b1ae"> 2516</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR3_PRI_15_W 8</span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a072942909dd34a22334cf79bfd422dbf"> 2517</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR3_PRI_15_M 0xFF000000</span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaa1d4771196557a7881e39eb66507e2d"> 2518</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR3_PRI_15_S 24</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment">// Field: [23:16] PRI_14</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="comment">// Priority of interrupt 14 (See EVENT:CPUIRQSEL14.EV for details).</span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a560fbd376a3417a264270f7b6c06619b"> 2523</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR3_PRI_14_W 8</span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a87a949427243d77f39d0164bc5a2e7ca"> 2524</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR3_PRI_14_M 0x00FF0000</span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abe760816915c9b69705580c3fe983326"> 2525</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR3_PRI_14_S 16</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment">// Field:  [15:8] PRI_13</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment">// Priority of interrupt 13 (See EVENT:CPUIRQSEL13.EV for details).</span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4a5813ba7c4fe6ccf9149dacea0fde4d"> 2530</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR3_PRI_13_W 8</span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aea82a49101ffc4c1f021de7802e0f8ed"> 2531</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR3_PRI_13_M 0x0000FF00</span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acb4d4f63c8e32efd34a336e921a546b5"> 2532</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR3_PRI_13_S 8</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment">// Field:   [7:0] PRI_12</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment">// Priority of interrupt 12 (See EVENT:CPUIRQSEL12.EV for details).</span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad64f2f0c1b50b6af3938c966233c46b4"> 2537</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR3_PRI_12_W 8</span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2f2d542f9521a95417083ac9b575cb0b"> 2538</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR3_PRI_12_M 0x000000FF</span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adce8c1867c1bbaa5340862e7871c6b4d"> 2539</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR3_PRI_12_S 0</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_IPR4</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment">// Field: [31:24] PRI_19</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment">// Priority of interrupt 19 (See EVENT:CPUIRQSEL19.EV for details).</span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#add8f54e5f8abddc52f8dd9e584723c7d"> 2549</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR4_PRI_19_W 8</span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac27ad46d0251a27980c5d7e5efdb1e92"> 2550</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR4_PRI_19_M 0xFF000000</span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a06ccd29982c3a2a690371539a39819be"> 2551</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR4_PRI_19_S 24</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">// Field: [23:16] PRI_18</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment">// Priority of interrupt 18 (See EVENT:CPUIRQSEL18.EV for details).</span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a77a535158a739f90665e98387e10011c"> 2556</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR4_PRI_18_W 8</span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac182a73987212bb2c0e87437580df247"> 2557</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR4_PRI_18_M 0x00FF0000</span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aebf233b12287fb82c2be596a1a476bc7"> 2558</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR4_PRI_18_S 16</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment">// Field:  [15:8] PRI_17</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment">// Priority of interrupt 17 (See EVENT:CPUIRQSEL17.EV for details).</span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4ca41c50080f33818a75f8f486b468a4"> 2563</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR4_PRI_17_W 8</span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a853568b6d1c36bc65cce52b9204ad3f6"> 2564</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR4_PRI_17_M 0x0000FF00</span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a90a0015559175b68c68c16ec6573cae6"> 2565</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR4_PRI_17_S 8</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment">// Field:   [7:0] PRI_16</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="comment">// Priority of interrupt 16 (See EVENT:CPUIRQSEL16.EV for details).</span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aba687385b721569f4a4ee2e4f8e3deee"> 2570</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR4_PRI_16_W 8</span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae7add5f7d372b49ed8b9689790332e1d"> 2571</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR4_PRI_16_M 0x000000FF</span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6fd2ce71f4e375a1f7bd6d880f799c88"> 2572</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR4_PRI_16_S 0</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_IPR5</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">// Field: [31:24] PRI_23</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment">// Priority of interrupt 23 (See EVENT:CPUIRQSEL23.EV for details).</span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a41fbe42bbda4499427aa37879d73b721"> 2582</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR5_PRI_23_W 8</span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aff83fb8771fedac8b56ce7e445b877ac"> 2583</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR5_PRI_23_M 0xFF000000</span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8fdb87e585cfe74da9d6d3e1105ecd48"> 2584</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR5_PRI_23_S 24</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment">// Field: [23:16] PRI_22</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment">// Priority of interrupt 22 (See EVENT:CPUIRQSEL22.EV for details).</span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a32c3590ec057212a6c4281be1ebc2490"> 2589</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR5_PRI_22_W 8</span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2df24d16fa6e7b30d6b9c54f9a734c39"> 2590</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR5_PRI_22_M 0x00FF0000</span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5548a9805e5de76d859ace9c377368de"> 2591</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR5_PRI_22_S 16</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="comment">// Field:  [15:8] PRI_21</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment">// Priority of interrupt 21 (See EVENT:CPUIRQSEL21.EV for details).</span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4cbbd62e80bb4bf29ef3805d005eca5e"> 2596</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR5_PRI_21_W 8</span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad9103e8b8dd77f62dc78a9583a3f1e91"> 2597</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR5_PRI_21_M 0x0000FF00</span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab7ed1b7b326546f11020dd3bba5457d4"> 2598</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR5_PRI_21_S 8</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment">// Field:   [7:0] PRI_20</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="comment">// Priority of interrupt 20 (See EVENT:CPUIRQSEL20.EV for details).</span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a24c34dabacbd4c246de965134245bdcc"> 2603</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR5_PRI_20_W 8</span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab9649433382044ba2c95a240b679181a"> 2604</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR5_PRI_20_M 0x000000FF</span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4f65f3dc39b9a691eb6ed133d5e6b318"> 2605</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR5_PRI_20_S 0</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_IPR6</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="comment">// Field: [31:24] PRI_27</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="comment">// Priority of interrupt 27 (See EVENT:CPUIRQSEL27.EV for details).</span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6254fa2270051b88208b4773d19e47dd"> 2615</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR6_PRI_27_W 8</span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a59e7e87f93d1995abcedb3c9f7c094ff"> 2616</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR6_PRI_27_M 0xFF000000</span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4d4f086b78a81503af2b0733caeb622f"> 2617</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR6_PRI_27_S 24</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment">// Field: [23:16] PRI_26</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="comment">// Priority of interrupt 26 (See EVENT:CPUIRQSEL26.EV for details).</span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a14c54db5ff82f2700017ac9fe4cd1d44"> 2622</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR6_PRI_26_W 8</span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a208f8ba9eafb27d5ed1e9b2fb07ad660"> 2623</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR6_PRI_26_M 0x00FF0000</span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae08b28650fb1e50c11ade53b6081c7e2"> 2624</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR6_PRI_26_S 16</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment">// Field:  [15:8] PRI_25</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment">// Priority of interrupt 25 (See EVENT:CPUIRQSEL25.EV for details).</span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab1197c183301e9b48821d5ae0faba16a"> 2629</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR6_PRI_25_W 8</span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac9465fea2b5a6d2b898ecc5d0e0cfe00"> 2630</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR6_PRI_25_M 0x0000FF00</span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a13d0d32c806c1da5d0fa6437d188d8c8"> 2631</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR6_PRI_25_S 8</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="comment">// Field:   [7:0] PRI_24</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="comment">// Priority of interrupt 24 (See EVENT:CPUIRQSEL24.EV for details).</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acd39ca3d2e41d900928166ccde6167d3"> 2636</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR6_PRI_24_W 8</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a21a9a859c6075a0b4158a4b46923a1df"> 2637</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR6_PRI_24_M 0x000000FF</span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9d518149bd354f222227f0fe5edb56aa"> 2638</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR6_PRI_24_S 0</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_IPR7</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="comment">// Field: [31:24] PRI_31</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="comment">// Priority of interrupt 31 (See EVENT:CPUIRQSEL31.EV for details).</span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6b6be9540b75d80e47f790a9a9f71b67"> 2648</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR7_PRI_31_W 8</span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a57c9809df1649b9eeed58377ccbd4966"> 2649</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR7_PRI_31_M 0xFF000000</span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a94d0489cda2ad430fabf13a75afecf9c"> 2650</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR7_PRI_31_S 24</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="comment">// Field: [23:16] PRI_30</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="comment">// Priority of interrupt 30 (See EVENT:CPUIRQSEL30.EV for details).</span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af6ef558f4729309f684ca8009d646f1d"> 2655</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR7_PRI_30_W 8</span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adb2a49f88a14bdfdaa8bc008e5f01e8c"> 2656</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR7_PRI_30_M 0x00FF0000</span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab181d807d652cb1bf0785f01a0440023"> 2657</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR7_PRI_30_S 16</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment">// Field:  [15:8] PRI_29</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment">// Priority of interrupt 29 (See EVENT:CPUIRQSEL29.EV for details).</span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af9f146f8e627f9682cdf200751f6898b"> 2662</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR7_PRI_29_W 8</span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a58c34be6908420d2e9b5c9d21a6dcdbd"> 2663</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR7_PRI_29_M 0x0000FF00</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8a14e7aae4452a11ea3d8272a4e97063"> 2664</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR7_PRI_29_S 8</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="comment">// Field:   [7:0] PRI_28</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">// Priority of interrupt 28 (See EVENT:CPUIRQSEL28.EV for details).</span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a89669342481230809e10ef4ef8a13b62"> 2669</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR7_PRI_28_W 8</span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9598123e1c1c140b6211ae2c43608281"> 2670</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR7_PRI_28_M 0x000000FF</span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aca8999c929a8da60e15f11f179ae8938"> 2671</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR7_PRI_28_S 0</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_IPR8</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="comment">// Field: [31:24] PRI_35</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment">// Priority of interrupt 35 (See EVENT:CPUIRQSEL35.EV for details).</span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acd568476de8cbefcfc1b0b2e4ef539f1"> 2681</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR8_PRI_35_W 8</span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad36d4608000ef9d2f8eb06552f6f0ab3"> 2682</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR8_PRI_35_M 0xFF000000</span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a35e1ee7d8b610084ce1538f4f254841c"> 2683</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR8_PRI_35_S 24</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="comment">// Field: [23:16] PRI_34</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="comment">// Priority of interrupt 34 (See EVENT:CPUIRQSEL34.EV for details).</span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8d455b14d9339e53269e041cc1f4dc64"> 2688</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR8_PRI_34_W 8</span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad25805526ecb8d92b579e628e35aa902"> 2689</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR8_PRI_34_M 0x00FF0000</span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab358da2e9322c78130d9c202daa013a3"> 2690</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR8_PRI_34_S 16</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment">// Field:  [15:8] PRI_33</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">// Priority of interrupt 33 (See EVENT:CPUIRQSEL33.EV for details).</span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a35efb83057f528807c86a1f82c9699d3"> 2695</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR8_PRI_33_W 8</span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abcc7a29f431fd86f6b7a1266fef64ea9"> 2696</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR8_PRI_33_M 0x0000FF00</span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad9c2fa1864a608e51b0ac1aa7bb3e043"> 2697</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR8_PRI_33_S 8</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment">// Field:   [7:0] PRI_32</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment">// Priority of interrupt 32 (See EVENT:CPUIRQSEL32.EV for details).</span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a03ac03b57b5c9124d231ade8d132560d"> 2702</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR8_PRI_32_W 8</span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a947d227aa422aa4c0b58a0a9aa02c1cd"> 2703</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR8_PRI_32_M 0x000000FF</span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acc143c9183ae5c14db884bf277c86c62"> 2704</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR8_PRI_32_S 0</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">// Register: CPU_SCS_O_NVIC_IPR9</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="comment">// Field:  [15:8] PRI_37</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment">// Priority of interrupt 37 (See EVENT:CPUIRQSEL37.EV for details).</span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2646ffb0c40332d40872c820aa6417ba"> 2714</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR9_PRI_37_W 8</span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adbeab012c890bad381bc77b158637e71"> 2715</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR9_PRI_37_M 0x0000FF00</span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a270db4005969fc700236a45052854f2e"> 2716</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR9_PRI_37_S 8</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment">// Field:   [7:0] PRI_36</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="comment">// Priority of interrupt 36 (See EVENT:CPUIRQSEL36.EV for details).</span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a25d32c6def400b4827c71144bc9713ab"> 2721</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR9_PRI_36_W 8</span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1ab08ceb8d3d42918a89a2319cc30977"> 2722</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR9_PRI_36_M 0x000000FF</span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a67b96859c1d36030a435a92e5f119f90"> 2723</a></span>&#160;<span class="preprocessor">#define CPU_SCS_NVIC_IPR9_PRI_36_S 0</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="comment">// Register: CPU_SCS_O_CPUID</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="comment">// Field: [31:24] IMPLEMENTER</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment">// Implementor code.</span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4fd30a556b99c670f5a3706f3cdb6708"> 2733</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_IMPLEMENTER_W 8</span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a31d4f686ab2450161bfb63431714a72e"> 2734</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_IMPLEMENTER_M 0xFF000000</span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6abea63abb1e89f96e6433d20368c243"> 2735</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_IMPLEMENTER_S 24</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="comment">// Field: [23:20] VARIANT</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="comment">// Implementation defined variant number.</span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6330be4d1d0d2602da5c53b6404cf11b"> 2740</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_VARIANT_W 4</span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2014ac5f05862b24bd7afc7f0d1903ea"> 2741</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_VARIANT_M 0x00F00000</span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa2abd8a997b3b2c8be6afdbf64a8abd0"> 2742</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_VARIANT_S 20</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment">// Field: [19:16] CONSTANT</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment">// Reads as 0xF</span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1e6cb87f8deef4d4d7e3f59254d441fe"> 2747</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_CONSTANT_W 4</span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a885a74cec3241679cf4c76dec8641191"> 2748</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_CONSTANT_M 0x000F0000</span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aec297c7acaf28f7512f446c94175ef04"> 2749</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_CONSTANT_S 16</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="comment">// Field:  [15:4] PARTNO</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">// Number of processor within family.</span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a897a8a17463d9e2bc137ecd5ffe37fb0"> 2754</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_PARTNO_W 12</span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab4dac8af71b90ec56a3294193ff73234"> 2755</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_PARTNO_M 0x0000FFF0</span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acdbf23b49e1c915252d12aa1810b9653"> 2756</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_PARTNO_S 4</span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment">// Field:   [3:0] REVISION</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="comment">// Implementation defined revision number.</span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a11b2d6860c45d89eb083ed19e64fca7a"> 2761</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_REVISION_W 4</span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adc52ba3ccedc6cc21e5de165e3c64c54"> 2762</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_REVISION_M 0x0000000F</span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2f4b70d9bfb9080f697d8c1f6ae7bcb8"> 2763</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CPUID_REVISION_S 0</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="comment">// Register: CPU_SCS_O_ICSR</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="comment">// Field:    [31] NMIPENDSET</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="comment">// Set pending NMI bit. Setting this bit pends and activates an NMI. Because</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment">// NMI is the highest-priority interrupt, it takes effect as soon as it</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment">// registers.</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="comment">// 0: No action</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="comment">// 1: Set pending NMI</span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa9bc8099d30b409ccf606ac75e1c8486"> 2778</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_NMIPENDSET      0x80000000</span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6db9d9c70bdf735e70c429b9df0022f2"> 2779</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_NMIPENDSET_BITN 31</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac7e4c27c6e93cf109dde12f761d43a90"> 2780</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_NMIPENDSET_M    0x80000000</span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad4b32d27f3b743aee84b2129fb4263ae"> 2781</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_NMIPENDSET_S    31</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment">// Field:    [28] PENDSVSET</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment">// Set pending pendSV bit.</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment">// 0: No action</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment">// 1: Set pending PendSV</span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1309f0abb392d34f33c6a476c9cdcd9c"> 2789</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSVSET      0x10000000</span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a078c7b6a5b189bfc81a5bc15125bb5e6"> 2790</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSVSET_BITN 28</span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abe037825e0bcdf699f725a141ce4b3c1"> 2791</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSVSET_M    0x10000000</span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab903ea67d7a2ec389e52f26406414b80"> 2792</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSVSET_S    28</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="comment">// Field:    [27] PENDSVCLR</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="comment">// Clear pending pendSV bit</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment">// 0: No action</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">// 1: Clear pending pendSV</span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab47eb886ff02de0cd7644935233913fb"> 2800</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSVCLR      0x08000000</span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abfb6e34b79172baa46c90188436ea5fa"> 2801</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSVCLR_BITN 27</span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aca524c3d0c561acca0a1f65fe7a2076b"> 2802</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSVCLR_M    0x08000000</span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adb2508314e4b8edfd597a1d7d85182ba"> 2803</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSVCLR_S    27</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="comment">// Field:    [26] PENDSTSET</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment">// Set a pending SysTick bit.</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">// 0: No action</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">// 1: Set pending SysTick</span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a48c4cbe0a09766146a22ca5d16d1b397"> 2811</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSTSET      0x04000000</span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adf913b9eb4f6f1091bfbc4f847d64ef0"> 2812</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSTSET_BITN 26</span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4f95966dc082a6618b0bc9efd2a37858"> 2813</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSTSET_M    0x04000000</span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa96f8bfa46bf26b4d8f5793c6afd06c7"> 2814</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSTSET_S    26</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="comment">// Field:    [25] PENDSTCLR</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="comment">// Clear pending SysTick bit</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="comment">// 0: No action</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="comment">// 1: Clear pending SysTick</span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a99403937516b4bc848c86a39bbd09385"> 2822</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSTCLR      0x02000000</span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af9d6ed200f1ec3ea2fabe8fff35b6256"> 2823</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSTCLR_BITN 25</span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1bc6cc572eb199264a997898a51c28c7"> 2824</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSTCLR_M    0x02000000</span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a31dd2b47fe39fd10ca1e4ed2dd8306fb"> 2825</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_PENDSTCLR_S    25</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment">// Field:    [23] ISRPREEMPT</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment">// This field can only be used at debug time. It indicates that a pending</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment">// interrupt is to be taken in the next running cycle. If DHCSR.C_MASKINTS= 0,</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment">// the interrupt is serviced.</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment">// 0: A pending exception is not serviced.</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="comment">// 1: A pending exception is serviced on exit from the debug halt state</span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af85d35c46f85ab16a73167cfd222d82e"> 2835</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_ISRPREEMPT      0x00800000</span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a580d4a39d5bffb1bcbd11360251b3de4"> 2836</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_ISRPREEMPT_BITN 23</span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afbdb0fb0edd57e223db46bed215736ad"> 2837</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_ISRPREEMPT_M    0x00800000</span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac575622d9b72cb77a5301c9ae27f8ba1"> 2838</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_ISRPREEMPT_S    23</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="comment">// Field:    [22] ISRPENDING</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment">// Interrupt pending flag. Excludes NMI and faults.</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="comment">// 0x0: Interrupt not pending</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment">// 0x1: Interrupt pending</span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5b9231a441aa3cc213e8403d8ab5930d"> 2846</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_ISRPENDING      0x00400000</span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad3646d22e8ed1afc82ae4a2e23cbe74f"> 2847</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_ISRPENDING_BITN 22</span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae430428d1cd8acc57cbce4b8406aba6f"> 2848</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_ISRPENDING_M    0x00400000</span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a606054f96bbb0aadd1dc5d37d3ae5cc6"> 2849</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_ISRPENDING_S    22</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="comment">// Field: [17:12] VECTPENDING</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="comment">// Pending ISR number field. This field contains the interrupt number of the</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="comment">// highest priority pending ISR.</span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acc24506ed94574682d2073f08393346f"> 2855</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_VECTPENDING_W 6</span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a506c4dd27a0ed58d26bb7fa42f6771e6"> 2856</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_VECTPENDING_M 0x0003F000</span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab86271da8d7e8528818a114be35d1de2"> 2857</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_VECTPENDING_S 12</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="comment">// Field:    [11] RETTOBASE</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="comment">// Indicates whether there are preempted active exceptions:</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">// 0: There are preempted active exceptions to execute</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment">// 1: There are no active exceptions, or the currently-executing exception is</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment">// the only active exception.</span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab1498810b2110ca5f9c4e5f866be0793"> 2866</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_RETTOBASE      0x00000800</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a69a872eb501a332350389282df734059"> 2867</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_RETTOBASE_BITN 11</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0248e999f960301b633410cbcb818095"> 2868</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_RETTOBASE_M    0x00000800</span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afc0a8602537ebde091fbc9a1f89dff30"> 2869</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_RETTOBASE_S    11</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">// Field:   [8:0] VECTACTIVE</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="comment">// Active ISR number field. Reset clears this field.</span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a52e00fe74c31cdf7ee24723b5bdb16a4"> 2874</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_VECTACTIVE_W 9</span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a154fb09b4898eb6dd232e955fa50e851"> 2875</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_VECTACTIVE_M 0x000001FF</span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abcb5dbcd4d1596c1c34e1f864cac5938"> 2876</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ICSR_VECTACTIVE_S 0</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="comment">// Register: CPU_SCS_O_VTOR</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment">// Field:  [29:7] TBLOFF</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">// Bits 29 down to 7 of the vector table base offset.</span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1cc9106f5b7a1d044b6826497c242565"> 2886</a></span>&#160;<span class="preprocessor">#define CPU_SCS_VTOR_TBLOFF_W 23</span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac838b4d23d2db761a9058f5c7ef709e9"> 2887</a></span>&#160;<span class="preprocessor">#define CPU_SCS_VTOR_TBLOFF_M 0x3FFFFF80</span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a39fb45b60fe4d51f6530bafc69ebf136"> 2888</a></span>&#160;<span class="preprocessor">#define CPU_SCS_VTOR_TBLOFF_S 7</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment">// Register: CPU_SCS_O_AIRCR</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment">// Field: [31:16] VECTKEY</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="comment">// Register key. Writing to this register (AIRCR) requires 0x05FA in VECTKEY.</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment">// Otherwise the write value is ignored. Read always returns 0xFA05.</span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae3d14544fc29e62b7ead7162fd21c8f4"> 2899</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_VECTKEY_W 16</span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7393f36d98d0ad86708c98ba84202e07"> 2900</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_VECTKEY_M 0xFFFF0000</span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6c54f7d7e788e494c6e7d264c67c3d12"> 2901</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_VECTKEY_S 16</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment">// Field:    [15] ENDIANESS</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="comment">// Data endianness bit</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment">// BIG                      Big endian</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment">// LITTLE                   Little endian</span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac786fa8be2508c24b3c53e7ef427751a"> 2909</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_ENDIANESS        0x00008000</span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a76495310e9c87335fe2b85b9711e4a7c"> 2910</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_ENDIANESS_BITN   15</span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a59f8db2cba1f6530f92a2991b224b55d"> 2911</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_ENDIANESS_M      0x00008000</span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a01e0a9c40b4faeb988489147ee04e491"> 2912</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_ENDIANESS_S      15</span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa5d995966d263e7102fba7a8182a4695"> 2913</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_ENDIANESS_BIG    0x00008000</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1cec893122ede26f940c299912870558"> 2914</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_ENDIANESS_LITTLE 0x00000000</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment">// Field:  [10:8] PRIGROUP</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment">// Interrupt priority grouping field. This field is a binary point position</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment">// indicator for creating subpriorities for exceptions that share the same</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">// pre-emption level. It divides the PRI_n field in the Interrupt Priority</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="comment">// Registers (NVIC_IPR0, NVIC_IPR1,..., and  NVIC_IPR8) into a pre-emption</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="comment">// level and a subpriority level. The binary point is a left-of value. This</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="comment">// means that the PRIGROUP value represents a point starting at the left of the</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="comment">// Least Significant Bit (LSB). The lowest value might not be 0 depending on</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment">// the number of bits allocated for priorities, and implementation choices.</span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a119117d82411eeb146856514eecf85f0"> 2926</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_PRIGROUP_W 3</span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6b136baba90d97dfe18bd26044401c41"> 2927</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_PRIGROUP_M 0x00000700</span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a74195bd821362d4f250d917838588366"> 2928</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_PRIGROUP_S 8</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="comment">// Field:     [2] SYSRESETREQ</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="comment">// Requests a warm reset. Setting this bit does not prevent Halting Debug from</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="comment">// running.</span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a90ff243743a9c9d08cb6b6211ea3716a"> 2934</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_SYSRESETREQ      0x00000004</span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a83b658ab8a16b85e4cefded833fcfc0d"> 2935</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_SYSRESETREQ_BITN 2</span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a88c70b44c79564b8a3a9aa673212714f"> 2936</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_SYSRESETREQ_M    0x00000004</span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1474400da60987d491304454edf357aa"> 2937</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_SYSRESETREQ_S    2</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment">// Field:     [1] VECTCLRACTIVE</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="comment">// Clears all active state information for active NMI, fault, and interrupts.</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="comment">// It is the responsibility of the application to reinitialize the stack. This</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment">// bit is for returning to a known state during debug. The bit self-clears.</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="comment">// IPSR is not cleared by this operation. So, if used by an application, it</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="comment">// must only be used at the base level of activation, or within a system</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="comment">// handler whose active bit can be set.</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2ed834018d5a3591fcbdafa7897a045d"> 2947</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_VECTCLRACTIVE      0x00000002</span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2ebe43aa25c769200175527e4e55e1db"> 2948</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_VECTCLRACTIVE_BITN 1</span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae20a8a81dd183326c0080f5953d94510"> 2949</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_VECTCLRACTIVE_M    0x00000002</span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a64b2effb7a9dee258f91147c6cf7e72e"> 2950</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_VECTCLRACTIVE_S    1</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment">// Field:     [0] VECTRESET</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="comment">// System Reset bit. Resets the system, with the exception of debug components.</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment">// This bit is reserved for debug use and can be written to 1 only when the</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="comment">// core is halted. The bit self-clears. Writing this bit to 1 while core is not</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="comment">// halted may result in unpredictable behavior.</span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad6a6b183f4a5f3806ee89adbd48e58d6"> 2958</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_VECTRESET      0x00000001</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa481c23969677c03597b4a99481cb9cf"> 2959</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_VECTRESET_BITN 0</span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2263eb1f8e26591473c14a11ebb36144"> 2960</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_VECTRESET_M    0x00000001</span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2fee8ffc806fc7660e01c8e9c64bf8c0"> 2961</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AIRCR_VECTRESET_S    0</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">// Register: CPU_SCS_O_SCR</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="comment">// Field:     [4] SEVONPEND</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="comment">// Send Event on Pending bit:</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="comment">// 0: Only enabled interrupts or events can wakeup the processor, disabled</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="comment">// interrupts are excluded</span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="comment">// 1: Enabled events and all interrupts, including disabled interrupts, can</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment">// wakeup the processor.</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="comment">// When an event or interrupt enters pending state, the event signal wakes up</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="comment">// the processor from WFE. If</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="comment">// the processor is not waiting for an event, the event is registered and</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="comment">// affects the next WFE.</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="comment">// The processor also wakes up on execution of an SEV instruction.</span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8eeb0e5f5d030aac12ffe482d0f705d7"> 2982</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SCR_SEVONPEND      0x00000010</span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa3116a6c6cdf7aec6865fb25f0b04995"> 2983</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SCR_SEVONPEND_BITN 4</span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a58eb47082cbb472fc491ac578480fb06"> 2984</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SCR_SEVONPEND_M    0x00000010</span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac20de3c9d9dfffff7c0e8947e1cd7b9f"> 2985</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SCR_SEVONPEND_S    4</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="comment">// Field:     [2] SLEEPDEEP</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="comment">// Controls whether the processor uses sleep or deep sleep as its low power</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="comment">// mode</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="comment">// DEEPSLEEP                Deep sleep</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment">// SLEEP                    Sleep</span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad1033c226af4c0555766acd1fd763dc3"> 2994</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SCR_SLEEPDEEP           0x00000004</span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a602e725bd42f65744b80689b18724527"> 2995</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SCR_SLEEPDEEP_BITN      2</span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aed606ab9b12fb36b67f27802d81352dc"> 2996</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SCR_SLEEPDEEP_M         0x00000004</span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac4c8331e1c98f3a01e6f60565be7bc80"> 2997</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SCR_SLEEPDEEP_S         2</span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2f13b3f3abd9648dd3792936e7c219cb"> 2998</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SCR_SLEEPDEEP_DEEPSLEEP 0x00000004</span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a956520ed4c38c92671fd3761bb6628e1"> 2999</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SCR_SLEEPDEEP_SLEEP     0x00000000</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="comment">// Field:     [1] SLEEPONEXIT</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">// Sleep on exit when returning from Handler mode to Thread mode. Enables</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment">// interrupt driven applications to avoid returning to empty main application.</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="comment">// 0: Do not sleep when returning to thread mode</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="comment">// 1: Sleep on ISR exit</span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a12d7f554b0f071d65d736c6e71bffefd"> 3008</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SCR_SLEEPONEXIT      0x00000002</span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8557090c44505b3710c7e34f7099453c"> 3009</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SCR_SLEEPONEXIT_BITN 1</span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8cda5359a8b6a08fd350d9001419952c"> 3010</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SCR_SLEEPONEXIT_M    0x00000002</span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a404e0a418bf034e0a94bf9ca3441d108"> 3011</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SCR_SLEEPONEXIT_S    1</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="comment">// Register: CPU_SCS_O_CCR</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="comment">// Field:     [9] STKALIGN</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="comment">// Stack alignment bit.</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="comment">// 0: Only 4-byte alignment is guaranteed for the SP used prior to the</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="comment">// exception on exception entry.</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="comment">// 1: On exception entry, the SP used prior to the exception is adjusted to be</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="comment">// 8-byte aligned and the context to restore it is saved. The SP is restored on</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="comment">// the associated exception return.</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aeb4ebee42542e54a91a683d0ee438ad7"> 3027</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_STKALIGN      0x00000200</span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab84c80306ef4a54d174a7d3c3b25627e"> 3028</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_STKALIGN_BITN 9</span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abe3675de09f78abf2d28071bba06e527"> 3029</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_STKALIGN_M    0x00000200</span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac93d302f72991a2560220113d408cf87"> 3030</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_STKALIGN_S    9</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="comment">// Field:     [8] BFHFNMIGN</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="comment">// Enables handlers with priority -1 or -2 to ignore data BusFaults caused by</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="comment">// load and store instructions. This applies to the HardFault, NMI, and</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="comment">// FAULTMASK escalated handlers:</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="comment">// 0: Data BusFaults caused by load and store instructions cause a lock-up</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="comment">// 1: Data BusFaults caused by load and store instructions are ignored.</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="comment">// Set this bit to 1 only when the handler and its data are in absolutely safe</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="comment">// memory. The normal use</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="comment">// of this bit is to probe system devices and bridges to detect problems.</span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1b07f9242474a3a271937ca7613729c0"> 3044</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_BFHFNMIGN      0x00000100</span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0ed2615663af9d79b9849b7fc90d136b"> 3045</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_BFHFNMIGN_BITN 8</span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7fdf3886d4ff300f2947e2fe7c147ce3"> 3046</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_BFHFNMIGN_M    0x00000100</span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3abab9b9d9fb59a97afef29367930d5d"> 3047</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_BFHFNMIGN_S    8</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="comment">// Field:     [4] DIV_0_TRP</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="comment">// Enables faulting or halting when the processor executes an SDIV or UDIV</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="comment">// instruction with a divisor of 0:</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="comment">// 0: Do not trap divide by 0. In this mode, a divide by zero returns a</span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="comment">// quotient of 0.</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="comment">// 1: Trap divide by 0. The relevant Usage Fault Status Register bit is</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="comment">// CFSR.DIVBYZERO.</span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8ddfab0db3809a9dc83dd9c020280cf0"> 3058</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_DIV_0_TRP      0x00000010</span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a65f014b61401dacb017d9209a012b40a"> 3059</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_DIV_0_TRP_BITN 4</span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab7ff592d974105679a2303242ba0ef0f"> 3060</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_DIV_0_TRP_M    0x00000010</span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aad846aa5afd1bf6b954e8cd53d47e9cb"> 3061</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_DIV_0_TRP_S    4</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="comment">// Field:     [3] UNALIGN_TRP</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="comment">// Enables unaligned access traps:</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment">// 0: Do not trap unaligned halfword and word accesses</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="comment">// 1: Trap unaligned halfword and word accesses. The relevant Usage Fault</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="comment">// Status Register bit is CFSR.UNALIGNED.</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="comment">// If this bit is set to 1, an unaligned access generates a UsageFault.</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="comment">// Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="comment">// the value in UNALIGN_TRP.</span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a790cdf4b691d76bf52d2f2b2fa154cd9"> 3074</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_UNALIGN_TRP      0x00000008</span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae16d05f0132f12decae151c40b7cb962"> 3075</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_UNALIGN_TRP_BITN 3</span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acd83e215b15714e7bac7988a921349b9"> 3076</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_UNALIGN_TRP_M    0x00000008</span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9d5539377742213d6dcbc0db661831e0"> 3077</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_UNALIGN_TRP_S    3</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="comment">// Field:     [1] USERSETMPEND</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="comment">// Enables unprivileged software access to STIR:</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="comment">// 0: User code is not allowed to write to the Software Trigger Interrupt</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="comment">// register (STIR).</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="comment">// 1: User code can write the Software Trigger Interrupt register (STIR) to</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="comment">// trigger (pend) a Main exception, which is associated with the Main stack</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="comment">// pointer.</span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae88c1c3a84575e8011eae6617bb1e7d7"> 3088</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_USERSETMPEND      0x00000002</span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0bbcd85e3be3cb9a39148dcb6a0155b1"> 3089</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_USERSETMPEND_BITN 1</span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abf345b6a2c36abd840d5b6f5d7002a54"> 3090</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_USERSETMPEND_M    0x00000002</span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9e1b893d5f9ef1d39cf944fcd74ef3f1"> 3091</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_USERSETMPEND_S    1</span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="comment">// Field:     [0] NONBASETHREDENA</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment">// Indicates how the processor enters Thread mode:</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">// 0: Processor can enter Thread mode only when no exception is active.</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="comment">// 1: Processor can enter Thread mode from any level using the appropriate</span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="comment">// return value (EXC_RETURN).</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="comment">// Exception returns occur when one of the following instructions loads a value</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="comment">// of 0xFXXXXXXX into the PC while in Handler mode:</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="comment">// - POP/LDM which includes loading the PC.</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment">// - LDR with PC as a destination.</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment">// - BX with any register.</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment">// The value written to the PC is intercepted and is referred to as the</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment">// EXC_RETURN value.</span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a52315f01b6886e984c74cfc1c540bac2"> 3108</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_NONBASETHREDENA      0x00000001</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a06cf4aac4bebab52c46e64bfdc5bf875"> 3109</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_NONBASETHREDENA_BITN 0</span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7c282a7c8132400b306c74237854ab27"> 3110</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_NONBASETHREDENA_M    0x00000001</span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac6beb7532b92965fceaccc610dc0dcd7"> 3111</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CCR_NONBASETHREDENA_S    0</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment">// Register: CPU_SCS_O_SHPR1</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="comment">// Field: [23:16] PRI_6</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="comment">// Priority of system handler 6. UsageFault</span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acb091fe70753349ea846af9cc5b95f24"> 3121</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR1_PRI_6_W 8</span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a28c79abc1142dd11abf8ea6d1564f092"> 3122</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR1_PRI_6_M 0x00FF0000</span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a98dcd11cbadd98715d3fcf70f6c4db2d"> 3123</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR1_PRI_6_S 16</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="comment">// Field:  [15:8] PRI_5</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="comment">// Priority of system handler 5: BusFault</span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0011df0c872b886a1a13f1c5e3b80332"> 3128</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR1_PRI_5_W 8</span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abded349f75c3a2d8b543d0457cc0e2ef"> 3129</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR1_PRI_5_M 0x0000FF00</span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4ca1a9960365b4b03d3bf64079f1132c"> 3130</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR1_PRI_5_S 8</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="comment">// Field:   [7:0] PRI_4</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment">// Priority of system handler 4: MemManage</span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa46241e9118f28525d0988d4fec0661a"> 3135</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR1_PRI_4_W 8</span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6d84429d0b01cb5487d41d3022f62e34"> 3136</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR1_PRI_4_M 0x000000FF</span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a38401caf84182970f68d3438da15ec6e"> 3137</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR1_PRI_4_S 0</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment">// Register: CPU_SCS_O_SHPR2</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="comment">// Field: [31:24] PRI_11</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="comment">// Priority of system handler 11. SVCall</span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afa0e59f75de725632b6aaa89ca215128"> 3147</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR2_PRI_11_W 8</span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa324ff13266722796eb6c0dd46e84c26"> 3148</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR2_PRI_11_M 0xFF000000</span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af520281a901f240168eee9efb2fd9c9c"> 3149</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR2_PRI_11_S 24</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="comment">// Register: CPU_SCS_O_SHPR3</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="comment">// Field: [31:24] PRI_15</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment">// Priority of system handler 15. SysTick exception</span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad4e29ba4e850fe6ee4041579b25d31dd"> 3159</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR3_PRI_15_W 8</span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afd48dac6fd9d6610bf16a861da6cff81"> 3160</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR3_PRI_15_M 0xFF000000</span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1cc18de781f584e7760eb18f46884238"> 3161</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR3_PRI_15_S 24</span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="comment">// Field: [23:16] PRI_14</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="comment">// Priority of system handler 14. Pend SV</span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a121db053ccb63ff69bee375b0311aafe"> 3166</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR3_PRI_14_W 8</span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7d6705b77bbc53d41e80a356d263f842"> 3167</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR3_PRI_14_M 0x00FF0000</span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a85b5b5cf0f5a5085c64d9d6730db0feb"> 3168</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR3_PRI_14_S 16</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="comment">// Field:   [7:0] PRI_12</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="comment">// Priority of system handler 12. Debug Monitor</span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a65c58fb59d834e4b97631bc8326d5e1a"> 3173</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR3_PRI_12_W 8</span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aae3d53b6dfd9cf97c1db605da6e8e471"> 3174</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR3_PRI_12_M 0x000000FF</span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac5ee2532cee69a41a49b009847d81e4b"> 3175</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHPR3_PRI_12_S 0</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment">// Register: CPU_SCS_O_SHCSR</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="comment">// Field:    [18] USGFAULTENA</span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment">// Usage fault system handler enable</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="comment">// EN                       Exception enabled</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="comment">// DIS                      Exception disabled</span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa61b4b7a2ca323de6d651a9d2ae50878"> 3188</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTENA      0x00040000</span></div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aced30562934a0c20ae198597fc4b39f2"> 3189</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTENA_BITN 18</span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adf9fe7e03679c86628c2b23cb4b46d9a"> 3190</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTENA_M    0x00040000</span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a926a1fbdefc80878d8a29f08fc756dc4"> 3191</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTENA_S    18</span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acbcac979939ca0eb446b1051eb97c63d"> 3192</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTENA_EN   0x00040000</span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae4fce53e898cf99ff58873ccfba93263"> 3193</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTENA_DIS  0x00000000</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="comment">// Field:    [17] BUSFAULTENA</span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="comment">// Bus fault system handler enable</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="comment">// EN                       Exception enabled</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="comment">// DIS                      Exception disabled</span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7e779a005a600a8faa1bc6a750121a73"> 3201</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTENA      0x00020000</span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a307453d60652d469ef02eaacb4b7dee2"> 3202</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTENA_BITN 17</span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac4ab4ba1a61d6c2d6f05038f5091c159"> 3203</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTENA_M    0x00020000</span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3b7ebec62e94cc2db94b50900d6e88e4"> 3204</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTENA_S    17</span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a21c7a44a3ba9b1903099c20b2013a455"> 3205</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTENA_EN   0x00020000</span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad52388ad487f2dcd58c87bacb52d668e"> 3206</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTENA_DIS  0x00000000</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="comment">// Field:    [16] MEMFAULTENA</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="comment">// MemManage fault system handler enable</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment">// EN                       Exception enabled</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="comment">// DIS                      Exception disabled</span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a93e66512c25d7a28431e424813a03fe3"> 3214</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTENA      0x00010000</span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9dfcde6c25e0c5cdee29e6561f9c00cf"> 3215</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTENA_BITN 16</span></div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aeeb2fb44a40ef7219de23d380e17b8c6"> 3216</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTENA_M    0x00010000</span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad2c505ff9c3da96b731ef322575772f1"> 3217</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTENA_S    16</span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abc50501d6d4512eb9bdcfcd0fa36bb15"> 3218</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTENA_EN   0x00010000</span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a516461eebf05b2fc33bb5af8a7a954e7"> 3219</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTENA_DIS  0x00000000</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="comment">// Field:    [15] SVCALLPENDED</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment">// SVCall pending</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="comment">// PENDING                  Exception is pending.</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment">// NOTPENDING               Exception is not active</span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af4d7f55f8c35743bbde626f1d655ba94"> 3227</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SVCALLPENDED            0x00008000</span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8572f37c2c5f1e892d68d058fc3138d2"> 3228</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SVCALLPENDED_BITN       15</span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7e51845acd2787701879933fa004b29a"> 3229</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SVCALLPENDED_M          0x00008000</span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a358cc2098efd913298b02cea729de231"> 3230</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SVCALLPENDED_S          15</span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4902c1bc953d681bcac8972a425979f3"> 3231</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SVCALLPENDED_PENDING    0x00008000</span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab902a2c307bfc955a7689856147f8f75"> 3232</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SVCALLPENDED_NOTPENDING 0x00000000</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment">// Field:    [14] BUSFAULTPENDED</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment">// BusFault pending</span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="comment">// PENDING                  Exception is pending.</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="comment">// NOTPENDING               Exception is not active</span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a091a3440363b61903e38b0713fa87a58"> 3240</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTPENDED            0x00004000</span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af36a3effb1e4319dbc3c267b15ad9b85"> 3241</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTPENDED_BITN       14</span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a56db24997f044508fb66c38458987552"> 3242</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTPENDED_M          0x00004000</span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a89d92ac54e57a1304e7e4304cb64daf5"> 3243</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTPENDED_S          14</span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a50df021f2f300b90c9287d7e2aa1c177"> 3244</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTPENDED_PENDING    0x00004000</span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6ef26be34520e990299409a1399c12e1"> 3245</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTPENDED_NOTPENDING 0x00000000</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment">// Field:    [13] MEMFAULTPENDED</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="comment">// MemManage exception pending</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="comment">// PENDING                  Exception is pending.</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment">// NOTPENDING               Exception is not active</span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaf0e5aa489446e412f3bd1ff8d9c78ed"> 3253</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTPENDED            0x00002000</span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0c633af034026ffd0887124ba4cd08bc"> 3254</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTPENDED_BITN       13</span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4bd619aa9cc4526fd164d6991fdbdf45"> 3255</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTPENDED_M          0x00002000</span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a27c4ffb58144ed310077affc5b05a587"> 3256</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTPENDED_S          13</span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab3558b28560e36df060c324f42b99389"> 3257</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTPENDED_PENDING    0x00002000</span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac447815af88595c13b5916f33da1e566"> 3258</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTPENDED_NOTPENDING 0x00000000</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="comment">// Field:    [12] USGFAULTPENDED</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">// Usage fault pending</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment">// PENDING                  Exception is pending.</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment">// NOTPENDING               Exception is not active</span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa710a0bfa52d332f0bbb321e7be55d33"> 3266</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTPENDED            0x00001000</span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a510d2aef50669607931197d442bb493f"> 3267</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTPENDED_BITN       12</span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af4c22b680ff89e73cdffaf2e36a09cda"> 3268</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTPENDED_M          0x00001000</span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a060dea195c667a8afd4c3dd946dec428"> 3269</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTPENDED_S          12</span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aac867ef33198dec482e4d1efd668ef17"> 3270</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTPENDED_PENDING    0x00001000</span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a146c3abe390624aaad8e3b1166178735"> 3271</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTPENDED_NOTPENDING 0x00000000</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="comment">// Field:    [11] SYSTICKACT</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment">// SysTick active flag.</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment">// 0x0: Not active</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment">// 0x1: Active</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">// ACTIVE                   Exception is active</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="comment">// NOTACTIVE                Exception is not active</span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af4e4085585668b956abcdc956326be10"> 3282</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SYSTICKACT           0x00000800</span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afa0820215029d14013e100ae52c2216d"> 3283</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SYSTICKACT_BITN      11</span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa3a7e6fecf8e30e7683acb0d0f9c68d0"> 3284</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SYSTICKACT_M         0x00000800</span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a640266de144428811437f3a7c5679625"> 3285</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SYSTICKACT_S         11</span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae925751a9e99749b066c720a9ea4daff"> 3286</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SYSTICKACT_ACTIVE    0x00000800</span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0dfce44e1dd3192dd49562b2a1b93877"> 3287</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SYSTICKACT_NOTACTIVE 0x00000000</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment">// Field:    [10] PENDSVACT</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="comment">// PendSV active</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="comment">// 0x0: Not active</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="comment">// 0x1: Active</span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac257284414cf3ceb004a1e420974959d"> 3295</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_PENDSVACT      0x00000400</span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a15b793622e23bcad45b6d9ec7bebcfb8"> 3296</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_PENDSVACT_BITN 10</span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a76e4f78ca13aeb082eeeaa53f0c5f6ad"> 3297</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_PENDSVACT_M    0x00000400</span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa53623317afa2c9b09dbafdfbc184abf"> 3298</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_PENDSVACT_S    10</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="comment">// Field:     [8] MONITORACT</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment">// Debug monitor active</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="comment">// ACTIVE                   Exception is active</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="comment">// NOTACTIVE                Exception is not active</span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a666f88cabea00cc97609181a54c59232"> 3306</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MONITORACT           0x00000100</span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad2e090ec601b17047cbbe61a74755663"> 3307</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MONITORACT_BITN      8</span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a392c46ef4aa54162a712ba5c13ba0c5e"> 3308</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MONITORACT_M         0x00000100</span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a91253cdd80089e00deca154b380d4f96"> 3309</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MONITORACT_S         8</span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5b106277dd551cf168579f05c62c7f77"> 3310</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MONITORACT_ACTIVE    0x00000100</span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a53dcaf7345928faa9fead277cf7f598d"> 3311</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MONITORACT_NOTACTIVE 0x00000000</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="comment">// Field:     [7] SVCALLACT</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="comment">// SVCall active</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="comment">// ACTIVE                   Exception is active</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="comment">// NOTACTIVE                Exception is not active</span></div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abe765c6ddab2e44670b6922a0fc12e5b"> 3319</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SVCALLACT           0x00000080</span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af5f424e556678dfc3953ab73146837e4"> 3320</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SVCALLACT_BITN      7</span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a63f81ab07f62c71cd96e0c7a707c3c22"> 3321</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SVCALLACT_M         0x00000080</span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7389e15c51e7220ebcf951e3cd838e25"> 3322</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SVCALLACT_S         7</span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af18ecf2fce732a5c3040a7b30796e0d2"> 3323</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SVCALLACT_ACTIVE    0x00000080</span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4173331736cc36059f69bbbec0d2b8b7"> 3324</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_SVCALLACT_NOTACTIVE 0x00000000</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="comment">// Field:     [3] USGFAULTACT</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="comment">// UsageFault exception active</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="comment">// ACTIVE                   Exception is active</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="comment">// NOTACTIVE                Exception is not active</span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1795f99a1dca0087816a59320391a803"> 3332</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTACT           0x00000008</span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a76a66f5824e967a284b8dddb9b448d49"> 3333</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTACT_BITN      3</span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8fcdfd8ee9581e8bed90d68305a51fa1"> 3334</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTACT_M         0x00000008</span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a94083efdf635da462b74df8d795e0a4c"> 3335</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTACT_S         3</span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2bc0d70be9217df46bf5a5bca76c947a"> 3336</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTACT_ACTIVE    0x00000008</span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5069996849a9c1cde7ce42bf2da6fef1"> 3337</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_USGFAULTACT_NOTACTIVE 0x00000000</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="comment">// Field:     [1] BUSFAULTACT</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="comment">// BusFault exception active</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment">// ACTIVE                   Exception is active</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment">// NOTACTIVE                Exception is not active</span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a151945add6eab6c25a8ef6cb3228592f"> 3345</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTACT           0x00000002</span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a71df010f9ddd7212ac184d9d2dc32636"> 3346</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTACT_BITN      1</span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0b8f6e5404c95a6e147ee2f752060da2"> 3347</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTACT_M         0x00000002</span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a81c54998ba80c655bb41833df3037a1a"> 3348</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTACT_S         1</span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a84fdee9c7f54137ece4e1f329c7a3be0"> 3349</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTACT_ACTIVE    0x00000002</span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad8fcc5b6bb85d73bd0fafdb9d71b2f26"> 3350</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_BUSFAULTACT_NOTACTIVE 0x00000000</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="comment">// Field:     [0] MEMFAULTACT</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment">// MemManage exception active</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="comment">// ACTIVE                   Exception is active</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="comment">// NOTACTIVE                Exception is not active</span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0230c4e34d53cca8c72ab8dbb8ba0728"> 3358</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTACT           0x00000001</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abbd0d9cf1b0b6d525ecba51b019effa0"> 3359</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTACT_BITN      0</span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a628b0f9dee31980c390c263f653b9637"> 3360</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTACT_M         0x00000001</span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adeb0a8a88e4bde6ddd3523bd8443cffc"> 3361</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTACT_S         0</span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab0d08b103604feee2d4aea06946f3a2b"> 3362</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTACT_ACTIVE    0x00000001</span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a75d8fe913b6ebc87690c5544355326cc"> 3363</a></span>&#160;<span class="preprocessor">#define CPU_SCS_SHCSR_MEMFAULTACT_NOTACTIVE 0x00000000</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="comment">// Register: CPU_SCS_O_CFSR</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="comment">// Field:    [25] DIVBYZERO</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="comment">// When CCR.DIV_0_TRP (see Configuration Control Register on page 8-26) is</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="comment">// enabled and an SDIV or UDIV instruction is used with a divisor of 0, this</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="comment">// fault occurs The instruction is executed and the return PC points to it. If</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="comment">// CCR.DIV_0_TRP is not set, then the divide returns a quotient of 0.</span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a88112bdcb21bde99f3fd12f09b63f036"> 3376</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_DIVBYZERO      0x02000000</span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afec3379ce376bfa8797a49d471babfaa"> 3377</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_DIVBYZERO_BITN 25</span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0ea20e5bf14e21c5c2b5a82b904ab7c6"> 3378</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_DIVBYZERO_M    0x02000000</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a597f953705de9872ac13ebf42275e1ec"> 3379</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_DIVBYZERO_S    25</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="comment">// Field:    [24] UNALIGNED</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment">// When CCR.UNALIGN_TRP is enabled, and there is an attempt to make an</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="comment">// unaligned memory access, then this fault occurs. Unaligned LDM/STM/LDRD/STRD</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="comment">// instructions always fault irrespective of the setting of CCR.UNALIGN_TRP.</span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a67fbb249235c30876f48cccb348f3589"> 3386</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_UNALIGNED      0x01000000</span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2f33e18e0e616facdf00120336f8a8b0"> 3387</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_UNALIGNED_BITN 24</span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a19662c76121653c68f6a10dbdfdbee20"> 3388</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_UNALIGNED_M    0x01000000</span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5d62a511ee14a743af19a7a68205dfef"> 3389</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_UNALIGNED_S    24</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="comment">// Field:    [19] NOCP</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="comment">// Attempt to use a coprocessor instruction. The processor does not support</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment">// coprocessor instructions.</span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2d0d26733a681ddcd7e16f62e504cb9b"> 3395</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_NOCP      0x00080000</span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a88fb8b7466bc441642377d726b45d1a7"> 3396</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_NOCP_BITN 19</span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaf468f9f2b5aa215d1186718112d29b6"> 3397</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_NOCP_M    0x00080000</span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad53d3edc86d954a977b6248363222609"> 3398</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_NOCP_S    19</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="comment">// Field:    [18] INVPC</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="comment">// Attempt to load EXC_RETURN into PC illegally. Invalid instruction, invalid</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment">// context, invalid value. The return PC points to the instruction that tried</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment">// to set the PC.</span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab9f8692fddaafba7fe1185cbb03fedd5"> 3405</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_INVPC      0x00040000</span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afc5436c2648ee2e6224164a2ef126434"> 3406</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_INVPC_BITN 18</span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae860b610e8b3e8aaf39778ea10bd2bd4"> 3407</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_INVPC_M    0x00040000</span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4c3f469e3b9a14bb90fc573d30650a2b"> 3408</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_INVPC_S    18</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment">// Field:    [17] INVSTATE</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="comment">// Indicates an attempt to execute in an invalid EPSR state (e.g. after a BX</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment">// type instruction has changed state). This includes state change after entry</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="comment">// to or return from exception, as well as from inter-working instructions.</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="comment">// Return PC points to faulting instruction, with the invalid state.</span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a904ead879d65a240bfa7bd57bfe6f764"> 3416</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_INVSTATE      0x00020000</span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abe1d69495089c1946a406a705b8cf9e3"> 3417</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_INVSTATE_BITN 17</span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa69d8dfcc6d44b805c3c67c38c4e5241"> 3418</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_INVSTATE_M    0x00020000</span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6bf59693b82ca67b2ca51d3af18f385b"> 3419</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_INVSTATE_S    17</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="comment">// Field:    [16] UNDEFINSTR</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="comment">// This bit is set when the processor attempts to execute an undefined</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="comment">// instruction. This is an instruction that the processor cannot decode. The</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="comment">// return PC points to the undefined instruction.</span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a211730f187fd3af402e269754cd7e324"> 3426</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_UNDEFINSTR      0x00010000</span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4dc1961cb7543d8978198e6189b46418"> 3427</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_UNDEFINSTR_BITN 16</span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab643eb9a58e60237e13e112d950fbce9"> 3428</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_UNDEFINSTR_M    0x00010000</span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac067fccc525473f5bb2ac3639933752b"> 3429</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_UNDEFINSTR_S    16</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;</div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="comment">// Field:    [15] BFARVALID</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="comment">// This bit is set if the Bus Fault Address Register (BFAR) contains a valid</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="comment">// address. This is true after a bus fault where the address is known. Other</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="comment">// faults can clear this bit, such as a Mem Manage fault occurring later. If a</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="comment">// Bus fault occurs that is escalated to a Hard Fault because of priority, the</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="comment">// Hard Fault handler must clear this bit. This prevents problems if returning</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="comment">// to a stacked active Bus fault handler whose BFAR value has been overwritten.</span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a951383a2418d14a35cda48a5f5e1caf0"> 3439</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_BFARVALID      0x00008000</span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a441bf45a4572015ff2c36575672c6d54"> 3440</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_BFARVALID_BITN 15</span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a547fc9a1c3c8affe1a96f64dcf376660"> 3441</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_BFARVALID_M    0x00008000</span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0ec0cf3ad241b3459fc1b26cca7a1257"> 3442</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_BFARVALID_S    15</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment">// Field:    [12] STKERR</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment">// Stacking from exception has caused one or more bus faults. The SP is still</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment">// adjusted and the values in the context area on the stack might be incorrect.</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="comment">// BFAR is not written.</span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4915c35603176405923ed7593410a5a8"> 3449</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_STKERR      0x00001000</span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0603bd5e7fd955e77c30e2f9117fd712"> 3450</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_STKERR_BITN 12</span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a966697c072aa8dd0e3648df799903809"> 3451</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_STKERR_M    0x00001000</span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a288801f807bec6eee44f48b135c3c583"> 3452</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_STKERR_S    12</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="comment">// Field:    [11] UNSTKERR</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="comment">// Unstack from exception return has caused one or more bus faults. This is</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="comment">// chained to the handler, so that the original return stack is still present.</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="comment">// SP is not adjusted from failing return and new save is not performed. BFAR</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="comment">// is not written.</span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a989ee73fd0091c497308e8d35e6e0037"> 3460</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_UNSTKERR      0x00000800</span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a40e79ea18675a19ba1a5c804605fe9dc"> 3461</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_UNSTKERR_BITN 11</span></div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a844519f4a4adf4e673062ec7776b751c"> 3462</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_UNSTKERR_M    0x00000800</span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af597411c7f6cea278376796e95b30243"> 3463</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_UNSTKERR_S    11</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="comment">// Field:    [10] IMPRECISERR</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment">// Imprecise data bus error. It is a BusFault, but the Return PC is not related</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="comment">// to the causing instruction. This is not a synchronous fault. So, if detected</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="comment">// when the priority of the current activation is higher than the Bus Fault, it</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="comment">// only pends. Bus fault activates when returning to a lower priority</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="comment">// activation. If a precise fault occurs before returning to a lower priority</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="comment">// exception, the handler detects both IMPRECISERR set and one of the precise</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="comment">// fault status bits set at the same time. BFAR is not written.</span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a230c18d1f5123cea003661d5bcffc129"> 3474</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_IMPRECISERR      0x00000400</span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae80657c01b210042e9a1d285639067a0"> 3475</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_IMPRECISERR_BITN 10</span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2200dc96e59f60d61747de827e7fec44"> 3476</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_IMPRECISERR_M    0x00000400</span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abbfe159a06c6389585d0f7a7d26a24a3"> 3477</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_IMPRECISERR_S    10</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="comment">// Field:     [9] PRECISERR</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment">// Precise data bus error return.</span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0025ebbb58726fab2057ff2e3e71be72"> 3482</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_PRECISERR      0x00000200</span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad7f945f5d03b83f2e369ce9ecf1c470c"> 3483</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_PRECISERR_BITN 9</span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa8c1cecb74f9af1f1393d7f6b235a670"> 3484</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_PRECISERR_M    0x00000200</span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9ae813ca78273010ba82a0e0cb6d0449"> 3485</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_PRECISERR_S    9</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="comment">// Field:     [8] IBUSERR</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="comment">// Instruction bus error flag. This flag is set by a prefetch error. The fault</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="comment">// stops on the instruction, so if the error occurs under a branch shadow, no</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="comment">// fault occurs. BFAR is not written.</span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a03322b72ba13c7cc78fdbc36c76deadc"> 3492</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_IBUSERR      0x00000100</span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8fa8d3bfb27bbde7444844ded2accfe5"> 3493</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_IBUSERR_BITN 8</span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac864752c951ed06576769e54c9cd34be"> 3494</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_IBUSERR_M    0x00000100</span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5b404daa7dbb26ab044e022a4c845a72"> 3495</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_IBUSERR_S    8</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="comment">// Field:     [7] MMARVALID</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="comment">// Memory Manage Address Register (MMFAR) address valid flag. A later-arriving</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="comment">// fault, such as a bus fault, can clear a memory manage fault.. If a MemManage</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="comment">// fault occurs that is escalated to a Hard Fault because of priority, the Hard</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="comment">// Fault handler must clear this bit. This prevents problems on return to a</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="comment">// stacked active MemManage handler whose MMFAR value has been overwritten.</span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a08686e7bc2b81e066ec905becb978867"> 3504</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_MMARVALID      0x00000080</span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0c3c200bf4e96ca666a2d7f273cd9fdc"> 3505</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_MMARVALID_BITN 7</span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9f4fa58d3af4f08d7cb131fc9483ae55"> 3506</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_MMARVALID_M    0x00000080</span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a82d815d3adb92f537c76cb2560a2c5e3"> 3507</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_MMARVALID_S    7</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment">// Field:     [4] MSTKERR</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="comment">// Stacking from exception has caused one or more access violations. The SP is</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment">// still adjusted and the values in the context area on the stack might be</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="comment">// incorrect. MMFAR is not written.</span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a387b383e1e8cc1de3530f130e4e13e08"> 3514</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_MSTKERR      0x00000010</span></div><div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9cf205185372d83f22e5a75493bc2d5d"> 3515</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_MSTKERR_BITN 4</span></div><div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a645d00831276819beadda96079ed8e6b"> 3516</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_MSTKERR_M    0x00000010</span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a877161414384b05ad4b4ed37a50a2aab"> 3517</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_MSTKERR_S    4</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="comment">// Field:     [3] MUNSTKERR</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="comment">// Unstack from exception return has caused one or more access violations. This</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="comment">// is chained to the handler, so that the original return stack is still</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment">// present. SP is not adjusted from failing return and new save is not</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment">// performed. MMFAR is not written.</span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aeb7282122924bcb93f8a728217d5cda2"> 3525</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_MUNSTKERR      0x00000008</span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af4adb08e02c5bbd9290ae43c59082e55"> 3526</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_MUNSTKERR_BITN 3</span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9835f0d02c99de927147f9d8bb92987d"> 3527</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_MUNSTKERR_M    0x00000008</span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad0a32698ac5e88c7d7624a3b003aab8d"> 3528</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_MUNSTKERR_S    3</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="comment">// Field:     [1] DACCVIOL</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="comment">// Data access violation flag. Attempting to load or store at a location that</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="comment">// does not permit the operation sets this flag. The return PC points to the</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="comment">// faulting instruction. This error loads MMFAR with the address of the</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="comment">// attempted access.</span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae86f28f96713970f95c53b786829446d"> 3536</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_DACCVIOL      0x00000002</span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae8ad36037fa0cad7b167434d05b90978"> 3537</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_DACCVIOL_BITN 1</span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a575ccf86b4ae6d227c77fb6915673d60"> 3538</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_DACCVIOL_M    0x00000002</span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2fe8b52ffae0b14d3dce1638d5434439"> 3539</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_DACCVIOL_S    1</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="comment">// Field:     [0] IACCVIOL</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="comment">// Instruction access violation flag. Attempting to fetch an instruction from a</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment">// location that does not permit execution sets this flag. This occurs on any</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment">// access to an XN region, even when the MPU is disabled or not present. The</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="comment">// return PC points to the faulting instruction. MMFAR is not written.</span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a90889cd11a400ea95fb72cc2353402d9"> 3547</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_IACCVIOL      0x00000001</span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a707f7bf0d55f381a0d2f2c8179a47c46"> 3548</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_IACCVIOL_BITN 0</span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6d75c50f5811a47600de41f2ebee2b36"> 3549</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_IACCVIOL_M    0x00000001</span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac46b1e3c55d5893f3beb9cef30205443"> 3550</a></span>&#160;<span class="preprocessor">#define CPU_SCS_CFSR_IACCVIOL_S    0</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="comment">// Register: CPU_SCS_O_HFSR</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="comment">// Field:    [31] DEBUGEVT</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment">// This bit is set if there is a fault related to debug. This is only possible</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment">// when halting debug is not enabled. For monitor enabled debug, it only</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="comment">// happens for BKPT when the current priority is higher than the monitor. When</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="comment">// both halting and monitor debug are disabled, it only happens for debug</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment">// events that are not ignored (minimally, BKPT). The Debug Fault Status</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment">// Register is updated.</span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a066fc76fdd2d7ddf55ca787b36a95e15"> 3565</a></span>&#160;<span class="preprocessor">#define CPU_SCS_HFSR_DEBUGEVT      0x80000000</span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab7b829c1712e3a8b49889fc42a9b3209"> 3566</a></span>&#160;<span class="preprocessor">#define CPU_SCS_HFSR_DEBUGEVT_BITN 31</span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a64bb7cab547b1080a4a38fcf3954b3d7"> 3567</a></span>&#160;<span class="preprocessor">#define CPU_SCS_HFSR_DEBUGEVT_M    0x80000000</span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a08cf0e8b77d6b96020d5e12b7e0672fe"> 3568</a></span>&#160;<span class="preprocessor">#define CPU_SCS_HFSR_DEBUGEVT_S    31</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="comment">// Field:    [30] FORCED</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment">// Hard Fault activated because a Configurable Fault was received and cannot</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment">// activate because of priority or because the Configurable Fault is disabled.</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="comment">// The Hard Fault handler then has to read the other fault status registers to</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="comment">// determine cause.</span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaf5a06b786dc707f6f6b5733d98c30e1"> 3576</a></span>&#160;<span class="preprocessor">#define CPU_SCS_HFSR_FORCED      0x40000000</span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5d1a020cc63ed7b3e4fa3153bf22e8db"> 3577</a></span>&#160;<span class="preprocessor">#define CPU_SCS_HFSR_FORCED_BITN 30</span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af152b6caffc0a46bef6ef9f61a3f341a"> 3578</a></span>&#160;<span class="preprocessor">#define CPU_SCS_HFSR_FORCED_M    0x40000000</span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2780d9c0a270cefd52dc5e7fd086f49b"> 3579</a></span>&#160;<span class="preprocessor">#define CPU_SCS_HFSR_FORCED_S    30</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="comment">// Field:     [1] VECTTBL</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="comment">// This bit is set if there is a fault because of vector table read on</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment">// exception processing (Bus Fault). This case is always a Hard Fault. The</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="comment">// return PC points to the pre-empted instruction.</span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac185405fc3d32b09769bbcf18e79cc34"> 3586</a></span>&#160;<span class="preprocessor">#define CPU_SCS_HFSR_VECTTBL      0x00000002</span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2b9745e9d26c138b0bb77e8c38b8db48"> 3587</a></span>&#160;<span class="preprocessor">#define CPU_SCS_HFSR_VECTTBL_BITN 1</span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3b8796e7848ebdf45156bc37fde5cb6e"> 3588</a></span>&#160;<span class="preprocessor">#define CPU_SCS_HFSR_VECTTBL_M    0x00000002</span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#affcd9a27f5f8f96ab210a631320163b2"> 3589</a></span>&#160;<span class="preprocessor">#define CPU_SCS_HFSR_VECTTBL_S    1</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;</div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment">// Register: CPU_SCS_O_DFSR</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="comment">// Field:     [4] EXTERNAL</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment">// External debug request flag. The processor stops on next instruction</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="comment">// boundary.</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="comment">// 0x0: External debug request signal not asserted</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="comment">// 0x1: External debug request signal asserted</span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af0cf074c3f6808c96751cf1299ee7b28"> 3603</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_EXTERNAL      0x00000010</span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aef4c4167dcaa51eb84462e58d5d472c8"> 3604</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_EXTERNAL_BITN 4</span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4147784b2fd2a29e88302969193825f2"> 3605</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_EXTERNAL_M    0x00000010</span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a911a49575202e0d1a8506c8da8f90955"> 3606</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_EXTERNAL_S    4</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="comment">// Field:     [3] VCATCH</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment">// Vector catch flag. When this flag is set, a flag in one of the local fault</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="comment">// status registers is also set to indicate the type of fault.</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="comment">// 0x0: No vector catch occurred</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="comment">// 0x1: Vector catch occurred</span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2542c00493ed516000183a5464254827"> 3615</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_VCATCH      0x00000008</span></div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a16c88e26f3220f0e04eaf14c3c73ac80"> 3616</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_VCATCH_BITN 3</span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ace631488c2e74cf5958d38ef7a452670"> 3617</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_VCATCH_M    0x00000008</span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#accdc0436abdff49ec47ea7ace17411f6"> 3618</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_VCATCH_S    3</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="comment">// Field:     [2] DWTTRAP</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="comment">// Data Watchpoint and Trace (DWT) flag. The processor stops at the current</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="comment">// instruction or at the next instruction.</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="comment">// 0x0: No DWT match</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment">// 0x1: DWT match</span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adbc30aba8bb88bf6122326bdc42a7956"> 3627</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_DWTTRAP      0x00000004</span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2b7dcd819f5de590419e259a2b6eee2e"> 3628</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_DWTTRAP_BITN 2</span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae8ea0b28d1c6f68431f2eda124d5a34e"> 3629</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_DWTTRAP_M    0x00000004</span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0f2f7c2f815e04309b686e83e70b1fc9"> 3630</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_DWTTRAP_S    2</span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="comment">// Field:     [1] BKPT</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment">// BKPT flag. The BKPT flag is set by a BKPT instruction in flash patch code,</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment">// and also by normal code. Return PC points to breakpoint containing</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment">// instruction.</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="comment">// 0x0: No BKPT instruction execution</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="comment">// 0x1: BKPT instruction execution</span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2caab1c3752508905475243abf9eb21e"> 3640</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_BKPT      0x00000002</span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaa3bda4bb4b1dcfc11af1dcd62acdcce"> 3641</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_BKPT_BITN 1</span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae49d77e08d6ccd66c1fcb304f80b8b65"> 3642</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_BKPT_M    0x00000002</span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4356ac23075ea7c1c2903a0b09bb8a66"> 3643</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_BKPT_S    1</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;</div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="comment">// Field:     [0] HALTED</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="comment">// Halt request flag. The processor is halted on the next instruction.</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="comment">// 0x0: No halt request</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="comment">// 0x1: Halt requested by NVIC, including step</span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab9a41455181b3a46f391a3b3aee2ad55"> 3651</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_HALTED      0x00000001</span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a356a4d0e1de97a4240ade74ce2bdb840"> 3652</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_HALTED_BITN 0</span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3a9156967943c2a2cdc54ea71877bd10"> 3653</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_HALTED_M    0x00000001</span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a23cb3570cd4287f2d266b24c965e5305"> 3654</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DFSR_HALTED_S    0</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="comment">// Register: CPU_SCS_O_MMFAR</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="comment">// Field:  [31:0] ADDRESS</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="comment">// Mem Manage fault address field.</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="comment">// This field is the data address of a faulted load or store attempt. When an</span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="comment">// unaligned access faults, the address is the actual address that faulted.</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="comment">// Because an access can be split into multiple parts, each aligned, this</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="comment">// address can be any offset in the range of the requested size. Flags</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="comment">// CFSR.IACCVIOL, CFSR.DACCVIOL ,CFSR.MUNSTKERR and CFSR.MSTKERR in combination</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="comment">// with CFSR.MMARVALIDindicate the cause of the fault.</span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaf5016dec5c55518a08c4f22e1151401"> 3670</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MMFAR_ADDRESS_W 32</span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a585283afb67b6665917c326883613bc8"> 3671</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MMFAR_ADDRESS_M 0xFFFFFFFF</span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa8d0d4f342a2bce7136bb0ca816e477f"> 3672</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MMFAR_ADDRESS_S 0</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment">// Register: CPU_SCS_O_BFAR</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="comment">// Field:  [31:0] ADDRESS</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="comment">// Bus fault address field. This field is the data address of a faulted load or</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="comment">// store attempt. When an unaligned access faults, the address is the address</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="comment">// requested by the instruction, even if that is not the address that faulted.</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="comment">// Flags CFSR.IBUSERR, CFSR.PRECISERR, CFSR.IMPRECISERR, CFSR.UNSTKERR and</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="comment">// CFSR.STKERR in combination with CFSR.BFARVALID indicate the cause of the</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="comment">// fault.</span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac98e9c3be50e1999b40bae3342fb7781"> 3687</a></span>&#160;<span class="preprocessor">#define CPU_SCS_BFAR_ADDRESS_W 32</span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab87963012a344626ad7cc2b8402c6bc7"> 3688</a></span>&#160;<span class="preprocessor">#define CPU_SCS_BFAR_ADDRESS_M 0xFFFFFFFF</span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4ac1c247c647cd02a2947d07b8a0554d"> 3689</a></span>&#160;<span class="preprocessor">#define CPU_SCS_BFAR_ADDRESS_S 0</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="comment">// Register: CPU_SCS_O_AFSR</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="comment">// Field:  [31:0] IMPDEF</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="comment">// Implementation defined. The bits map directly onto the signal assignment to</span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="comment">// the auxiliary fault inputs. Tied to 0</span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3abd350c274c53e4828cb943af143c4a"> 3700</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AFSR_IMPDEF_W 32</span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aabaf7c22f62153229ab31215b4b97f5c"> 3701</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AFSR_IMPDEF_M 0xFFFFFFFF</span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a02d045fc36f7348e5f1111e6482fe460"> 3702</a></span>&#160;<span class="preprocessor">#define CPU_SCS_AFSR_IMPDEF_S 0</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="comment">// Register: CPU_SCS_O_ID_PFR0</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="comment">// Field:   [7:4] STATE1</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="comment">// State1 (T-bit == 1)</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="comment">// 0x0: N/A</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="comment">// 0x1: N/A</span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="comment">// 0x2: Thumb-2 encoding with the 16-bit basic instructions plus 32-bit</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="comment">// Buncond/BL but no other 32-bit basic instructions (Note non-basic 32-bit</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="comment">// instructions can be added using the appropriate instruction attribute, but</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="comment">// other 32-bit basic instructions cannot.)</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="comment">// 0x3: Thumb-2 encoding with all Thumb-2 basic instructions</span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0b2a1bd60848a951db00c889ae7d684e"> 3720</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_PFR0_STATE1_W 4</span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a444724a60862dd878c60227fc0d9c03a"> 3721</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_PFR0_STATE1_M 0x000000F0</span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a42eb594a3ca687f3d98606000ec1f497"> 3722</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_PFR0_STATE1_S 4</span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;</div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="comment">// Field:   [3:0] STATE0</span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment">// State0 (T-bit == 0)</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="comment">// 0x0: No ARM encoding</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="comment">// 0x1: N/A</span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abcfc9db2f8ce90bc5cdbe150e51a72d4"> 3730</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_PFR0_STATE0_W 4</span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac8d4eeb71a7092bb2ad63cd77d0498a8"> 3731</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_PFR0_STATE0_M 0x0000000F</span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0660436ce1b9f49d08af77b2527ef90d"> 3732</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_PFR0_STATE0_S 0</span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="comment">// Register: CPU_SCS_O_ID_PFR1</span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="comment">// Field:  [11:8] MICROCONTROLLER_PROGRAMMERS_MODEL</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="comment">// Microcontroller programmer&#39;s model</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="comment">// 0x0: Not supported</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment">// 0x2: Two-stack support</span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aacd6c1beb9a9675d232e660a741377c5"> 3745</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_W 4</span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a782f5194c432c8dd4aebe1d455fc9336"> 3746</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_M 0x00000F00</span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a947c8054826e20664f6c0348ad124845"> 3747</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_S 8</span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="comment">// Register: CPU_SCS_O_ID_DFR0</span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="comment">// Field: [23:20] MICROCONTROLLER_DEBUG_MODEL</span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="comment">// Microcontroller Debug Model - memory mapped</span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="comment">// 0x0: Not supported</span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="comment">// 0x1: Microcontroller debug v1 (ITMv1 and DWTv1)</span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afb3c4ee8cec33a6f8e1b1f4c90c893fc"> 3760</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_DFR0_MICROCONTROLLER_DEBUG_MODEL_W 4</span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a23ece8486b79836c053be89172a67a36"> 3761</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_DFR0_MICROCONTROLLER_DEBUG_MODEL_M 0x00F00000</span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab74aa521588f038279677078696dbb17"> 3762</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_DFR0_MICROCONTROLLER_DEBUG_MODEL_S 20</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;</div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="comment">// Register: CPU_SCS_O_ID_AFR0</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="comment">// Register: CPU_SCS_O_ID_MMFR0</span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="comment">// Register: CPU_SCS_O_ID_MMFR1</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="comment">// Register: CPU_SCS_O_ID_MMFR2</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="comment">// Field:    [24] WAIT_FOR_INTERRUPT_STALLING</span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="comment">// wait for interrupt stalling</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="comment">// 0x0: Not supported</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="comment">// 0x1: Wait for interrupt supported</span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aac23b8b06730abf9eb5bd5fc92671ac0"> 3790</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING      0x01000000</span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3d4b7c56215b6456f664452149ccb29b"> 3791</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING_BITN 24</span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a19230bdafcb788481b3d2e7beaf69e4f"> 3792</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING_M    0x01000000</span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aee4c10ccf3585183412cf8393c932be1"> 3793</a></span>&#160;<span class="preprocessor">#define CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING_S    24</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;</div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="comment">// Register: CPU_SCS_O_ID_MMFR3</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="comment">// Register: CPU_SCS_O_ID_ISAR0</span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="comment">// Register: CPU_SCS_O_ID_ISAR1</span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment">// Register: CPU_SCS_O_ID_ISAR2</span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment">// Register: CPU_SCS_O_ID_ISAR3</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="comment">// Register: CPU_SCS_O_ID_ISAR4</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="comment">// Register: CPU_SCS_O_CPACR</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="comment">// Register: CPU_SCS_O_MPU_TYPE</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment">// Field: [23:16] IREGION</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="comment">// The processor core uses only a unified MPU, this field always reads 0x0.</span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3d5be7bbf4502912214c2cc39cd7fd86"> 3838</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_TYPE_IREGION_W 8</span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a04cf872d43dbec26f7580e613cbdd9b6"> 3839</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_TYPE_IREGION_M 0x00FF0000</span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a958a4f5701d24b097a9df39d8f70db2d"> 3840</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_TYPE_IREGION_S 16</span></div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="comment">// Field:  [15:8] DREGION</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="comment">// Number of supported MPU regions field. This field reads 0x08 indicating</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">// eight MPU regions.</span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2953603ab4262163875c069c5ed42891"> 3846</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_TYPE_DREGION_W 8</span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a114feadfd2a107e4ba2c3bc93dfd61a9"> 3847</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_TYPE_DREGION_M 0x0000FF00</span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a48adcafbfb7e18f6c97429c75da69549"> 3848</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_TYPE_DREGION_S 8</span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="comment">// Field:     [0] SEPARATE</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="comment">// The processor core uses only a unified MPU, thus this field is always 0.</span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab2019340ca75feb4128a3463c3bc8d22"> 3853</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_TYPE_SEPARATE      0x00000001</span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a57362e73cb1c58b1b67e9d2d7d177cbe"> 3854</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_TYPE_SEPARATE_BITN 0</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae8ddc73859ef1f5d4a70d11d8ca0778b"> 3855</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_TYPE_SEPARATE_M    0x00000001</span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1409bd31e847e78b4bb7924de2d3d959"> 3856</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_TYPE_SEPARATE_S    0</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;</div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment">// Register: CPU_SCS_O_MPU_CTRL</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="comment">// Field:     [2] PRIVDEFENA</span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="comment">// This bit enables the default memory map for privileged access, as a</span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="comment">// background region, when the MPU is enabled. The background region acts as if</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="comment">// it was region number 1 before any settable regions. Any region that is set</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment">// up overlays this default map, and overrides it. If this bit is not set, the</span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="comment">// default memory map is disabled, and memory not covered by a region faults.</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="comment">// This applies to memory type, Execute Never (XN), cache and shareable rules.</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="comment">// However, this only applies to privileged mode (fetch and data access). User</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="comment">// mode code faults unless a region has been set up for its code and data. When</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="comment">// the MPU is disabled, the default map acts on both privileged and user mode</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment">// code. XN and SO rules always apply to the system partition whether this</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment">// enable is set or not. If the MPU is disabled, this bit is ignored.</span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a74fdab2f4e1b56fcaf01c0f4132a6175"> 3876</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_CTRL_PRIVDEFENA      0x00000004</span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a53a14b268a8aac53ac7091dd9b3a27e5"> 3877</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_CTRL_PRIVDEFENA_BITN 2</span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af5218cad5239917ed8b0c3f330edceaa"> 3878</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_CTRL_PRIVDEFENA_M    0x00000004</span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7569b25e4afc9351d00e881fc05d6125"> 3879</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_CTRL_PRIVDEFENA_S    2</span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="comment">// Field:     [1] HFNMIENA</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="comment">// This bit enables the MPU when in Hard Fault, NMI, and FAULTMASK escalated</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="comment">// handlers. If this bit and ENABLE are set, the MPU is enabled when in these</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="comment">// handlers. If this bit is not set, the MPU is disabled when in these</span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="comment">// handlers, regardless of the value of ENABLE bit. If this bit is set and</span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="comment">// ENABLE is not set, behavior is unpredictable.</span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5f86c1881c6a2517bb3f82228f75632c"> 3888</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_CTRL_HFNMIENA      0x00000002</span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5de18ec6194c61d49f89b3d0033f1fa4"> 3889</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_CTRL_HFNMIENA_BITN 1</span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af9752e4190e758d13a8050629eab2e09"> 3890</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_CTRL_HFNMIENA_M    0x00000002</span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adb0960251ff7f01718e0a24e52c7aaaa"> 3891</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_CTRL_HFNMIENA_S    1</span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;</div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="comment">// Field:     [0] ENABLE</span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="comment">// Enable MPU</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="comment">// 0: MPU disabled</span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="comment">// 1: MPU enabled</span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae8b17def9967546f1b9a7bf86a4b8e14"> 3899</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_CTRL_ENABLE      0x00000001</span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac0c9be17a74767e8f1acaece9b46ddc8"> 3900</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_CTRL_ENABLE_BITN 0</span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a89bdd7ff8673728088d4a6b201750616"> 3901</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_CTRL_ENABLE_M    0x00000001</span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae649b349595b02d1b0fdb21de9dc8aaf"> 3902</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_CTRL_ENABLE_S    0</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;</div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="comment">// Register: CPU_SCS_O_MPU_RNR</span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="comment">// Field:   [7:0] REGION</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="comment">// Region select field.</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="comment">// This field selects the region to operate on when using the MPU_RASR and</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="comment">// MPU_RBAR. It must be written first except when the address MPU_RBAR.VALID</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="comment">// and MPU_RBAR.REGION fields are written, which overwrites this.</span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af345c731d009f27e3f20aef5add1be90"> 3915</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RNR_REGION_W 8</span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afeb99850670ba0aec3ed657654ffe005"> 3916</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RNR_REGION_M 0x000000FF</span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af6cf33e04dc4d4c6b77f434202e79397"> 3917</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RNR_REGION_S 0</span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;</div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="comment">// Register: CPU_SCS_O_MPU_RBAR</span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="comment">// Field:  [31:5] ADDR</span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="comment">// Region base address field.</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="comment">// The position of the LSB depends on the region size, so that the base address</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="comment">// is aligned according to an even multiple of size. The power of 2 size</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="comment">// specified by the SZENABLE field of the MPU Region Attribute and Size</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="comment">// Register defines how many bits of base address are used.</span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7c831555f20cdeff17f3b54dc5d1a512"> 3931</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_ADDR_W 27</span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a667d3557a5b2fe5ab0a5c25db4193a97"> 3932</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_ADDR_M 0xFFFFFFE0</span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a667ee8e5548f7efff2ed415957cb082d"> 3933</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_ADDR_S 5</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="comment">// Field:     [4] VALID</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="comment">// MPU region number valid:</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="comment">// 0: MPU_RNR remains unchanged and is interpreted.</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="comment">// 1: MPU_RNR is overwritten by REGION.</span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5d5c511352bbeac65206e752c160f944"> 3940</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_VALID      0x00000010</span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aae0c90e6bd7ee1ab29f6ef010916b4be"> 3941</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_VALID_BITN 4</span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2a5d1b4871372faed7c07027ce6a2abd"> 3942</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_VALID_M    0x00000010</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a892091f7802553486e150a6b657e886d"> 3943</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_VALID_S    4</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="comment">// Field:   [3:0] REGION</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="comment">// MPU region override field</span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aefed379ed0d1df8d9a026c0b82e0cd5b"> 3948</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_REGION_W 4</span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4a903b48922fc6d5afec1b3ddfb62a5d"> 3949</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_REGION_M 0x0000000F</span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a273aac3225dcb1a2f3f27b5991937139"> 3950</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_REGION_S 0</span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;</div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="comment">// Register: CPU_SCS_O_MPU_RASR</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="comment">// Field:    [28] XN</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="comment">// Instruction access disable:</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="comment">// 0: Enable instruction fetches</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="comment">// 1: Disable instruction fetches</span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a05b226a93ca286578420f25c76772349"> 3962</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_XN      0x10000000</span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a359cc41e207b0b2a407c9ffc7be1c307"> 3963</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_XN_BITN 28</span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a92f0d9557e736ba2bdc89a334ce24d49"> 3964</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_XN_M    0x10000000</span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaa0c8c6c2621dbcc2c7509e9b0b4b7b2"> 3965</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_XN_S    28</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;</div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="comment">// Field: [26:24] AP</span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="comment">// Data access permission:</span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="comment">// 0x0: Priviliged permissions: No access. User permissions: No access.</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="comment">// 0x1: Priviliged permissions: Read-write. User permissions: No access.</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="comment">// 0x2: Priviliged permissions: Read-write. User permissions: Read-only.</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="comment">// 0x3: Priviliged permissions: Read-write. User permissions: Read-write.</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="comment">// 0x4: Reserved</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment">// 0x5: Priviliged permissions: Read-only. User permissions: No access.</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="comment">// 0x6: Priviliged permissions: Read-only. User permissions: Read-only.</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="comment">// 0x7: Priviliged permissions: Read-only. User permissions: Read-only.</span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab6265e393756f1ed6706262ae1ab5dc3"> 3978</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_AP_W 3</span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a809aa4da9862d04f69210b576955f207"> 3979</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_AP_M 0x07000000</span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7c7ac6efe223062f92651e42d3808e9b"> 3980</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_AP_S 24</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;</div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="comment">// Field: [21:19] TEX</span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="comment">// Type extension</span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a16610cc5d7c2373a95bb631dd945830c"> 3985</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_TEX_W 3</span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a26f1e30df92f1c161cdc1a907e2a340a"> 3986</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_TEX_M 0x00380000</span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a841c10cc5fc34bc527704456e4ee3633"> 3987</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_TEX_S 19</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;</div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">// Field:    [18] S</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="comment">// Shareable bit:</span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="comment">// 0: Not shareable</span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="comment">// 1: Shareable</span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a211cc51077a78fd2c089a2b7da60f61a"> 3994</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_S      0x00040000</span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac0c7a27dfc0c415fac5d033ff94ccb4a"> 3995</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_S_BITN 18</span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8c769aaabc0dfdfa3265bf6792e56590"> 3996</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_S_M    0x00040000</span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af00512216bb5cc3f5ee1f85aec45a488"> 3997</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_S_S    18</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;</div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="comment">// Field:    [17] C</span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="comment">// Cacheable bit:</span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="comment">// 0: Not cacheable</span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="comment">// 1: Cacheable</span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a516b6efed3392d7d3970490ad7e5f169"> 4004</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_C      0x00020000</span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1f1e37412968e0ed854e3cce06fa1eb6"> 4005</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_C_BITN 17</span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af7f107b081db8d1ec219c056c0978606"> 4006</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_C_M    0x00020000</span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad4e9eba148a237b0ed544196b8a77fdb"> 4007</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_C_S    17</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="comment">// Field:    [16] B</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="comment">// Bufferable bit:</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment">// 0: Not bufferable</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">// 1: Bufferable</span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3a5a70cbe660a3089562c0052f42b0e6"> 4014</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_B      0x00010000</span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3f52dac18e19d58d6126d83524717c3e"> 4015</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_B_BITN 16</span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afe66a44e438b79f29871176646d85ea1"> 4016</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_B_M    0x00010000</span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a45ac67631585d1e8359bb5ffcc3cc272"> 4017</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_B_S    16</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;</div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="comment">// Field:  [15:8] SRD</span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="comment">// Sub-Region Disable field:</span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="comment">// Setting a bit in this field disables the corresponding sub-region. Regions</span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="comment">// are split into eight equal-sized sub-regions. Sub-regions are not supported</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="comment">// for region sizes of 128 bytes and less.</span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a207349d426a82c8b7213439b00f34ba4"> 4025</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_SRD_W 8</span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abfe0894d0a19c77ba909a72c673f3192"> 4026</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_SRD_M 0x0000FF00</span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5c4d389bb58c119357780fcdcfe18e38"> 4027</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_SRD_S 8</span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;</div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="comment">// Field:   [5:1] SIZE</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="comment">// MPU Protection Region Size Field:</span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="comment">// 0x04: 32B</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment">// 0x05: 64B</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="comment">// 0x06: 128B</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="comment">// 0x07: 256B</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="comment">// 0x08: 512B</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="comment">// 0x09: 1KB</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="comment">// 0x0A: 2KB</span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="comment">// 0x0B: 4KB</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="comment">// 0x0C: 8KB</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="comment">// 0x0D: 16KB</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="comment">// 0x0E: 32KB</span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="comment">// 0x0F: 64KB</span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="comment">// 0x10: 128KB</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="comment">// 0x11: 256KB</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="comment">// 0x12: 512KB</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="comment">// 0x13: 1MB</span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="comment">// 0x14: 2MB</span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="comment">// 0x15: 4MB</span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="comment">// 0x16: 8MB</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="comment">// 0x17: 16MB</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="comment">// 0x18: 32MB</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="comment">// 0x19: 64MB</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="comment">// 0x1A: 128MB</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="comment">// 0x1B: 256MB</span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="comment">// 0x1C: 512MB</span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment">// 0x1D: 1GB</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="comment">// 0x1E: 2GB</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="comment">// 0x1F: 4GB</span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a78388e2ca8ab79a0d1dd612e1f676d0c"> 4060</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_SIZE_W 5</span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a493bd26301792f72f67a1bcc076731a3"> 4061</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_SIZE_M 0x0000003E</span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a54d183a5359592362ff4f00ba5915008"> 4062</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_SIZE_S 1</span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;</div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="comment">// Field:     [0] ENABLE</span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="comment">// Region enable bit:</span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="comment">// 0: Disable region</span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="comment">// 1: Enable region</span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ababd9ea8a20064450d069835cda1b307"> 4069</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_ENABLE      0x00000001</span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae3df98747b19c0c8a432a20fd6370cfe"> 4070</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_ENABLE_BITN 0</span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9961111200d46ff9be43c45e4376c0b4"> 4071</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_ENABLE_M    0x00000001</span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4190ceb73ec305116f757d974d7f44dc"> 4072</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_ENABLE_S    0</span></div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;</div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="comment">// Register: CPU_SCS_O_MPU_RBAR_A1</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="comment">// Field:  [31:0] MPU_RBAR_A1</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="comment">// Alias for MPU_RBAR</span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2a7601d8c3679d1314648ea4390fd6e7"> 4082</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_A1_MPU_RBAR_A1_W 32</span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a42230cdf4bc83482cea9f5b335ddc7f5"> 4083</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_A1_MPU_RBAR_A1_M 0xFFFFFFFF</span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a93380a62288d3f01f72e0a015340fb3f"> 4084</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_A1_MPU_RBAR_A1_S 0</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;</div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="comment">// Register: CPU_SCS_O_MPU_RASR_A1</span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="comment">// Field:  [31:0] MPU_RASR_A1</span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="comment">// Alias for MPU_RASR</span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab71a7cd2311ba5b01196388ad1216de8"> 4094</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_A1_MPU_RASR_A1_W 32</span></div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a81619f2abe05e6bb4e5549f6b8e7674f"> 4095</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_A1_MPU_RASR_A1_M 0xFFFFFFFF</span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2c4e0052a4f24fecf7cc5eb00f870937"> 4096</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_A1_MPU_RASR_A1_S 0</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;</div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="comment">// Register: CPU_SCS_O_MPU_RBAR_A2</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="comment">// Field:  [31:0] MPU_RBAR_A2</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="comment">// Alias for MPU_RBAR</span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7091a96781cec22dfe44594590575cd2"> 4106</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_A2_MPU_RBAR_A2_W 32</span></div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acf1aa182cf3d4b72a1aa88c83b39d5b9"> 4107</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_A2_MPU_RBAR_A2_M 0xFFFFFFFF</span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae20426a78e70b257dc44a24fc54ad120"> 4108</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_A2_MPU_RBAR_A2_S 0</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;</div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="comment">// Register: CPU_SCS_O_MPU_RASR_A2</span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="comment">// Field:  [31:0] MPU_RASR_A2</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="comment">// Alias for MPU_RASR</span></div><div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae09080c4f66718bbfe3700062f447c21"> 4118</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_A2_MPU_RASR_A2_W 32</span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab8f6ce98cb279a8190e306bcd8c9126c"> 4119</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_A2_MPU_RASR_A2_M 0xFFFFFFFF</span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae399c91d911bf8eeb72c1fc0440106ce"> 4120</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_A2_MPU_RASR_A2_S 0</span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="comment">// Register: CPU_SCS_O_MPU_RBAR_A3</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="comment">// Field:  [31:0] MPU_RBAR_A3</span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="comment">// Alias for MPU_RBAR</span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#add81847a7b3800c3921a3e0e8e99e7fc"> 4130</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_A3_MPU_RBAR_A3_W 32</span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af04c7509176745db473582aa9521e0a4"> 4131</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_A3_MPU_RBAR_A3_M 0xFFFFFFFF</span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a114801d068036ac69c350ac0048ac969"> 4132</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RBAR_A3_MPU_RBAR_A3_S 0</span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="comment">// Register: CPU_SCS_O_MPU_RASR_A3</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="comment">// Field:  [31:0] MPU_RASR_A3</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="comment">// Alias for MPU_RASR</span></div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8c858291cc38a8f7b58690bef1752017"> 4142</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_A3_MPU_RASR_A3_W 32</span></div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acd5c87e71b445c58657bfe06a0134f63"> 4143</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_A3_MPU_RASR_A3_M 0xFFFFFFFF</span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae13841cbab31bbcc2167f07e76353d63"> 4144</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MPU_RASR_A3_MPU_RASR_A3_S 0</span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;</div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="comment">// Register: CPU_SCS_O_DHCSR</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="comment">// Field:    [25] S_RESET_ST</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="comment">// Indicates that the core has been reset, or is now being reset, since the</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="comment">// last time this bit was read. This a sticky bit that clears on read. So,</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="comment">// reading twice and getting 1 then 0 means it was reset in the past. Reading</span></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="comment">// twice and getting 1 both times means that it is being reset now (held in</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="comment">// reset still).</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="comment">// When writing to this register, 0 must be written this bit-field, otherwise</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="comment">// the write operation is ignored and no bits are written into the register.</span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af39e5b5d67d312f3b714786d0377f804"> 4160</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_RESET_ST      0x02000000</span></div><div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aed93771a25e8882731b3d523a68fa64c"> 4161</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_RESET_ST_BITN 25</span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5a4b2419f9f3dadd3da61c0fe0def4c3"> 4162</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_RESET_ST_M    0x02000000</span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac7ed9f4fe901e393e6e74e3c47ebe8f8"> 4163</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_RESET_ST_S    25</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;</div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="comment">// Field:    [24] S_RETIRE_ST</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="comment">// Indicates that an instruction has completed since last read. This is a</span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="comment">// sticky bit that clears on read. This determines if the core is stalled on a</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="comment">// load/store or fetch.</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="comment">// When writing to this register, 0 must be written this bit-field, otherwise</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="comment">// the write operation is ignored and no bits are written into the register.</span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a25c8ccf106d4b99e6f789174c6fbbc90"> 4172</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_RETIRE_ST      0x01000000</span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae2b8fc530d1be3d17db6392238f03cc7"> 4173</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_RETIRE_ST_BITN 24</span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abbd1de8201237a767dd920930149162d"> 4174</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_RETIRE_ST_M    0x01000000</span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af72a3b8a7d2a0fe963c0cc833c2023a7"> 4175</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_RETIRE_ST_S    24</span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;</div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="comment">// Field:    [19] S_LOCKUP</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="comment">// Reads as one if the core is running (not halted) and a lockup condition is</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="comment">// present.</span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="comment">// When writing to this register, 1 must be written this bit-field, otherwise</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="comment">// the write operation is ignored and no bits are written into the register.</span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a567aed582ed99403d2fb60f8dced2d7c"> 4183</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_LOCKUP      0x00080000</span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a958df67212614fb677013e49cf8b1c70"> 4184</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_LOCKUP_BITN 19</span></div><div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8f0214d47f49578c32db9e68f71a8dd8"> 4185</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_LOCKUP_M    0x00080000</span></div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4a8398477d274b5bcb5e04c11389b2c5"> 4186</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_LOCKUP_S    19</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;</div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="comment">// Field:    [18] S_SLEEP</span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="comment">// Indicates that the core is sleeping (WFI, WFE, or **SLEEP-ON-EXIT**). Must</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="comment">// use C_HALT to gain control or wait for interrupt to wake-up.</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="comment">// When writing to this register, 1 must be written this bit-field, otherwise</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="comment">// the write operation is ignored and no bits are written into the register.</span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab734ff1ea2eb095364c698e2d0e4aa12"> 4194</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_SLEEP      0x00040000</span></div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab65efca2a126334b572d123ca3eab4d9"> 4195</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_SLEEP_BITN 18</span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa86a1da1a237d5729161468a738075bb"> 4196</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_SLEEP_M    0x00040000</span></div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a00f01b0345e8c6d2f1da6f819c0c2831"> 4197</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_SLEEP_S    18</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;</div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="comment">// Field:    [17] S_HALT</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="comment">// The core is in debug state when this bit is set.</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="comment">// When writing to this register, 1 must be written this bit-field, otherwise</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="comment">// the write operation is ignored and no bits are written into the register.</span></div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acd9ce9a94c4e669190102d05a724fb0f"> 4204</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_HALT      0x00020000</span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a830763194c31f1a71a29fadea4f44393"> 4205</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_HALT_BITN 17</span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abb675b9d8eea2f37c664601ce53ab011"> 4206</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_HALT_M    0x00020000</span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a909ae81da2d58b5dc5a823ab3a0b3a68"> 4207</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_HALT_S    17</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;</div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="comment">// Field:    [16] S_REGRDY</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="comment">// Register Read/Write on the Debug Core Register Selector register is</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="comment">// available. Last transfer is complete.</span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="comment">// When writing to this register, 1 must be written this bit-field, otherwise</span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="comment">// the write operation is ignored and no bits are written into the register.</span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa1182f0599081bb921c60b7ea7654ccc"> 4215</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_REGRDY      0x00010000</span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afbbfdbddcbbc9fddb2f33a69c3d7e39c"> 4216</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_REGRDY_BITN 16</span></div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa2720fc15c5685ac1d197908638d4599"> 4217</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_REGRDY_M    0x00010000</span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4d3ba28ecc6dc6d2615315bb66abb1f4"> 4218</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_S_REGRDY_S    16</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;</div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="comment">// Field:     [5] C_SNAPSTALL</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="comment">// If the core is stalled on a load/store operation the stall ceases and the</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="comment">// instruction is forced to complete. This enables Halting debug to gain</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="comment">// control of the core. It can only be set if: C_DEBUGEN = 1 and C_HALT = 1.</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="comment">// The core reads S_RETIRE_ST as 0. This indicates that no instruction has</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="comment">// advanced. This prevents misuse. The bus state is Unpredictable when this is</span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="comment">// used. S_RETIRE_ST can detect core stalls on load/store operations.</span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa9366e932e1e3078d5c1be8d2096f1cf"> 4228</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_SNAPSTALL      0x00000020</span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a17cf5f13f2a3a539447b25afa11151c4"> 4229</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_SNAPSTALL_BITN 5</span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab32d23c6bbbea5bb9203c96a88553e4a"> 4230</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_SNAPSTALL_M    0x00000020</span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa5d654ddf22ad3068b04b9223ec2aaa6"> 4231</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_SNAPSTALL_S    5</span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;</div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="comment">// Field:     [3] C_MASKINTS</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="comment">// Mask interrupts when stepping or running in halted debug. This masking does</span></div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="comment">// not affect NMI, fault exceptions and SVC caused by execution of the</span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="comment">// instructions. This bit must only be modified when the processor is halted</span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="comment">// (S_HALT == 1).  C_MASKINTS must be set or cleared before halt is released</span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="comment">// (i.e., the writes to set or clear C_MASKINTS and to set or clear C_HALT must</span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="comment">// be separate). Modifying C_MASKINTS while the system is running with halting</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="comment">// debug support enabled (C_DEBUGEN = 1, S_HALT = 0) may cause unpredictable</span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="comment">// behavior.</span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa2f5bfd610036ac447b4389a2b31a152"> 4243</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_MASKINTS      0x00000008</span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3cbde80707df2a4b7c4ada714d12f5b3"> 4244</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_MASKINTS_BITN 3</span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac1bd1ab12800a83331d7db72f601cddc"> 4245</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_MASKINTS_M    0x00000008</span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae437e99e99ae652429832a2c47b63045"> 4246</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_MASKINTS_S    3</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;</div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="comment">// Field:     [2] C_STEP</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="comment">// Steps the core in halted debug. When C_DEBUGEN = 0, this bit has no effect.</span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="comment">// Must only be modified when the processor is halted (S_HALT == 1).</span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="comment">// Modifying C_STEP while the system is running with halting debug support</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="comment">// enabled (C_DEBUGEN = 1, S_HALT = 0) may cause unpredictable behavior.</span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a98faf41541cac78e630e98ffa6592032"> 4254</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_STEP      0x00000004</span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a98e201550c9ed5745960c6ac3c05ba24"> 4255</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_STEP_BITN 2</span></div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6675ed6029c04812fcf443d1131de5d8"> 4256</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_STEP_M    0x00000004</span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a76a62785e689a68bd97878d1afbb0df2"> 4257</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_STEP_S    2</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;</div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="comment">// Field:     [1] C_HALT</span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="comment">// Halts the core. This bit is set automatically when the core Halts. For</span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="comment">// example Breakpoint. This bit clears on core reset.</span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad477814634d13330320423e63a7a6382"> 4263</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_HALT      0x00000002</span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8420d395e1c237be8e5cca59f8b6e048"> 4264</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_HALT_BITN 1</span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2b0d665034f1230569be3cf797d9fb19"> 4265</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_HALT_M    0x00000002</span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4cb27b8dec6fd4332c6f6ff5a4745f46"> 4266</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_HALT_S    1</span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;</div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="comment">// Field:     [0] C_DEBUGEN</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="comment">// Enables debug. This can only be written by AHB-AP and not by the core. It is</span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="comment">// ignored when written by the core, which cannot set or clear it. The core</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="comment">// must write a 1 to it when writing C_HALT to halt itself.</span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="comment">// The values of C_HALT, C_STEP and C_MASKINTS are ignored by hardware when</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="comment">// C_DEBUGEN = 0. The read values for C_HALT, C_STEP and C_MASKINTS fields will</span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="comment">// be unknown to software when C_DEBUGEN = 0.</span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abf1b331bebde090d3d281184cead2850"> 4276</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_DEBUGEN      0x00000001</span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1c9f8ee554ce3b47d8302766c4f9a7d3"> 4277</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_DEBUGEN_BITN 0</span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a315e0a29ee8ae31facf37801880b973c"> 4278</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_DEBUGEN_M    0x00000001</span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aed849839802a5decf5c8da237a339738"> 4279</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DHCSR_C_DEBUGEN_S    0</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="comment">// Register: CPU_SCS_O_DCRSR</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="comment">// Field:    [16] REGWNR</span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="comment">// 1: Write</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="comment">// 0: Read</span></div><div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a84de434b109c00b63e9957be396d1450"> 4290</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DCRSR_REGWNR      0x00010000</span></div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a957abeb796f70e3a6857aebbaf2bef51"> 4291</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DCRSR_REGWNR_BITN 16</span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7272603ddd4111ac225d6d1b929bf754"> 4292</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DCRSR_REGWNR_M    0x00010000</span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab74a217d9ed12de7bd2f30a1e1e21fd1"> 4293</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DCRSR_REGWNR_S    16</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;</div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="comment">// Field:   [4:0] REGSEL</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="comment">// Register select</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="comment">// 0x00: R0</span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="comment">// 0x01: R1</span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="comment">// 0x02: R2</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="comment">// 0x03: R3</span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="comment">// 0x04: R4</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="comment">// 0x05: R5</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="comment">// 0x06: R6</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="comment">// 0x07: R7</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="comment">// 0x08: R8</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="comment">// 0x09: R9</span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="comment">// 0x0A: R10</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="comment">// 0x0B: R11</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="comment">// 0x0C: R12</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="comment">// 0x0D: Current SP</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="comment">// 0x0E: LR</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="comment">// 0x0F: DebugReturnAddress</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="comment">// 0x10: XPSR/flags, execution state information, and exception number</span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="comment">// 0x11: MSP (Main SP)</span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="comment">// 0x12: PSP (Process SP)</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="comment">// 0x14: CONTROL&lt;&lt;24 | FAULTMASK&lt;&lt;16 | BASEPRI&lt;&lt;8 | PRIMASK</span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a34f0fc93f246b132a35141c1e021d8ca"> 4319</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DCRSR_REGSEL_W 5</span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1879bc9290f237c2598fab314eb229d2"> 4320</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DCRSR_REGSEL_M 0x0000001F</span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a84a5e680e010a8c465d26cee630402ff"> 4321</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DCRSR_REGSEL_S 0</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;</div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="comment">// Register: CPU_SCS_O_DCRDR</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="comment">// Field:  [31:0] DCRDR</span></div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="comment">// This register holds data for reading and writing registers to and from the</span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="comment">// processor. This is the data value written to the register selected by DCRSR.</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="comment">// When the processor receives a request from DCRSR, this register is read or</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="comment">// written by the processor using a normal load-store unit operation. If core</span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="comment">// register transfers are not being performed, software-based debug monitors</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="comment">// can use this register for communication in non-halting debug. This enables</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="comment">// flags and bits to acknowledge state and indicate if commands have been</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="comment">// accepted to, replied to, or accepted and replied to.</span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9eb0e8dc8a9ee5beddf40e30558207bc"> 4338</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DCRDR_DCRDR_W 32</span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9a255aa130e62a93689f625595a83b25"> 4339</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DCRDR_DCRDR_M 0xFFFFFFFF</span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3ffb25c64b5003398c6a3f3e23f1e3d0"> 4340</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DCRDR_DCRDR_S 0</span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;</div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="comment">// Register: CPU_SCS_O_DEMCR</span></div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="comment">// Field:    [24] TRCENA</span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="comment">// This bit must be set to 1 to enable use of the trace and debug blocks: DWT,</span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="comment">// ITM, ETM and TPIU. This enables control of power usage unless tracing is</span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="comment">// required. The application can enable this, for ITM use, or use by a</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="comment">// debugger.</span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae23927700b9dc22bb072ab66414fa16d"> 4353</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_TRCENA      0x01000000</span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7768396d6d9c62802184aedea800659d"> 4354</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_TRCENA_BITN 24</span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1df5cbfe9338a28e76ff9eb6f173856d"> 4355</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_TRCENA_M    0x01000000</span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a95445d8ca11db71b825d91dbc7391f1a"> 4356</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_TRCENA_S    24</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;</div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="comment">// Field:    [19] MON_REQ</span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="comment">// This enables the monitor to identify how it wakes up. This bit clears on a</span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="comment">// Core Reset.</span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="comment">// 0x0: Woken up by debug exception.</span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="comment">// 0x1: Woken up by MON_PEND</span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af1ee4d57bd556c8f7764542813805948"> 4365</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_REQ      0x00080000</span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a16d275fc9d253ca22564d0bc70bdacd1"> 4366</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_REQ_BITN 19</span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0ed8916cb7b82d4431fa6e9a6e2c6b53"> 4367</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_REQ_M    0x00080000</span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adcf4915a0c4a90cbc662022950f5bafa"> 4368</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_REQ_S    19</span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;</div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="comment">// Field:    [18] MON_STEP</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="comment">// When MON_EN = 1, this steps the core. When MON_EN = 0, this bit is ignored.</span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="comment">// This is the equivalent to DHCSR.C_STEP. Interrupts are only stepped</span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="comment">// according to the priority of the monitor and settings of PRIMASK, FAULTMASK,</span></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="comment">// or BASEPRI.</span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a675e138e2a698d31816654aa192a3f72"> 4376</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_STEP      0x00040000</span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ad054953e01fb37631570440db3b479f7"> 4377</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_STEP_BITN 18</span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a66c086f2a42ede3ae78cf05720763c8b"> 4378</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_STEP_M    0x00040000</span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aade163a0a20061a6267cddfcc91440ca"> 4379</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_STEP_S    18</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;</div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="comment">// Field:    [17] MON_PEND</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="comment">// Pend the monitor to activate when priority permits. This can wake up the</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="comment">// monitor through the AHB-AP port. It is the equivalent to DHCSR.C_HALT for</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="comment">// Monitor debug. This register does not reset on a system reset. It is only</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="comment">// reset by a power-on reset. Software in the reset handler or later, or by the</span></div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="comment">// DAP must enable the debug monitor.</span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2f0be5877fc6d965db287cb465c10aa4"> 4388</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_PEND      0x00020000</span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afee2071fdace5e21e40ce436f24ff6d1"> 4389</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_PEND_BITN 17</span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4eadb1befe065e63434e1742c8d192b4"> 4390</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_PEND_M    0x00020000</span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5fd1b62df8020e656e299fc207af573b"> 4391</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_PEND_S    17</span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;</div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="comment">// Field:    [16] MON_EN</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="comment">// Enable the debug monitor.</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="comment">// When enabled, the System handler priority register controls its priority</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="comment">// level. If disabled, then all debug events go to Hard fault. DHCSR.C_DEBUGEN</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="comment">// overrides this bit. Vector catching is semi-synchronous. When a matching</span></div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="comment">// event is seen, a Halt is requested. Because the processor can only halt on</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="comment">// an instruction boundary, it must wait until the next instruction boundary.</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="comment">// As a result, it stops on the first instruction of the exception handler.</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="comment">// However, two special cases exist when a vector catch has triggered: 1. If a</span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="comment">// fault is taken during vectoring, vector read or stack push error, the halt</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="comment">// occurs on the corresponding fault handler, for the vector error or stack</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="comment">// push. 2. If a late arriving interrupt comes in during vectoring, it is not</span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="comment">// taken. That is, an implementation that supports the late arrival</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="comment">// optimization must suppress it in this case.</span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8864e1d98f0fc0d27f8d649ae24d64e2"> 4408</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_EN      0x00010000</span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a57ae7350671138591e2542d3118c69eb"> 4409</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_EN_BITN 16</span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5784dfb28b73158dba5e1eff7caec33f"> 4410</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_EN_M    0x00010000</span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4518c1793e31d539aaeef8b1814394e2"> 4411</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_MON_EN_S    16</span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;</div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="comment">// Field:    [10] VC_HARDERR</span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="comment">// Debug trap on Hard Fault. Ignored when DHCSR.C_DEBUGEN is cleared.</span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#af6effee2d9bb893d20680bde3537fc36"> 4416</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_HARDERR      0x00000400</span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5d405fab96a562a34a13c262eff855b3"> 4417</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_HARDERR_BITN 10</span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afdd15d463827746361f5356656342e64"> 4418</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_HARDERR_M    0x00000400</span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aecf1b893e463ca69d5e79d2a6b7ddaff"> 4419</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_HARDERR_S    10</span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;</div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="comment">// Field:     [9] VC_INTERR</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="comment">// Debug trap on a fault occurring during an exception entry or return</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="comment">// sequence. Ignored when DHCSR.C_DEBUGEN is cleared.</span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9c02b01d5894b9cc58da909c50b67fcb"> 4425</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_INTERR      0x00000200</span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aeeaf43f4e8aeb200758db74b4bd887fd"> 4426</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_INTERR_BITN 9</span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1c8e6264dd2cc80ed82128441b86aa84"> 4427</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_INTERR_M    0x00000200</span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5736c0b1feda08c19f10b5be59b802f9"> 4428</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_INTERR_S    9</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;</div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="comment">// Field:     [8] VC_BUSERR</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="comment">// Debug Trap on normal Bus error. Ignored when DHCSR.C_DEBUGEN is cleared.</span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a61f90c26c608a0e2986e82555fec9646"> 4433</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_BUSERR      0x00000100</span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2086d4238de2778200303c499007d6b2"> 4434</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_BUSERR_BITN 8</span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a01f36fd68f3f37f638694a99b16220b4"> 4435</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_BUSERR_M    0x00000100</span></div><div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae2ff5d80e44d1cdc5bcffeda657c6128"> 4436</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_BUSERR_S    8</span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;</div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="comment">// Field:     [7] VC_STATERR</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="comment">// Debug trap on Usage Fault state errors. Ignored when DHCSR.C_DEBUGEN is</span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="comment">// cleared.</span></div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5049db6f3e35d024a3a4b997e10312b5"> 4442</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_STATERR      0x00000080</span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a65d5fd3691041da28ba8aa560ed7a893"> 4443</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_STATERR_BITN 7</span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a77f2d803b71a956d4b7180959ebf7751"> 4444</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_STATERR_M    0x00000080</span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a09f719bf253ecda92a72426bce2a05ef"> 4445</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_STATERR_S    7</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="comment">// Field:     [6] VC_CHKERR</span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="comment">// Debug trap on Usage Fault enabled checking errors. Ignored when</span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="comment">// DHCSR.C_DEBUGEN is cleared.</span></div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a143c6b567f73f5bc4439956d76636c2f"> 4451</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_CHKERR      0x00000040</span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a230025a4366c13c43ac0017a3a98fb0d"> 4452</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_CHKERR_BITN 6</span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4766d7759c57058052f4e5f6909dac79"> 4453</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_CHKERR_M    0x00000040</span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a014a360d051b409ada54052f09429de6"> 4454</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_CHKERR_S    6</span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;</div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="comment">// Field:     [5] VC_NOCPERR</span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="comment">// Debug trap on a UsageFault access to a Coprocessor. Ignored when</span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="comment">// DHCSR.C_DEBUGEN is cleared.</span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a06891ab09f1c7030a6a16c734a805d02"> 4460</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_NOCPERR      0x00000020</span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a51d6d8c0b1ccd978a0cd592da233e153"> 4461</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_NOCPERR_BITN 5</span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0cc9cfe5b39eb465103c115d58d05a9b"> 4462</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_NOCPERR_M    0x00000020</span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1c41d5a4aac154039338b191ae7492b4"> 4463</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_NOCPERR_S    5</span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;</div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="comment">// Field:     [4] VC_MMERR</span></div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="comment">// Debug trap on Memory Management faults. Ignored when DHCSR.C_DEBUGEN is</span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="comment">// cleared.</span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1b6b7f7d962b48194a6112fb3ed852dd"> 4469</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_MMERR      0x00000010</span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aab3be3de99f694a0256a79263055b13e"> 4470</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_MMERR_BITN 4</span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab19619fcbd8116161295e02c0bb8e87f"> 4471</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_MMERR_M    0x00000010</span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4f47a98700d9e5fc47e004af53d18ba3"> 4472</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_MMERR_S    4</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;</div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="comment">// Field:     [0] VC_CORERESET</span></div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="comment">// Reset Vector Catch. Halt running system if Core reset occurs. Ignored when</span></div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="comment">// DHCSR.C_DEBUGEN is cleared.</span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a93f62b078dd4ff1ea68bee87021776be"> 4478</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_CORERESET      0x00000001</span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a61da3eb5d7374c41b0b72e6ecf85cb85"> 4479</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_CORERESET_BITN 0</span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a68afd2dfe52273f1d981d4524c2a960e"> 4480</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_CORERESET_M    0x00000001</span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2889cefb23d7f5c25baf90fa1db4f08c"> 4481</a></span>&#160;<span class="preprocessor">#define CPU_SCS_DEMCR_VC_CORERESET_S    0</span></div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;</div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="comment">// Register: CPU_SCS_O_STIR</span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="comment">// Field:   [8:0] INTID</span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="comment">// Interrupt ID field. Writing a value to this bit-field is the same as</span></div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="comment">// manually pending an interrupt by setting the corresponding interrupt bit in</span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="comment">// an Interrupt Set Pending Register in NVIC_ISPR0 or NVIC_ISPR1.</span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8267df9ee2af271b65befcc192b86176"> 4493</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STIR_INTID_W 9</span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4cf2324823ecd01d82d2b5cd9b3ac9f2"> 4494</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STIR_INTID_M 0x000001FF</span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a238d0d47c9546c7f0f904023a6835111"> 4495</a></span>&#160;<span class="preprocessor">#define CPU_SCS_STIR_INTID_S 0</span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="comment">// Register: CPU_SCS_O_FPCCR</span></div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="comment">// Field:    [31] ASPEN</span></div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="comment">// Automatic State Preservation enable.</span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="comment">// When this bit is set is will cause bit [2] of the Special CONTROL register</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="comment">// to be set (FPCA) on execution of a floating point instruction which results</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="comment">// in the floating point state automatically being preserved on exception</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="comment">// entry.</span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a23c8d8b2d758b771a842153dddfd9094"> 4509</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_ASPEN      0x80000000</span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adeb155d52958792c4c24eba1a44271a5"> 4510</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_ASPEN_BITN 31</span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a986155b686572332ebd59a72fcce8b80"> 4511</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_ASPEN_M    0x80000000</span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a49fa15d02099d92eaf7ff3e913961cc2"> 4512</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_ASPEN_S    31</span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="comment">// Field:    [30] LSPEN</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="comment">// Lazy State Preservation enable.</span></div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="comment">// Lazy state preservation is when the processor performs a context save, space</span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="comment">// on the stack is reserved for the floating point state but it is not stacked</span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="comment">// until the new context performs a floating point operation.</span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="comment">// 0: Disable automatic lazy state preservation for floating-point context.</span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="comment">// 1: Enable automatic lazy state preservation for floating-point context.</span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adf1f805d9a82db6c2f5f9dda5da1681e"> 4522</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_LSPEN      0x40000000</span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac4fe25a78217f54a63cedc11bef5b716"> 4523</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_LSPEN_BITN 30</span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a92d63a96a3b0e3d2a74a5b2a1e51d7e8"> 4524</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_LSPEN_M    0x40000000</span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aebe784f65f0d6234ebb9ace5a7a4c6de"> 4525</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_LSPEN_S    30</span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;</div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="comment">// Field:     [8] MONRDY</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="comment">// Indicates whether the the software executing when the processor allocated</span></div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="comment">// the FP stack frame was able to set the DebugMonitor exception to pending.</span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="comment">// 0: DebugMonitor is disabled or priority did not permit setting</span></div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="comment">// DEMCR.MON_PEND when the floating-point stack frame was allocated.</span></div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="comment">// 1: DebugMonitor is enabled and priority permits setting DEMCR.MON_PEND when</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="comment">// the floating-point stack frame was allocated.</span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ade78d5beb79de12011d30fb757dbeda2"> 4535</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_MONRDY      0x00000100</span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1ca2299f5eacd018d81ec67960cca849"> 4536</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_MONRDY_BITN 8</span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a11401c8e179f65ec6195e820a2e91009"> 4537</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_MONRDY_M    0x00000100</span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abe09248f87aeb1c1c9f4256c8e347fc6"> 4538</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_MONRDY_S    8</span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;</div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="comment">// Field:     [6] BFRDY</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="comment">// Indicates whether the software executing when the processor allocated the FP</span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="comment">// stack frame was able to set the BusFault exception to pending.</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="comment">// 0: BusFault is disabled or priority did not permit setting the BusFault</span></div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="comment">// handler to the pending state when the floating-point stack frame was</span></div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="comment">// allocated.</span></div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="comment">// 1: BusFault is enabled and priority permitted setting the BusFault handler</span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="comment">// to the pending state when the floating-point stack frame was allocated.</span></div><div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1a1ac3c24a2ca6b2b949bd7ab0ece809"> 4549</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_BFRDY      0x00000040</span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1c6dedfd07d5b8ff4e1ba4c68eedc050"> 4550</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_BFRDY_BITN 6</span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adcdc2d2199abe70fba326a2cedf6584b"> 4551</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_BFRDY_M    0x00000040</span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aad2f6f73724ca6f86fdd96498d1496b5"> 4552</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_BFRDY_S    6</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;</div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="comment">// Field:     [5] MMRDY</span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="comment">// Indicates whether the software executing when the processor allocated the FP</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="comment">// stack frame was able to set the MemManage exception to pending.</span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="comment">// 0: MemManage is disabled or priority did not permit setting the MemManage</span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment">// handler to the pending state when the floating-point stack frame was</span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="comment">// allocated.</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="comment">// 1: MemManage is enabled and priority permitted setting the MemManage handler</span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="comment">// to the pending state when the floating-point stack frame was allocated.</span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7305293bfc12cc56c711c48162b723c3"> 4563</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_MMRDY      0x00000020</span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac863c5af8277b06bfe4ca62907c0addb"> 4564</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_MMRDY_BITN 5</span></div><div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a73b9402e4dd688c46e613a879f1cb92e"> 4565</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_MMRDY_M    0x00000020</span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3bb446cf24479ee1e9283f6d1e7702eb"> 4566</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_MMRDY_S    5</span></div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;</div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="comment">// Field:     [4] HFRDY</span></div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment">// Indicates whether the software executing when the processor allocated the FP</span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="comment">// stack frame was able to set the HardFault exception to pending.</span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="comment">// 0: Priority did not permit setting the HardFault handler to the pending</span></div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="comment">// state when the floating-point stack frame was allocated.</span></div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="comment">// 1: Priority permitted setting the HardFault handler to the pending state</span></div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="comment">// when the floating-point stack frame was allocated.</span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae2c56eed48aa062f37af389a08f999d1"> 4576</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_HFRDY      0x00000010</span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac0b61ae3f968409fc89c64858273aaff"> 4577</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_HFRDY_BITN 4</span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acc56ed61e1846ec41b78034c0cf221e1"> 4578</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_HFRDY_M    0x00000010</span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ae0f45862dc4f9861932a33c2c0d486a2"> 4579</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_HFRDY_S    4</span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="comment">// Field:     [3] THREAD</span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="comment">// Indicates the processor mode was Thread when it allocated the FP stack</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="comment">// frame.</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="comment">// 0: Mode was not Thread Mode when the floating-point stack frame was</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="comment">// allocated.</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="comment">// 1: Mode was Thread Mode when the floating-point stack frame was allocated.</span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#abaf50f9ae318d68d6edb377281a26b8a"> 4588</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_THREAD      0x00000008</span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a01129325664f12668190558dea9343b1"> 4589</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_THREAD_BITN 3</span></div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aaa34b223ac3ec96ae7016dc472cb4f06"> 4590</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_THREAD_M    0x00000008</span></div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aca2ffe43388dae43bd7f99b1276c5dd2"> 4591</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_THREAD_S    3</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;</div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="comment">// Field:     [1] USER</span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="comment">// Indicates the privilege level of the software executing was User</span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="comment">// (Unpriviledged) when the processor allocated the FP stack frame:</span></div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="comment">// 0: Privilege level was not user when the floating-point stack frame was</span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="comment">// allocated.</span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="comment">// 1: Privilege level was user when the floating-point stack frame was</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="comment">// allocated.</span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a832015abaeb11ed4fd8908deb0057cb3"> 4601</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_USER      0x00000002</span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acf2f4907adc1bedee96f41dd9ad4e287"> 4602</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_USER_BITN 1</span></div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8b388d146241f4009f7ef2915c056211"> 4603</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_USER_M    0x00000002</span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#adcc8bff37627bfbf70f3e9137a81b7e6"> 4604</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_USER_S    1</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;</div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="comment">// Field:     [0] LSPACT</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="comment">// Indicates whether Lazy preservation of the FP state is active:</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment">// 0: Lazy state preservation is not active.</span></div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="comment">// 1: Lazy state preservation is active. floating-point stack frame has been</span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="comment">// allocated but saving state to it has been deferred.</span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6bd5a20489f0897a434e2e2efdd8f4d8"> 4612</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_LSPACT      0x00000001</span></div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2351140570065ce158cd0e5ee66b1a5a"> 4613</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_LSPACT_BITN 0</span></div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a233c5c99bfecdea28cf74c51e89879f4"> 4614</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_LSPACT_M    0x00000001</span></div><div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a134b10fb0b9d05da29d8183742409bbd"> 4615</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCCR_LSPACT_S    0</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="comment">// Register: CPU_SCS_O_FPCAR</span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="comment">// Field:  [31:2] ADDRESS</span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="comment">// Holds the (double-word-aligned) location of the unpopulated floating-point</span></div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="comment">// register space allocated on an exception stack frame.</span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acbd085d75395e2a8395a9c5f89067f1e"> 4626</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCAR_ADDRESS_W 30</span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a777439ef3a043fba127a56b8791ff952"> 4627</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCAR_ADDRESS_M 0xFFFFFFFC</span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a11da94b994699f8f74f1e9b782ae5772"> 4628</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPCAR_ADDRESS_S 2</span></div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;</div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="comment">// Register: CPU_SCS_O_FPDSCR</span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="comment">// Field:    [26] AHP</span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="comment">// Default value for Alternative Half Precision bit. (If this bit is set to 1</span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="comment">// then Alternative half-precision format is selected).</span></div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6e45170097fe29dede4fcf296bbb7ce4"> 4639</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_AHP      0x04000000</span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac3f35ed2a010ef5bb9364b797dfec73d"> 4640</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_AHP_BITN 26</span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aafa6683a2ed4f06715a01a94451ee4bc"> 4641</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_AHP_M    0x04000000</span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a91db12cba13a368e4aa4758a38db8a87"> 4642</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_AHP_S    26</span></div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;</div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="comment">// Field:    [25] DN</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="comment">// Default value for Default NaN mode bit. (If this bit is set to 1 then any</span></div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="comment">// operation involving one or more NaNs returns the Default NaN).</span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aff66ee829e3a8755c50dd1e9214d1dd2"> 4648</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_DN      0x02000000</span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab8e39e029fbd96492b9ad1377295c6a6"> 4649</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_DN_BITN 25</span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4547390540ab23e248938640919e2db6"> 4650</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_DN_M    0x02000000</span></div><div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a72639943062c2bc433344e0cc2d8c8e4"> 4651</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_DN_S    25</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="comment">// Field:    [24] FZ</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="comment">// Default value for Flush-to-Zero mode bit. (If this bit is set to 1 then</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="comment">// Flush-to-zero mode is enabled).</span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5ce982acd39d80cacf4d9707534697de"> 4657</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_FZ      0x01000000</span></div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2993b7d380c6f2e96b62bf70239a92f9"> 4658</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_FZ_BITN 24</span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a021ddba594654ed9fb898c352aa22e97"> 4659</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_FZ_M    0x01000000</span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a17df02cf17da125474675693676d62bd"> 4660</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_FZ_S    24</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;</div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="comment">// Field: [23:22] RMODE</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="comment">// Default value for Rounding Mode control field. (The encoding for this field</span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="comment">// is:</span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="comment">// 0b00 Round to Nearest (RN) mode</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="comment">// 0b01 Round towards Plus Infinity (RP) mode</span></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="comment">// 0b10 Round towards Minus Infinity (RM) mode</span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="comment">// 0b11 Round towards Zero (RZ) mode.</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="comment">// The specified rounding mode is used by almost all floating-point</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="comment">// instructions).</span></div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a8552f620b5014333ee231a591ad3e5c5"> 4672</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_RMODE_W 2</span></div><div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a420c729d6b8b601e294a9666348e464d"> 4673</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_RMODE_M 0x00C00000</span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac3959864b8eb1d9a0917efcdf223a4ae"> 4674</a></span>&#160;<span class="preprocessor">#define CPU_SCS_FPDSCR_RMODE_S 22</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;</div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="comment">// Register: CPU_SCS_O_MVFR0</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="comment">// Field: [31:28] FP_ROUNDING_MODES</span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="comment">// Indicates the rounding modes supported by the FP floating-point hardware.</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="comment">// The value of this field is: 0b0001 - all rounding modes supported.</span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4f2f15aff2687d48004c5669a5ee65c4"> 4685</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_FP_ROUNDING_MODES_W 4</span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa952f49e72e3b0f6d34043ec44efe8c0"> 4686</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_FP_ROUNDING_MODES_M 0xF0000000</span></div><div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a6e78be9d860af456b2bbf1619cb58526"> 4687</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_FP_ROUNDING_MODES_S 28</span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;</div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="comment">// Field: [27:24] SHORT_VECTORS</span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="comment">// Indicates the hardware support for FP short vectors. The value of this field</span></div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="comment">// is: 0b0000 - not supported.</span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a033114a82e4eb964d0a009c0efdd2066"> 4693</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_SHORT_VECTORS_W 4</span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a74f38e8fec96119347e3959138ddec11"> 4694</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_SHORT_VECTORS_M 0x0F000000</span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a10369057f8d968516d934632e990d4f3"> 4695</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_SHORT_VECTORS_S 24</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;</div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="comment">// Field: [23:20] SQUARE_ROOT</span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="comment">// Indicates the hardware support for FP square root operations. The value of</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="comment">// this field is: 0b0001 - supported.</span></div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a94fc294f3b06721c08d7a650fd90cc7b"> 4701</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_SQUARE_ROOT_W 4</span></div><div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac077656f88bbf302b7d13e1393169ca4"> 4702</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_SQUARE_ROOT_M 0x00F00000</span></div><div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9950a0387afe5c2ac4c8efdb0539c9b4"> 4703</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_SQUARE_ROOT_S 20</span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;</div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="comment">// Field: [19:16] DIVIDE</span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment">// Indicates the hardware support for FP divide operations. The value of this</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="comment">// field is: 0b0001 - supported.</span></div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a5aaac1f15bf71bd753802efdcb281b83"> 4709</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_DIVIDE_W 4</span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9348d470f4b344883def77c53951a33d"> 4710</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_DIVIDE_M 0x000F0000</span></div><div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3918432fea79075a6c6ce82da979fd98"> 4711</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_DIVIDE_S 16</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;</div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="comment">// Field: [15:12] FP_EXCEPTION_TRAPPING</span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="comment">// Indicates whether the FP hardware implementation supports exception</span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="comment">// trapping. The value of this field is: 0b0000 - not supported.</span></div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a2f16d480a90f6cdbbb89eb0504aa80d5"> 4717</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_FP_EXCEPTION_TRAPPING_W 4</span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a0cd786403d52b143aabe3f1c8c61740a"> 4718</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_FP_EXCEPTION_TRAPPING_M 0x0000F000</span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#aa20926bef426b12788755a8feae74b35"> 4719</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_FP_EXCEPTION_TRAPPING_S 12</span></div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="comment">// Field:  [11:8] DOUBLE_PRECISION</span></div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="comment">// Indicates the hardware support for FP double-precision operations. The value</span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment">// of this field is: 0b0000 - not supported.</span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#acf0b0ce7623c298d88bcca8b227691fb"> 4725</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_DOUBLE_PRECISION_W 4</span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a621fa8bd2e011cd024658bfc8ec1a6d9"> 4726</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_DOUBLE_PRECISION_M 0x00000F00</span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a132884cb0599dc03c74a8870f7e9bba1"> 4727</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_DOUBLE_PRECISION_S 8</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;</div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="comment">// Field:   [7:4] SINGLE_PRECISION</span></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="comment">// Indicates the hardware support for FP single-precision operations. The value</span></div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="comment">// of this field is: 0b0010 - supported.</span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1a9448793dafe64dd41b555a78b0d411"> 4733</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_SINGLE_PRECISION_W 4</span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a240608388814ceb3ddb7e04e0edbf159"> 4734</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_SINGLE_PRECISION_M 0x000000F0</span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a1cfdd4aace6f91e3dec996fa64f6f8cb"> 4735</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_SINGLE_PRECISION_S 4</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;</div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="comment">// Field:   [3:0] A_SIMD</span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="comment">// Indicates the size of the FP register bank. The value of this field is:</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="comment">// 0b0001 - supported, 16 x 64-bit registers.</span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a927d65c8b942d69697addefbadaed516"> 4741</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_A_SIMD_W 4</span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac0299f47d3423624d8c1e27b981f4b23"> 4742</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_A_SIMD_M 0x0000000F</span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a646d2965d440a81ea1dca76ccd24e689"> 4743</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR0_A_SIMD_S 0</span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;</div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="comment">// Register: CPU_SCS_O_MVFR1</span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="comment">// Field: [31:28] FP_FUSED_MAC</span></div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="comment">// Indicates whether the FP supports fused multiply accumulate operations. The</span></div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="comment">// value of this field is: 0b0001 - supported.</span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a4a6c2288d3ef9f19a3f48ee2ad0980e8"> 4754</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR1_FP_FUSED_MAC_W 4</span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a882b963f5149cd41640753f5a9ff2530"> 4755</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR1_FP_FUSED_MAC_M 0xF0000000</span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ac357cc8659e9b9889803e86b6df4474c"> 4756</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR1_FP_FUSED_MAC_S 28</span></div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;</div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="comment">// Field: [27:24] FP_HPFP</span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="comment">// Indicates whether the FP supports half-precision floating-point conversion</span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="comment">// operations. The value of this field is: 0b0001 - supported.</span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab08af912f6aec9f4ca62d46e9db75ed9"> 4762</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR1_FP_HPFP_W 4</span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a89236053375368697a3d5257fce96708"> 4763</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR1_FP_HPFP_M 0x0F000000</span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab165c88d6235c84ccc5d9849293a6624"> 4764</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR1_FP_HPFP_S 24</span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;</div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment">// Field:   [7:4] D_NAN_MODE</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="comment">// Indicates whether the FP hardware implementation supports only the Default</span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="comment">// NaN mode. The value of this field is: 0b0001 - hardware supports propagation</span></div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="comment">// of NaN values.</span></div><div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a9bd8b0aafb8b9d523cddb2c865a54844"> 4771</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR1_D_NAN_MODE_W 4</span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a3b0019f958c766d5d901df2618ceb106"> 4772</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR1_D_NAN_MODE_M 0x000000F0</span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#ab69a5f53d71418d0bde885f00af81a08"> 4773</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR1_D_NAN_MODE_S 4</span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;</div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="comment">// Field:   [3:0] FTZ_MODE</span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="comment">// Indicates whether the FP hardware implementation supports only the</span></div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="comment">// Flush-to-Zero mode of operation. The value of this field is: 0b0001 -</span></div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="comment">// hardware supports full denormalized number arithmetic.</span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a19339b83814b9fc28ada2cfcb5c0d949"> 4780</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR1_FTZ_MODE_W 4</span></div><div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#afe0c98fcc920fed0b4fb44ff0fa6514a"> 4781</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR1_FTZ_MODE_M 0x0000000F</span></div><div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="hw__cpu__scs_8h.html#a7afda26fa7bcb77a732a8efd1df01bcf"> 4782</a></span>&#160;<span class="preprocessor">#define CPU_SCS_MVFR1_FTZ_MODE_S 0</span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;</div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor">#endif // __CPU_SCS__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml"> Copyright 1995-2023</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
