// Seed: 687136718
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3
);
  assign id_5 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input logic id_2
    , id_7, id_8,
    output logic id_3,
    input tri0 id_4,
    input wand id_5
);
  assign id_3 = !1;
  assign id_3 = {1, id_8};
  always @(id_8 - id_4 or posedge id_5 + (1)) begin : LABEL_0
    id_8 <= id_2;
  end
  wire id_9;
  assign id_8 = {1'h0{id_2}};
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_1 = id_4;
  wire id_10;
  wire id_11;
endmodule
