{"Source Block": ["oh/ecfg/hdl/ecfg.v@257:267@HdlStmAssign", "     else if (ecfg_cfgclk_write)\n       ecfg_cfgclk_reg[7:0] <= mi_din[7:0];\n\n   assign ecfg_cclk_en             = ~(ecfg_cfgclk_reg[3:0]==4'b0000);   \n   assign ecfg_cclk_div[3:0]       = ecfg_cfgclk_reg[3:0];\n   assign ecfg_cclk_pllcfg[3:0]    = ecfg_cfgclk_reg[7:4];\n\n   //###########################\n   //# ESYSCOREID\n   //###########################\n   always @ (posedge mi_clk)\n"], "Clone Blocks": [["oh/ecfg/hdl/ecfg.v@255:265", "     if(hw_reset)\n       ecfg_cfgclk_reg[7:0] <= 8'b0;\n     else if (ecfg_cfgclk_write)\n       ecfg_cfgclk_reg[7:0] <= mi_din[7:0];\n\n   assign ecfg_cclk_en             = ~(ecfg_cfgclk_reg[3:0]==4'b0000);   \n   assign ecfg_cclk_div[3:0]       = ecfg_cfgclk_reg[3:0];\n   assign ecfg_cclk_pllcfg[3:0]    = ecfg_cfgclk_reg[7:4];\n\n   //###########################\n   //# ESYSCOREID\n"], ["oh/ecfg/hdl/ecfg.v@249:263", "   assign ecfg_rx_monitor_mode  = ecfg_cfgrx_reg[4];\n\n   //###########################\n   //# ESYSCFGCLK\n   //###########################\n    always @ (posedge mi_clk)\n     if(hw_reset)\n       ecfg_cfgclk_reg[7:0] <= 8'b0;\n     else if (ecfg_cfgclk_write)\n       ecfg_cfgclk_reg[7:0] <= mi_din[7:0];\n\n   assign ecfg_cclk_en             = ~(ecfg_cfgclk_reg[3:0]==4'b0000);   \n   assign ecfg_cclk_div[3:0]       = ecfg_cfgclk_reg[3:0];\n   assign ecfg_cclk_pllcfg[3:0]    = ecfg_cfgclk_reg[7:4];\n\n"], ["oh/ecfg/hdl/ecfg.v@256:266", "       ecfg_cfgclk_reg[7:0] <= 8'b0;\n     else if (ecfg_cfgclk_write)\n       ecfg_cfgclk_reg[7:0] <= mi_din[7:0];\n\n   assign ecfg_cclk_en             = ~(ecfg_cfgclk_reg[3:0]==4'b0000);   \n   assign ecfg_cclk_div[3:0]       = ecfg_cfgclk_reg[3:0];\n   assign ecfg_cclk_pllcfg[3:0]    = ecfg_cfgclk_reg[7:4];\n\n   //###########################\n   //# ESYSCOREID\n   //###########################\n"]], "Diff Content": {"Delete": [], "Add": [[262, "   assign ecfg_cclk_bypass         = ecfg_cfgclk_reg[8];\n"]]}}