//
// Generated by Bluespec Compiler (build 7d25cde)
//
// timestamp removed
//
// BVI format method schedule info:
// schedule tlp_request_get  CF ( tlp_response_put,
// 			       slave_read_server_readReq_put,
// 			       slave_read_server_readData_get,
// 			       slave_write_server_writeReq_put,
// 			       slave_write_server_writeData_put,
// 			       slave_write_server_writeDone_get,
// 			       use4dw__write,
// 			       use4dw__read );
// schedule tlp_request_get  C ( tlp_request_get );
//
// schedule tlp_response_put  CF ( tlp_request_get,
// 				slave_read_server_readReq_put,
// 				slave_read_server_readData_get,
// 				slave_write_server_writeReq_put,
// 				slave_write_server_writeData_put,
// 				slave_write_server_writeDone_get,
// 				tlpOutFifoNotEmpty,
// 				use4dw__write,
// 				use4dw__read );
// schedule tlp_response_put  C ( tlp_response_put );
//
// schedule slave_read_server_readReq_put  CF ( tlp_request_get,
// 					     tlp_response_put,
// 					     slave_read_server_readData_get,
// 					     slave_write_server_writeReq_put,
// 					     slave_write_server_writeData_put,
// 					     slave_write_server_writeDone_get,
// 					     tlpOutFifoNotEmpty,
// 					     use4dw__write,
// 					     use4dw__read );
// schedule slave_read_server_readReq_put  C ( slave_read_server_readReq_put );
//
// schedule slave_read_server_readData_get  CF ( tlp_request_get,
// 					      tlp_response_put,
// 					      slave_read_server_readReq_put,
// 					      slave_write_server_writeReq_put,
// 					      slave_write_server_writeData_put,
// 					      slave_write_server_writeDone_get,
// 					      tlpOutFifoNotEmpty,
// 					      use4dw__write,
// 					      use4dw__read );
// schedule slave_read_server_readData_get  C ( slave_read_server_readData_get );
//
// schedule slave_write_server_writeReq_put  CF ( tlp_request_get,
// 					       tlp_response_put,
// 					       slave_read_server_readReq_put,
// 					       slave_read_server_readData_get,
// 					       slave_write_server_writeData_put,
// 					       slave_write_server_writeDone_get,
// 					       tlpOutFifoNotEmpty,
// 					       use4dw__write,
// 					       use4dw__read );
// schedule slave_write_server_writeReq_put  C ( slave_write_server_writeReq_put );
//
// schedule slave_write_server_writeData_put  CF ( tlp_request_get,
// 						tlp_response_put,
// 						slave_read_server_readReq_put,
// 						slave_read_server_readData_get,
// 						slave_write_server_writeReq_put,
// 						slave_write_server_writeDone_get,
// 						tlpOutFifoNotEmpty,
// 						use4dw__write,
// 						use4dw__read );
// schedule slave_write_server_writeData_put  C ( slave_write_server_writeData_put );
//
// schedule slave_write_server_writeDone_get  CF ( tlp_request_get,
// 						tlp_response_put,
// 						slave_read_server_readReq_put,
// 						slave_read_server_readData_get,
// 						slave_write_server_writeReq_put,
// 						slave_write_server_writeData_put,
// 						tlpOutFifoNotEmpty,
// 						use4dw__write,
// 						use4dw__read );
// schedule slave_write_server_writeDone_get  C ( slave_write_server_writeDone_get );
//
// schedule tlpOutFifoNotEmpty  CF ( tlp_response_put,
// 				  slave_read_server_readReq_put,
// 				  slave_read_server_readData_get,
// 				  slave_write_server_writeReq_put,
// 				  slave_write_server_writeData_put,
// 				  slave_write_server_writeDone_get,
// 				  tlpOutFifoNotEmpty,
// 				  use4dw__write,
// 				  use4dw__read );
// schedule tlpOutFifoNotEmpty  SB ( tlp_request_get );
//
// schedule use4dw__write  CF ( tlp_request_get,
// 			     tlp_response_put,
// 			     slave_read_server_readReq_put,
// 			     slave_read_server_readData_get,
// 			     slave_write_server_writeReq_put,
// 			     slave_write_server_writeData_put,
// 			     slave_write_server_writeDone_get,
// 			     tlpOutFifoNotEmpty );
// schedule use4dw__write  SBR ( use4dw__write );
//
// schedule use4dw__read  CF ( tlp_request_get,
// 			    tlp_response_put,
// 			    slave_read_server_readReq_put,
// 			    slave_read_server_readData_get,
// 			    slave_write_server_writeReq_put,
// 			    slave_write_server_writeData_put,
// 			    slave_write_server_writeDone_get,
// 			    tlpOutFifoNotEmpty,
// 			    use4dw__read );
// schedule use4dw__read  SB ( use4dw__write );
//
//
// Ports:
// Name                         I/O  size props
// tlp_request_get                O   153 reg
// RDY_tlp_request_get            O     1 reg
// RDY_tlp_response_put           O     1 reg
// RDY_slave_read_server_readReq_put  O     1 reg
// slave_read_server_readData_get  O    71
// RDY_slave_read_server_readData_get  O     1
// RDY_slave_write_server_writeReq_put  O     1
// RDY_slave_write_server_writeData_put  O     1
// slave_write_server_writeDone_get  O     6 reg
// RDY_slave_write_server_writeDone_get  O     1 reg
// tlpOutFifoNotEmpty             O     1 reg
// RDY_tlpOutFifoNotEmpty         O     1 const
// RDY_use4dw__write              O     1 const
// use4dw__read                   O     1 reg
// RDY_use4dw__read               O     1 const
// my_id                          I    16
// CLK                            I     1 clock
// RST_N                          I     1 reset
// tlp_response_put               I   153 reg
// slave_read_server_readReq_put  I    56 reg
// slave_write_server_writeReq_put  I    56
// slave_write_server_writeData_put  I    71
// use4dw__write_1                I     1 reg
// EN_tlp_response_put            I     1
// EN_slave_read_server_readReq_put  I     1
// EN_slave_write_server_writeReq_put  I     1
// EN_slave_write_server_writeData_put  I     1
// EN_use4dw__write               I     1
// EN_tlp_request_get             I     1
// EN_slave_read_server_readData_get  I     1
// EN_slave_write_server_writeDone_get  I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMemToPcieSynth(my_id,
			CLK,
			RST_N,

			EN_tlp_request_get,
			tlp_request_get,
			RDY_tlp_request_get,

			tlp_response_put,
			EN_tlp_response_put,
			RDY_tlp_response_put,

			slave_read_server_readReq_put,
			EN_slave_read_server_readReq_put,
			RDY_slave_read_server_readReq_put,

			EN_slave_read_server_readData_get,
			slave_read_server_readData_get,
			RDY_slave_read_server_readData_get,

			slave_write_server_writeReq_put,
			EN_slave_write_server_writeReq_put,
			RDY_slave_write_server_writeReq_put,

			slave_write_server_writeData_put,
			EN_slave_write_server_writeData_put,
			RDY_slave_write_server_writeData_put,

			EN_slave_write_server_writeDone_get,
			slave_write_server_writeDone_get,
			RDY_slave_write_server_writeDone_get,

			tlpOutFifoNotEmpty,
			RDY_tlpOutFifoNotEmpty,

			use4dw__write_1,
			EN_use4dw__write,
			RDY_use4dw__write,

			use4dw__read,
			RDY_use4dw__read);
  input  [15 : 0] my_id;
  input  CLK;
  input  RST_N;

  // actionvalue method tlp_request_get
  input  EN_tlp_request_get;
  output [152 : 0] tlp_request_get;
  output RDY_tlp_request_get;

  // action method tlp_response_put
  input  [152 : 0] tlp_response_put;
  input  EN_tlp_response_put;
  output RDY_tlp_response_put;

  // action method slave_read_server_readReq_put
  input  [55 : 0] slave_read_server_readReq_put;
  input  EN_slave_read_server_readReq_put;
  output RDY_slave_read_server_readReq_put;

  // actionvalue method slave_read_server_readData_get
  input  EN_slave_read_server_readData_get;
  output [70 : 0] slave_read_server_readData_get;
  output RDY_slave_read_server_readData_get;

  // action method slave_write_server_writeReq_put
  input  [55 : 0] slave_write_server_writeReq_put;
  input  EN_slave_write_server_writeReq_put;
  output RDY_slave_write_server_writeReq_put;

  // action method slave_write_server_writeData_put
  input  [70 : 0] slave_write_server_writeData_put;
  input  EN_slave_write_server_writeData_put;
  output RDY_slave_write_server_writeData_put;

  // actionvalue method slave_write_server_writeDone_get
  input  EN_slave_write_server_writeDone_get;
  output [5 : 0] slave_write_server_writeDone_get;
  output RDY_slave_write_server_writeDone_get;

  // value method tlpOutFifoNotEmpty
  output tlpOutFifoNotEmpty;
  output RDY_tlpOutFifoNotEmpty;

  // action method use4dw__write
  input  use4dw__write_1;
  input  EN_use4dw__write;
  output RDY_use4dw__write;

  // value method use4dw__read
  output use4dw__read;
  output RDY_use4dw__read;

  // signals for module outputs
  wire [152 : 0] tlp_request_get;
  wire [70 : 0] slave_read_server_readData_get;
  wire [5 : 0] slave_write_server_writeDone_get;
  wire RDY_slave_read_server_readData_get,
       RDY_slave_read_server_readReq_put,
       RDY_slave_write_server_writeData_put,
       RDY_slave_write_server_writeDone_get,
       RDY_slave_write_server_writeReq_put,
       RDY_tlpOutFifoNotEmpty,
       RDY_tlp_request_get,
       RDY_tlp_response_put,
       RDY_use4dw__read,
       RDY_use4dw__write,
       tlpOutFifoNotEmpty,
       use4dw__read;

  // inlined wires
  wire [31 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_0_wDataOut_wget,
		memSlaveEngine_writeDataMimo_ifc_vfStorage_1_wDataOut_wget,
		memSlaveEngine_writeDataMimo_ifc_vfStorage_2_wDataOut_wget,
		memSlaveEngine_writeDataMimo_ifc_vfStorage_3_wDataOut_wget;
  wire memSlaveEngine_writeDataCnt_dec_wire_whas,
       memSlaveEngine_writeDataMimo_ifc_vrwDeqFifo_0_whas,
       memSlaveEngine_writeDataMimo_ifc_vrwDeqFifo_1_whas,
       memSlaveEngine_writeDataMimo_ifc_vrwDeqFifo_2_whas,
       memSlaveEngine_writeDataMimo_ifc_vrwDeqFifo_3_whas,
       memSlaveEngine_writeDataMimo_ifc_vrwEnqFifo_0_whas,
       memSlaveEngine_writeDataMimo_ifc_vrwEnqFifo_1_whas,
       memSlaveEngine_writeDataMimo_ifc_vrwEnqFifo_2_whas,
       memSlaveEngine_writeDataMimo_ifc_vrwEnqFifo_3_whas;

  // register memSlaveEngine_completionMimo_inPos
  reg [1 : 0] memSlaveEngine_completionMimo_inPos;
  wire [1 : 0] memSlaveEngine_completionMimo_inPos_D_IN;
  wire memSlaveEngine_completionMimo_inPos_EN;

  // register memSlaveEngine_completionMimo_outPos
  reg [1 : 0] memSlaveEngine_completionMimo_outPos;
  wire [1 : 0] memSlaveEngine_completionMimo_outPos_D_IN;
  wire memSlaveEngine_completionMimo_outPos_EN;

  // register memSlaveEngine_completionTagMimo_inPos
  reg [1 : 0] memSlaveEngine_completionTagMimo_inPos;
  wire [1 : 0] memSlaveEngine_completionTagMimo_inPos_D_IN;
  wire memSlaveEngine_completionTagMimo_inPos_EN;

  // register memSlaveEngine_completionTagMimo_outPos
  reg [1 : 0] memSlaveEngine_completionTagMimo_outPos;
  wire [1 : 0] memSlaveEngine_completionTagMimo_outPos_D_IN;
  wire memSlaveEngine_completionTagMimo_outPos_EN;

  // register memSlaveEngine_hitReg
  reg [6 : 0] memSlaveEngine_hitReg;
  wire [6 : 0] memSlaveEngine_hitReg_D_IN;
  wire memSlaveEngine_hitReg_EN;

  // register memSlaveEngine_lastTag
  reg [7 : 0] memSlaveEngine_lastTag;
  wire [7 : 0] memSlaveEngine_lastTag_D_IN;
  wire memSlaveEngine_lastTag_EN;

  // register memSlaveEngine_lastTlp
  reg memSlaveEngine_lastTlp;
  wire memSlaveEngine_lastTlp_D_IN, memSlaveEngine_lastTlp_EN;

  // register memSlaveEngine_quadAlignedTlpHandled
  reg memSlaveEngine_quadAlignedTlpHandled;
  wire memSlaveEngine_quadAlignedTlpHandled_D_IN,
       memSlaveEngine_quadAlignedTlpHandled_EN;

  // register memSlaveEngine_tlpDwCount
  reg [2 : 0] memSlaveEngine_tlpDwCount;
  wire [2 : 0] memSlaveEngine_tlpDwCount_D_IN;
  wire memSlaveEngine_tlpDwCount_EN;

  // register memSlaveEngine_use4dwReg
  reg memSlaveEngine_use4dwReg;
  wire memSlaveEngine_use4dwReg_D_IN, memSlaveEngine_use4dwReg_EN;

  // register memSlaveEngine_wordCountReg
  reg [9 : 0] memSlaveEngine_wordCountReg;
  wire [9 : 0] memSlaveEngine_wordCountReg_D_IN;
  wire memSlaveEngine_wordCountReg_EN;

  // register memSlaveEngine_writeBurstCount
  reg [9 : 0] memSlaveEngine_writeBurstCount;
  wire [9 : 0] memSlaveEngine_writeBurstCount_D_IN;
  wire memSlaveEngine_writeBurstCount_EN;

  // register memSlaveEngine_writeDataCnt_cnt
  reg [7 : 0] memSlaveEngine_writeDataCnt_cnt;
  wire [7 : 0] memSlaveEngine_writeDataCnt_cnt_D_IN;
  wire memSlaveEngine_writeDataCnt_cnt_EN;

  // register memSlaveEngine_writeDataCnt_positive_reg
  reg memSlaveEngine_writeDataCnt_positive_reg;
  wire memSlaveEngine_writeDataCnt_positive_reg_D_IN,
       memSlaveEngine_writeDataCnt_positive_reg_EN;

  // register memSlaveEngine_writeDataMimoHasRoom
  reg memSlaveEngine_writeDataMimoHasRoom;
  wire memSlaveEngine_writeDataMimoHasRoom_D_IN,
       memSlaveEngine_writeDataMimoHasRoom_EN;

  // register memSlaveEngine_writeDataMimo_ifc_rReadIndex
  reg [2 : 0] memSlaveEngine_writeDataMimo_ifc_rReadIndex;
  wire [2 : 0] memSlaveEngine_writeDataMimo_ifc_rReadIndex_D_IN;
  wire memSlaveEngine_writeDataMimo_ifc_rReadIndex_EN;

  // register memSlaveEngine_writeDataMimo_ifc_rWriteIndex
  reg [2 : 0] memSlaveEngine_writeDataMimo_ifc_rWriteIndex;
  wire [2 : 0] memSlaveEngine_writeDataMimo_ifc_rWriteIndex_D_IN;
  wire memSlaveEngine_writeDataMimo_ifc_rWriteIndex_EN;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache
  reg [40 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache;
  wire [40 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache_D_IN;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache_EN;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr
  reg [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr;
  wire [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr_D_IN;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr_EN;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr
  reg [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr;
  wire [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr_D_IN;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr_EN;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache
  reg [40 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache;
  wire [40 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache_D_IN;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache_EN;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr
  reg [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr;
  wire [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr_D_IN;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr_EN;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr
  reg [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr;
  wire [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr_D_IN;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr_EN;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache
  reg [40 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache;
  wire [40 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache_D_IN;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache_EN;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr
  reg [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr;
  wire [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr_D_IN;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr_EN;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr
  reg [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr;
  wire [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr_D_IN;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr_EN;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache
  reg [40 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache;
  wire [40 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache_D_IN;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache_EN;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr
  reg [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr;
  wire [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr_D_IN;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr_EN;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr
  reg [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr;
  wire [7 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr_D_IN;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr_EN;

  // register memSlaveEngine_writeDwCount
  reg [9 : 0] memSlaveEngine_writeDwCount;
  wire [9 : 0] memSlaveEngine_writeDwCount_D_IN;
  wire memSlaveEngine_writeDwCount_EN;

  // register memSlaveEngine_writeInProgress
  reg memSlaveEngine_writeInProgress;
  wire memSlaveEngine_writeInProgress_D_IN, memSlaveEngine_writeInProgress_EN;

  // ports of submodule memSlaveEngine_completionMimo_checkFifo
  wire memSlaveEngine_completionMimo_checkFifo_CLR,
       memSlaveEngine_completionMimo_checkFifo_DEQ,
       memSlaveEngine_completionMimo_checkFifo_D_IN,
       memSlaveEngine_completionMimo_checkFifo_ENQ;

  // ports of submodule memSlaveEngine_completionMimo_checkInFifo
  wire memSlaveEngine_completionMimo_checkInFifo_CLR,
       memSlaveEngine_completionMimo_checkInFifo_DEQ,
       memSlaveEngine_completionMimo_checkInFifo_D_IN,
       memSlaveEngine_completionMimo_checkInFifo_ENQ;

  // ports of submodule memSlaveEngine_completionMimo_fifos_0
  wire [31 : 0] memSlaveEngine_completionMimo_fifos_0_D_IN,
		memSlaveEngine_completionMimo_fifos_0_D_OUT;
  wire memSlaveEngine_completionMimo_fifos_0_CLR,
       memSlaveEngine_completionMimo_fifos_0_DEQ,
       memSlaveEngine_completionMimo_fifos_0_EMPTY_N,
       memSlaveEngine_completionMimo_fifos_0_ENQ,
       memSlaveEngine_completionMimo_fifos_0_FULL_N;

  // ports of submodule memSlaveEngine_completionMimo_fifos_1
  wire [31 : 0] memSlaveEngine_completionMimo_fifos_1_D_IN,
		memSlaveEngine_completionMimo_fifos_1_D_OUT;
  wire memSlaveEngine_completionMimo_fifos_1_CLR,
       memSlaveEngine_completionMimo_fifos_1_DEQ,
       memSlaveEngine_completionMimo_fifos_1_EMPTY_N,
       memSlaveEngine_completionMimo_fifos_1_ENQ,
       memSlaveEngine_completionMimo_fifos_1_FULL_N;

  // ports of submodule memSlaveEngine_completionMimo_fifos_2
  wire [31 : 0] memSlaveEngine_completionMimo_fifos_2_D_IN,
		memSlaveEngine_completionMimo_fifos_2_D_OUT;
  wire memSlaveEngine_completionMimo_fifos_2_CLR,
       memSlaveEngine_completionMimo_fifos_2_DEQ,
       memSlaveEngine_completionMimo_fifos_2_EMPTY_N,
       memSlaveEngine_completionMimo_fifos_2_ENQ,
       memSlaveEngine_completionMimo_fifos_2_FULL_N;

  // ports of submodule memSlaveEngine_completionMimo_fifos_3
  wire [31 : 0] memSlaveEngine_completionMimo_fifos_3_D_IN,
		memSlaveEngine_completionMimo_fifos_3_D_OUT;
  wire memSlaveEngine_completionMimo_fifos_3_CLR,
       memSlaveEngine_completionMimo_fifos_3_DEQ,
       memSlaveEngine_completionMimo_fifos_3_EMPTY_N,
       memSlaveEngine_completionMimo_fifos_3_ENQ,
       memSlaveEngine_completionMimo_fifos_3_FULL_N;

  // ports of submodule memSlaveEngine_completionMimo_inCountFifo
  wire [2 : 0] memSlaveEngine_completionMimo_inCountFifo_D_IN;
  wire memSlaveEngine_completionMimo_inCountFifo_CLR,
       memSlaveEngine_completionMimo_inCountFifo_DEQ,
       memSlaveEngine_completionMimo_inCountFifo_EMPTY_N,
       memSlaveEngine_completionMimo_inCountFifo_ENQ,
       memSlaveEngine_completionMimo_inCountFifo_FULL_N;

  // ports of submodule memSlaveEngine_completionMimo_inFifo
  wire [127 : 0] memSlaveEngine_completionMimo_inFifo_D_IN,
		 memSlaveEngine_completionMimo_inFifo_D_OUT;
  wire memSlaveEngine_completionMimo_inFifo_CLR,
       memSlaveEngine_completionMimo_inFifo_DEQ,
       memSlaveEngine_completionMimo_inFifo_EMPTY_N,
       memSlaveEngine_completionMimo_inFifo_ENQ,
       memSlaveEngine_completionMimo_inFifo_FULL_N;

  // ports of submodule memSlaveEngine_completionMimo_posFifo
  wire [1 : 0] memSlaveEngine_completionMimo_posFifo_D_IN;
  wire memSlaveEngine_completionMimo_posFifo_CLR,
       memSlaveEngine_completionMimo_posFifo_DEQ,
       memSlaveEngine_completionMimo_posFifo_EMPTY_N,
       memSlaveEngine_completionMimo_posFifo_ENQ,
       memSlaveEngine_completionMimo_posFifo_FULL_N;

  // ports of submodule memSlaveEngine_completionMimo_weFifo
  wire [3 : 0] memSlaveEngine_completionMimo_weFifo_D_IN,
	       memSlaveEngine_completionMimo_weFifo_D_OUT;
  wire memSlaveEngine_completionMimo_weFifo_CLR,
       memSlaveEngine_completionMimo_weFifo_DEQ,
       memSlaveEngine_completionMimo_weFifo_EMPTY_N,
       memSlaveEngine_completionMimo_weFifo_ENQ,
       memSlaveEngine_completionMimo_weFifo_FULL_N;

  // ports of submodule memSlaveEngine_completionTagMimo_checkFifo
  wire memSlaveEngine_completionTagMimo_checkFifo_CLR,
       memSlaveEngine_completionTagMimo_checkFifo_DEQ,
       memSlaveEngine_completionTagMimo_checkFifo_D_IN,
       memSlaveEngine_completionTagMimo_checkFifo_ENQ;

  // ports of submodule memSlaveEngine_completionTagMimo_checkInFifo
  wire memSlaveEngine_completionTagMimo_checkInFifo_CLR,
       memSlaveEngine_completionTagMimo_checkInFifo_DEQ,
       memSlaveEngine_completionTagMimo_checkInFifo_D_IN,
       memSlaveEngine_completionTagMimo_checkInFifo_ENQ;

  // ports of submodule memSlaveEngine_completionTagMimo_fifos_0
  wire [8 : 0] memSlaveEngine_completionTagMimo_fifos_0_D_IN,
	       memSlaveEngine_completionTagMimo_fifos_0_D_OUT;
  wire memSlaveEngine_completionTagMimo_fifos_0_CLR,
       memSlaveEngine_completionTagMimo_fifos_0_DEQ,
       memSlaveEngine_completionTagMimo_fifos_0_EMPTY_N,
       memSlaveEngine_completionTagMimo_fifos_0_ENQ,
       memSlaveEngine_completionTagMimo_fifos_0_FULL_N;

  // ports of submodule memSlaveEngine_completionTagMimo_fifos_1
  wire [8 : 0] memSlaveEngine_completionTagMimo_fifos_1_D_IN,
	       memSlaveEngine_completionTagMimo_fifos_1_D_OUT;
  wire memSlaveEngine_completionTagMimo_fifos_1_CLR,
       memSlaveEngine_completionTagMimo_fifos_1_DEQ,
       memSlaveEngine_completionTagMimo_fifos_1_EMPTY_N,
       memSlaveEngine_completionTagMimo_fifos_1_ENQ,
       memSlaveEngine_completionTagMimo_fifos_1_FULL_N;

  // ports of submodule memSlaveEngine_completionTagMimo_fifos_2
  wire [8 : 0] memSlaveEngine_completionTagMimo_fifos_2_D_IN,
	       memSlaveEngine_completionTagMimo_fifos_2_D_OUT;
  wire memSlaveEngine_completionTagMimo_fifos_2_CLR,
       memSlaveEngine_completionTagMimo_fifos_2_DEQ,
       memSlaveEngine_completionTagMimo_fifos_2_EMPTY_N,
       memSlaveEngine_completionTagMimo_fifos_2_ENQ,
       memSlaveEngine_completionTagMimo_fifos_2_FULL_N;

  // ports of submodule memSlaveEngine_completionTagMimo_fifos_3
  wire [8 : 0] memSlaveEngine_completionTagMimo_fifos_3_D_IN,
	       memSlaveEngine_completionTagMimo_fifos_3_D_OUT;
  wire memSlaveEngine_completionTagMimo_fifos_3_CLR,
       memSlaveEngine_completionTagMimo_fifos_3_DEQ,
       memSlaveEngine_completionTagMimo_fifos_3_EMPTY_N,
       memSlaveEngine_completionTagMimo_fifos_3_ENQ,
       memSlaveEngine_completionTagMimo_fifos_3_FULL_N;

  // ports of submodule memSlaveEngine_completionTagMimo_inCountFifo
  wire [2 : 0] memSlaveEngine_completionTagMimo_inCountFifo_D_IN;
  wire memSlaveEngine_completionTagMimo_inCountFifo_CLR,
       memSlaveEngine_completionTagMimo_inCountFifo_DEQ,
       memSlaveEngine_completionTagMimo_inCountFifo_EMPTY_N,
       memSlaveEngine_completionTagMimo_inCountFifo_ENQ,
       memSlaveEngine_completionTagMimo_inCountFifo_FULL_N;

  // ports of submodule memSlaveEngine_completionTagMimo_inFifo
  wire [35 : 0] memSlaveEngine_completionTagMimo_inFifo_D_IN,
		memSlaveEngine_completionTagMimo_inFifo_D_OUT;
  wire memSlaveEngine_completionTagMimo_inFifo_CLR,
       memSlaveEngine_completionTagMimo_inFifo_DEQ,
       memSlaveEngine_completionTagMimo_inFifo_EMPTY_N,
       memSlaveEngine_completionTagMimo_inFifo_ENQ,
       memSlaveEngine_completionTagMimo_inFifo_FULL_N;

  // ports of submodule memSlaveEngine_completionTagMimo_posFifo
  wire [1 : 0] memSlaveEngine_completionTagMimo_posFifo_D_IN;
  wire memSlaveEngine_completionTagMimo_posFifo_CLR,
       memSlaveEngine_completionTagMimo_posFifo_DEQ,
       memSlaveEngine_completionTagMimo_posFifo_EMPTY_N,
       memSlaveEngine_completionTagMimo_posFifo_ENQ,
       memSlaveEngine_completionTagMimo_posFifo_FULL_N;

  // ports of submodule memSlaveEngine_completionTagMimo_weFifo
  wire [3 : 0] memSlaveEngine_completionTagMimo_weFifo_D_IN,
	       memSlaveEngine_completionTagMimo_weFifo_D_OUT;
  wire memSlaveEngine_completionTagMimo_weFifo_CLR,
       memSlaveEngine_completionTagMimo_weFifo_DEQ,
       memSlaveEngine_completionTagMimo_weFifo_EMPTY_N,
       memSlaveEngine_completionTagMimo_weFifo_ENQ,
       memSlaveEngine_completionTagMimo_weFifo_FULL_N;

  // ports of submodule memSlaveEngine_doneTag
  wire [7 : 0] memSlaveEngine_doneTag_D_IN, memSlaveEngine_doneTag_D_OUT;
  wire memSlaveEngine_doneTag_CLR,
       memSlaveEngine_doneTag_DEQ,
       memSlaveEngine_doneTag_EMPTY_N,
       memSlaveEngine_doneTag_ENQ,
       memSlaveEngine_doneTag_FULL_N;

  // ports of submodule memSlaveEngine_readReqFifo
  wire [55 : 0] memSlaveEngine_readReqFifo_D_IN,
		memSlaveEngine_readReqFifo_D_OUT;
  wire memSlaveEngine_readReqFifo_CLR,
       memSlaveEngine_readReqFifo_DEQ,
       memSlaveEngine_readReqFifo_EMPTY_N,
       memSlaveEngine_readReqFifo_ENQ,
       memSlaveEngine_readReqFifo_FULL_N;

  // ports of submodule memSlaveEngine_tlpDecodeFifo
  wire [152 : 0] memSlaveEngine_tlpDecodeFifo_D_IN,
		 memSlaveEngine_tlpDecodeFifo_D_OUT;
  wire memSlaveEngine_tlpDecodeFifo_CLR,
       memSlaveEngine_tlpDecodeFifo_DEQ,
       memSlaveEngine_tlpDecodeFifo_EMPTY_N,
       memSlaveEngine_tlpDecodeFifo_ENQ,
       memSlaveEngine_tlpDecodeFifo_FULL_N;

  // ports of submodule memSlaveEngine_tlpInFifo
  wire [152 : 0] memSlaveEngine_tlpInFifo_D_IN,
		 memSlaveEngine_tlpInFifo_D_OUT;
  wire memSlaveEngine_tlpInFifo_CLR,
       memSlaveEngine_tlpInFifo_DEQ,
       memSlaveEngine_tlpInFifo_EMPTY_N,
       memSlaveEngine_tlpInFifo_ENQ,
       memSlaveEngine_tlpInFifo_FULL_N;

  // ports of submodule memSlaveEngine_tlpOutFifo
  reg [152 : 0] memSlaveEngine_tlpOutFifo_D_IN;
  wire [152 : 0] memSlaveEngine_tlpOutFifo_D_OUT;
  wire memSlaveEngine_tlpOutFifo_CLR,
       memSlaveEngine_tlpOutFifo_DEQ,
       memSlaveEngine_tlpOutFifo_EMPTY_N,
       memSlaveEngine_tlpOutFifo_ENQ,
       memSlaveEngine_tlpOutFifo_FULL_N;

  // ports of submodule memSlaveEngine_tlpWriteHeaderFifo
  wire [164 : 0] memSlaveEngine_tlpWriteHeaderFifo_D_IN,
		 memSlaveEngine_tlpWriteHeaderFifo_D_OUT;
  wire memSlaveEngine_tlpWriteHeaderFifo_CLR,
       memSlaveEngine_tlpWriteHeaderFifo_DEQ,
       memSlaveEngine_tlpWriteHeaderFifo_EMPTY_N,
       memSlaveEngine_tlpWriteHeaderFifo_ENQ,
       memSlaveEngine_tlpWriteHeaderFifo_FULL_N;

  // ports of submodule memSlaveEngine_writeBurstCountFifo
  wire [9 : 0] memSlaveEngine_writeBurstCountFifo_D_IN,
	       memSlaveEngine_writeBurstCountFifo_D_OUT;
  wire memSlaveEngine_writeBurstCountFifo_CLR,
       memSlaveEngine_writeBurstCountFifo_DEQ,
       memSlaveEngine_writeBurstCountFifo_EMPTY_N,
       memSlaveEngine_writeBurstCountFifo_ENQ,
       memSlaveEngine_writeBurstCountFifo_FULL_N;

  // ports of submodule memSlaveEngine_writeDataMimo_ifc_rDataCount
  wire [31 : 0] memSlaveEngine_writeDataMimo_ifc_rDataCount_DATA_A,
		memSlaveEngine_writeDataMimo_ifc_rDataCount_DATA_B,
		memSlaveEngine_writeDataMimo_ifc_rDataCount_DATA_C,
		memSlaveEngine_writeDataMimo_ifc_rDataCount_DATA_F;
  wire memSlaveEngine_writeDataMimo_ifc_rDataCount_ADDA,
       memSlaveEngine_writeDataMimo_ifc_rDataCount_ADDB,
       memSlaveEngine_writeDataMimo_ifc_rDataCount_SETC,
       memSlaveEngine_writeDataMimo_ifc_rDataCount_SETF;

  // ports of submodule memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory
  wire [31 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_DIA,
		memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_DIB,
		memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_DOB;
  wire [6 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_ADDRA,
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_ADDRB;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_ENA,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_ENB,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_WEA,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_WEB;

  // ports of submodule memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory
  wire [31 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_DIA,
		memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_DIB,
		memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_DOB;
  wire [6 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_ADDRA,
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_ADDRB;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_ENA,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_ENB,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_WEA,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_WEB;

  // ports of submodule memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory
  wire [31 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_DIA,
		memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_DIB,
		memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_DOB;
  wire [6 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_ADDRA,
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_ADDRB;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_ENA,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_ENB,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_WEA,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_WEB;

  // ports of submodule memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory
  wire [31 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_DIA,
		memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_DIB,
		memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_DOB;
  wire [6 : 0] memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_ADDRA,
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_ADDRB;
  wire memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_ENA,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_ENB,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_WEA,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_WEB;

  // ports of submodule memSlaveEngine_writeReadyFifo
  wire memSlaveEngine_writeReadyFifo_CLR,
       memSlaveEngine_writeReadyFifo_DEQ,
       memSlaveEngine_writeReadyFifo_D_IN,
       memSlaveEngine_writeReadyFifo_EMPTY_N,
       memSlaveEngine_writeReadyFifo_ENQ,
       memSlaveEngine_writeReadyFifo_FULL_N;

  // ports of submodule memSlaveEngine_writeTag
  wire [7 : 0] memSlaveEngine_writeTag_D_IN, memSlaveEngine_writeTag_D_OUT;
  wire memSlaveEngine_writeTag_CLR,
       memSlaveEngine_writeTag_DEQ,
       memSlaveEngine_writeTag_EMPTY_N,
       memSlaveEngine_writeTag_ENQ,
       memSlaveEngine_writeTag_FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue,
       CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo,
       CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_1,
       CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_2,
       CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_3,
       CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo,
       CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_1,
       CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_2,
       CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_3,
       WILL_FIRE_RL_memSlaveEngine_completionMimo_tofifos,
       WILL_FIRE_RL_memSlaveEngine_completionTagMimo_tofifos,
       WILL_FIRE_RL_memSlaveEngine_handleTlpRule,
       WILL_FIRE_RL_memSlaveEngine_readReqRule,
       WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp,
       WILL_FIRE_RL_memSlaveEngine_writeTlps;

  // inputs to muxes for submodule ports
  wire [152 : 0] MUX_memSlaveEngine_tlpOutFifo_enq_1__VAL_1,
		 MUX_memSlaveEngine_tlpOutFifo_enq_1__VAL_2,
		 MUX_memSlaveEngine_tlpOutFifo_enq_1__VAL_3;
  wire [8 : 0] MUX_memSlaveEngine_writeDataMimo_ifc_rwDeqCount_wset_1__VAL_2;
  wire [7 : 0] MUX_memSlaveEngine_writeDataCnt_dec_wire_wset_1__VAL_2;
  wire [2 : 0] MUX_memSlaveEngine_writeDataMimo_ifc_rReadIndex_write_1__VAL_1,
	       MUX_memSlaveEngine_writeDataMimo_ifc_rWriteIndex_write_1__VAL_1;
  wire MUX_memSlaveEngine_doneTag_enq_1__SEL_1,
       MUX_memSlaveEngine_lastTlp_write_1__VAL_1,
       MUX_memSlaveEngine_lastTlp_write_1__VAL_2,
       MUX_memSlaveEngine_writeDataCnt_dec_wire_wset_1__SEL_1;

  // remaining internal signals
  reg [31 : 0] spliced_bits__h35606, spliced_bits__h35635;
  reg [7 : 0] x__h35866;
  reg [1 : 0] CASE_memSlaveEngine_tlpWriteHeaderFifoD_OUT_B_ETC__q13;
  reg CASE_0_CONCAT_0_CONCAT_memSlaveEngine_completi_ETC___d719,
      CASE_0_CONCAT_0_CONCAT_memSlaveEngine_completi_ETC___d725,
      CASE_0_CONCAT_memSlaveEngine_completionMimo_ou_ETC___d718,
      CASE_0_CONCAT_memSlaveEngine_completionTagMimo_ETC___d724,
      SEL_ARR_memSlaveEngine_completionTagMimo_fifos_ETC___d684;
  wire [150 : 0] _0_CONCAT_65535_SL_4_MINUS_memSlaveEngine_tlpDw_ETC___d437;
  wire [127 : 0] IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d430,
		 IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d435,
		 x1_avValue_fst_data__h19154,
		 y_avValue_fst_data__h19149;
  wire [63 : 0] slave_write_server_writeData_put_BITS_70_TO_7__q4;
  wire [35 : 0] memSlaveEngine_lastTag_58_CONCAT_IF_memSlaveEn_ETC___d580;
  wire [31 : 0] IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d376,
		IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d236,
		IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d238,
		IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d243,
		b__h14335,
		b__h14367,
		b__h16876,
		hdr_3dw___1_data__h19206,
		x3__h10231,
		x3__h11016,
		x3__h8642,
		x3__h9446,
		x_wget__h10017,
		x_wget__h10802,
		x_wget__h8428,
		x_wget__h9232;
  wire [17 : 0] memSlaveEngine_lastTag_58_CONCAT_IF_memSlaveEn_ETC___d576;
  wire [9 : 0] IF_dwCount1415_ULT_4_THEN_dwCount1415_ELSE_4__q6,
	       IF_dwCount9121_ULT_4_THEN_dwCount9121_ELSE_4__q5,
	       dwCount__h19121,
	       dwCount__h21415,
	       tlplen__h32420,
	       v__h36475,
	       y_avValue_snd__h27293,
	       y_avValue_snd_fst__h21191,
	       y_avValue_snd_snd__h32211,
	       y_avValue_snd_snd__h32213,
	       y_avValue_snd_snd__h32222;
  wire [8 : 0] memSlaveEngine_lastTag_58_CONCAT_IF_memSlaveEn_ETC___d578,
	       value__h14473;
  wire [7 : 0] b__h17815,
	       memSlaveEngine_writeDataCnt_cnt_97_PLUS_IF_mem_ETC___d305,
	       x__h10294,
	       x__h10368,
	       x__h11079,
	       x__h11153,
	       x__h36447,
	       x__h8709,
	       x__h8798,
	       x__h9509,
	       x__h9583;
  wire [3 : 0] IF_memSlaveEngine_completionMimo_inPos_88_BIT__ETC___d540,
	       IF_memSlaveEngine_completionMimo_inPos_88_BIT__ETC___d545,
	       IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d590,
	       IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d591,
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwDeqCou_ETC___d195,
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwEnqCou_ETC___d226,
	       x__h23737,
	       x__h26112,
	       x__h28736,
	       x__h31003,
	       x__h32702,
	       x__h36331;
  wire [2 : 0] IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520,
	       _0_CONCAT_memSlaveEngine_completionMimo_inPos_P_ETC__q7,
	       _0_CONCAT_memSlaveEngine_completionMimo_inPos_P_ETC__q8,
	       _0_CONCAT_memSlaveEngine_completionMimo_outPos__ETC__q2,
	       _0_CONCAT_memSlaveEngine_completionMimo_outPos__ETC__q9,
	       _0_CONCAT_memSlaveEngine_completionTagMimo_inPo_ETC__q10,
	       _0_CONCAT_memSlaveEngine_completionTagMimo_inPo_ETC__q11,
	       _0_CONCAT_memSlaveEngine_completionTagMimo_outP_ETC__q1,
	       _0_CONCAT_memSlaveEngine_completionTagMimo_outP_ETC__q12,
	       _4_MINUS_0_CONCAT_memSlaveEngine_completionMimo_ETC___d685,
	       _4_MINUS_0_CONCAT_memSlaveEngine_completionTagM_ETC___d699,
	       _4_MINUS_memSlaveEngine_tlpDwCount__q3,
	       x__h21768,
	       x__h35202,
	       x__h35473;
  wire IF_4_MINUS_0_CONCAT_memSlaveEngine_completionM_ETC___d694,
       IF_4_MINUS_0_CONCAT_memSlaveEngine_completionM_ETC___d697,
       IF_4_MINUS_0_CONCAT_memSlaveEngine_completionT_ETC___d708,
       IF_4_MINUS_0_CONCAT_memSlaveEngine_completionT_ETC___d711,
       IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d566,
       IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d571,
       IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d573,
       IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d574,
       IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d477,
       IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d198,
       IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d201,
       IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d203,
       IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d204,
       IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d229,
       IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d232,
       IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d240,
       IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d241,
       NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d531,
       NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d534,
       NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d536,
       memSlaveEngine_completionMimo_inCountFifo_i_no_ETC___d472,
       memSlaveEngine_completionMimo_posFifo_i_notEmp_ETC___d25,
       memSlaveEngine_completionTagMimo_posFifo_i_not_ETC___d58,
       memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d483,
       memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d487,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_0_r_ETC___d257,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_0_r_ETC___d274,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_1_r_ETC___d261,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_1_r_ETC___d280,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_2_r_ETC___d265,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_2_r_ETC___d286,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_3_r_ETC___d269,
       memSlaveEngine_writeDataMimo_ifc_vfStorage_3_r_ETC___d292,
       memSlaveEngine_writeReadyFifo_i_notEmpty__10_A_ETC___d337;

  // actionvalue method tlp_request_get
  assign tlp_request_get = memSlaveEngine_tlpOutFifo_D_OUT ;
  assign RDY_tlp_request_get = memSlaveEngine_tlpOutFifo_EMPTY_N ;

  // action method tlp_response_put
  assign RDY_tlp_response_put = memSlaveEngine_tlpInFifo_FULL_N ;

  // action method slave_read_server_readReq_put
  assign RDY_slave_read_server_readReq_put =
	     memSlaveEngine_readReqFifo_FULL_N ;

  // actionvalue method slave_read_server_readData_get
  assign slave_read_server_readData_get =
	     { spliced_bits__h35606,
	       spliced_bits__h35635,
	       x__h35866[5:0],
	       SEL_ARR_memSlaveEngine_completionTagMimo_fifos_ETC___d684 } ;
  assign RDY_slave_read_server_readData_get =
	     IF_4_MINUS_0_CONCAT_memSlaveEngine_completionM_ETC___d694 &&
	     IF_4_MINUS_0_CONCAT_memSlaveEngine_completionM_ETC___d697 &&
	     IF_4_MINUS_0_CONCAT_memSlaveEngine_completionT_ETC___d708 &&
	     IF_4_MINUS_0_CONCAT_memSlaveEngine_completionT_ETC___d711 &&
	     CASE_0_CONCAT_memSlaveEngine_completionMimo_ou_ETC___d718 &&
	     CASE_0_CONCAT_0_CONCAT_memSlaveEngine_completi_ETC___d719 &&
	     CASE_0_CONCAT_memSlaveEngine_completionTagMimo_ETC___d724 &&
	     CASE_0_CONCAT_0_CONCAT_memSlaveEngine_completi_ETC___d725 ;

  // action method slave_write_server_writeReq_put
  assign RDY_slave_write_server_writeReq_put =
	     memSlaveEngine_tlpWriteHeaderFifo_FULL_N &&
	     memSlaveEngine_writeBurstCountFifo_FULL_N &&
	     memSlaveEngine_writeTag_FULL_N ;

  // action method slave_write_server_writeData_put
  assign RDY_slave_write_server_writeData_put =
	     memSlaveEngine_writeDataMimoHasRoom &&
	     (memSlaveEngine_writeBurstCount != 10'd0 ||
	      memSlaveEngine_writeBurstCountFifo_EMPTY_N) &&
	     (v__h36475 != 10'd1 || memSlaveEngine_writeReadyFifo_FULL_N) ;

  // actionvalue method slave_write_server_writeDone_get
  assign slave_write_server_writeDone_get =
	     memSlaveEngine_doneTag_D_OUT[5:0] ;
  assign RDY_slave_write_server_writeDone_get =
	     memSlaveEngine_doneTag_EMPTY_N ;

  // value method tlpOutFifoNotEmpty
  assign tlpOutFifoNotEmpty = memSlaveEngine_tlpOutFifo_EMPTY_N ;
  assign RDY_tlpOutFifoNotEmpty = 1'd1 ;

  // action method use4dw__write
  assign RDY_use4dw__write = 1'd1 ;

  // value method use4dw__read
  assign use4dw__read = memSlaveEngine_use4dwReg ;
  assign RDY_use4dw__read = 1'd1 ;

  // submodule memSlaveEngine_completionMimo_checkFifo
  FIFO2 #(.width(32'd1),
	  .guarded(1'd1)) memSlaveEngine_completionMimo_checkFifo(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(memSlaveEngine_completionMimo_checkFifo_D_IN),
								  .ENQ(memSlaveEngine_completionMimo_checkFifo_ENQ),
								  .DEQ(memSlaveEngine_completionMimo_checkFifo_DEQ),
								  .CLR(memSlaveEngine_completionMimo_checkFifo_CLR),
								  .D_OUT(),
								  .FULL_N(),
								  .EMPTY_N());

  // submodule memSlaveEngine_completionMimo_checkInFifo
  FIFO2 #(.width(32'd1),
	  .guarded(1'd1)) memSlaveEngine_completionMimo_checkInFifo(.RST(RST_N),
								    .CLK(CLK),
								    .D_IN(memSlaveEngine_completionMimo_checkInFifo_D_IN),
								    .ENQ(memSlaveEngine_completionMimo_checkInFifo_ENQ),
								    .DEQ(memSlaveEngine_completionMimo_checkInFifo_DEQ),
								    .CLR(memSlaveEngine_completionMimo_checkInFifo_CLR),
								    .D_OUT(),
								    .FULL_N(),
								    .EMPTY_N());

  // submodule memSlaveEngine_completionMimo_fifos_0
  SizedFIFO #(.p1width(32'd32),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) memSlaveEngine_completionMimo_fifos_0(.RST(RST_N),
								    .CLK(CLK),
								    .D_IN(memSlaveEngine_completionMimo_fifos_0_D_IN),
								    .ENQ(memSlaveEngine_completionMimo_fifos_0_ENQ),
								    .DEQ(memSlaveEngine_completionMimo_fifos_0_DEQ),
								    .CLR(memSlaveEngine_completionMimo_fifos_0_CLR),
								    .D_OUT(memSlaveEngine_completionMimo_fifos_0_D_OUT),
								    .FULL_N(memSlaveEngine_completionMimo_fifos_0_FULL_N),
								    .EMPTY_N(memSlaveEngine_completionMimo_fifos_0_EMPTY_N));

  // submodule memSlaveEngine_completionMimo_fifos_1
  SizedFIFO #(.p1width(32'd32),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) memSlaveEngine_completionMimo_fifos_1(.RST(RST_N),
								    .CLK(CLK),
								    .D_IN(memSlaveEngine_completionMimo_fifos_1_D_IN),
								    .ENQ(memSlaveEngine_completionMimo_fifos_1_ENQ),
								    .DEQ(memSlaveEngine_completionMimo_fifos_1_DEQ),
								    .CLR(memSlaveEngine_completionMimo_fifos_1_CLR),
								    .D_OUT(memSlaveEngine_completionMimo_fifos_1_D_OUT),
								    .FULL_N(memSlaveEngine_completionMimo_fifos_1_FULL_N),
								    .EMPTY_N(memSlaveEngine_completionMimo_fifos_1_EMPTY_N));

  // submodule memSlaveEngine_completionMimo_fifos_2
  SizedFIFO #(.p1width(32'd32),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) memSlaveEngine_completionMimo_fifos_2(.RST(RST_N),
								    .CLK(CLK),
								    .D_IN(memSlaveEngine_completionMimo_fifos_2_D_IN),
								    .ENQ(memSlaveEngine_completionMimo_fifos_2_ENQ),
								    .DEQ(memSlaveEngine_completionMimo_fifos_2_DEQ),
								    .CLR(memSlaveEngine_completionMimo_fifos_2_CLR),
								    .D_OUT(memSlaveEngine_completionMimo_fifos_2_D_OUT),
								    .FULL_N(memSlaveEngine_completionMimo_fifos_2_FULL_N),
								    .EMPTY_N(memSlaveEngine_completionMimo_fifos_2_EMPTY_N));

  // submodule memSlaveEngine_completionMimo_fifos_3
  SizedFIFO #(.p1width(32'd32),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) memSlaveEngine_completionMimo_fifos_3(.RST(RST_N),
								    .CLK(CLK),
								    .D_IN(memSlaveEngine_completionMimo_fifos_3_D_IN),
								    .ENQ(memSlaveEngine_completionMimo_fifos_3_ENQ),
								    .DEQ(memSlaveEngine_completionMimo_fifos_3_DEQ),
								    .CLR(memSlaveEngine_completionMimo_fifos_3_CLR),
								    .D_OUT(memSlaveEngine_completionMimo_fifos_3_D_OUT),
								    .FULL_N(memSlaveEngine_completionMimo_fifos_3_FULL_N),
								    .EMPTY_N(memSlaveEngine_completionMimo_fifos_3_EMPTY_N));

  // submodule memSlaveEngine_completionMimo_inCountFifo
  FIFO2 #(.width(32'd3),
	  .guarded(1'd1)) memSlaveEngine_completionMimo_inCountFifo(.RST(RST_N),
								    .CLK(CLK),
								    .D_IN(memSlaveEngine_completionMimo_inCountFifo_D_IN),
								    .ENQ(memSlaveEngine_completionMimo_inCountFifo_ENQ),
								    .DEQ(memSlaveEngine_completionMimo_inCountFifo_DEQ),
								    .CLR(memSlaveEngine_completionMimo_inCountFifo_CLR),
								    .D_OUT(),
								    .FULL_N(memSlaveEngine_completionMimo_inCountFifo_FULL_N),
								    .EMPTY_N(memSlaveEngine_completionMimo_inCountFifo_EMPTY_N));

  // submodule memSlaveEngine_completionMimo_inFifo
  FIFO2 #(.width(32'd128),
	  .guarded(1'd1)) memSlaveEngine_completionMimo_inFifo(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(memSlaveEngine_completionMimo_inFifo_D_IN),
							       .ENQ(memSlaveEngine_completionMimo_inFifo_ENQ),
							       .DEQ(memSlaveEngine_completionMimo_inFifo_DEQ),
							       .CLR(memSlaveEngine_completionMimo_inFifo_CLR),
							       .D_OUT(memSlaveEngine_completionMimo_inFifo_D_OUT),
							       .FULL_N(memSlaveEngine_completionMimo_inFifo_FULL_N),
							       .EMPTY_N(memSlaveEngine_completionMimo_inFifo_EMPTY_N));

  // submodule memSlaveEngine_completionMimo_posFifo
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) memSlaveEngine_completionMimo_posFifo(.RST(RST_N),
								.CLK(CLK),
								.D_IN(memSlaveEngine_completionMimo_posFifo_D_IN),
								.ENQ(memSlaveEngine_completionMimo_posFifo_ENQ),
								.DEQ(memSlaveEngine_completionMimo_posFifo_DEQ),
								.CLR(memSlaveEngine_completionMimo_posFifo_CLR),
								.D_OUT(),
								.FULL_N(memSlaveEngine_completionMimo_posFifo_FULL_N),
								.EMPTY_N(memSlaveEngine_completionMimo_posFifo_EMPTY_N));

  // submodule memSlaveEngine_completionMimo_weFifo
  FIFO2 #(.width(32'd4),
	  .guarded(1'd1)) memSlaveEngine_completionMimo_weFifo(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(memSlaveEngine_completionMimo_weFifo_D_IN),
							       .ENQ(memSlaveEngine_completionMimo_weFifo_ENQ),
							       .DEQ(memSlaveEngine_completionMimo_weFifo_DEQ),
							       .CLR(memSlaveEngine_completionMimo_weFifo_CLR),
							       .D_OUT(memSlaveEngine_completionMimo_weFifo_D_OUT),
							       .FULL_N(memSlaveEngine_completionMimo_weFifo_FULL_N),
							       .EMPTY_N(memSlaveEngine_completionMimo_weFifo_EMPTY_N));

  // submodule memSlaveEngine_completionTagMimo_checkFifo
  FIFO2 #(.width(32'd1),
	  .guarded(1'd1)) memSlaveEngine_completionTagMimo_checkFifo(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(memSlaveEngine_completionTagMimo_checkFifo_D_IN),
								     .ENQ(memSlaveEngine_completionTagMimo_checkFifo_ENQ),
								     .DEQ(memSlaveEngine_completionTagMimo_checkFifo_DEQ),
								     .CLR(memSlaveEngine_completionTagMimo_checkFifo_CLR),
								     .D_OUT(),
								     .FULL_N(),
								     .EMPTY_N());

  // submodule memSlaveEngine_completionTagMimo_checkInFifo
  FIFO2 #(.width(32'd1),
	  .guarded(1'd1)) memSlaveEngine_completionTagMimo_checkInFifo(.RST(RST_N),
								       .CLK(CLK),
								       .D_IN(memSlaveEngine_completionTagMimo_checkInFifo_D_IN),
								       .ENQ(memSlaveEngine_completionTagMimo_checkInFifo_ENQ),
								       .DEQ(memSlaveEngine_completionTagMimo_checkInFifo_DEQ),
								       .CLR(memSlaveEngine_completionTagMimo_checkInFifo_CLR),
								       .D_OUT(),
								       .FULL_N(),
								       .EMPTY_N());

  // submodule memSlaveEngine_completionTagMimo_fifos_0
  SizedFIFO #(.p1width(32'd9),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) memSlaveEngine_completionTagMimo_fifos_0(.RST(RST_N),
								       .CLK(CLK),
								       .D_IN(memSlaveEngine_completionTagMimo_fifos_0_D_IN),
								       .ENQ(memSlaveEngine_completionTagMimo_fifos_0_ENQ),
								       .DEQ(memSlaveEngine_completionTagMimo_fifos_0_DEQ),
								       .CLR(memSlaveEngine_completionTagMimo_fifos_0_CLR),
								       .D_OUT(memSlaveEngine_completionTagMimo_fifos_0_D_OUT),
								       .FULL_N(memSlaveEngine_completionTagMimo_fifos_0_FULL_N),
								       .EMPTY_N(memSlaveEngine_completionTagMimo_fifos_0_EMPTY_N));

  // submodule memSlaveEngine_completionTagMimo_fifos_1
  SizedFIFO #(.p1width(32'd9),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) memSlaveEngine_completionTagMimo_fifos_1(.RST(RST_N),
								       .CLK(CLK),
								       .D_IN(memSlaveEngine_completionTagMimo_fifos_1_D_IN),
								       .ENQ(memSlaveEngine_completionTagMimo_fifos_1_ENQ),
								       .DEQ(memSlaveEngine_completionTagMimo_fifos_1_DEQ),
								       .CLR(memSlaveEngine_completionTagMimo_fifos_1_CLR),
								       .D_OUT(memSlaveEngine_completionTagMimo_fifos_1_D_OUT),
								       .FULL_N(memSlaveEngine_completionTagMimo_fifos_1_FULL_N),
								       .EMPTY_N(memSlaveEngine_completionTagMimo_fifos_1_EMPTY_N));

  // submodule memSlaveEngine_completionTagMimo_fifos_2
  SizedFIFO #(.p1width(32'd9),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) memSlaveEngine_completionTagMimo_fifos_2(.RST(RST_N),
								       .CLK(CLK),
								       .D_IN(memSlaveEngine_completionTagMimo_fifos_2_D_IN),
								       .ENQ(memSlaveEngine_completionTagMimo_fifos_2_ENQ),
								       .DEQ(memSlaveEngine_completionTagMimo_fifos_2_DEQ),
								       .CLR(memSlaveEngine_completionTagMimo_fifos_2_CLR),
								       .D_OUT(memSlaveEngine_completionTagMimo_fifos_2_D_OUT),
								       .FULL_N(memSlaveEngine_completionTagMimo_fifos_2_FULL_N),
								       .EMPTY_N(memSlaveEngine_completionTagMimo_fifos_2_EMPTY_N));

  // submodule memSlaveEngine_completionTagMimo_fifos_3
  SizedFIFO #(.p1width(32'd9),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) memSlaveEngine_completionTagMimo_fifos_3(.RST(RST_N),
								       .CLK(CLK),
								       .D_IN(memSlaveEngine_completionTagMimo_fifos_3_D_IN),
								       .ENQ(memSlaveEngine_completionTagMimo_fifos_3_ENQ),
								       .DEQ(memSlaveEngine_completionTagMimo_fifos_3_DEQ),
								       .CLR(memSlaveEngine_completionTagMimo_fifos_3_CLR),
								       .D_OUT(memSlaveEngine_completionTagMimo_fifos_3_D_OUT),
								       .FULL_N(memSlaveEngine_completionTagMimo_fifos_3_FULL_N),
								       .EMPTY_N(memSlaveEngine_completionTagMimo_fifos_3_EMPTY_N));

  // submodule memSlaveEngine_completionTagMimo_inCountFifo
  FIFO2 #(.width(32'd3),
	  .guarded(1'd1)) memSlaveEngine_completionTagMimo_inCountFifo(.RST(RST_N),
								       .CLK(CLK),
								       .D_IN(memSlaveEngine_completionTagMimo_inCountFifo_D_IN),
								       .ENQ(memSlaveEngine_completionTagMimo_inCountFifo_ENQ),
								       .DEQ(memSlaveEngine_completionTagMimo_inCountFifo_DEQ),
								       .CLR(memSlaveEngine_completionTagMimo_inCountFifo_CLR),
								       .D_OUT(),
								       .FULL_N(memSlaveEngine_completionTagMimo_inCountFifo_FULL_N),
								       .EMPTY_N(memSlaveEngine_completionTagMimo_inCountFifo_EMPTY_N));

  // submodule memSlaveEngine_completionTagMimo_inFifo
  FIFO2 #(.width(32'd36),
	  .guarded(1'd1)) memSlaveEngine_completionTagMimo_inFifo(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(memSlaveEngine_completionTagMimo_inFifo_D_IN),
								  .ENQ(memSlaveEngine_completionTagMimo_inFifo_ENQ),
								  .DEQ(memSlaveEngine_completionTagMimo_inFifo_DEQ),
								  .CLR(memSlaveEngine_completionTagMimo_inFifo_CLR),
								  .D_OUT(memSlaveEngine_completionTagMimo_inFifo_D_OUT),
								  .FULL_N(memSlaveEngine_completionTagMimo_inFifo_FULL_N),
								  .EMPTY_N(memSlaveEngine_completionTagMimo_inFifo_EMPTY_N));

  // submodule memSlaveEngine_completionTagMimo_posFifo
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) memSlaveEngine_completionTagMimo_posFifo(.RST(RST_N),
								   .CLK(CLK),
								   .D_IN(memSlaveEngine_completionTagMimo_posFifo_D_IN),
								   .ENQ(memSlaveEngine_completionTagMimo_posFifo_ENQ),
								   .DEQ(memSlaveEngine_completionTagMimo_posFifo_DEQ),
								   .CLR(memSlaveEngine_completionTagMimo_posFifo_CLR),
								   .D_OUT(),
								   .FULL_N(memSlaveEngine_completionTagMimo_posFifo_FULL_N),
								   .EMPTY_N(memSlaveEngine_completionTagMimo_posFifo_EMPTY_N));

  // submodule memSlaveEngine_completionTagMimo_weFifo
  FIFO2 #(.width(32'd4),
	  .guarded(1'd1)) memSlaveEngine_completionTagMimo_weFifo(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(memSlaveEngine_completionTagMimo_weFifo_D_IN),
								  .ENQ(memSlaveEngine_completionTagMimo_weFifo_ENQ),
								  .DEQ(memSlaveEngine_completionTagMimo_weFifo_DEQ),
								  .CLR(memSlaveEngine_completionTagMimo_weFifo_CLR),
								  .D_OUT(memSlaveEngine_completionTagMimo_weFifo_D_OUT),
								  .FULL_N(memSlaveEngine_completionTagMimo_weFifo_FULL_N),
								  .EMPTY_N(memSlaveEngine_completionTagMimo_weFifo_EMPTY_N));

  // submodule memSlaveEngine_doneTag
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) memSlaveEngine_doneTag(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(memSlaveEngine_doneTag_D_IN),
						     .ENQ(memSlaveEngine_doneTag_ENQ),
						     .DEQ(memSlaveEngine_doneTag_DEQ),
						     .CLR(memSlaveEngine_doneTag_CLR),
						     .D_OUT(memSlaveEngine_doneTag_D_OUT),
						     .FULL_N(memSlaveEngine_doneTag_FULL_N),
						     .EMPTY_N(memSlaveEngine_doneTag_EMPTY_N));

  // submodule memSlaveEngine_readReqFifo
  FIFO2 #(.width(32'd56),
	  .guarded(1'd1)) memSlaveEngine_readReqFifo(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(memSlaveEngine_readReqFifo_D_IN),
						     .ENQ(memSlaveEngine_readReqFifo_ENQ),
						     .DEQ(memSlaveEngine_readReqFifo_DEQ),
						     .CLR(memSlaveEngine_readReqFifo_CLR),
						     .D_OUT(memSlaveEngine_readReqFifo_D_OUT),
						     .FULL_N(memSlaveEngine_readReqFifo_FULL_N),
						     .EMPTY_N(memSlaveEngine_readReqFifo_EMPTY_N));

  // submodule memSlaveEngine_tlpDecodeFifo
  FIFO2 #(.width(32'd153),
	  .guarded(1'd1)) memSlaveEngine_tlpDecodeFifo(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(memSlaveEngine_tlpDecodeFifo_D_IN),
						       .ENQ(memSlaveEngine_tlpDecodeFifo_ENQ),
						       .DEQ(memSlaveEngine_tlpDecodeFifo_DEQ),
						       .CLR(memSlaveEngine_tlpDecodeFifo_CLR),
						       .D_OUT(memSlaveEngine_tlpDecodeFifo_D_OUT),
						       .FULL_N(memSlaveEngine_tlpDecodeFifo_FULL_N),
						       .EMPTY_N(memSlaveEngine_tlpDecodeFifo_EMPTY_N));

  // submodule memSlaveEngine_tlpInFifo
  FIFO2 #(.width(32'd153),
	  .guarded(1'd1)) memSlaveEngine_tlpInFifo(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(memSlaveEngine_tlpInFifo_D_IN),
						   .ENQ(memSlaveEngine_tlpInFifo_ENQ),
						   .DEQ(memSlaveEngine_tlpInFifo_DEQ),
						   .CLR(memSlaveEngine_tlpInFifo_CLR),
						   .D_OUT(memSlaveEngine_tlpInFifo_D_OUT),
						   .FULL_N(memSlaveEngine_tlpInFifo_FULL_N),
						   .EMPTY_N(memSlaveEngine_tlpInFifo_EMPTY_N));

  // submodule memSlaveEngine_tlpOutFifo
  FIFO2 #(.width(32'd153),
	  .guarded(1'd1)) memSlaveEngine_tlpOutFifo(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(memSlaveEngine_tlpOutFifo_D_IN),
						    .ENQ(memSlaveEngine_tlpOutFifo_ENQ),
						    .DEQ(memSlaveEngine_tlpOutFifo_DEQ),
						    .CLR(memSlaveEngine_tlpOutFifo_CLR),
						    .D_OUT(memSlaveEngine_tlpOutFifo_D_OUT),
						    .FULL_N(memSlaveEngine_tlpOutFifo_FULL_N),
						    .EMPTY_N(memSlaveEngine_tlpOutFifo_EMPTY_N));

  // submodule memSlaveEngine_tlpWriteHeaderFifo
  FIFO2 #(.width(32'd165),
	  .guarded(1'd1)) memSlaveEngine_tlpWriteHeaderFifo(.RST(RST_N),
							    .CLK(CLK),
							    .D_IN(memSlaveEngine_tlpWriteHeaderFifo_D_IN),
							    .ENQ(memSlaveEngine_tlpWriteHeaderFifo_ENQ),
							    .DEQ(memSlaveEngine_tlpWriteHeaderFifo_DEQ),
							    .CLR(memSlaveEngine_tlpWriteHeaderFifo_CLR),
							    .D_OUT(memSlaveEngine_tlpWriteHeaderFifo_D_OUT),
							    .FULL_N(memSlaveEngine_tlpWriteHeaderFifo_FULL_N),
							    .EMPTY_N(memSlaveEngine_tlpWriteHeaderFifo_EMPTY_N));

  // submodule memSlaveEngine_writeBurstCountFifo
  FIFO2 #(.width(32'd10),
	  .guarded(1'd1)) memSlaveEngine_writeBurstCountFifo(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(memSlaveEngine_writeBurstCountFifo_D_IN),
							     .ENQ(memSlaveEngine_writeBurstCountFifo_ENQ),
							     .DEQ(memSlaveEngine_writeBurstCountFifo_DEQ),
							     .CLR(memSlaveEngine_writeBurstCountFifo_CLR),
							     .D_OUT(memSlaveEngine_writeBurstCountFifo_D_OUT),
							     .FULL_N(memSlaveEngine_writeBurstCountFifo_FULL_N),
							     .EMPTY_N(memSlaveEngine_writeBurstCountFifo_EMPTY_N));

  // submodule memSlaveEngine_writeDataMimo_ifc_rDataCount
  Counter #(.width(32'd32),
	    .init(32'd0)) memSlaveEngine_writeDataMimo_ifc_rDataCount(.CLK(CLK),
								      .RST(RST_N),
								      .DATA_A(memSlaveEngine_writeDataMimo_ifc_rDataCount_DATA_A),
								      .DATA_B(memSlaveEngine_writeDataMimo_ifc_rDataCount_DATA_B),
								      .DATA_C(memSlaveEngine_writeDataMimo_ifc_rDataCount_DATA_C),
								      .DATA_F(memSlaveEngine_writeDataMimo_ifc_rDataCount_DATA_F),
								      .ADDA(memSlaveEngine_writeDataMimo_ifc_rDataCount_ADDA),
								      .ADDB(memSlaveEngine_writeDataMimo_ifc_rDataCount_ADDB),
								      .SETC(memSlaveEngine_writeDataMimo_ifc_rDataCount_SETC),
								      .SETF(memSlaveEngine_writeDataMimo_ifc_rDataCount_SETF),
								      .Q_OUT());

  // submodule memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd7),
	  .DATA_WIDTH(32'd32),
	  .MEMSIZE(8'd128)) memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory(.CLKA(CLK),
										.CLKB(CLK),
										.ADDRA(memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_ADDRA),
										.ADDRB(memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_ADDRB),
										.DIA(memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_DIA),
										.DIB(memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_DIB),
										.WEA(memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_WEA),
										.WEB(memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_WEB),
										.ENA(memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_ENA),
										.ENB(memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_ENB),
										.DOA(),
										.DOB(memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_DOB));

  // submodule memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd7),
	  .DATA_WIDTH(32'd32),
	  .MEMSIZE(8'd128)) memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory(.CLKA(CLK),
										.CLKB(CLK),
										.ADDRA(memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_ADDRA),
										.ADDRB(memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_ADDRB),
										.DIA(memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_DIA),
										.DIB(memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_DIB),
										.WEA(memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_WEA),
										.WEB(memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_WEB),
										.ENA(memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_ENA),
										.ENB(memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_ENB),
										.DOA(),
										.DOB(memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_DOB));

  // submodule memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd7),
	  .DATA_WIDTH(32'd32),
	  .MEMSIZE(8'd128)) memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory(.CLKA(CLK),
										.CLKB(CLK),
										.ADDRA(memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_ADDRA),
										.ADDRB(memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_ADDRB),
										.DIA(memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_DIA),
										.DIB(memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_DIB),
										.WEA(memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_WEA),
										.WEB(memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_WEB),
										.ENA(memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_ENA),
										.ENB(memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_ENB),
										.DOA(),
										.DOB(memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_DOB));

  // submodule memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd7),
	  .DATA_WIDTH(32'd32),
	  .MEMSIZE(8'd128)) memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory(.CLKA(CLK),
										.CLKB(CLK),
										.ADDRA(memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_ADDRA),
										.ADDRB(memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_ADDRB),
										.DIA(memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_DIA),
										.DIB(memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_DIB),
										.WEA(memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_WEA),
										.WEB(memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_WEB),
										.ENA(memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_ENA),
										.ENB(memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_ENB),
										.DOA(),
										.DOB(memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_DOB));

  // submodule memSlaveEngine_writeReadyFifo
  FIFO2 #(.width(32'd1),
	  .guarded(1'd1)) memSlaveEngine_writeReadyFifo(.RST(RST_N),
							.CLK(CLK),
							.D_IN(memSlaveEngine_writeReadyFifo_D_IN),
							.ENQ(memSlaveEngine_writeReadyFifo_ENQ),
							.DEQ(memSlaveEngine_writeReadyFifo_DEQ),
							.CLR(memSlaveEngine_writeReadyFifo_CLR),
							.D_OUT(),
							.FULL_N(memSlaveEngine_writeReadyFifo_FULL_N),
							.EMPTY_N(memSlaveEngine_writeReadyFifo_EMPTY_N));

  // submodule memSlaveEngine_writeTag
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) memSlaveEngine_writeTag(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(memSlaveEngine_writeTag_D_IN),
						      .ENQ(memSlaveEngine_writeTag_ENQ),
						      .DEQ(memSlaveEngine_writeTag_DEQ),
						      .CLR(memSlaveEngine_writeTag_CLR),
						      .D_OUT(memSlaveEngine_writeTag_D_OUT),
						      .FULL_N(memSlaveEngine_writeTag_FULL_N),
						      .EMPTY_N(memSlaveEngine_writeTag_EMPTY_N));

  // rule RL_memSlaveEngine_handleTlpRule
  assign WILL_FIRE_RL_memSlaveEngine_handleTlpRule =
	     memSlaveEngine_tlpDecodeFifo_EMPTY_N &&
	     IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d477 ;

  // rule RL_memSlaveEngine_readReqRule
  assign WILL_FIRE_RL_memSlaveEngine_readReqRule =
	     memSlaveEngine_tlpOutFifo_FULL_N &&
	     memSlaveEngine_readReqFifo_EMPTY_N &&
	     !memSlaveEngine_writeInProgress ;

  // rule RL_memSlaveEngine_completionMimo_tofifos
  assign WILL_FIRE_RL_memSlaveEngine_completionMimo_tofifos =
	     memSlaveEngine_completionMimo_weFifo_EMPTY_N &&
	     memSlaveEngine_completionMimo_inFifo_EMPTY_N &&
	     memSlaveEngine_completionMimo_inCountFifo_EMPTY_N &&
	     memSlaveEngine_completionMimo_posFifo_i_notEmp_ETC___d25 ;

  // rule RL_memSlaveEngine_completionTagMimo_tofifos
  assign WILL_FIRE_RL_memSlaveEngine_completionTagMimo_tofifos =
	     memSlaveEngine_completionTagMimo_weFifo_EMPTY_N &&
	     memSlaveEngine_completionTagMimo_inFifo_EMPTY_N &&
	     memSlaveEngine_completionTagMimo_inCountFifo_EMPTY_N &&
	     memSlaveEngine_completionTagMimo_posFifo_i_not_ETC___d58 ;

  // rule RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo
  assign CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo =
	     !memSlaveEngine_writeDataMimo_ifc_vfStorage_0_r_ETC___d274 &&
	     memSlaveEngine_writeDataMimo_ifc_vrwEnqFifo_0_whas ;

  // rule RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_1
  assign CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_1 =
	     !memSlaveEngine_writeDataMimo_ifc_vfStorage_1_r_ETC___d280 &&
	     memSlaveEngine_writeDataMimo_ifc_vrwEnqFifo_1_whas ;

  // rule RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_2
  assign CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_2 =
	     !memSlaveEngine_writeDataMimo_ifc_vfStorage_2_r_ETC___d286 &&
	     memSlaveEngine_writeDataMimo_ifc_vrwEnqFifo_2_whas ;

  // rule RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_3
  assign CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_3 =
	     !memSlaveEngine_writeDataMimo_ifc_vfStorage_3_r_ETC___d292 &&
	     memSlaveEngine_writeDataMimo_ifc_vrwEnqFifo_3_whas ;

  // rule RL_memSlaveEngine_writeHeaderTlp
  assign WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp =
	     memSlaveEngine_writeReadyFifo_i_notEmpty__10_A_ETC___d337 &&
	     !memSlaveEngine_writeInProgress &&
	     !WILL_FIRE_RL_memSlaveEngine_readReqRule ;

  // rule RL_memSlaveEngine_writeTlps
  assign WILL_FIRE_RL_memSlaveEngine_writeTlps =
	     memSlaveEngine_tlpOutFifo_FULL_N &&
	     (!memSlaveEngine_lastTlp ||
	      memSlaveEngine_doneTag_FULL_N &&
	      memSlaveEngine_writeTag_EMPTY_N) &&
	     memSlaveEngine_writeInProgress ;

  // rule RL_memSlaveEngine_writeDataMimo_ifc_dequeue
  assign CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue =
	     MUX_memSlaveEngine_writeDataCnt_dec_wire_wset_1__SEL_1 ||
	     WILL_FIRE_RL_memSlaveEngine_writeTlps ;

  // rule RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo
  assign CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo =
	     !memSlaveEngine_writeDataMimo_ifc_vfStorage_0_r_ETC___d257 &&
	     memSlaveEngine_writeDataMimo_ifc_vrwDeqFifo_0_whas ;

  // rule RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_1
  assign CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_1 =
	     !memSlaveEngine_writeDataMimo_ifc_vfStorage_1_r_ETC___d261 &&
	     memSlaveEngine_writeDataMimo_ifc_vrwDeqFifo_1_whas ;

  // rule RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_2
  assign CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_2 =
	     !memSlaveEngine_writeDataMimo_ifc_vfStorage_2_r_ETC___d265 &&
	     memSlaveEngine_writeDataMimo_ifc_vrwDeqFifo_2_whas ;

  // rule RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_3
  assign CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_3 =
	     !memSlaveEngine_writeDataMimo_ifc_vfStorage_3_r_ETC___d269 &&
	     memSlaveEngine_writeDataMimo_ifc_vrwDeqFifo_3_whas ;

  // inputs to muxes for submodule ports
  assign MUX_memSlaveEngine_doneTag_enq_1__SEL_1 =
	     WILL_FIRE_RL_memSlaveEngine_writeTlps && memSlaveEngine_lastTlp ;
  assign MUX_memSlaveEngine_writeDataCnt_dec_wire_wset_1__SEL_1 =
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp &&
	     memSlaveEngine_tlpWriteHeaderFifo_D_OUT[1] ;
  assign MUX_memSlaveEngine_lastTlp_write_1__VAL_1 =
	     dwCount__h19121 <= 10'd4 ;
  assign MUX_memSlaveEngine_lastTlp_write_1__VAL_2 =
	     dwCount__h21415 <= 10'd4 ;
  assign MUX_memSlaveEngine_tlpOutFifo_enq_1__VAL_1 =
	     { memSlaveEngine_tlpWriteHeaderFifo_D_OUT[1] ||
	       memSlaveEngine_tlpWriteHeaderFifo_D_OUT[164],
	       memSlaveEngine_tlpWriteHeaderFifo_D_OUT[1] ?
		 memSlaveEngine_tlpWriteHeaderFifo_D_OUT[11:2] == 10'd1 :
		 memSlaveEngine_tlpWriteHeaderFifo_D_OUT[163],
	       memSlaveEngine_tlpWriteHeaderFifo_D_OUT[162:156],
	       16'hFFFF,
	       x1_avValue_fst_data__h19154 } ;
  assign MUX_memSlaveEngine_tlpOutFifo_enq_1__VAL_2 =
	     { 1'd0,
	       memSlaveEngine_lastTlp,
	       _0_CONCAT_65535_SL_4_MINUS_memSlaveEngine_tlpDw_ETC___d437 } ;
  assign MUX_memSlaveEngine_tlpOutFifo_enq_1__VAL_3 =
	     { 9'd384,
	       (memSlaveEngine_readReqFifo_D_OUT[55:48] == 8'd0) ?
		 38'h3FFC000000 :
		 38'h3FFFC80000,
	       tlplen__h32420,
	       my_id,
	       2'd0,
	       memSlaveEngine_readReqFifo_D_OUT[5:0],
	       x__h32702,
	       4'd15,
	       (memSlaveEngine_readReqFifo_D_OUT[55:48] == 8'd0) ?
		 { memSlaveEngine_readReqFifo_D_OUT[47:18], 34'd0 } :
		 { 24'd0, memSlaveEngine_readReqFifo_D_OUT[55:18], 2'd0 } } ;
  assign MUX_memSlaveEngine_writeDataCnt_dec_wire_wset_1__VAL_2 =
	     { 5'd0, memSlaveEngine_tlpDwCount } ;
  assign MUX_memSlaveEngine_writeDataMimo_ifc_rReadIndex_write_1__VAL_1 =
	     (b__h14335 + b__h14367 < 32'd4) ?
	       memSlaveEngine_writeDataMimo_ifc_rReadIndex +
	       value__h14473[2:0] :
	       (memSlaveEngine_writeDataMimo_ifc_rReadIndex - 3'd4) +
	       value__h14473[2:0] ;
  assign MUX_memSlaveEngine_writeDataMimo_ifc_rWriteIndex_write_1__VAL_1 =
	     (b__h16876 + 32'd2 < 32'd4) ?
	       memSlaveEngine_writeDataMimo_ifc_rWriteIndex + 3'b010 :
	       (memSlaveEngine_writeDataMimo_ifc_rWriteIndex - 3'd4) +
	       3'b010 ;
  assign MUX_memSlaveEngine_writeDataMimo_ifc_rwDeqCount_wset_1__VAL_2 =
	     { 6'd0, memSlaveEngine_tlpDwCount } ;

  // inlined wires
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_wDataOut_wget =
	     (memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache[40] &&
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache[39:32] ==
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr) ?
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache[31:0] :
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_DOB ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_wDataOut_wget =
	     (memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache[40] &&
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache[39:32] ==
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr) ?
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache[31:0] :
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_DOB ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_wDataOut_wget =
	     (memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache[40] &&
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache[39:32] ==
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr) ?
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache[31:0] :
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_DOB ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_wDataOut_wget =
	     (memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache[40] &&
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache[39:32] ==
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr) ?
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache[31:0] :
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_DOB ;
  assign memSlaveEngine_writeDataMimo_ifc_vrwDeqFifo_0_whas =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue &&
	     (memSlaveEngine_writeDataMimo_ifc_rReadIndex[1] ?
		IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d198 :
		IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d201) ;
  assign memSlaveEngine_writeDataMimo_ifc_vrwDeqFifo_1_whas =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue &&
	     (memSlaveEngine_writeDataMimo_ifc_rReadIndex[1] ?
		IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d203 :
		IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d204) ;
  assign memSlaveEngine_writeDataMimo_ifc_vrwDeqFifo_2_whas =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue &&
	     (memSlaveEngine_writeDataMimo_ifc_rReadIndex[1] ?
		IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d201 :
		IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d198) ;
  assign memSlaveEngine_writeDataMimo_ifc_vrwDeqFifo_3_whas =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue &&
	     (memSlaveEngine_writeDataMimo_ifc_rReadIndex[1] ?
		IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d204 :
		IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d203) ;
  assign memSlaveEngine_writeDataMimo_ifc_vrwEnqFifo_0_whas =
	     EN_slave_write_server_writeData_put &&
	     (memSlaveEngine_writeDataMimo_ifc_rWriteIndex[1] ?
		IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d229 :
		IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d232) ;
  assign memSlaveEngine_writeDataMimo_ifc_vrwEnqFifo_1_whas =
	     EN_slave_write_server_writeData_put &&
	     (memSlaveEngine_writeDataMimo_ifc_rWriteIndex[1] ?
		IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d240 :
		IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d241) ;
  assign memSlaveEngine_writeDataMimo_ifc_vrwEnqFifo_2_whas =
	     EN_slave_write_server_writeData_put &&
	     (memSlaveEngine_writeDataMimo_ifc_rWriteIndex[1] ?
		IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d232 :
		IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d229) ;
  assign memSlaveEngine_writeDataMimo_ifc_vrwEnqFifo_3_whas =
	     EN_slave_write_server_writeData_put &&
	     (memSlaveEngine_writeDataMimo_ifc_rWriteIndex[1] ?
		IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d241 :
		IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d240) ;
  assign memSlaveEngine_writeDataCnt_dec_wire_whas =
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp &&
	     memSlaveEngine_tlpWriteHeaderFifo_D_OUT[1] ||
	     WILL_FIRE_RL_memSlaveEngine_writeTlps ;

  // register memSlaveEngine_completionMimo_inPos
  assign memSlaveEngine_completionMimo_inPos_D_IN =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[152] ?
	       _0_CONCAT_memSlaveEngine_completionMimo_inPos_P_ETC__q7[1:0] :
	       _0_CONCAT_memSlaveEngine_completionMimo_inPos_P_ETC__q8[1:0] ;
  assign memSlaveEngine_completionMimo_inPos_EN =
	     WILL_FIRE_RL_memSlaveEngine_handleTlpRule &&
	     memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d487 ;

  // register memSlaveEngine_completionMimo_outPos
  assign memSlaveEngine_completionMimo_outPos_D_IN =
	     _0_CONCAT_memSlaveEngine_completionMimo_outPos__ETC__q9[1:0] ;
  assign memSlaveEngine_completionMimo_outPos_EN =
	     EN_slave_read_server_readData_get ;

  // register memSlaveEngine_completionTagMimo_inPos
  assign memSlaveEngine_completionTagMimo_inPos_D_IN =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[152] ?
	       _0_CONCAT_memSlaveEngine_completionTagMimo_inPo_ETC__q10[1:0] :
	       _0_CONCAT_memSlaveEngine_completionTagMimo_inPo_ETC__q11[1:0] ;
  assign memSlaveEngine_completionTagMimo_inPos_EN =
	     WILL_FIRE_RL_memSlaveEngine_handleTlpRule &&
	     memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d487 ;

  // register memSlaveEngine_completionTagMimo_outPos
  assign memSlaveEngine_completionTagMimo_outPos_D_IN =
	     _0_CONCAT_memSlaveEngine_completionTagMimo_outP_ETC__q12[1:0] ;
  assign memSlaveEngine_completionTagMimo_outPos_EN =
	     EN_slave_read_server_readData_get ;

  // register memSlaveEngine_hitReg
  assign memSlaveEngine_hitReg_D_IN =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[150:144] ;
  assign memSlaveEngine_hitReg_EN =
	     WILL_FIRE_RL_memSlaveEngine_handleTlpRule ;

  // register memSlaveEngine_lastTag
  assign memSlaveEngine_lastTag_D_IN =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[47:40] ;
  assign memSlaveEngine_lastTag_EN =
	     WILL_FIRE_RL_memSlaveEngine_handleTlpRule &&
	     memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d483 ;

  // register memSlaveEngine_lastTlp
  assign memSlaveEngine_lastTlp_D_IN =
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp ?
	       MUX_memSlaveEngine_lastTlp_write_1__VAL_1 :
	       MUX_memSlaveEngine_lastTlp_write_1__VAL_2 ;
  assign memSlaveEngine_lastTlp_EN =
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp ||
	     WILL_FIRE_RL_memSlaveEngine_writeTlps ;

  // register memSlaveEngine_quadAlignedTlpHandled
  assign memSlaveEngine_quadAlignedTlpHandled_D_IN =
	     { memSlaveEngine_tlpWriteHeaderFifo_D_OUT[14],
	       CASE_memSlaveEngine_tlpWriteHeaderFifoD_OUT_B_ETC__q13 } ==
	     3'b0 ;
  assign memSlaveEngine_quadAlignedTlpHandled_EN =
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp &&
	     !memSlaveEngine_tlpWriteHeaderFifo_D_OUT[1] ;

  // register memSlaveEngine_tlpDwCount
  assign memSlaveEngine_tlpDwCount_D_IN =
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp ?
	       IF_dwCount9121_ULT_4_THEN_dwCount9121_ELSE_4__q5[2:0] :
	       IF_dwCount1415_ULT_4_THEN_dwCount1415_ELSE_4__q6[2:0] ;
  assign memSlaveEngine_tlpDwCount_EN =
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp ||
	     WILL_FIRE_RL_memSlaveEngine_writeTlps ;

  // register memSlaveEngine_use4dwReg
  assign memSlaveEngine_use4dwReg_D_IN = use4dw__write_1 ;
  assign memSlaveEngine_use4dwReg_EN = EN_use4dw__write ;

  // register memSlaveEngine_wordCountReg
  assign memSlaveEngine_wordCountReg_D_IN =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[152] ?
	       y_avValue_snd_snd__h32213 :
	       y_avValue_snd_snd__h32211 ;
  assign memSlaveEngine_wordCountReg_EN =
	     WILL_FIRE_RL_memSlaveEngine_handleTlpRule ;

  // register memSlaveEngine_writeBurstCount
  assign memSlaveEngine_writeBurstCount_D_IN = v__h36475 - 10'd1 ;
  assign memSlaveEngine_writeBurstCount_EN =
	     EN_slave_write_server_writeData_put ;

  // register memSlaveEngine_writeDataCnt_cnt
  assign memSlaveEngine_writeDataCnt_cnt_D_IN =
	     memSlaveEngine_writeDataCnt_cnt_97_PLUS_IF_mem_ETC___d305 ;
  assign memSlaveEngine_writeDataCnt_cnt_EN = 1'd1 ;

  // register memSlaveEngine_writeDataCnt_positive_reg
  assign memSlaveEngine_writeDataCnt_positive_reg_D_IN =
	     memSlaveEngine_writeDataCnt_cnt_97_PLUS_IF_mem_ETC___d305 !=
	     8'd0 ;
  assign memSlaveEngine_writeDataCnt_positive_reg_EN = 1'd1 ;

  // register memSlaveEngine_writeDataMimoHasRoom
  assign memSlaveEngine_writeDataMimoHasRoom_D_IN =
	     memSlaveEngine_writeDataCnt_cnt != 8'd255 ;
  assign memSlaveEngine_writeDataMimoHasRoom_EN = 1'd1 ;

  // register memSlaveEngine_writeDataMimo_ifc_rReadIndex
  assign memSlaveEngine_writeDataMimo_ifc_rReadIndex_D_IN =
	     MUX_memSlaveEngine_writeDataMimo_ifc_rReadIndex_write_1__VAL_1 ;
  assign memSlaveEngine_writeDataMimo_ifc_rReadIndex_EN =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue ;

  // register memSlaveEngine_writeDataMimo_ifc_rWriteIndex
  assign memSlaveEngine_writeDataMimo_ifc_rWriteIndex_D_IN =
	     MUX_memSlaveEngine_writeDataMimo_ifc_rWriteIndex_write_1__VAL_1 ;
  assign memSlaveEngine_writeDataMimo_ifc_rWriteIndex_EN =
	     EN_slave_write_server_writeData_put ;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache_D_IN =
	     { 1'd1,
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr,
	       x3__h8642 } ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache_EN =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo ;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr_D_IN = x__h8798 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr_EN =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo ;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr_D_IN = x__h8709 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr_EN =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo ;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache_D_IN =
	     { 1'd1,
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr,
	       x3__h9446 } ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache_EN =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_1 ;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr_D_IN = x__h9583 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr_EN =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_1 ;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr_D_IN = x__h9509 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr_EN =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_1 ;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache_D_IN =
	     { 1'd1,
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr,
	       x3__h10231 } ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache_EN =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_2 ;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr_D_IN =
	     x__h10368 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr_EN =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_2 ;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr_D_IN =
	     x__h10294 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr_EN =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_2 ;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache_D_IN =
	     { 1'd1,
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr,
	       x3__h11016 } ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache_EN =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_3 ;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr_D_IN =
	     x__h11153 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr_EN =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_3 ;

  // register memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr_D_IN =
	     x__h11079 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr_EN =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_3 ;

  // register memSlaveEngine_writeDwCount
  assign memSlaveEngine_writeDwCount_D_IN =
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp ?
	       dwCount__h19121 :
	       dwCount__h21415 ;
  assign memSlaveEngine_writeDwCount_EN =
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp ||
	     WILL_FIRE_RL_memSlaveEngine_writeTlps ;

  // register memSlaveEngine_writeInProgress
  assign memSlaveEngine_writeInProgress_D_IN =
	     !MUX_memSlaveEngine_doneTag_enq_1__SEL_1 &&
	     dwCount__h19121 != 10'd0 ;
  assign memSlaveEngine_writeInProgress_EN =
	     WILL_FIRE_RL_memSlaveEngine_writeTlps &&
	     memSlaveEngine_lastTlp ||
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp ;

  // submodule memSlaveEngine_completionMimo_checkFifo
  assign memSlaveEngine_completionMimo_checkFifo_D_IN = 1'b0 ;
  assign memSlaveEngine_completionMimo_checkFifo_ENQ = 1'b0 ;
  assign memSlaveEngine_completionMimo_checkFifo_DEQ = 1'b0 ;
  assign memSlaveEngine_completionMimo_checkFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionMimo_checkInFifo
  assign memSlaveEngine_completionMimo_checkInFifo_D_IN = 1'b0 ;
  assign memSlaveEngine_completionMimo_checkInFifo_ENQ = 1'b0 ;
  assign memSlaveEngine_completionMimo_checkInFifo_DEQ = 1'b0 ;
  assign memSlaveEngine_completionMimo_checkInFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionMimo_fifos_0
  assign memSlaveEngine_completionMimo_fifos_0_D_IN =
	     memSlaveEngine_completionMimo_inFifo_D_OUT[31:0] ;
  assign memSlaveEngine_completionMimo_fifos_0_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_completionMimo_tofifos &&
	     memSlaveEngine_completionMimo_weFifo_D_OUT[0] ;
  assign memSlaveEngine_completionMimo_fifos_0_DEQ =
	     EN_slave_read_server_readData_get &&
	     ({ 1'd0, memSlaveEngine_completionMimo_outPos } == 3'd0 ||
	      x__h35202 == 3'd0) ;
  assign memSlaveEngine_completionMimo_fifos_0_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionMimo_fifos_1
  assign memSlaveEngine_completionMimo_fifos_1_D_IN =
	     memSlaveEngine_completionMimo_inFifo_D_OUT[63:32] ;
  assign memSlaveEngine_completionMimo_fifos_1_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_completionMimo_tofifos &&
	     memSlaveEngine_completionMimo_weFifo_D_OUT[1] ;
  assign memSlaveEngine_completionMimo_fifos_1_DEQ =
	     EN_slave_read_server_readData_get &&
	     ({ 1'd0, memSlaveEngine_completionMimo_outPos } == 3'd1 ||
	      x__h35202 == 3'd1) ;
  assign memSlaveEngine_completionMimo_fifos_1_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionMimo_fifos_2
  assign memSlaveEngine_completionMimo_fifos_2_D_IN =
	     memSlaveEngine_completionMimo_inFifo_D_OUT[95:64] ;
  assign memSlaveEngine_completionMimo_fifos_2_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_completionMimo_tofifos &&
	     memSlaveEngine_completionMimo_weFifo_D_OUT[2] ;
  assign memSlaveEngine_completionMimo_fifos_2_DEQ =
	     EN_slave_read_server_readData_get &&
	     ({ 1'd0, memSlaveEngine_completionMimo_outPos } == 3'd2 ||
	      x__h35202 == 3'd2) ;
  assign memSlaveEngine_completionMimo_fifos_2_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionMimo_fifos_3
  assign memSlaveEngine_completionMimo_fifos_3_D_IN =
	     memSlaveEngine_completionMimo_inFifo_D_OUT[127:96] ;
  assign memSlaveEngine_completionMimo_fifos_3_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_completionMimo_tofifos &&
	     memSlaveEngine_completionMimo_weFifo_D_OUT[3] ;
  assign memSlaveEngine_completionMimo_fifos_3_DEQ =
	     EN_slave_read_server_readData_get &&
	     ({ 1'd0, memSlaveEngine_completionMimo_outPos } == 3'd3 ||
	      x__h35202 == 3'd3) ;
  assign memSlaveEngine_completionMimo_fifos_3_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionMimo_inCountFifo
  assign memSlaveEngine_completionMimo_inCountFifo_D_IN =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[152] ?
	       3'd1 :
	       IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 ;
  assign memSlaveEngine_completionMimo_inCountFifo_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_handleTlpRule &&
	     memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d487 ;
  assign memSlaveEngine_completionMimo_inCountFifo_DEQ =
	     WILL_FIRE_RL_memSlaveEngine_completionMimo_tofifos ;
  assign memSlaveEngine_completionMimo_inCountFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionMimo_inFifo
  assign memSlaveEngine_completionMimo_inFifo_D_IN =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[152] ?
	       { (!memSlaveEngine_completionMimo_inPos[1] ||
		  !memSlaveEngine_completionMimo_inPos[0]) ?
		   32'd0 :
		   memSlaveEngine_tlpDecodeFifo_D_OUT[31:0],
		 (!memSlaveEngine_completionMimo_inPos[1] ||
		  memSlaveEngine_completionMimo_inPos[0]) ?
		   32'd0 :
		   memSlaveEngine_tlpDecodeFifo_D_OUT[31:0],
		 memSlaveEngine_completionMimo_inPos[1] ?
		   32'd0 :
		   (memSlaveEngine_completionMimo_inPos[0] ?
		      memSlaveEngine_tlpDecodeFifo_D_OUT[31:0] :
		      32'd0),
		 (memSlaveEngine_completionMimo_inPos[1] ||
		  memSlaveEngine_completionMimo_inPos[0]) ?
		   32'd0 :
		   memSlaveEngine_tlpDecodeFifo_D_OUT[31:0] } :
	       (memSlaveEngine_completionMimo_inPos[1] ?
		  (memSlaveEngine_completionMimo_inPos[0] ?
		     { memSlaveEngine_tlpDecodeFifo_D_OUT[31:0],
		       memSlaveEngine_tlpDecodeFifo_D_OUT[127:32] } :
		     { memSlaveEngine_tlpDecodeFifo_D_OUT[63:0],
		       memSlaveEngine_tlpDecodeFifo_D_OUT[127:64] }) :
		  (memSlaveEngine_completionMimo_inPos[0] ?
		     { memSlaveEngine_tlpDecodeFifo_D_OUT[95:0],
		       memSlaveEngine_tlpDecodeFifo_D_OUT[127:96] } :
		     memSlaveEngine_tlpDecodeFifo_D_OUT[127:0])) ;
  assign memSlaveEngine_completionMimo_inFifo_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_handleTlpRule &&
	     memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d487 ;
  assign memSlaveEngine_completionMimo_inFifo_DEQ =
	     WILL_FIRE_RL_memSlaveEngine_completionMimo_tofifos ;
  assign memSlaveEngine_completionMimo_inFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionMimo_posFifo
  assign memSlaveEngine_completionMimo_posFifo_D_IN =
	     memSlaveEngine_completionMimo_inPos ;
  assign memSlaveEngine_completionMimo_posFifo_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_handleTlpRule &&
	     memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d487 ;
  assign memSlaveEngine_completionMimo_posFifo_DEQ =
	     WILL_FIRE_RL_memSlaveEngine_completionMimo_tofifos ;
  assign memSlaveEngine_completionMimo_posFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionMimo_weFifo
  assign memSlaveEngine_completionMimo_weFifo_D_IN =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[152] ? x__h28736 : x__h23737 ;
  assign memSlaveEngine_completionMimo_weFifo_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_handleTlpRule &&
	     memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d487 ;
  assign memSlaveEngine_completionMimo_weFifo_DEQ =
	     WILL_FIRE_RL_memSlaveEngine_completionMimo_tofifos ;
  assign memSlaveEngine_completionMimo_weFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionTagMimo_checkFifo
  assign memSlaveEngine_completionTagMimo_checkFifo_D_IN = 1'b0 ;
  assign memSlaveEngine_completionTagMimo_checkFifo_ENQ = 1'b0 ;
  assign memSlaveEngine_completionTagMimo_checkFifo_DEQ = 1'b0 ;
  assign memSlaveEngine_completionTagMimo_checkFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionTagMimo_checkInFifo
  assign memSlaveEngine_completionTagMimo_checkInFifo_D_IN = 1'b0 ;
  assign memSlaveEngine_completionTagMimo_checkInFifo_ENQ = 1'b0 ;
  assign memSlaveEngine_completionTagMimo_checkInFifo_DEQ = 1'b0 ;
  assign memSlaveEngine_completionTagMimo_checkInFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionTagMimo_fifos_0
  assign memSlaveEngine_completionTagMimo_fifos_0_D_IN =
	     memSlaveEngine_completionTagMimo_inFifo_D_OUT[8:0] ;
  assign memSlaveEngine_completionTagMimo_fifos_0_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_completionTagMimo_tofifos &&
	     memSlaveEngine_completionTagMimo_weFifo_D_OUT[0] ;
  assign memSlaveEngine_completionTagMimo_fifos_0_DEQ =
	     EN_slave_read_server_readData_get &&
	     ({ 1'd0, memSlaveEngine_completionTagMimo_outPos } == 3'd0 ||
	      x__h35473 == 3'd0) ;
  assign memSlaveEngine_completionTagMimo_fifos_0_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionTagMimo_fifos_1
  assign memSlaveEngine_completionTagMimo_fifos_1_D_IN =
	     memSlaveEngine_completionTagMimo_inFifo_D_OUT[17:9] ;
  assign memSlaveEngine_completionTagMimo_fifos_1_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_completionTagMimo_tofifos &&
	     memSlaveEngine_completionTagMimo_weFifo_D_OUT[1] ;
  assign memSlaveEngine_completionTagMimo_fifos_1_DEQ =
	     EN_slave_read_server_readData_get &&
	     ({ 1'd0, memSlaveEngine_completionTagMimo_outPos } == 3'd1 ||
	      x__h35473 == 3'd1) ;
  assign memSlaveEngine_completionTagMimo_fifos_1_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionTagMimo_fifos_2
  assign memSlaveEngine_completionTagMimo_fifos_2_D_IN =
	     memSlaveEngine_completionTagMimo_inFifo_D_OUT[26:18] ;
  assign memSlaveEngine_completionTagMimo_fifos_2_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_completionTagMimo_tofifos &&
	     memSlaveEngine_completionTagMimo_weFifo_D_OUT[2] ;
  assign memSlaveEngine_completionTagMimo_fifos_2_DEQ =
	     EN_slave_read_server_readData_get &&
	     ({ 1'd0, memSlaveEngine_completionTagMimo_outPos } == 3'd2 ||
	      x__h35473 == 3'd2) ;
  assign memSlaveEngine_completionTagMimo_fifos_2_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionTagMimo_fifos_3
  assign memSlaveEngine_completionTagMimo_fifos_3_D_IN =
	     memSlaveEngine_completionTagMimo_inFifo_D_OUT[35:27] ;
  assign memSlaveEngine_completionTagMimo_fifos_3_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_completionTagMimo_tofifos &&
	     memSlaveEngine_completionTagMimo_weFifo_D_OUT[3] ;
  assign memSlaveEngine_completionTagMimo_fifos_3_DEQ =
	     EN_slave_read_server_readData_get &&
	     ({ 1'd0, memSlaveEngine_completionTagMimo_outPos } == 3'd3 ||
	      x__h35473 == 3'd3) ;
  assign memSlaveEngine_completionTagMimo_fifos_3_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionTagMimo_inCountFifo
  assign memSlaveEngine_completionTagMimo_inCountFifo_D_IN =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[152] ?
	       3'd1 :
	       IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 ;
  assign memSlaveEngine_completionTagMimo_inCountFifo_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_handleTlpRule &&
	     memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d487 ;
  assign memSlaveEngine_completionTagMimo_inCountFifo_DEQ =
	     WILL_FIRE_RL_memSlaveEngine_completionTagMimo_tofifos ;
  assign memSlaveEngine_completionTagMimo_inCountFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionTagMimo_inFifo
  assign memSlaveEngine_completionTagMimo_inFifo_D_IN =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[152] ?
	       { memSlaveEngine_tlpDecodeFifo_D_OUT[47:40],
		 memSlaveEngine_tlpDecodeFifo_D_OUT[151],
		 memSlaveEngine_tlpDecodeFifo_D_OUT[47:40],
		 memSlaveEngine_tlpDecodeFifo_D_OUT[151],
		 memSlaveEngine_tlpDecodeFifo_D_OUT[47:40],
		 memSlaveEngine_tlpDecodeFifo_D_OUT[151],
		 memSlaveEngine_tlpDecodeFifo_D_OUT[47:40],
		 memSlaveEngine_tlpDecodeFifo_D_OUT[151] } :
	       memSlaveEngine_lastTag_58_CONCAT_IF_memSlaveEn_ETC___d580 ;
  assign memSlaveEngine_completionTagMimo_inFifo_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_handleTlpRule &&
	     memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d487 ;
  assign memSlaveEngine_completionTagMimo_inFifo_DEQ =
	     WILL_FIRE_RL_memSlaveEngine_completionTagMimo_tofifos ;
  assign memSlaveEngine_completionTagMimo_inFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionTagMimo_posFifo
  assign memSlaveEngine_completionTagMimo_posFifo_D_IN =
	     memSlaveEngine_completionTagMimo_inPos ;
  assign memSlaveEngine_completionTagMimo_posFifo_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_handleTlpRule &&
	     memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d487 ;
  assign memSlaveEngine_completionTagMimo_posFifo_DEQ =
	     WILL_FIRE_RL_memSlaveEngine_completionTagMimo_tofifos ;
  assign memSlaveEngine_completionTagMimo_posFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_completionTagMimo_weFifo
  assign memSlaveEngine_completionTagMimo_weFifo_D_IN =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[152] ? x__h31003 : x__h26112 ;
  assign memSlaveEngine_completionTagMimo_weFifo_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_handleTlpRule &&
	     memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d487 ;
  assign memSlaveEngine_completionTagMimo_weFifo_DEQ =
	     WILL_FIRE_RL_memSlaveEngine_completionTagMimo_tofifos ;
  assign memSlaveEngine_completionTagMimo_weFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_doneTag
  assign memSlaveEngine_doneTag_D_IN = memSlaveEngine_writeTag_D_OUT ;
  assign memSlaveEngine_doneTag_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_writeTlps &&
	     memSlaveEngine_lastTlp ||
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp &&
	     memSlaveEngine_tlpWriteHeaderFifo_D_OUT[0] ;
  assign memSlaveEngine_doneTag_DEQ = EN_slave_write_server_writeDone_get ;
  assign memSlaveEngine_doneTag_CLR = 1'b0 ;

  // submodule memSlaveEngine_readReqFifo
  assign memSlaveEngine_readReqFifo_D_IN = slave_read_server_readReq_put ;
  assign memSlaveEngine_readReqFifo_ENQ = EN_slave_read_server_readReq_put ;
  assign memSlaveEngine_readReqFifo_DEQ =
	     WILL_FIRE_RL_memSlaveEngine_readReqRule ;
  assign memSlaveEngine_readReqFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_tlpDecodeFifo
  assign memSlaveEngine_tlpDecodeFifo_D_IN = memSlaveEngine_tlpInFifo_D_OUT ;
  assign memSlaveEngine_tlpDecodeFifo_ENQ =
	     memSlaveEngine_tlpInFifo_EMPTY_N &&
	     memSlaveEngine_tlpDecodeFifo_FULL_N ;
  assign memSlaveEngine_tlpDecodeFifo_DEQ =
	     WILL_FIRE_RL_memSlaveEngine_handleTlpRule &&
	     (memSlaveEngine_tlpDecodeFifo_D_OUT[152] ?
		memSlaveEngine_tlpDecodeFifo_D_OUT[126:125] == 2'd2 &&
		memSlaveEngine_tlpDecodeFifo_D_OUT[124:120] == 5'd10 &&
		memSlaveEngine_completionMimo_inFifo_FULL_N &&
		memSlaveEngine_completionTagMimo_inFifo_FULL_N :
		memSlaveEngine_completionMimo_inFifo_FULL_N &&
		memSlaveEngine_completionTagMimo_inFifo_FULL_N) ;
  assign memSlaveEngine_tlpDecodeFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_tlpInFifo
  assign memSlaveEngine_tlpInFifo_D_IN = tlp_response_put ;
  assign memSlaveEngine_tlpInFifo_ENQ = EN_tlp_response_put ;
  assign memSlaveEngine_tlpInFifo_DEQ =
	     memSlaveEngine_tlpInFifo_EMPTY_N &&
	     memSlaveEngine_tlpDecodeFifo_FULL_N ;
  assign memSlaveEngine_tlpInFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_tlpOutFifo
  always@(WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp or
	  MUX_memSlaveEngine_tlpOutFifo_enq_1__VAL_1 or
	  WILL_FIRE_RL_memSlaveEngine_writeTlps or
	  MUX_memSlaveEngine_tlpOutFifo_enq_1__VAL_2 or
	  WILL_FIRE_RL_memSlaveEngine_readReqRule or
	  MUX_memSlaveEngine_tlpOutFifo_enq_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp:
	  memSlaveEngine_tlpOutFifo_D_IN =
	      MUX_memSlaveEngine_tlpOutFifo_enq_1__VAL_1;
      WILL_FIRE_RL_memSlaveEngine_writeTlps:
	  memSlaveEngine_tlpOutFifo_D_IN =
	      MUX_memSlaveEngine_tlpOutFifo_enq_1__VAL_2;
      WILL_FIRE_RL_memSlaveEngine_readReqRule:
	  memSlaveEngine_tlpOutFifo_D_IN =
	      MUX_memSlaveEngine_tlpOutFifo_enq_1__VAL_3;
      default: memSlaveEngine_tlpOutFifo_D_IN =
		   153'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign memSlaveEngine_tlpOutFifo_ENQ =
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp ||
	     WILL_FIRE_RL_memSlaveEngine_writeTlps ||
	     WILL_FIRE_RL_memSlaveEngine_readReqRule ;
  assign memSlaveEngine_tlpOutFifo_DEQ = EN_tlp_request_get ;
  assign memSlaveEngine_tlpOutFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_tlpWriteHeaderFifo
  assign memSlaveEngine_tlpWriteHeaderFifo_D_IN =
	     { 49'h100FFFF600000,
	       slave_write_server_writeReq_put[15:9],
	       1'd0,
	       my_id,
	       x__h36447,
	       x__h36331,
	       28'd251658240,
	       slave_write_server_writeReq_put[55:18],
	       4'd0,
	       slave_write_server_writeReq_put[15:9],
	       3'd0 } ;
  assign memSlaveEngine_tlpWriteHeaderFifo_ENQ =
	     EN_slave_write_server_writeReq_put ;
  assign memSlaveEngine_tlpWriteHeaderFifo_DEQ =
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp ;
  assign memSlaveEngine_tlpWriteHeaderFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_writeBurstCountFifo
  assign memSlaveEngine_writeBurstCountFifo_D_IN =
	     { 3'd0, slave_write_server_writeReq_put[15:9] } ;
  assign memSlaveEngine_writeBurstCountFifo_ENQ =
	     EN_slave_write_server_writeReq_put ;
  assign memSlaveEngine_writeBurstCountFifo_DEQ =
	     EN_slave_write_server_writeData_put &&
	     memSlaveEngine_writeBurstCount == 10'd0 ;
  assign memSlaveEngine_writeBurstCountFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_writeDataMimo_ifc_rDataCount
  assign memSlaveEngine_writeDataMimo_ifc_rDataCount_DATA_A = 32'd2 ;
  assign memSlaveEngine_writeDataMimo_ifc_rDataCount_DATA_B = -b__h14367 ;
  assign memSlaveEngine_writeDataMimo_ifc_rDataCount_DATA_C = 32'h0 ;
  assign memSlaveEngine_writeDataMimo_ifc_rDataCount_DATA_F = 32'd0 ;
  assign memSlaveEngine_writeDataMimo_ifc_rDataCount_ADDA =
	     EN_slave_write_server_writeData_put ;
  assign memSlaveEngine_writeDataMimo_ifc_rDataCount_ADDB =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue ;
  assign memSlaveEngine_writeDataMimo_ifc_rDataCount_SETC = 1'b0 ;
  assign memSlaveEngine_writeDataMimo_ifc_rDataCount_SETF = 1'b0 ;

  // submodule memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_ADDRA =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr[6:0] ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_ADDRB =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo ?
	       x__h8798[6:0] :
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr[6:0] ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_DIA = x3__h8642 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_DIB =
	     32'hAAAAAAAA /* unspecified value */  ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_WEA =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_WEB = 1'd0 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_ENA = 1'b1 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory_ENB = 1'b1 ;

  // submodule memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_ADDRA =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr[6:0] ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_ADDRB =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_1 ?
	       x__h9583[6:0] :
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr[6:0] ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_DIA = x3__h9446 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_DIB =
	     32'hAAAAAAAA /* unspecified value */  ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_WEA =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_1 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_WEB = 1'd0 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_ENA = 1'b1 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory_ENB = 1'b1 ;

  // submodule memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_ADDRA =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr[6:0] ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_ADDRB =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_2 ?
	       x__h10368[6:0] :
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr[6:0] ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_DIA =
	     x3__h10231 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_DIB =
	     32'hAAAAAAAA /* unspecified value */  ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_WEA =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_2 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_WEB = 1'd0 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_ENA = 1'b1 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory_ENB = 1'b1 ;

  // submodule memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_ADDRA =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr[6:0] ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_ADDRB =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_dequeue_fifo_3 ?
	       x__h11153[6:0] :
	       memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr[6:0] ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_DIA =
	     x3__h11016 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_DIB =
	     32'hAAAAAAAA /* unspecified value */  ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_WEA =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_3 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_WEB = 1'd0 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_ENA = 1'b1 ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory_ENB = 1'b1 ;

  // submodule memSlaveEngine_writeReadyFifo
  assign memSlaveEngine_writeReadyFifo_D_IN = 1'd1 ;
  assign memSlaveEngine_writeReadyFifo_ENQ =
	     EN_slave_write_server_writeData_put && v__h36475 == 10'd1 ;
  assign memSlaveEngine_writeReadyFifo_DEQ =
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp ;
  assign memSlaveEngine_writeReadyFifo_CLR = 1'b0 ;

  // submodule memSlaveEngine_writeTag
  assign memSlaveEngine_writeTag_D_IN = x__h36447 ;
  assign memSlaveEngine_writeTag_ENQ = EN_slave_write_server_writeReq_put ;
  assign memSlaveEngine_writeTag_DEQ =
	     WILL_FIRE_RL_memSlaveEngine_writeTlps &&
	     memSlaveEngine_lastTlp ||
	     WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp &&
	     memSlaveEngine_tlpWriteHeaderFifo_D_OUT[0] ;
  assign memSlaveEngine_writeTag_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_4_MINUS_0_CONCAT_memSlaveEngine_completionM_ETC___d694 =
	     _4_MINUS_0_CONCAT_memSlaveEngine_completionMimo_ETC___d685[1] ?
	       (_4_MINUS_0_CONCAT_memSlaveEngine_completionMimo_ETC___d685[0] ?
		  memSlaveEngine_completionMimo_fifos_1_EMPTY_N :
		  memSlaveEngine_completionMimo_fifos_2_EMPTY_N) :
	       (_4_MINUS_0_CONCAT_memSlaveEngine_completionMimo_ETC___d685[0] ?
		  memSlaveEngine_completionMimo_fifos_3_EMPTY_N :
		  memSlaveEngine_completionMimo_fifos_0_EMPTY_N) ;
  assign IF_4_MINUS_0_CONCAT_memSlaveEngine_completionM_ETC___d697 =
	     _4_MINUS_0_CONCAT_memSlaveEngine_completionMimo_ETC___d685[1] ?
	       (_4_MINUS_0_CONCAT_memSlaveEngine_completionMimo_ETC___d685[0] ?
		  memSlaveEngine_completionMimo_fifos_2_EMPTY_N :
		  memSlaveEngine_completionMimo_fifos_3_EMPTY_N) :
	       (_4_MINUS_0_CONCAT_memSlaveEngine_completionMimo_ETC___d685[0] ?
		  memSlaveEngine_completionMimo_fifos_0_EMPTY_N :
		  memSlaveEngine_completionMimo_fifos_1_EMPTY_N) ;
  assign IF_4_MINUS_0_CONCAT_memSlaveEngine_completionT_ETC___d708 =
	     _4_MINUS_0_CONCAT_memSlaveEngine_completionTagM_ETC___d699[1] ?
	       (_4_MINUS_0_CONCAT_memSlaveEngine_completionTagM_ETC___d699[0] ?
		  memSlaveEngine_completionTagMimo_fifos_1_EMPTY_N :
		  memSlaveEngine_completionTagMimo_fifos_2_EMPTY_N) :
	       (_4_MINUS_0_CONCAT_memSlaveEngine_completionTagM_ETC___d699[0] ?
		  memSlaveEngine_completionTagMimo_fifos_3_EMPTY_N :
		  memSlaveEngine_completionTagMimo_fifos_0_EMPTY_N) ;
  assign IF_4_MINUS_0_CONCAT_memSlaveEngine_completionT_ETC___d711 =
	     _4_MINUS_0_CONCAT_memSlaveEngine_completionTagM_ETC___d699[1] ?
	       (_4_MINUS_0_CONCAT_memSlaveEngine_completionTagM_ETC___d699[0] ?
		  memSlaveEngine_completionTagMimo_fifos_2_EMPTY_N :
		  memSlaveEngine_completionTagMimo_fifos_3_EMPTY_N) :
	       (_4_MINUS_0_CONCAT_memSlaveEngine_completionTagM_ETC___d699[0] ?
		  memSlaveEngine_completionTagMimo_fifos_0_EMPTY_N :
		  memSlaveEngine_completionTagMimo_fifos_1_EMPTY_N) ;
  assign IF_dwCount1415_ULT_4_THEN_dwCount1415_ELSE_4__q6 =
	     (dwCount__h21415 < 10'd4) ? dwCount__h21415 : 10'd4 ;
  assign IF_dwCount9121_ULT_4_THEN_dwCount9121_ELSE_4__q5 =
	     (dwCount__h19121 < 10'd4) ? dwCount__h19121 : 10'd4 ;
  assign IF_memSlaveEngine_completionMimo_inPos_88_BIT__ETC___d540 =
	     memSlaveEngine_completionMimo_inPos[0] ?
	       { IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 !=
		 3'd0,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d531,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d534,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d536 } :
	       { NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d536,
		 IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 !=
		 3'd0,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d531,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d534 } ;
  assign IF_memSlaveEngine_completionMimo_inPos_88_BIT__ETC___d545 =
	     memSlaveEngine_completionMimo_inPos[0] ?
	       { NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d534,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d536,
		 IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 !=
		 3'd0,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d531 } :
	       { NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d531,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d534,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d536,
		 IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 !=
		 3'd0 } ;
  assign IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d566 =
	     memSlaveEngine_completionTagMimo_inPos[0] ?
	       IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 ==
	       3'd1 &&
	       memSlaveEngine_tlpDecodeFifo_D_OUT[151] :
	       IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 ==
	       3'd2 &&
	       memSlaveEngine_tlpDecodeFifo_D_OUT[151] ;
  assign IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d571 =
	     memSlaveEngine_completionTagMimo_inPos[0] ?
	       IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 ==
	       3'd3 &&
	       memSlaveEngine_tlpDecodeFifo_D_OUT[151] :
	       IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 ==
	       3'd4 &&
	       memSlaveEngine_tlpDecodeFifo_D_OUT[151] ;
  assign IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d573 =
	     memSlaveEngine_completionTagMimo_inPos[0] ?
	       IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 ==
	       3'd4 &&
	       memSlaveEngine_tlpDecodeFifo_D_OUT[151] :
	       IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 ==
	       3'd1 &&
	       memSlaveEngine_tlpDecodeFifo_D_OUT[151] ;
  assign IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d574 =
	     memSlaveEngine_completionTagMimo_inPos[0] ?
	       IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 ==
	       3'd2 &&
	       memSlaveEngine_tlpDecodeFifo_D_OUT[151] :
	       IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 ==
	       3'd3 &&
	       memSlaveEngine_tlpDecodeFifo_D_OUT[151] ;
  assign IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d590 =
	     memSlaveEngine_completionTagMimo_inPos[0] ?
	       { IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 !=
		 3'd0,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d531,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d534,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d536 } :
	       { NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d536,
		 IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 !=
		 3'd0,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d531,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d534 } ;
  assign IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d591 =
	     memSlaveEngine_completionTagMimo_inPos[0] ?
	       { NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d534,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d536,
		 IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 !=
		 3'd0,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d531 } :
	       { NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d531,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d534,
		 NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d536,
		 IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 !=
		 3'd0 } ;
  assign IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d477 =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[152] ?
	       memSlaveEngine_tlpDecodeFifo_D_OUT[126:125] != 2'd2 ||
	       memSlaveEngine_tlpDecodeFifo_D_OUT[124:120] != 5'd10 ||
	       !memSlaveEngine_completionMimo_inFifo_FULL_N ||
	       !memSlaveEngine_completionTagMimo_inFifo_FULL_N ||
	       memSlaveEngine_completionMimo_inCountFifo_i_no_ETC___d472 :
	       !memSlaveEngine_completionMimo_inFifo_FULL_N ||
	       !memSlaveEngine_completionTagMimo_inFifo_FULL_N ||
	       memSlaveEngine_completionMimo_inCountFifo_i_no_ETC___d472 ;
  assign IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[151] ?
	       memSlaveEngine_wordCountReg[2:0] :
	       3'd4 ;
  assign IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d198 =
	     memSlaveEngine_writeDataMimo_ifc_rReadIndex[0] ?
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwDeqCou_ETC___d195[1] :
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwDeqCou_ETC___d195[2] ;
  assign IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d201 =
	     memSlaveEngine_writeDataMimo_ifc_rReadIndex[0] ?
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwDeqCou_ETC___d195[3] :
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwDeqCou_ETC___d195[0] ;
  assign IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d203 =
	     memSlaveEngine_writeDataMimo_ifc_rReadIndex[0] ?
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwDeqCou_ETC___d195[2] :
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwDeqCou_ETC___d195[3] ;
  assign IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d204 =
	     memSlaveEngine_writeDataMimo_ifc_rReadIndex[0] ?
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwDeqCou_ETC___d195[0] :
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwDeqCou_ETC___d195[1] ;
  assign IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d376 =
	     memSlaveEngine_writeDataMimo_ifc_rReadIndex[1] ?
	       (memSlaveEngine_writeDataMimo_ifc_rReadIndex[0] ?
		  memSlaveEngine_writeDataMimo_ifc_vfStorage_3_wDataOut_wget :
		  memSlaveEngine_writeDataMimo_ifc_vfStorage_2_wDataOut_wget) :
	       (memSlaveEngine_writeDataMimo_ifc_rReadIndex[0] ?
		  memSlaveEngine_writeDataMimo_ifc_vfStorage_1_wDataOut_wget :
		  memSlaveEngine_writeDataMimo_ifc_vfStorage_0_wDataOut_wget) ;
  assign IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d430 =
	     memSlaveEngine_writeDataMimo_ifc_rReadIndex[0] ?
	       { memSlaveEngine_writeDataMimo_ifc_vfStorage_2_wDataOut_wget,
		 memSlaveEngine_writeDataMimo_ifc_vfStorage_1_wDataOut_wget,
		 memSlaveEngine_writeDataMimo_ifc_vfStorage_0_wDataOut_wget,
		 memSlaveEngine_writeDataMimo_ifc_vfStorage_3_wDataOut_wget } :
	       { memSlaveEngine_writeDataMimo_ifc_vfStorage_1_wDataOut_wget,
		 memSlaveEngine_writeDataMimo_ifc_vfStorage_0_wDataOut_wget,
		 memSlaveEngine_writeDataMimo_ifc_vfStorage_3_wDataOut_wget,
		 memSlaveEngine_writeDataMimo_ifc_vfStorage_2_wDataOut_wget } ;
  assign IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d435 =
	     memSlaveEngine_writeDataMimo_ifc_rReadIndex[0] ?
	       { memSlaveEngine_writeDataMimo_ifc_vfStorage_0_wDataOut_wget,
		 memSlaveEngine_writeDataMimo_ifc_vfStorage_3_wDataOut_wget,
		 memSlaveEngine_writeDataMimo_ifc_vfStorage_2_wDataOut_wget,
		 memSlaveEngine_writeDataMimo_ifc_vfStorage_1_wDataOut_wget } :
	       { memSlaveEngine_writeDataMimo_ifc_vfStorage_3_wDataOut_wget,
		 memSlaveEngine_writeDataMimo_ifc_vfStorage_2_wDataOut_wget,
		 memSlaveEngine_writeDataMimo_ifc_vfStorage_1_wDataOut_wget,
		 memSlaveEngine_writeDataMimo_ifc_vfStorage_0_wDataOut_wget } ;
  assign IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d229 =
	     memSlaveEngine_writeDataMimo_ifc_rWriteIndex[0] ?
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwEnqCou_ETC___d226[1] :
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwEnqCou_ETC___d226[2] ;
  assign IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d232 =
	     memSlaveEngine_writeDataMimo_ifc_rWriteIndex[0] ?
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwEnqCou_ETC___d226[3] :
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwEnqCou_ETC___d226[0] ;
  assign IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d236 =
	     memSlaveEngine_writeDataMimo_ifc_rWriteIndex[0] ?
	       slave_write_server_writeData_put_BITS_70_TO_7__q4[63:32] :
	       32'd0 ;
  assign IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d238 =
	     memSlaveEngine_writeDataMimo_ifc_rWriteIndex[0] ?
	       32'd0 :
	       slave_write_server_writeData_put_BITS_70_TO_7__q4[31:0] ;
  assign IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d240 =
	     memSlaveEngine_writeDataMimo_ifc_rWriteIndex[0] ?
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwEnqCou_ETC___d226[2] :
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwEnqCou_ETC___d226[3] ;
  assign IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d241 =
	     memSlaveEngine_writeDataMimo_ifc_rWriteIndex[0] ?
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwEnqCou_ETC___d226[0] :
	       _1_SL_memSlaveEngine_writeDataMimo_ifc_rwEnqCou_ETC___d226[1] ;
  assign IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d243 =
	     memSlaveEngine_writeDataMimo_ifc_rWriteIndex[0] ?
	       slave_write_server_writeData_put_BITS_70_TO_7__q4[31:0] :
	       slave_write_server_writeData_put_BITS_70_TO_7__q4[63:32] ;
  assign NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d531 =
	     IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 >
	     3'd3 ;
  assign NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d534 =
	     IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 >
	     3'd2 ;
  assign NOT_IF_memSlaveEngine_tlpDecodeFifo_first__44__ETC___d536 =
	     IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 >
	     3'd1 ;
  assign _0_CONCAT_65535_SL_4_MINUS_memSlaveEngine_tlpDw_ETC___d437 =
	     { 7'd0,
	       16'd65535 << x__h21768,
	       memSlaveEngine_writeDataMimo_ifc_rReadIndex[1] ?
		 IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d430 :
		 IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d435 } ;
  assign _0_CONCAT_memSlaveEngine_completionMimo_inPos_P_ETC__q7 =
	     { 1'd0, memSlaveEngine_completionMimo_inPos } + 3'd1 ;
  assign _0_CONCAT_memSlaveEngine_completionMimo_inPos_P_ETC__q8 =
	     { 1'd0, memSlaveEngine_completionMimo_inPos } +
	     IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 ;
  assign _0_CONCAT_memSlaveEngine_completionMimo_outPos__ETC__q2 =
	     { 1'd0, memSlaveEngine_completionMimo_outPos } + 3'd1 ;
  assign _0_CONCAT_memSlaveEngine_completionMimo_outPos__ETC__q9 =
	     { 1'd0, memSlaveEngine_completionMimo_outPos } + 3'd2 ;
  assign _0_CONCAT_memSlaveEngine_completionTagMimo_inPo_ETC__q10 =
	     { 1'd0, memSlaveEngine_completionTagMimo_inPos } + 3'd1 ;
  assign _0_CONCAT_memSlaveEngine_completionTagMimo_inPo_ETC__q11 =
	     { 1'd0, memSlaveEngine_completionTagMimo_inPos } +
	     IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 ;
  assign _0_CONCAT_memSlaveEngine_completionTagMimo_outP_ETC__q1 =
	     { 1'd0, memSlaveEngine_completionTagMimo_outPos } + 3'd1 ;
  assign _0_CONCAT_memSlaveEngine_completionTagMimo_outP_ETC__q12 =
	     { 1'd0, memSlaveEngine_completionTagMimo_outPos } + 3'd2 ;
  assign _1_SL_memSlaveEngine_writeDataMimo_ifc_rwDeqCou_ETC___d195 =
	     (4'd1 << value__h14473[2:0]) - 4'd1 ;
  assign _1_SL_memSlaveEngine_writeDataMimo_ifc_rwEnqCou_ETC___d226 =
	     (4'd1 << 2) - 4'd1 ;
  assign _4_MINUS_0_CONCAT_memSlaveEngine_completionMimo_ETC___d685 =
	     3'd4 - { 1'd0, memSlaveEngine_completionMimo_outPos } ;
  assign _4_MINUS_0_CONCAT_memSlaveEngine_completionTagM_ETC___d699 =
	     3'd4 - { 1'd0, memSlaveEngine_completionTagMimo_outPos } ;
  assign _4_MINUS_memSlaveEngine_tlpDwCount__q3 =
	     3'd4 - memSlaveEngine_tlpDwCount ;
  assign b__h14335 = { 29'd0, memSlaveEngine_writeDataMimo_ifc_rReadIndex } ;
  assign b__h14367 = { 23'd0, value__h14473 } ;
  assign b__h16876 = { 29'd0, memSlaveEngine_writeDataMimo_ifc_rWriteIndex } ;
  assign b__h17815 =
	     MUX_memSlaveEngine_writeDataCnt_dec_wire_wset_1__SEL_1 ?
	       8'd1 :
	       MUX_memSlaveEngine_writeDataCnt_dec_wire_wset_1__VAL_2 ;
  assign dwCount__h19121 =
	     memSlaveEngine_tlpWriteHeaderFifo_D_OUT[1] ?
	       y_avValue_snd_fst__h21191 :
	       memSlaveEngine_tlpWriteHeaderFifo_D_OUT[11:2] ;
  assign dwCount__h21415 =
	     memSlaveEngine_writeDwCount -
	     { 7'd0, memSlaveEngine_tlpDwCount } ;
  assign hdr_3dw___1_data__h19206 =
	     { IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d376[7:0],
	       IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d376[15:8],
	       IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d376[23:16],
	       IF_memSlaveEngine_writeDataMimo_ifc_rReadIndex_ETC___d376[31:24] } ;
  assign memSlaveEngine_completionMimo_inCountFifo_i_no_ETC___d472 =
	     memSlaveEngine_completionMimo_inCountFifo_FULL_N &&
	     memSlaveEngine_completionMimo_weFifo_FULL_N &&
	     memSlaveEngine_completionMimo_posFifo_FULL_N &&
	     memSlaveEngine_completionTagMimo_inFifo_FULL_N &&
	     memSlaveEngine_completionTagMimo_inCountFifo_FULL_N &&
	     memSlaveEngine_completionTagMimo_weFifo_FULL_N &&
	     memSlaveEngine_completionTagMimo_posFifo_FULL_N ;
  assign memSlaveEngine_completionMimo_posFifo_i_notEmp_ETC___d25 =
	     memSlaveEngine_completionMimo_posFifo_EMPTY_N &&
	     (!memSlaveEngine_completionMimo_weFifo_D_OUT[0] ||
	      memSlaveEngine_completionMimo_fifos_0_FULL_N) &&
	     (!memSlaveEngine_completionMimo_weFifo_D_OUT[1] ||
	      memSlaveEngine_completionMimo_fifos_1_FULL_N) &&
	     (!memSlaveEngine_completionMimo_weFifo_D_OUT[2] ||
	      memSlaveEngine_completionMimo_fifos_2_FULL_N) &&
	     (!memSlaveEngine_completionMimo_weFifo_D_OUT[3] ||
	      memSlaveEngine_completionMimo_fifos_3_FULL_N) ;
  assign memSlaveEngine_completionTagMimo_posFifo_i_not_ETC___d58 =
	     memSlaveEngine_completionTagMimo_posFifo_EMPTY_N &&
	     (!memSlaveEngine_completionTagMimo_weFifo_D_OUT[0] ||
	      memSlaveEngine_completionTagMimo_fifos_0_FULL_N) &&
	     (!memSlaveEngine_completionTagMimo_weFifo_D_OUT[1] ||
	      memSlaveEngine_completionTagMimo_fifos_1_FULL_N) &&
	     (!memSlaveEngine_completionTagMimo_weFifo_D_OUT[2] ||
	      memSlaveEngine_completionTagMimo_fifos_2_FULL_N) &&
	     (!memSlaveEngine_completionTagMimo_weFifo_D_OUT[3] ||
	      memSlaveEngine_completionTagMimo_fifos_3_FULL_N) ;
  assign memSlaveEngine_lastTag_58_CONCAT_IF_memSlaveEn_ETC___d576 =
	     { memSlaveEngine_lastTag,
	       memSlaveEngine_completionTagMimo_inPos[1] ?
		 IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d566 :
		 IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d571,
	       memSlaveEngine_lastTag,
	       memSlaveEngine_completionTagMimo_inPos[1] ?
		 IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d573 :
		 IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d574 } ;
  assign memSlaveEngine_lastTag_58_CONCAT_IF_memSlaveEn_ETC___d578 =
	     { memSlaveEngine_lastTag,
	       memSlaveEngine_completionTagMimo_inPos[1] ?
		 IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d571 :
		 IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d566 } ;
  assign memSlaveEngine_lastTag_58_CONCAT_IF_memSlaveEn_ETC___d580 =
	     { memSlaveEngine_lastTag_58_CONCAT_IF_memSlaveEn_ETC___d576,
	       memSlaveEngine_lastTag_58_CONCAT_IF_memSlaveEn_ETC___d578,
	       memSlaveEngine_lastTag,
	       memSlaveEngine_completionTagMimo_inPos[1] ?
		 IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d574 :
		 IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d573 } ;
  assign memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d483 =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[152] &&
	     memSlaveEngine_tlpDecodeFifo_D_OUT[126:125] == 2'd2 &&
	     memSlaveEngine_tlpDecodeFifo_D_OUT[124:120] == 5'd10 &&
	     memSlaveEngine_completionMimo_inFifo_FULL_N &&
	     memSlaveEngine_completionTagMimo_inFifo_FULL_N ;
  assign memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d487 =
	     memSlaveEngine_tlpDecodeFifo_first__44_BIT_152_ETC___d483 ||
	     !memSlaveEngine_tlpDecodeFifo_D_OUT[152] &&
	     memSlaveEngine_completionMimo_inFifo_FULL_N &&
	     memSlaveEngine_completionTagMimo_inFifo_FULL_N ;
  assign memSlaveEngine_writeDataCnt_cnt_97_PLUS_IF_mem_ETC___d305 =
	     memSlaveEngine_writeDataCnt_cnt +
	     (EN_slave_write_server_writeData_put ? 8'd2 : 8'd0) -
	     (memSlaveEngine_writeDataCnt_dec_wire_whas ? b__h17815 : 8'd0) ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_r_ETC___d257 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr ==
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_0_r_ETC___d274 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr + 8'd65 ==
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_r_ETC___d261 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr ==
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_1_r_ETC___d280 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr + 8'd65 ==
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_r_ETC___d265 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr ==
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_2_r_ETC___d286 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr + 8'd65 ==
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_r_ETC___d269 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr ==
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr ;
  assign memSlaveEngine_writeDataMimo_ifc_vfStorage_3_r_ETC___d292 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr + 8'd65 ==
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr ;
  assign memSlaveEngine_writeReadyFifo_i_notEmpty__10_A_ETC___d337 =
	     memSlaveEngine_writeReadyFifo_EMPTY_N &&
	     memSlaveEngine_tlpWriteHeaderFifo_EMPTY_N &&
	     memSlaveEngine_tlpOutFifo_FULL_N &&
	     (!memSlaveEngine_tlpWriteHeaderFifo_D_OUT[0] ||
	      memSlaveEngine_doneTag_FULL_N &&
	      memSlaveEngine_writeTag_EMPTY_N) ;
  assign slave_write_server_writeData_put_BITS_70_TO_7__q4 =
	     slave_write_server_writeData_put[70:7] ;
  assign tlplen__h32420 =
	     { 2'd0, memSlaveEngine_readReqFifo_D_OUT[15:9], 1'd0 } ;
  assign v__h36475 =
	     (memSlaveEngine_writeBurstCount == 10'd0) ?
	       memSlaveEngine_writeBurstCountFifo_D_OUT :
	       memSlaveEngine_writeBurstCount ;
  assign value__h14473 =
	     MUX_memSlaveEngine_writeDataCnt_dec_wire_wset_1__SEL_1 ?
	       9'd1 :
	       MUX_memSlaveEngine_writeDataMimo_ifc_rwDeqCount_wset_1__VAL_2 ;
  assign x1_avValue_fst_data__h19154 =
	     memSlaveEngine_tlpWriteHeaderFifo_D_OUT[1] ?
	       y_avValue_fst_data__h19149 :
	       memSlaveEngine_tlpWriteHeaderFifo_D_OUT[139:12] ;
  assign x3__h10231 =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_2 ?
	       x_wget__h10017 :
	       32'd0 ;
  assign x3__h11016 =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_3 ?
	       x_wget__h10802 :
	       32'd0 ;
  assign x3__h8642 =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo ?
	       x_wget__h8428 :
	       32'd0 ;
  assign x3__h9446 =
	     CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo_1 ?
	       x_wget__h9232 :
	       32'd0 ;
  assign x__h10294 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr + 8'd1 ;
  assign x__h10368 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr + 8'd1 ;
  assign x__h11079 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr + 8'd1 ;
  assign x__h11153 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr + 8'd1 ;
  assign x__h21768 = { _4_MINUS_memSlaveEngine_tlpDwCount__q3[0], 2'd0 } ;
  assign x__h23737 =
	     memSlaveEngine_completionMimo_inPos[1] ?
	       IF_memSlaveEngine_completionMimo_inPos_88_BIT__ETC___d540 :
	       IF_memSlaveEngine_completionMimo_inPos_88_BIT__ETC___d545 ;
  assign x__h26112 =
	     memSlaveEngine_completionTagMimo_inPos[1] ?
	       IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d590 :
	       IF_memSlaveEngine_completionTagMimo_inPos_59_B_ETC___d591 ;
  assign x__h28736 =
	     { memSlaveEngine_completionMimo_inPos[1] &&
	       memSlaveEngine_completionMimo_inPos[0],
	       memSlaveEngine_completionMimo_inPos[1] &&
	       !memSlaveEngine_completionMimo_inPos[0],
	       !memSlaveEngine_completionMimo_inPos[1] &&
	       memSlaveEngine_completionMimo_inPos[0],
	       !memSlaveEngine_completionMimo_inPos[1] &&
	       !memSlaveEngine_completionMimo_inPos[0] } ;
  assign x__h31003 =
	     { memSlaveEngine_completionTagMimo_inPos[1] &&
	       memSlaveEngine_completionTagMimo_inPos[0],
	       memSlaveEngine_completionTagMimo_inPos[1] &&
	       !memSlaveEngine_completionTagMimo_inPos[0],
	       !memSlaveEngine_completionTagMimo_inPos[1] &&
	       memSlaveEngine_completionTagMimo_inPos[0],
	       !memSlaveEngine_completionTagMimo_inPos[1] &&
	       !memSlaveEngine_completionTagMimo_inPos[0] } ;
  assign x__h32702 = (tlplen__h32420 <= 10'd1) ? 4'd0 : 4'd15 ;
  assign x__h35202 =
	     { 1'd0,
	       _0_CONCAT_memSlaveEngine_completionMimo_outPos__ETC__q2[1:0] } ;
  assign x__h35473 =
	     { 1'd0,
	       _0_CONCAT_memSlaveEngine_completionTagMimo_outP_ETC__q1[1:0] } ;
  assign x__h36331 =
	     ({ 2'd0, slave_write_server_writeReq_put[15:9], 1'd0 } <=
	      10'd1) ?
	       4'd0 :
	       4'd15 ;
  assign x__h36447 = { 3'd1, slave_write_server_writeReq_put[4:0] } ;
  assign x__h8709 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr + 8'd1 ;
  assign x__h8798 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr + 8'd1 ;
  assign x__h9509 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr + 8'd1 ;
  assign x__h9583 =
	     memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr + 8'd1 ;
  assign x_wget__h10017 =
	     memSlaveEngine_writeDataMimo_ifc_rWriteIndex[1] ?
	       IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d238 :
	       IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d236 ;
  assign x_wget__h10802 =
	     memSlaveEngine_writeDataMimo_ifc_rWriteIndex[1] ?
	       IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d243 :
	       32'd0 ;
  assign x_wget__h8428 =
	     memSlaveEngine_writeDataMimo_ifc_rWriteIndex[1] ?
	       IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d236 :
	       IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d238 ;
  assign x_wget__h9232 =
	     memSlaveEngine_writeDataMimo_ifc_rWriteIndex[1] ?
	       32'd0 :
	       IF_memSlaveEngine_writeDataMimo_ifc_rWriteInde_ETC___d243 ;
  assign y_avValue_fst_data__h19149 =
	     { 1'd0,
	       memSlaveEngine_tlpWriteHeaderFifo_D_OUT[138:132],
	       1'd0,
	       memSlaveEngine_tlpWriteHeaderFifo_D_OUT[130:128],
	       4'd0,
	       memSlaveEngine_tlpWriteHeaderFifo_D_OUT[123:120],
	       2'd0,
	       memSlaveEngine_tlpWriteHeaderFifo_D_OUT[117:46],
	       2'd0,
	       hdr_3dw___1_data__h19206 } ;
  assign y_avValue_snd__h27293 =
	     memSlaveEngine_wordCountReg -
	     { 7'd0,
	       IF_memSlaveEngine_tlpDecodeFifo_first__44_BIT__ETC___d520 } ;
  assign y_avValue_snd_fst__h21191 =
	     memSlaveEngine_tlpWriteHeaderFifo_D_OUT[11:2] - 10'd1 ;
  assign y_avValue_snd_snd__h32211 =
	     (memSlaveEngine_completionMimo_inFifo_FULL_N &&
	      memSlaveEngine_completionTagMimo_inFifo_FULL_N) ?
	       y_avValue_snd__h27293 :
	       memSlaveEngine_wordCountReg ;
  assign y_avValue_snd_snd__h32213 =
	     (memSlaveEngine_tlpDecodeFifo_D_OUT[126:125] == 2'd2 &&
	      memSlaveEngine_tlpDecodeFifo_D_OUT[124:120] == 5'd10 &&
	      memSlaveEngine_completionMimo_inFifo_FULL_N &&
	      memSlaveEngine_completionTagMimo_inFifo_FULL_N) ?
	       y_avValue_snd_snd__h32222 :
	       memSlaveEngine_wordCountReg ;
  assign y_avValue_snd_snd__h32222 =
	     memSlaveEngine_tlpDecodeFifo_D_OUT[105:96] - 10'd1 ;
  always@(memSlaveEngine_completionMimo_outPos or
	  memSlaveEngine_completionMimo_fifos_0_D_OUT or
	  memSlaveEngine_completionMimo_fifos_1_D_OUT or
	  memSlaveEngine_completionMimo_fifos_2_D_OUT or
	  memSlaveEngine_completionMimo_fifos_3_D_OUT)
  begin
    case ({ 1'd0, memSlaveEngine_completionMimo_outPos })
      3'd0:
	  spliced_bits__h35635 = memSlaveEngine_completionMimo_fifos_0_D_OUT;
      3'd1:
	  spliced_bits__h35635 = memSlaveEngine_completionMimo_fifos_1_D_OUT;
      3'd2:
	  spliced_bits__h35635 = memSlaveEngine_completionMimo_fifos_2_D_OUT;
      3'd3:
	  spliced_bits__h35635 = memSlaveEngine_completionMimo_fifos_3_D_OUT;
      default: spliced_bits__h35635 = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(x__h35473 or
	  memSlaveEngine_completionTagMimo_fifos_0_D_OUT or
	  memSlaveEngine_completionTagMimo_fifos_1_D_OUT or
	  memSlaveEngine_completionTagMimo_fifos_2_D_OUT or
	  memSlaveEngine_completionTagMimo_fifos_3_D_OUT)
  begin
    case (x__h35473)
      3'd0: x__h35866 = memSlaveEngine_completionTagMimo_fifos_0_D_OUT[8:1];
      3'd1: x__h35866 = memSlaveEngine_completionTagMimo_fifos_1_D_OUT[8:1];
      3'd2: x__h35866 = memSlaveEngine_completionTagMimo_fifos_2_D_OUT[8:1];
      3'd3: x__h35866 = memSlaveEngine_completionTagMimo_fifos_3_D_OUT[8:1];
      default: x__h35866 = 8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h35202 or
	  memSlaveEngine_completionMimo_fifos_0_D_OUT or
	  memSlaveEngine_completionMimo_fifos_1_D_OUT or
	  memSlaveEngine_completionMimo_fifos_2_D_OUT or
	  memSlaveEngine_completionMimo_fifos_3_D_OUT)
  begin
    case (x__h35202)
      3'd0:
	  spliced_bits__h35606 = memSlaveEngine_completionMimo_fifos_0_D_OUT;
      3'd1:
	  spliced_bits__h35606 = memSlaveEngine_completionMimo_fifos_1_D_OUT;
      3'd2:
	  spliced_bits__h35606 = memSlaveEngine_completionMimo_fifos_2_D_OUT;
      3'd3:
	  spliced_bits__h35606 = memSlaveEngine_completionMimo_fifos_3_D_OUT;
      default: spliced_bits__h35606 = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(memSlaveEngine_completionTagMimo_outPos or
	  memSlaveEngine_completionTagMimo_fifos_0_EMPTY_N or
	  memSlaveEngine_completionTagMimo_fifos_1_EMPTY_N or
	  memSlaveEngine_completionTagMimo_fifos_2_EMPTY_N or
	  memSlaveEngine_completionTagMimo_fifos_3_EMPTY_N)
  begin
    case ({ 1'd0, memSlaveEngine_completionTagMimo_outPos })
      3'd0:
	  CASE_0_CONCAT_memSlaveEngine_completionTagMimo_ETC___d724 =
	      memSlaveEngine_completionTagMimo_fifos_0_EMPTY_N;
      3'd1:
	  CASE_0_CONCAT_memSlaveEngine_completionTagMimo_ETC___d724 =
	      memSlaveEngine_completionTagMimo_fifos_1_EMPTY_N;
      3'd2:
	  CASE_0_CONCAT_memSlaveEngine_completionTagMimo_ETC___d724 =
	      memSlaveEngine_completionTagMimo_fifos_2_EMPTY_N;
      3'd3:
	  CASE_0_CONCAT_memSlaveEngine_completionTagMimo_ETC___d724 =
	      memSlaveEngine_completionTagMimo_fifos_3_EMPTY_N;
      default: CASE_0_CONCAT_memSlaveEngine_completionTagMimo_ETC___d724 =
		   1'd1;
    endcase
  end
  always@(x__h35202 or
	  memSlaveEngine_completionMimo_fifos_0_EMPTY_N or
	  memSlaveEngine_completionMimo_fifos_1_EMPTY_N or
	  memSlaveEngine_completionMimo_fifos_2_EMPTY_N or
	  memSlaveEngine_completionMimo_fifos_3_EMPTY_N)
  begin
    case (x__h35202)
      3'd0:
	  CASE_0_CONCAT_0_CONCAT_memSlaveEngine_completi_ETC___d719 =
	      memSlaveEngine_completionMimo_fifos_0_EMPTY_N;
      3'd1:
	  CASE_0_CONCAT_0_CONCAT_memSlaveEngine_completi_ETC___d719 =
	      memSlaveEngine_completionMimo_fifos_1_EMPTY_N;
      3'd2:
	  CASE_0_CONCAT_0_CONCAT_memSlaveEngine_completi_ETC___d719 =
	      memSlaveEngine_completionMimo_fifos_2_EMPTY_N;
      3'd3:
	  CASE_0_CONCAT_0_CONCAT_memSlaveEngine_completi_ETC___d719 =
	      memSlaveEngine_completionMimo_fifos_3_EMPTY_N;
      default: CASE_0_CONCAT_0_CONCAT_memSlaveEngine_completi_ETC___d719 =
		   1'd1;
    endcase
  end
  always@(memSlaveEngine_completionMimo_outPos or
	  memSlaveEngine_completionMimo_fifos_0_EMPTY_N or
	  memSlaveEngine_completionMimo_fifos_1_EMPTY_N or
	  memSlaveEngine_completionMimo_fifos_2_EMPTY_N or
	  memSlaveEngine_completionMimo_fifos_3_EMPTY_N)
  begin
    case ({ 1'd0, memSlaveEngine_completionMimo_outPos })
      3'd0:
	  CASE_0_CONCAT_memSlaveEngine_completionMimo_ou_ETC___d718 =
	      memSlaveEngine_completionMimo_fifos_0_EMPTY_N;
      3'd1:
	  CASE_0_CONCAT_memSlaveEngine_completionMimo_ou_ETC___d718 =
	      memSlaveEngine_completionMimo_fifos_1_EMPTY_N;
      3'd2:
	  CASE_0_CONCAT_memSlaveEngine_completionMimo_ou_ETC___d718 =
	      memSlaveEngine_completionMimo_fifos_2_EMPTY_N;
      3'd3:
	  CASE_0_CONCAT_memSlaveEngine_completionMimo_ou_ETC___d718 =
	      memSlaveEngine_completionMimo_fifos_3_EMPTY_N;
      default: CASE_0_CONCAT_memSlaveEngine_completionMimo_ou_ETC___d718 =
		   1'd1;
    endcase
  end
  always@(x__h35473 or
	  memSlaveEngine_completionTagMimo_fifos_0_EMPTY_N or
	  memSlaveEngine_completionTagMimo_fifos_1_EMPTY_N or
	  memSlaveEngine_completionTagMimo_fifos_2_EMPTY_N or
	  memSlaveEngine_completionTagMimo_fifos_3_EMPTY_N)
  begin
    case (x__h35473)
      3'd0:
	  CASE_0_CONCAT_0_CONCAT_memSlaveEngine_completi_ETC___d725 =
	      memSlaveEngine_completionTagMimo_fifos_0_EMPTY_N;
      3'd1:
	  CASE_0_CONCAT_0_CONCAT_memSlaveEngine_completi_ETC___d725 =
	      memSlaveEngine_completionTagMimo_fifos_1_EMPTY_N;
      3'd2:
	  CASE_0_CONCAT_0_CONCAT_memSlaveEngine_completi_ETC___d725 =
	      memSlaveEngine_completionTagMimo_fifos_2_EMPTY_N;
      3'd3:
	  CASE_0_CONCAT_0_CONCAT_memSlaveEngine_completi_ETC___d725 =
	      memSlaveEngine_completionTagMimo_fifos_3_EMPTY_N;
      default: CASE_0_CONCAT_0_CONCAT_memSlaveEngine_completi_ETC___d725 =
		   1'd1;
    endcase
  end
  always@(x__h35473 or
	  memSlaveEngine_completionTagMimo_fifos_0_D_OUT or
	  memSlaveEngine_completionTagMimo_fifos_1_D_OUT or
	  memSlaveEngine_completionTagMimo_fifos_2_D_OUT or
	  memSlaveEngine_completionTagMimo_fifos_3_D_OUT)
  begin
    case (x__h35473)
      3'd0:
	  SEL_ARR_memSlaveEngine_completionTagMimo_fifos_ETC___d684 =
	      memSlaveEngine_completionTagMimo_fifos_0_D_OUT[0];
      3'd1:
	  SEL_ARR_memSlaveEngine_completionTagMimo_fifos_ETC___d684 =
	      memSlaveEngine_completionTagMimo_fifos_1_D_OUT[0];
      3'd2:
	  SEL_ARR_memSlaveEngine_completionTagMimo_fifos_ETC___d684 =
	      memSlaveEngine_completionTagMimo_fifos_2_D_OUT[0];
      3'd3:
	  SEL_ARR_memSlaveEngine_completionTagMimo_fifos_ETC___d684 =
	      memSlaveEngine_completionTagMimo_fifos_3_D_OUT[0];
      default: SEL_ARR_memSlaveEngine_completionTagMimo_fifos_ETC___d684 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(memSlaveEngine_tlpWriteHeaderFifo_D_OUT)
  begin
    case (memSlaveEngine_tlpWriteHeaderFifo_D_OUT[79:76])
      4'b1000: CASE_memSlaveEngine_tlpWriteHeaderFifoD_OUT_B_ETC__q13 = 2'b11;
      4'b1100: CASE_memSlaveEngine_tlpWriteHeaderFifoD_OUT_B_ETC__q13 = 2'b10;
      4'b1110: CASE_memSlaveEngine_tlpWriteHeaderFifoD_OUT_B_ETC__q13 = 2'b01;
      default: CASE_memSlaveEngine_tlpWriteHeaderFifoD_OUT_B_ETC__q13 = 2'b0;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        memSlaveEngine_completionMimo_inPos <= `BSV_ASSIGNMENT_DELAY 2'd0;
	memSlaveEngine_completionMimo_outPos <= `BSV_ASSIGNMENT_DELAY 2'd0;
	memSlaveEngine_completionTagMimo_inPos <= `BSV_ASSIGNMENT_DELAY 2'd0;
	memSlaveEngine_completionTagMimo_outPos <= `BSV_ASSIGNMENT_DELAY 2'd0;
	memSlaveEngine_hitReg <= `BSV_ASSIGNMENT_DELAY 7'd0;
	memSlaveEngine_lastTag <= `BSV_ASSIGNMENT_DELAY 8'd0;
	memSlaveEngine_lastTlp <= `BSV_ASSIGNMENT_DELAY 1'd0;
	memSlaveEngine_quadAlignedTlpHandled <= `BSV_ASSIGNMENT_DELAY 1'd1;
	memSlaveEngine_tlpDwCount <= `BSV_ASSIGNMENT_DELAY 3'd0;
	memSlaveEngine_use4dwReg <= `BSV_ASSIGNMENT_DELAY 1'd1;
	memSlaveEngine_wordCountReg <= `BSV_ASSIGNMENT_DELAY 10'd0;
	memSlaveEngine_writeBurstCount <= `BSV_ASSIGNMENT_DELAY 10'd0;
	memSlaveEngine_writeDataCnt_cnt <= `BSV_ASSIGNMENT_DELAY 8'd0;
	memSlaveEngine_writeDataCnt_positive_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memSlaveEngine_writeDataMimoHasRoom <= `BSV_ASSIGNMENT_DELAY 1'd0;
	memSlaveEngine_writeDataMimo_ifc_rReadIndex <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	memSlaveEngine_writeDataMimo_ifc_rWriteIndex <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache <= `BSV_ASSIGNMENT_DELAY
	    41'h0AAAAAAAAAA;
	memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache <= `BSV_ASSIGNMENT_DELAY
	    41'h0AAAAAAAAAA;
	memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache <= `BSV_ASSIGNMENT_DELAY
	    41'h0AAAAAAAAAA;
	memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache <= `BSV_ASSIGNMENT_DELAY
	    41'h0AAAAAAAAAA;
	memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memSlaveEngine_writeDwCount <= `BSV_ASSIGNMENT_DELAY 10'd0;
	memSlaveEngine_writeInProgress <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (memSlaveEngine_completionMimo_inPos_EN)
	  memSlaveEngine_completionMimo_inPos <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_completionMimo_inPos_D_IN;
	if (memSlaveEngine_completionMimo_outPos_EN)
	  memSlaveEngine_completionMimo_outPos <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_completionMimo_outPos_D_IN;
	if (memSlaveEngine_completionTagMimo_inPos_EN)
	  memSlaveEngine_completionTagMimo_inPos <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_completionTagMimo_inPos_D_IN;
	if (memSlaveEngine_completionTagMimo_outPos_EN)
	  memSlaveEngine_completionTagMimo_outPos <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_completionTagMimo_outPos_D_IN;
	if (memSlaveEngine_hitReg_EN)
	  memSlaveEngine_hitReg <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_hitReg_D_IN;
	if (memSlaveEngine_lastTag_EN)
	  memSlaveEngine_lastTag <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_lastTag_D_IN;
	if (memSlaveEngine_lastTlp_EN)
	  memSlaveEngine_lastTlp <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_lastTlp_D_IN;
	if (memSlaveEngine_quadAlignedTlpHandled_EN)
	  memSlaveEngine_quadAlignedTlpHandled <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_quadAlignedTlpHandled_D_IN;
	if (memSlaveEngine_tlpDwCount_EN)
	  memSlaveEngine_tlpDwCount <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_tlpDwCount_D_IN;
	if (memSlaveEngine_use4dwReg_EN)
	  memSlaveEngine_use4dwReg <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_use4dwReg_D_IN;
	if (memSlaveEngine_wordCountReg_EN)
	  memSlaveEngine_wordCountReg <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_wordCountReg_D_IN;
	if (memSlaveEngine_writeBurstCount_EN)
	  memSlaveEngine_writeBurstCount <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeBurstCount_D_IN;
	if (memSlaveEngine_writeDataCnt_cnt_EN)
	  memSlaveEngine_writeDataCnt_cnt <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataCnt_cnt_D_IN;
	if (memSlaveEngine_writeDataCnt_positive_reg_EN)
	  memSlaveEngine_writeDataCnt_positive_reg <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataCnt_positive_reg_D_IN;
	if (memSlaveEngine_writeDataMimoHasRoom_EN)
	  memSlaveEngine_writeDataMimoHasRoom <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimoHasRoom_D_IN;
	if (memSlaveEngine_writeDataMimo_ifc_rReadIndex_EN)
	  memSlaveEngine_writeDataMimo_ifc_rReadIndex <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimo_ifc_rReadIndex_D_IN;
	if (memSlaveEngine_writeDataMimo_ifc_rWriteIndex_EN)
	  memSlaveEngine_writeDataMimo_ifc_rWriteIndex <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimo_ifc_rWriteIndex_D_IN;
	if (memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache_EN)
	  memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache_D_IN;
	if (memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr_EN)
	  memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr_D_IN;
	if (memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr_EN)
	  memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr_D_IN;
	if (memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache_EN)
	  memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache_D_IN;
	if (memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr_EN)
	  memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr_D_IN;
	if (memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr_EN)
	  memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr_D_IN;
	if (memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache_EN)
	  memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache_D_IN;
	if (memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr_EN)
	  memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr_D_IN;
	if (memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr_EN)
	  memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr_D_IN;
	if (memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache_EN)
	  memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache_D_IN;
	if (memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr_EN)
	  memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr_D_IN;
	if (memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr_EN)
	  memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr_D_IN;
	if (memSlaveEngine_writeDwCount_EN)
	  memSlaveEngine_writeDwCount <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeDwCount_D_IN;
	if (memSlaveEngine_writeInProgress_EN)
	  memSlaveEngine_writeInProgress <= `BSV_ASSIGNMENT_DELAY
	      memSlaveEngine_writeInProgress_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    memSlaveEngine_completionMimo_inPos = 2'h2;
    memSlaveEngine_completionMimo_outPos = 2'h2;
    memSlaveEngine_completionTagMimo_inPos = 2'h2;
    memSlaveEngine_completionTagMimo_outPos = 2'h2;
    memSlaveEngine_hitReg = 7'h2A;
    memSlaveEngine_lastTag = 8'hAA;
    memSlaveEngine_lastTlp = 1'h0;
    memSlaveEngine_quadAlignedTlpHandled = 1'h0;
    memSlaveEngine_tlpDwCount = 3'h2;
    memSlaveEngine_use4dwReg = 1'h0;
    memSlaveEngine_wordCountReg = 10'h2AA;
    memSlaveEngine_writeBurstCount = 10'h2AA;
    memSlaveEngine_writeDataCnt_cnt = 8'hAA;
    memSlaveEngine_writeDataCnt_positive_reg = 1'h0;
    memSlaveEngine_writeDataMimoHasRoom = 1'h0;
    memSlaveEngine_writeDataMimo_ifc_rReadIndex = 3'h2;
    memSlaveEngine_writeDataMimo_ifc_rWriteIndex = 3'h2;
    memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rCache = 41'h0AAAAAAAAAA;
    memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rRdPtr = 8'hAA;
    memSlaveEngine_writeDataMimo_ifc_vfStorage_0_rWrPtr = 8'hAA;
    memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rCache = 41'h0AAAAAAAAAA;
    memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rRdPtr = 8'hAA;
    memSlaveEngine_writeDataMimo_ifc_vfStorage_1_rWrPtr = 8'hAA;
    memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rCache = 41'h0AAAAAAAAAA;
    memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rRdPtr = 8'hAA;
    memSlaveEngine_writeDataMimo_ifc_vfStorage_2_rWrPtr = 8'hAA;
    memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rCache = 41'h0AAAAAAAAAA;
    memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rRdPtr = 8'hAA;
    memSlaveEngine_writeDataMimo_ifc_vfStorage_3_rWrPtr = 8'hAA;
    memSlaveEngine_writeDwCount = 10'h2AA;
    memSlaveEngine_writeInProgress = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_slave_write_server_writeData_put)
	$display("writeData.put %h tag %h v %h writeDataCnt",
		 slave_write_server_writeData_put[70:7],
		 slave_write_server_writeData_put[6:1],
		 slave_write_server_writeData_put[70:7],
		 $unsigned(memSlaveEngine_writeDataCnt_cnt));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_memSlaveEngine_writeHeaderTlp &&
	  memSlaveEngine_tlpWriteHeaderFifo_D_OUT[1] &&
	  memSlaveEngine_tlpWriteHeaderFifo_D_OUT[138:137] != 2'd2)
	$display("MemToPcie: expecting MEM_WRITE_3DW_DATA, got %d",
		 memSlaveEngine_tlpWriteHeaderFifo_D_OUT[138:137]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_memSlaveEngine_writeTlps && memSlaveEngine_lastTlp)
	$display("writeDwCount=%d will be zero", memSlaveEngine_writeDwCount);
  end
  // synopsys translate_on
endmodule  // mkMemToPcieSynth

