// Seed: 1715649586
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  assign id_8 = id_8 < id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd76
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  wire id_10;
  parameter id_11 = 1;
  logic [-1 'b0 : id_2] id_12, id_13;
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_13,
      id_13,
      id_5,
      id_8,
      id_14
  );
  wire id_16;
endmodule
