# Reading pref.tcl
# do fullAdder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Full_Adder {E:/Full_Adder/fullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:04:45 on Nov 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Full_Adder" E:/Full_Adder/fullAdder.v 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 07:04:45 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Full_Adder {E:/Full_Adder/parllelAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:04:45 on Nov 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Full_Adder" E:/Full_Adder/parllelAdder.v 
# -- Compiling module parllelAdder
# 
# Top level modules:
# 	parllelAdder
# End time: 07:04:45 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Full_Adder {E:/Full_Adder/parllelAdder_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:04:45 on Nov 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Full_Adder" E:/Full_Adder/parllelAdder_tb.v 
# -- Compiling module parllelAdder_tb
# 
# Top level modules:
# 	parllelAdder_tb
# End time: 07:04:45 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  parllelAdder_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" parllelAdder_tb 
# Start time: 07:04:45 on Nov 10,2025
# Loading work.parllelAdder_tb
# Loading work.parllelAdder
# Loading work.fullAdder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 07:05:42 on Nov 10,2025, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
