

================================================================
== Vivado HLS Report for 'Self_attention'
================================================================
* Date:           Thu Aug 24 04:13:48 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.578 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   293473|   293473| 2.935 ms | 2.935 ms |  293473|  293473|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                            |                 |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_Softmax_layer_fu_281    |Softmax_layer    |     1053|     1053| 10.530 us | 10.530 us |   1053|   1053|   none  |
        |grp_Attention_layer_fu_287  |Attention_layer  |    10106|    10106|  0.101 ms |  0.101 ms |  10106|  10106|   none  |
        |grp_Context_layer_fu_294    |Context_layer    |    11750|    11750|  0.117 ms |  0.117 ms |  11750|  11750|   none  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h                 |   293472|   293472|     24456|          -|          -|    12|    no    |
        | + l_mh_separate_i_s_l_j_s  |      769|      769|         3|          1|          1|   768|    yes   |
        | + l_mh_merge_i_m_l_j_m     |      768|      768|         2|          1|          1|   768|    yes   |
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    306|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|     19|    3482|   5654|    0|
|Memory           |       11|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    413|    -|
|Register         |        -|      -|     122|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       15|     19|    3604|   6373|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|      8|       3|     11|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+-------+------+------+-----+
    |          Instance          |      Module     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------+-----------------+---------+-------+------+------+-----+
    |grp_Attention_layer_fu_287  |Attention_layer  |        2|      5|   994|  1493|    0|
    |grp_Context_layer_fu_294    |Context_layer    |        2|      5|   756|  1275|    0|
    |grp_Softmax_layer_fu_281    |Softmax_layer    |        0|      9|  1732|  2886|    0|
    +----------------------------+-----------------+---------+-------+------+------+-----+
    |Total                       |                 |        4|     19|  3482|  5654|    0|
    +----------------------------+-----------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Q_h_U  |Self_attention_Q_h  |        2|  0|   0|    0|   768|   32|     1|        24576|
    |K_h_U  |Self_attention_Q_h  |        2|  0|   0|    0|   768|   32|     1|        24576|
    |V_h_U  |Self_attention_Q_h  |        2|  0|   0|    0|   768|   32|     1|        24576|
    |v90_U  |Self_attention_Q_h  |        2|  0|   0|    0|   768|   32|     1|        24576|
    |v88_U  |Self_attention_v88  |        2|  0|   0|    0|   144|   32|     1|         4608|
    |v89_U  |Self_attention_v89  |        1|  0|   0|    0|   144|   32|     1|         4608|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                    |       11|  0|   0|    0|  3360|  192|     6|       107520|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln176_fu_327_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln179_1_fu_407_p2     |     +    |      0|  0|  17|          15|          15|
    |add_ln179_fu_365_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln180_fu_434_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln193_fu_453_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln196_fu_507_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln197_1_fu_560_p2     |     +    |      0|  0|  17|          15|          15|
    |add_ln197_fu_518_p2       |     +    |      0|  0|  14|          10|          10|
    |h_fu_307_p2               |     +    |      0|  0|  13|           4|           1|
    |i_m_fu_459_p2             |     +    |      0|  0|  13|           4|           1|
    |i_s_fu_333_p2             |     +    |      0|  0|  13|           4|           1|
    |j_m_fu_523_p2             |     +    |      0|  0|  15|           7|           1|
    |j_s_fu_370_p2             |     +    |      0|  0|  15|           7|           1|
    |sub_ln179_fu_398_p2       |     -    |      0|  0|  17|          15|          15|
    |sub_ln197_fu_551_p2       |     -    |      0|  0|  17|          15|          15|
    |icmp_ln172_fu_301_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln176_fu_321_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln177_fu_339_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln193_fu_447_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln194_fu_465_p2      |   icmp   |      0|  0|  11|           7|           8|
    |select_ln179_1_fu_353_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln179_fu_345_p3    |  select  |      0|  0|   7|           1|           1|
    |select_ln196_1_fu_479_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln196_fu_471_p3    |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 306|         196|         165|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |K_h_address0                    |  15|          3|   10|         30|
    |K_h_ce0                         |  15|          3|    1|          3|
    |Q_h_address0                    |  15|          3|   10|         30|
    |Q_h_ce0                         |  15|          3|    1|          3|
    |V_h_address0                    |  15|          3|   10|         30|
    |V_h_ce0                         |  15|          3|    1|          3|
    |ap_NS_fsm                       |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_i_m_0_phi_fu_263_p4  |   9|          2|    4|          8|
    |ap_phi_mux_i_s_0_phi_fu_230_p4  |   9|          2|    4|          8|
    |h_0_reg_204                     |   9|          2|    4|          8|
    |i_m_0_reg_259                   |   9|          2|    4|          8|
    |i_s_0_reg_226                   |   9|          2|    4|          8|
    |indvar_flatten11_reg_248        |   9|          2|   10|         20|
    |indvar_flatten_reg_215          |   9|          2|   10|         20|
    |j_m_0_reg_270                   |   9|          2|    7|         14|
    |j_s_0_reg_237                   |   9|          2|    7|         14|
    |v88_address0                    |  15|          3|    8|         24|
    |v88_ce0                         |  15|          3|    1|          3|
    |v88_ce1                         |   9|          2|    1|          2|
    |v88_d0                          |  15|          3|   32|         96|
    |v88_we0                         |  15|          3|    1|          3|
    |v88_we1                         |   9|          2|    1|          2|
    |v89_address0                    |  15|          3|    8|         24|
    |v89_ce0                         |  15|          3|    1|          3|
    |v89_we0                         |   9|          2|    1|          2|
    |v90_address0                    |  15|          3|   10|         30|
    |v90_ce0                         |  15|          3|    1|          3|
    |v90_we0                         |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 413|         87|  157|        420|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln179_reg_608                        |  10|   0|   10|          0|
    |add_ln197_reg_654                        |  10|   0|   10|          0|
    |ap_CS_fsm                                |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                  |   1|   0|    1|          0|
    |grp_Attention_layer_fu_287_ap_start_reg  |   1|   0|    1|          0|
    |grp_Context_layer_fu_294_ap_start_reg    |   1|   0|    1|          0|
    |grp_Softmax_layer_fu_281_ap_start_reg    |   1|   0|    1|          0|
    |h_0_reg_204                              |   4|   0|    4|          0|
    |h_reg_575                                |   4|   0|    4|          0|
    |i_m_0_reg_259                            |   4|   0|    4|          0|
    |i_s_0_reg_226                            |   4|   0|    4|          0|
    |icmp_ln176_reg_586                       |   1|   0|    1|          0|
    |icmp_ln176_reg_586_pp0_iter1_reg         |   1|   0|    1|          0|
    |icmp_ln193_reg_633                       |   1|   0|    1|          0|
    |indvar_flatten11_reg_248                 |  10|   0|   10|          0|
    |indvar_flatten_reg_215                   |  10|   0|   10|          0|
    |j_m_0_reg_270                            |   7|   0|    7|          0|
    |j_s_0_reg_237                            |   7|   0|    7|          0|
    |select_ln179_1_reg_600                   |   4|   0|    4|          0|
    |select_ln179_1_reg_600_pp0_iter1_reg     |   4|   0|    4|          0|
    |select_ln179_reg_595                     |   7|   0|    7|          0|
    |select_ln179_reg_595_pp0_iter1_reg       |   7|   0|    7|          0|
    |select_ln196_1_reg_642                   |   4|   0|    4|          0|
    |shl_ln_reg_580                           |   4|   0|   10|          6|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 122|   0|  128|          6|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | Self_attention | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | Self_attention | return value |
|ap_start      |  in |    1| ap_ctrl_hs | Self_attention | return value |
|ap_done       | out |    1| ap_ctrl_hs | Self_attention | return value |
|ap_idle       | out |    1| ap_ctrl_hs | Self_attention | return value |
|ap_ready      | out |    1| ap_ctrl_hs | Self_attention | return value |
|v75_address0  | out |   14|  ap_memory |       v75      |     array    |
|v75_ce0       | out |    1|  ap_memory |       v75      |     array    |
|v75_q0        |  in |   32|  ap_memory |       v75      |     array    |
|v76_address0  | out |   14|  ap_memory |       v76      |     array    |
|v76_ce0       | out |    1|  ap_memory |       v76      |     array    |
|v76_q0        |  in |   32|  ap_memory |       v76      |     array    |
|v77_address0  | out |   14|  ap_memory |       v77      |     array    |
|v77_ce0       | out |    1|  ap_memory |       v77      |     array    |
|v77_q0        |  in |   32|  ap_memory |       v77      |     array    |
|v78_address0  | out |   14|  ap_memory |       v78      |     array    |
|v78_ce0       | out |    1|  ap_memory |       v78      |     array    |
|v78_we0       | out |    1|  ap_memory |       v78      |     array    |
|v78_d0        | out |   32|  ap_memory |       v78      |     array    |
+--------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 14 13 
13 --> 12 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%Q_h = alloca [768 x float], align 4" [kernel.cpp:173]   --->   Operation 15 'alloca' 'Q_h' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%K_h = alloca [768 x float], align 4" [kernel.cpp:174]   --->   Operation 16 'alloca' 'K_h' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%V_h = alloca [768 x float], align 4" [kernel.cpp:175]   --->   Operation 17 'alloca' 'V_h' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%v88 = alloca [144 x float], align 4" [kernel.cpp:187]   --->   Operation 18 'alloca' 'v88' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%v89 = alloca [144 x float], align 4" [kernel.cpp:189]   --->   Operation 19 'alloca' 'v89' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%v90 = alloca [768 x float], align 4"   --->   Operation 20 'alloca' 'v90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:172]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 0, %0 ], [ %h, %l_S_h_0_h_end ]"   --->   Operation 22 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln172 = icmp eq i4 %h_0, -4" [kernel.cpp:172]   --->   Operation 23 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%h = add i4 %h_0, 1" [kernel.cpp:172]   --->   Operation 25 'add' 'h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln172, label %5, label %l_S_h_0_h_begin" [kernel.cpp:172]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str22) nounwind" [kernel.cpp:172]   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str22)" [kernel.cpp:172]   --->   Operation 28 'specregionbegin' 'tmp' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %h_0, i6 0)" [kernel.cpp:179]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:176]   --->   Operation 30 'br' <Predicate = (!icmp_ln172)> <Delay = 1.76>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:201]   --->   Operation 31 'ret' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %l_S_h_0_h_begin ], [ %add_ln176, %l_j_s ]" [kernel.cpp:176]   --->   Operation 32 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_s_0 = phi i4 [ 0, %l_S_h_0_h_begin ], [ %select_ln179_1, %l_j_s ]" [kernel.cpp:179]   --->   Operation 33 'phi' 'i_s_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j_s_0 = phi i7 [ 0, %l_S_h_0_h_begin ], [ %j_s, %l_j_s ]"   --->   Operation 34 'phi' 'j_s_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.77ns)   --->   "%icmp_ln176 = icmp eq i10 %indvar_flatten, -256" [kernel.cpp:176]   --->   Operation 35 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln176 = add i10 %indvar_flatten, 1" [kernel.cpp:176]   --->   Operation 36 'add' 'add_ln176' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln176, label %3, label %l_j_s" [kernel.cpp:176]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%i_s = add i4 %i_s_0, 1" [kernel.cpp:176]   --->   Operation 38 'add' 'i_s' <Predicate = (!icmp_ln176)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.48ns)   --->   "%icmp_ln177 = icmp eq i7 %j_s_0, -64" [kernel.cpp:177]   --->   Operation 39 'icmp' 'icmp_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.99ns)   --->   "%select_ln179 = select i1 %icmp_ln177, i7 0, i7 %j_s_0" [kernel.cpp:179]   --->   Operation 40 'select' 'select_ln179' <Predicate = (!icmp_ln176)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.02ns)   --->   "%select_ln179_1 = select i1 %icmp_ln177, i4 %i_s, i4 %i_s_0" [kernel.cpp:179]   --->   Operation 41 'select' 'select_ln179_1' <Predicate = (!icmp_ln176)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i7 %select_ln179 to i10" [kernel.cpp:177]   --->   Operation 42 'zext' 'zext_ln177' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln179 = add i10 %zext_ln177, %shl_ln" [kernel.cpp:179]   --->   Operation 43 'add' 'add_ln179' <Predicate = (!icmp_ln176)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.87ns)   --->   "%j_s = add i7 %select_ln179, 1" [kernel.cpp:177]   --->   Operation 44 'add' 'j_s' <Predicate = (!icmp_ln176)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.12>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %select_ln179_1, i10 0)" [kernel.cpp:179]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i14 %tmp_s to i15" [kernel.cpp:179]   --->   Operation 46 'zext' 'zext_ln179' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_15 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %select_ln179_1, i8 0)" [kernel.cpp:179]   --->   Operation 47 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i12 %tmp_15 to i15" [kernel.cpp:179]   --->   Operation 48 'zext' 'zext_ln179_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln179 = sub i15 %zext_ln179, %zext_ln179_1" [kernel.cpp:179]   --->   Operation 49 'sub' 'sub_ln179' <Predicate = (!icmp_ln176)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i10 %add_ln179 to i15" [kernel.cpp:179]   --->   Operation 50 'zext' 'zext_ln179_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln179_1 = add i15 %sub_ln179, %zext_ln179_2" [kernel.cpp:179]   --->   Operation 51 'add' 'add_ln179_1' <Predicate = (!icmp_ln176)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln179 = sext i15 %add_ln179_1 to i64" [kernel.cpp:179]   --->   Operation 52 'sext' 'sext_ln179' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%v75_addr = getelementptr [9216 x float]* %v75, i64 0, i64 %sext_ln179" [kernel.cpp:179]   --->   Operation 53 'getelementptr' 'v75_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%v76_addr = getelementptr [9216 x float]* %v76, i64 0, i64 %sext_ln179" [kernel.cpp:181]   --->   Operation 54 'getelementptr' 'v76_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%v77_addr = getelementptr [9216 x float]* %v77, i64 0, i64 %sext_ln179" [kernel.cpp:183]   --->   Operation 55 'getelementptr' 'v77_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (3.25ns)   --->   "%v85 = load float* %v75_addr, align 4" [kernel.cpp:179]   --->   Operation 56 'load' 'v85' <Predicate = (!icmp_ln176)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 57 [2/2] (3.25ns)   --->   "%v86 = load float* %v76_addr, align 4" [kernel.cpp:181]   --->   Operation 57 'load' 'v86' <Predicate = (!icmp_ln176)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%v87 = load float* %v77_addr, align 4" [kernel.cpp:183]   --->   Operation 58 'load' 'v87' <Predicate = (!icmp_ln176)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @l_mh_separate_i_s_l_s)"   --->   Operation 59 'specloopname' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_336 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 60 'speclooptripcount' 'empty_336' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_16 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %select_ln179_1, i6 0)" [kernel.cpp:180]   --->   Operation 61 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i10 %tmp_16 to i11" [kernel.cpp:177]   --->   Operation 62 'zext' 'zext_ln177_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str24) nounwind" [kernel.cpp:177]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str24)" [kernel.cpp:177]   --->   Operation 64 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:178]   --->   Operation 65 'specpipeline' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 66 [1/2] (3.25ns)   --->   "%v85 = load float* %v75_addr, align 4" [kernel.cpp:179]   --->   Operation 66 'load' 'v85' <Predicate = (!icmp_ln176)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i7 %select_ln179 to i11" [kernel.cpp:180]   --->   Operation 67 'zext' 'zext_ln180' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln180 = add i11 %zext_ln177_1, %zext_ln180" [kernel.cpp:180]   --->   Operation 68 'add' 'add_ln180' <Predicate = (!icmp_ln176)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i11 %add_ln180 to i64" [kernel.cpp:180]   --->   Operation 69 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%Q_h_addr = getelementptr [768 x float]* %Q_h, i64 0, i64 %zext_ln180_1" [kernel.cpp:180]   --->   Operation 70 'getelementptr' 'Q_h_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%K_h_addr = getelementptr [768 x float]* %K_h, i64 0, i64 %zext_ln180_1" [kernel.cpp:182]   --->   Operation 71 'getelementptr' 'K_h_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%V_h_addr = getelementptr [768 x float]* %V_h, i64 0, i64 %zext_ln180_1" [kernel.cpp:184]   --->   Operation 72 'getelementptr' 'V_h_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (3.25ns)   --->   "store float %v85, float* %Q_h_addr, align 4" [kernel.cpp:180]   --->   Operation 73 'store' <Predicate = (!icmp_ln176)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%v86 = load float* %v76_addr, align 4" [kernel.cpp:181]   --->   Operation 74 'load' 'v86' <Predicate = (!icmp_ln176)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 75 [1/1] (3.25ns)   --->   "store float %v86, float* %K_h_addr, align 4" [kernel.cpp:182]   --->   Operation 75 'store' <Predicate = (!icmp_ln176)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%v87 = load float* %v77_addr, align 4" [kernel.cpp:183]   --->   Operation 76 'load' 'v87' <Predicate = (!icmp_ln176)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 77 [1/1] (3.25ns)   --->   "store float %v87, float* %V_h_addr, align 4" [kernel.cpp:184]   --->   Operation 77 'store' <Predicate = (!icmp_ln176)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_337 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str24, i32 %tmp_8)" [kernel.cpp:185]   --->   Operation 78 'specregionend' 'empty_337' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 79 'br' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 80 [2/2] (0.00ns)   --->   "call fastcc void @Attention_layer([768 x float]* %Q_h, [768 x float]* %K_h, [144 x float]* %v88)" [kernel.cpp:188]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @Attention_layer([768 x float]* %Q_h, [768 x float]* %K_h, [144 x float]* %v88)" [kernel.cpp:188]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @Softmax_layer([144 x float]* %v88, [144 x float]* %v89)" [kernel.cpp:190]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @Softmax_layer([144 x float]* %v88, [144 x float]* %v89)" [kernel.cpp:190]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @Context_layer([144 x float]* %v89, [768 x float]* %V_h, [768 x float]* %v90)" [kernel.cpp:192]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 1.76>
ST_11 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @Context_layer([144 x float]* %v89, [768 x float]* %V_h, [768 x float]* %v90)" [kernel.cpp:192]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 86 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:193]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 9> <Delay = 7.74>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i10 [ 0, %3 ], [ %add_ln193, %l_j_m ]" [kernel.cpp:193]   --->   Operation 87 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%i_m_0 = phi i4 [ 0, %3 ], [ %select_ln196_1, %l_j_m ]" [kernel.cpp:196]   --->   Operation 88 'phi' 'i_m_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%j_m_0 = phi i7 [ 0, %3 ], [ %j_m, %l_j_m ]"   --->   Operation 89 'phi' 'j_m_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (1.77ns)   --->   "%icmp_ln193 = icmp eq i10 %indvar_flatten11, -256" [kernel.cpp:193]   --->   Operation 90 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln193 = add i10 %indvar_flatten11, 1" [kernel.cpp:193]   --->   Operation 91 'add' 'add_ln193' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln193, label %l_S_h_0_h_end, label %l_j_m" [kernel.cpp:193]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (1.73ns)   --->   "%i_m = add i4 %i_m_0, 1" [kernel.cpp:193]   --->   Operation 93 'add' 'i_m' <Predicate = (!icmp_ln193)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (1.48ns)   --->   "%icmp_ln194 = icmp eq i7 %j_m_0, -64" [kernel.cpp:194]   --->   Operation 94 'icmp' 'icmp_ln194' <Predicate = (!icmp_ln193)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (0.99ns)   --->   "%select_ln196 = select i1 %icmp_ln194, i7 0, i7 %j_m_0" [kernel.cpp:196]   --->   Operation 95 'select' 'select_ln196' <Predicate = (!icmp_ln193)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (1.02ns)   --->   "%select_ln196_1 = select i1 %icmp_ln194, i4 %i_m, i4 %i_m_0" [kernel.cpp:196]   --->   Operation 96 'select' 'select_ln196_1' <Predicate = (!icmp_ln193)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %select_ln196_1, i6 0)" [kernel.cpp:196]   --->   Operation 97 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i10 %tmp_19 to i11" [kernel.cpp:194]   --->   Operation 98 'zext' 'zext_ln194_1' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i7 %select_ln196 to i10" [kernel.cpp:194]   --->   Operation 99 'zext' 'zext_ln194' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i7 %select_ln196 to i11" [kernel.cpp:196]   --->   Operation 100 'zext' 'zext_ln196' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (1.73ns)   --->   "%add_ln196 = add i11 %zext_ln194_1, %zext_ln196" [kernel.cpp:196]   --->   Operation 101 'add' 'add_ln196' <Predicate = (!icmp_ln193)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i11 %add_ln196 to i64" [kernel.cpp:196]   --->   Operation 102 'zext' 'zext_ln196_1' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%v90_addr = getelementptr [768 x float]* %v90, i64 0, i64 %zext_ln196_1" [kernel.cpp:196]   --->   Operation 103 'getelementptr' 'v90_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_12 : Operation 104 [2/2] (3.25ns)   --->   "%v93 = load float* %v90_addr, align 4" [kernel.cpp:196]   --->   Operation 104 'load' 'v93' <Predicate = (!icmp_ln193)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_12 : Operation 105 [1/1] (1.73ns)   --->   "%add_ln197 = add i10 %zext_ln194, %shl_ln" [kernel.cpp:197]   --->   Operation 105 'add' 'add_ln197' <Predicate = (!icmp_ln193)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (1.87ns)   --->   "%j_m = add i7 %select_ln196, 1" [kernel.cpp:194]   --->   Operation 106 'add' 'j_m' <Predicate = (!icmp_ln193)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.12>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @l_mh_merge_i_m_l_j_m)"   --->   Operation 107 'specloopname' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%empty_338 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 108 'speclooptripcount' 'empty_338' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_17 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %select_ln196_1, i10 0)" [kernel.cpp:197]   --->   Operation 109 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i14 %tmp_17 to i15" [kernel.cpp:197]   --->   Operation 110 'zext' 'zext_ln197' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_18 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %select_ln196_1, i8 0)" [kernel.cpp:197]   --->   Operation 111 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i12 %tmp_18 to i15" [kernel.cpp:197]   --->   Operation 112 'zext' 'zext_ln197_1' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln197 = sub i15 %zext_ln197, %zext_ln197_1" [kernel.cpp:197]   --->   Operation 113 'sub' 'sub_ln197' <Predicate = (!icmp_ln193)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str26) nounwind" [kernel.cpp:194]   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str26)" [kernel.cpp:194]   --->   Operation 115 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:195]   --->   Operation 116 'specpipeline' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_13 : Operation 117 [1/2] (3.25ns)   --->   "%v93 = load float* %v90_addr, align 4" [kernel.cpp:196]   --->   Operation 117 'load' 'v93' <Predicate = (!icmp_ln193)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln197_2 = zext i10 %add_ln197 to i15" [kernel.cpp:197]   --->   Operation 118 'zext' 'zext_ln197_2' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln197_1 = add i15 %sub_ln197, %zext_ln197_2" [kernel.cpp:197]   --->   Operation 119 'add' 'add_ln197_1' <Predicate = (!icmp_ln193)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln197 = sext i15 %add_ln197_1 to i64" [kernel.cpp:197]   --->   Operation 120 'sext' 'sext_ln197' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%v78_addr = getelementptr [9216 x float]* %v78, i64 0, i64 %sext_ln197" [kernel.cpp:197]   --->   Operation 121 'getelementptr' 'v78_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (3.25ns)   --->   "store float %v93, float* %v78_addr, align 4" [kernel.cpp:197]   --->   Operation 122 'store' <Predicate = (!icmp_ln193)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%empty_339 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str26, i32 %tmp_9)" [kernel.cpp:198]   --->   Operation 123 'specregionend' 'empty_339' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 124 'br' <Predicate = (!icmp_ln193)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%empty_340 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str22, i32 %tmp)" [kernel.cpp:200]   --->   Operation 125 'specregionend' 'empty_340' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:172]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v75]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v76]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v77]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v78]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Q_h                (alloca           ) [ 001111111111111]
K_h                (alloca           ) [ 001111111111111]
V_h                (alloca           ) [ 001111111111111]
v88                (alloca           ) [ 001111111111111]
v89                (alloca           ) [ 001111111111111]
v90                (alloca           ) [ 001111111111111]
br_ln172           (br               ) [ 011111111111111]
h_0                (phi              ) [ 001000000000000]
icmp_ln172         (icmp             ) [ 001111111111111]
empty              (speclooptripcount) [ 000000000000000]
h                  (add              ) [ 011111111111111]
br_ln172           (br               ) [ 000000000000000]
specloopname_ln172 (specloopname     ) [ 000000000000000]
tmp                (specregionbegin  ) [ 000111111111111]
shl_ln             (bitconcatenate   ) [ 000111111111110]
br_ln176           (br               ) [ 001111111111111]
ret_ln201          (ret              ) [ 000000000000000]
indvar_flatten     (phi              ) [ 000100000000000]
i_s_0              (phi              ) [ 000100000000000]
j_s_0              (phi              ) [ 000100000000000]
icmp_ln176         (icmp             ) [ 001111111111111]
add_ln176          (add              ) [ 001111111111111]
br_ln176           (br               ) [ 000000000000000]
i_s                (add              ) [ 000000000000000]
icmp_ln177         (icmp             ) [ 000000000000000]
select_ln179       (select           ) [ 000111000000000]
select_ln179_1     (select           ) [ 001111111111111]
zext_ln177         (zext             ) [ 000000000000000]
add_ln179          (add              ) [ 000110000000000]
j_s                (add              ) [ 001111111111111]
tmp_s              (bitconcatenate   ) [ 000000000000000]
zext_ln179         (zext             ) [ 000000000000000]
tmp_15             (bitconcatenate   ) [ 000000000000000]
zext_ln179_1       (zext             ) [ 000000000000000]
sub_ln179          (sub              ) [ 000000000000000]
zext_ln179_2       (zext             ) [ 000000000000000]
add_ln179_1        (add              ) [ 000000000000000]
sext_ln179         (sext             ) [ 000000000000000]
v75_addr           (getelementptr    ) [ 000101000000000]
v76_addr           (getelementptr    ) [ 000101000000000]
v77_addr           (getelementptr    ) [ 000101000000000]
specloopname_ln0   (specloopname     ) [ 000000000000000]
empty_336          (speclooptripcount) [ 000000000000000]
tmp_16             (bitconcatenate   ) [ 000000000000000]
zext_ln177_1       (zext             ) [ 000000000000000]
specloopname_ln177 (specloopname     ) [ 000000000000000]
tmp_8              (specregionbegin  ) [ 000000000000000]
specpipeline_ln178 (specpipeline     ) [ 000000000000000]
v85                (load             ) [ 000000000000000]
zext_ln180         (zext             ) [ 000000000000000]
add_ln180          (add              ) [ 000000000000000]
zext_ln180_1       (zext             ) [ 000000000000000]
Q_h_addr           (getelementptr    ) [ 000000000000000]
K_h_addr           (getelementptr    ) [ 000000000000000]
V_h_addr           (getelementptr    ) [ 000000000000000]
store_ln180        (store            ) [ 000000000000000]
v86                (load             ) [ 000000000000000]
store_ln182        (store            ) [ 000000000000000]
v87                (load             ) [ 000000000000000]
store_ln184        (store            ) [ 000000000000000]
empty_337          (specregionend    ) [ 000000000000000]
br_ln0             (br               ) [ 001111111111111]
call_ln188         (call             ) [ 000000000000000]
call_ln190         (call             ) [ 000000000000000]
call_ln192         (call             ) [ 000000000000000]
br_ln193           (br               ) [ 001111111111111]
indvar_flatten11   (phi              ) [ 000000000000100]
i_m_0              (phi              ) [ 000000000000100]
j_m_0              (phi              ) [ 000000000000100]
icmp_ln193         (icmp             ) [ 001111111111111]
add_ln193          (add              ) [ 001111111111111]
br_ln193           (br               ) [ 000000000000000]
i_m                (add              ) [ 000000000000000]
icmp_ln194         (icmp             ) [ 000000000000000]
select_ln196       (select           ) [ 000000000000000]
select_ln196_1     (select           ) [ 001111111111111]
tmp_19             (bitconcatenate   ) [ 000000000000000]
zext_ln194_1       (zext             ) [ 000000000000000]
zext_ln194         (zext             ) [ 000000000000000]
zext_ln196         (zext             ) [ 000000000000000]
add_ln196          (add              ) [ 000000000000000]
zext_ln196_1       (zext             ) [ 000000000000000]
v90_addr           (getelementptr    ) [ 000000000000110]
add_ln197          (add              ) [ 000000000000110]
j_m                (add              ) [ 001111111111111]
specloopname_ln0   (specloopname     ) [ 000000000000000]
empty_338          (speclooptripcount) [ 000000000000000]
tmp_17             (bitconcatenate   ) [ 000000000000000]
zext_ln197         (zext             ) [ 000000000000000]
tmp_18             (bitconcatenate   ) [ 000000000000000]
zext_ln197_1       (zext             ) [ 000000000000000]
sub_ln197          (sub              ) [ 000000000000000]
specloopname_ln194 (specloopname     ) [ 000000000000000]
tmp_9              (specregionbegin  ) [ 000000000000000]
specpipeline_ln195 (specpipeline     ) [ 000000000000000]
v93                (load             ) [ 000000000000000]
zext_ln197_2       (zext             ) [ 000000000000000]
add_ln197_1        (add              ) [ 000000000000000]
sext_ln197         (sext             ) [ 000000000000000]
v78_addr           (getelementptr    ) [ 000000000000000]
store_ln197        (store            ) [ 000000000000000]
empty_339          (specregionend    ) [ 000000000000000]
br_ln0             (br               ) [ 001111111111111]
empty_340          (specregionend    ) [ 000000000000000]
br_ln172           (br               ) [ 011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v75">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v75"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v76">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v76"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v77">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v77"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v78">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v78"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mh_separate_i_s_l_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Attention_layer"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Softmax_layer"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Context_layer"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mh_merge_i_m_l_j_m"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="Q_h_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="K_h_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="V_h_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v88_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v88/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="v89_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v89/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="v90_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v90/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v75_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="15" slack="0"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v75_addr/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="v76_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="15" slack="0"/>
<pin id="111" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v76_addr/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v77_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="15" slack="0"/>
<pin id="118" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v77_addr/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="14" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v85/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v86/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v87/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="Q_h_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="11" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_h_addr/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="K_h_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="11" slack="0"/>
<pin id="149" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K_h_addr/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="V_h_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="11" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_h_addr/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln180_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln182_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln182/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln184_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="v90_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_addr/12 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v93/12 "/>
</bind>
</comp>

<comp id="190" class="1004" name="v78_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="15" slack="0"/>
<pin id="194" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v78_addr/13 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln197_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/13 "/>
</bind>
</comp>

<comp id="204" class="1005" name="h_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="h_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="indvar_flatten_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="1"/>
<pin id="217" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="indvar_flatten_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_s_0_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_s_0 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_s_0_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_s_0/3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="j_s_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="1"/>
<pin id="239" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_s_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="j_s_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="7" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_s_0/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="indvar_flatten11_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="1"/>
<pin id="250" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="indvar_flatten11_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="10" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/12 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_m_0_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_m_0 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_m_0_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_m_0/12 "/>
</bind>
</comp>

<comp id="270" class="1005" name="j_m_0_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="1"/>
<pin id="272" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_m_0 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="j_m_0_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_m_0/12 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_Softmax_layer_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln190/8 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_Attention_layer_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln188/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_Context_layer_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln192/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln172_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="h_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="shl_ln_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln176_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="0" index="1" bw="10" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln176_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="i_s_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln177_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="7" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln179_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="0"/>
<pin id="348" dir="0" index="2" bw="7" slack="0"/>
<pin id="349" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln179_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="0" index="2" bw="4" slack="0"/>
<pin id="357" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179_1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln177_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln179_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="10" slack="1"/>
<pin id="368" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="j_s_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_s_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="14" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="1"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln179_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="14" slack="0"/>
<pin id="385" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_15_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="0" index="1" bw="4" slack="1"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln179_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="0"/>
<pin id="396" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sub_ln179_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="14" slack="0"/>
<pin id="400" dir="0" index="1" bw="12" slack="0"/>
<pin id="401" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln179/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln179_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="1"/>
<pin id="406" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_2/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln179_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="15" slack="0"/>
<pin id="409" dir="0" index="1" bw="10" slack="0"/>
<pin id="410" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_1/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln179_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="15" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln179/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_16_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="0" index="1" bw="4" slack="2"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln177_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="0"/>
<pin id="429" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_1/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln180_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="2"/>
<pin id="433" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln180_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="0" index="1" bw="7" slack="0"/>
<pin id="437" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln180_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="11" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln193_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="0" index="1" bw="10" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/12 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln193_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln193/12 "/>
</bind>
</comp>

<comp id="459" class="1004" name="i_m_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_m/12 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln194_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="7" slack="0"/>
<pin id="467" dir="0" index="1" bw="7" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln194/12 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln196_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="7" slack="0"/>
<pin id="474" dir="0" index="2" bw="7" slack="0"/>
<pin id="475" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196/12 "/>
</bind>
</comp>

<comp id="479" class="1004" name="select_ln196_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="0" index="2" bw="4" slack="0"/>
<pin id="483" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196_1/12 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_19_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="0" index="1" bw="4" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/12 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln194_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_1/12 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln194_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/12 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln196_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/12 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln196_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="0"/>
<pin id="509" dir="0" index="1" bw="7" slack="0"/>
<pin id="510" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196/12 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln196_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196_1/12 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln197_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="0" index="1" bw="10" slack="8"/>
<pin id="521" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197/12 "/>
</bind>
</comp>

<comp id="523" class="1004" name="j_m_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_m/12 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_17_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="14" slack="0"/>
<pin id="531" dir="0" index="1" bw="4" slack="1"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln197_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="14" slack="0"/>
<pin id="538" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197/13 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_18_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="12" slack="0"/>
<pin id="542" dir="0" index="1" bw="4" slack="1"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/13 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln197_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="12" slack="0"/>
<pin id="549" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197_1/13 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sub_ln197_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="14" slack="0"/>
<pin id="553" dir="0" index="1" bw="12" slack="0"/>
<pin id="554" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln197/13 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln197_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="1"/>
<pin id="559" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197_2/13 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln197_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="15" slack="0"/>
<pin id="562" dir="0" index="1" bw="10" slack="0"/>
<pin id="563" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197_1/13 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sext_ln197_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="15" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln197/13 "/>
</bind>
</comp>

<comp id="571" class="1005" name="icmp_ln172_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="575" class="1005" name="h_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="0"/>
<pin id="577" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="580" class="1005" name="shl_ln_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="10" slack="1"/>
<pin id="582" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="586" class="1005" name="icmp_ln176_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln176 "/>
</bind>
</comp>

<comp id="590" class="1005" name="add_ln176_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="10" slack="0"/>
<pin id="592" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln176 "/>
</bind>
</comp>

<comp id="595" class="1005" name="select_ln179_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="7" slack="2"/>
<pin id="597" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="select_ln179 "/>
</bind>
</comp>

<comp id="600" class="1005" name="select_ln179_1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="0"/>
<pin id="602" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln179_1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="add_ln179_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="1"/>
<pin id="610" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln179 "/>
</bind>
</comp>

<comp id="613" class="1005" name="j_s_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="0"/>
<pin id="615" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_s "/>
</bind>
</comp>

<comp id="618" class="1005" name="v75_addr_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="14" slack="1"/>
<pin id="620" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v75_addr "/>
</bind>
</comp>

<comp id="623" class="1005" name="v76_addr_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="14" slack="1"/>
<pin id="625" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v76_addr "/>
</bind>
</comp>

<comp id="628" class="1005" name="v77_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="14" slack="1"/>
<pin id="630" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v77_addr "/>
</bind>
</comp>

<comp id="633" class="1005" name="icmp_ln193_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln193 "/>
</bind>
</comp>

<comp id="637" class="1005" name="add_ln193_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="10" slack="0"/>
<pin id="639" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln193 "/>
</bind>
</comp>

<comp id="642" class="1005" name="select_ln196_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="0"/>
<pin id="644" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln196_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="v90_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="1"/>
<pin id="651" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v90_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="add_ln197_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="1"/>
<pin id="656" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln197 "/>
</bind>
</comp>

<comp id="659" class="1005" name="j_m_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="7" slack="0"/>
<pin id="661" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_m "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="100" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="107" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="114" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="121" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="139" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="127" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="145" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="133" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="151" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="184" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="10" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="68" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="66" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="208" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="12" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="208" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="18" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="208" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="28" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="219" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="34" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="219" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="230" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="18" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="241" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="241" pin="4"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="339" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="333" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="230" pin="4"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="345" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="345" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="40" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="386"><net_src comp="376" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="44" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="397"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="383" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="411"><net_src comp="398" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="425"><net_src comp="26" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="28" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="430"><net_src comp="420" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="427" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="451"><net_src comp="252" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="34" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="252" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="36" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="263" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="18" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="274" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="38" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="32" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="274" pin="4"/><net_sink comp="471" pin=2"/></net>

<net id="484"><net_src comp="465" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="459" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="263" pin="4"/><net_sink comp="479" pin=2"/></net>

<net id="492"><net_src comp="26" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="479" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="28" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="471" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="471" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="495" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="503" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="522"><net_src comp="499" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="471" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="40" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="42" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="30" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="529" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="44" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="46" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="550"><net_src comp="540" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="536" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="547" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="564"><net_src comp="551" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="574"><net_src comp="301" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="307" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="583"><net_src comp="313" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="589"><net_src comp="321" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="327" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="598"><net_src comp="345" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="603"><net_src comp="353" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="607"><net_src comp="600" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="611"><net_src comp="365" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="616"><net_src comp="370" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="621"><net_src comp="100" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="626"><net_src comp="107" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="631"><net_src comp="114" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="636"><net_src comp="447" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="453" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="645"><net_src comp="479" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="652"><net_src comp="178" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="657"><net_src comp="518" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="662"><net_src comp="523" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="274" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v78 | {13 }
 - Input state : 
	Port: Self_attention : v75 | {4 5 }
	Port: Self_attention : v76 | {4 5 }
	Port: Self_attention : v77 | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln172 : 1
		h : 1
		br_ln172 : 2
		shl_ln : 1
	State 3
		icmp_ln176 : 1
		add_ln176 : 1
		br_ln176 : 2
		i_s : 1
		icmp_ln177 : 1
		select_ln179 : 2
		select_ln179_1 : 2
		zext_ln177 : 3
		add_ln179 : 4
		j_s : 3
	State 4
		zext_ln179 : 1
		zext_ln179_1 : 1
		sub_ln179 : 2
		add_ln179_1 : 3
		sext_ln179 : 4
		v75_addr : 5
		v76_addr : 5
		v77_addr : 5
		v85 : 6
		v86 : 6
		v87 : 6
	State 5
		zext_ln177_1 : 1
		add_ln180 : 2
		zext_ln180_1 : 3
		Q_h_addr : 4
		K_h_addr : 4
		V_h_addr : 4
		store_ln180 : 5
		store_ln182 : 5
		store_ln184 : 5
		empty_337 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		icmp_ln193 : 1
		add_ln193 : 1
		br_ln193 : 2
		i_m : 1
		icmp_ln194 : 1
		select_ln196 : 2
		select_ln196_1 : 2
		tmp_19 : 3
		zext_ln194_1 : 4
		zext_ln194 : 3
		zext_ln196 : 3
		add_ln196 : 5
		zext_ln196_1 : 6
		v90_addr : 7
		v93 : 8
		add_ln197 : 4
		j_m : 3
	State 13
		zext_ln197 : 1
		zext_ln197_1 : 1
		sub_ln197 : 2
		add_ln197_1 : 3
		sext_ln197 : 4
		v78_addr : 5
		store_ln197 : 6
		empty_339 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_Softmax_layer_fu_281  |    0    |    9    | 9.07375 |   1606  |   2617  |    0    |
|   call   | grp_Attention_layer_fu_287 |    2    |    5    |  17.873 |   703   |   1135  |    0    |
|          |  grp_Context_layer_fu_294  |    2    |    5    | 12.4287 |   683   |   1051  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |          h_fu_307          |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      add_ln176_fu_327      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |         i_s_fu_333         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      add_ln179_fu_365      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |         j_s_fu_370         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |     add_ln179_1_fu_407     |    0    |    0    |    0    |    0    |    17   |    0    |
|    add   |      add_ln180_fu_434      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |      add_ln193_fu_453      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |         i_m_fu_459         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      add_ln196_fu_507      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |      add_ln197_fu_518      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |         j_m_fu_523         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |     add_ln197_1_fu_560     |    0    |    0    |    0    |    0    |    17   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |      icmp_ln172_fu_301     |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      icmp_ln176_fu_321     |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |      icmp_ln177_fu_339     |    0    |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln193_fu_447     |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln194_fu_465     |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |      sub_ln179_fu_398      |    0    |    0    |    0    |    0    |    17   |    0    |
|          |      sub_ln197_fu_551      |    0    |    0    |    0    |    0    |    17   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |     select_ln179_fu_345    |    0    |    0    |    0    |    0    |    7    |    0    |
|  select  |    select_ln179_1_fu_353   |    0    |    0    |    0    |    0    |    4    |    0    |
|          |     select_ln196_fu_471    |    0    |    0    |    0    |    0    |    7    |    0    |
|          |    select_ln196_1_fu_479   |    0    |    0    |    0    |    0    |    4    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |        shl_ln_fu_313       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_s_fu_376        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_15_fu_387       |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|        tmp_16_fu_420       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_19_fu_487       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_17_fu_529       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_18_fu_540       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |      zext_ln177_fu_361     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln179_fu_383     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln179_1_fu_394    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln179_2_fu_404    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln177_1_fu_427    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_fu_431     |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln180_1_fu_440    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln194_1_fu_495    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln194_fu_499     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln196_fu_503     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln196_1_fu_513    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln197_fu_536     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln197_1_fu_547    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln197_2_fu_557    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |      sext_ln179_fu_413     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln197_fu_566     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                            |    4    |    19   | 39.3755 |   2992  |   5103  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| K_h|    2   |    0   |    0   |    0   |
| Q_h|    2   |    0   |    0   |    0   |
| V_h|    2   |    0   |    0   |    0   |
| v88|    2   |    0   |    0   |    0   |
| v89|    1   |    0   |    0   |    0   |
| v90|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   11   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln176_reg_590   |   10   |
|    add_ln179_reg_608   |   10   |
|    add_ln193_reg_637   |   10   |
|    add_ln197_reg_654   |   10   |
|       h_0_reg_204      |    4   |
|        h_reg_575       |    4   |
|      i_m_0_reg_259     |    4   |
|      i_s_0_reg_226     |    4   |
|   icmp_ln172_reg_571   |    1   |
|   icmp_ln176_reg_586   |    1   |
|   icmp_ln193_reg_633   |    1   |
|indvar_flatten11_reg_248|   10   |
| indvar_flatten_reg_215 |   10   |
|      j_m_0_reg_270     |    7   |
|       j_m_reg_659      |    7   |
|      j_s_0_reg_237     |    7   |
|       j_s_reg_613      |    7   |
| select_ln179_1_reg_600 |    4   |
|  select_ln179_reg_595  |    7   |
| select_ln196_1_reg_642 |    4   |
|     shl_ln_reg_580     |   10   |
|    v75_addr_reg_618    |   14   |
|    v76_addr_reg_623    |   14   |
|    v77_addr_reg_628    |   14   |
|    v90_addr_reg_649    |   10   |
+------------------------+--------+
|          Total         |   184  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_127 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_133 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_184 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   104  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    4   |   19   |   39   |  2992  |  5103  |    0   |
|   Memory  |   11   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   184  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   15   |   19   |   46   |  3176  |  5139  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
