
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000010  00800100  0000153a  000015ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000153a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000151  00800110  00800110  000015de  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000015de  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001610  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000420  00000000  00000000  0000164c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003cbe  00000000  00000000  00001a6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001ad4  00000000  00000000  0000572a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000216d  00000000  00000000  000071fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000a98  00000000  00000000  0000936c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000010d1  00000000  00000000  00009e04  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002290  00000000  00000000  0000aed5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000300  00000000  00000000  0000d165  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 28 00 	jmp	0x50	; 0x50 <__ctors_end>
       4:	0c 94 f3 03 	jmp	0x7e6	; 0x7e6 <__vector_1>
       8:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
       c:	0c 94 f1 00 	jmp	0x1e2	; 0x1e2 <__vector_3>
      10:	0c 94 20 01 	jmp	0x240	; 0x240 <__vector_4>
      14:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      18:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      1c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      20:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      24:	0c 94 9d 00 	jmp	0x13a	; 0x13a <__vector_9>
      28:	0c 94 26 0a 	jmp	0x144c	; 0x144c <__vector_10>
      2c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      30:	0c 94 3f 06 	jmp	0xc7e	; 0xc7e <__vector_12>
      34:	0c 94 d2 06 	jmp	0xda4	; 0xda4 <__vector_13>
      38:	0c 94 72 08 	jmp	0x10e4	; 0x10e4 <__vector_14>
      3c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__vector_15>
      40:	0c 94 b9 02 	jmp	0x572	; 0x572 <__vector_16>
      44:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      48:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      4c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>

00000050 <__ctors_end>:
      50:	11 24       	eor	r1, r1
      52:	1f be       	out	0x3f, r1	; 63
      54:	cf ef       	ldi	r28, 0xFF	; 255
      56:	d2 e0       	ldi	r29, 0x02	; 2
      58:	de bf       	out	0x3e, r29	; 62
      5a:	cd bf       	out	0x3d, r28	; 61

0000005c <__do_copy_data>:
      5c:	11 e0       	ldi	r17, 0x01	; 1
      5e:	a0 e0       	ldi	r26, 0x00	; 0
      60:	b1 e0       	ldi	r27, 0x01	; 1
      62:	ea e3       	ldi	r30, 0x3A	; 58
      64:	f5 e1       	ldi	r31, 0x15	; 21
      66:	02 c0       	rjmp	.+4      	; 0x6c <__do_copy_data+0x10>
      68:	05 90       	lpm	r0, Z+
      6a:	0d 92       	st	X+, r0
      6c:	a0 31       	cpi	r26, 0x10	; 16
      6e:	b1 07       	cpc	r27, r17
      70:	d9 f7       	brne	.-10     	; 0x68 <__do_copy_data+0xc>

00000072 <__do_clear_bss>:
      72:	22 e0       	ldi	r18, 0x02	; 2
      74:	a0 e1       	ldi	r26, 0x10	; 16
      76:	b1 e0       	ldi	r27, 0x01	; 1
      78:	01 c0       	rjmp	.+2      	; 0x7c <.do_clear_bss_start>

0000007a <.do_clear_bss_loop>:
      7a:	1d 92       	st	X+, r1

0000007c <.do_clear_bss_start>:
      7c:	a1 36       	cpi	r26, 0x61	; 97
      7e:	b2 07       	cpc	r27, r18
      80:	e1 f7       	brne	.-8      	; 0x7a <.do_clear_bss_loop>
      82:	0e 94 65 05 	call	0xaca	; 0xaca <main>
      86:	0c 94 9b 0a 	jmp	0x1536	; 0x1536 <_exit>

0000008a <__bad_interrupt>:
      8a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000008e <Init_ADC_Module>:

****************************************************************************/
void Start_ADC_Measurement(void)
{
    // Writing this bit kicks off the ADC measurement
    ADCSRA |= (1<<ADSC);
      8e:	ec e7       	ldi	r30, 0x7C	; 124
      90:	f0 e0       	ldi	r31, 0x00	; 0
      92:	80 81       	ld	r24, Z
      94:	8f 7b       	andi	r24, 0xBF	; 191
      96:	80 83       	st	Z, r24
      98:	a7 e7       	ldi	r26, 0x77	; 119
      9a:	b0 e0       	ldi	r27, 0x00	; 0
      9c:	8c 91       	ld	r24, X
      9e:	8b 7f       	andi	r24, 0xFB	; 251
      a0:	8c 93       	st	X, r24
      a2:	80 81       	ld	r24, Z
      a4:	88 60       	ori	r24, 0x08	; 8
      a6:	80 83       	st	Z, r24
      a8:	80 81       	ld	r24, Z
      aa:	88 7f       	andi	r24, 0xF8	; 248
      ac:	80 83       	st	Z, r24
      ae:	ea e7       	ldi	r30, 0x7A	; 122
      b0:	f0 e0       	ldi	r31, 0x00	; 0
      b2:	80 81       	ld	r24, Z
      b4:	88 68       	ori	r24, 0x88	; 136
      b6:	80 83       	st	Z, r24
      b8:	80 81       	ld	r24, Z
      ba:	88 7f       	andi	r24, 0xF8	; 248
      bc:	80 83       	st	Z, r24
      be:	08 95       	ret

000000c0 <__vector_15>:
    Description
        Handles ADC specific interrupts

****************************************************************************/
ISR(ADC_vect)
{
      c0:	1f 92       	push	r1
      c2:	0f 92       	push	r0
      c4:	0f b6       	in	r0, 0x3f	; 63
      c6:	0f 92       	push	r0
      c8:	11 24       	eor	r1, r1
      ca:	8f 93       	push	r24
      cc:	9f 93       	push	r25
      ce:	ef 93       	push	r30
      d0:	ff 93       	push	r31
    // Clear ADC Interrupt Flag
    ADCSRA |= (1<<ADIF);
      d2:	ea e7       	ldi	r30, 0x7A	; 122
      d4:	f0 e0       	ldi	r31, 0x00	; 0
      d6:	80 81       	ld	r24, Z
      d8:	80 61       	ori	r24, 0x10	; 16
      da:	80 83       	st	Z, r24
    // Get ADC from 2, 8-bit regs,
    //      no need for atomic because we are
    //      in an ISR which is technically an
    //      atomic section
    Last_ADC_Value = ADC;
      dc:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
      e0:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
      e4:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
      e8:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
      ec:	ff 91       	pop	r31
      ee:	ef 91       	pop	r30
      f0:	9f 91       	pop	r25
      f2:	8f 91       	pop	r24
      f4:	0f 90       	pop	r0
      f6:	0f be       	out	0x3f, r0	; 63
      f8:	0f 90       	pop	r0
      fa:	1f 90       	pop	r1
      fc:	18 95       	reti

000000fe <stop_signal>:
    }
    else
    {
        return true;
    }
}
      fe:	60 e0       	ldi	r22, 0x00	; 0
     100:	81 e0       	ldi	r24, 0x01	; 1
     102:	0e 94 10 07 	call	0xe20	; 0xe20 <Set_PWM_Duty_Cycle>
     106:	08 95       	ret

00000108 <Init_Analog_Servo_Driver>:
     108:	60 e0       	ldi	r22, 0x00	; 0
     10a:	70 e0       	ldi	r23, 0x00	; 0
     10c:	cb 01       	movw	r24, r22
     10e:	0e 94 7f 00 	call	0xfe	; 0xfe <stop_signal>
     112:	e3 e8       	ldi	r30, 0x83	; 131
     114:	f0 e0       	ldi	r31, 0x00	; 0
     116:	80 81       	ld	r24, Z
     118:	8f 7d       	andi	r24, 0xDF	; 223
     11a:	80 83       	st	Z, r24
     11c:	2b 98       	cbi	0x05, 3	; 5
     11e:	10 92 10 01 	sts	0x0110, r1	; 0x800110 <__data_end>
     122:	ef e6       	ldi	r30, 0x6F	; 111
     124:	f0 e0       	ldi	r31, 0x00	; 0
     126:	80 81       	ld	r24, Z
     128:	81 60       	ori	r24, 0x01	; 1
     12a:	80 83       	st	Z, r24
     12c:	6f e7       	ldi	r22, 0x7F	; 127
     12e:	70 e0       	ldi	r23, 0x00	; 0
     130:	81 e1       	ldi	r24, 0x11	; 17
     132:	91 e0       	ldi	r25, 0x01	; 1
     134:	0e 94 98 09 	call	0x1330	; 0x1330 <Register_Timer>
     138:	08 95       	ret

0000013a <__vector_9>:
        -       TOP Interrupt
        3       Do nothing

****************************************************************************/
ISR(TIMER1_OVF_vect)
{
     13a:	1f 92       	push	r1
     13c:	0f 92       	push	r0
     13e:	0f b6       	in	r0, 0x3f	; 63
     140:	0f 92       	push	r0
     142:	11 24       	eor	r1, r1
     144:	8f 93       	push	r24
     146:	ef 93       	push	r30
     148:	ff 93       	push	r31
    // Switch for fastest execution time
    switch (Step)
     14a:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <__data_end>
     14e:	88 23       	and	r24, r24
     150:	19 f0       	breq	.+6      	; 0x158 <__vector_9+0x1e>
     152:	81 30       	cpi	r24, 0x01	; 1
     154:	39 f0       	breq	.+14     	; 0x164 <__vector_9+0x2a>
     156:	0c c0       	rjmp	.+24     	; 0x170 <__vector_9+0x36>
    {
        case STEP0:
            // Enable PWM out on the analog servo drive pin
            TCCR1D |= (1<<ANALOG_SERVO_PWM_EN);
     158:	e3 e8       	ldi	r30, 0x83	; 131
     15a:	f0 e0       	ldi	r31, 0x00	; 0
     15c:	80 81       	ld	r24, Z
     15e:	80 62       	ori	r24, 0x20	; 32
     160:	80 83       	st	Z, r24
            break;
     162:	06 c0       	rjmp	.+12     	; 0x170 <__vector_9+0x36>

        case STEP1:
            // Disable PWM out on the analog servo drive pin
            TCCR1D &= ~(1<<ANALOG_SERVO_PWM_EN);
     164:	e3 e8       	ldi	r30, 0x83	; 131
     166:	f0 e0       	ldi	r31, 0x00	; 0
     168:	80 81       	ld	r24, Z
     16a:	8f 7d       	andi	r24, 0xDF	; 223
     16c:	80 83       	st	Z, r24
            // Drive line low (This order is okay because at TOP
            //  the line should be low, this also seems to have
            //  less jitter based on o'scope-ing)
            ANALOG_SERVO_DRV_PORT &= ~(1<<ANALOG_SERVO_DRV_PIN);
     16e:	2b 98       	cbi	0x05, 3	; 5
        default:
            break;
    }

    // Increment step number for next TOP interrupt
    Step++;
     170:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <__data_end>
     174:	8f 5f       	subi	r24, 0xFF	; 255
    Step &= STEP_BITS_XOR_MASK;
     176:	83 70       	andi	r24, 0x03	; 3
     178:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <__data_end>
}
     17c:	ff 91       	pop	r31
     17e:	ef 91       	pop	r30
     180:	8f 91       	pop	r24
     182:	0f 90       	pop	r0
     184:	0f be       	out	0x3f, r0	; 63
     186:	0f 90       	pop	r0
     188:	1f 90       	pop	r1
     18a:	18 95       	reti

0000018c <Init_Buttons>:
    PCMSK1 |= (1<<PINB7);
    DDRB &= ~(1<<PINB7);
    #endif

    // Sample current state of pins
    Current_Port_A_State = PINA;
     18c:	90 b1       	in	r25, 0x00	; 0
     18e:	90 93 16 01 	sts	0x0116, r25	; 0x800116 <Current_Port_A_State>
    Current_Port_B_State = PINB;
     192:	83 b1       	in	r24, 0x03	; 3
     194:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <Current_Port_B_State>

    // Save current pin state as last pin state
    Last_Port_A_State = Current_Port_A_State;
     198:	90 93 18 01 	sts	0x0118, r25	; 0x800118 <Last_Port_A_State>
    Last_Port_B_State = Current_Port_B_State;
     19c:	80 93 17 01 	sts	0x0117, r24	; 0x800117 <Last_Port_B_State>

    // Register our debounce timer
    Register_Timer(&Debounce_Timer, Post_Event);
     1a0:	6e e2       	ldi	r22, 0x2E	; 46
     1a2:	73 e0       	ldi	r23, 0x03	; 3
     1a4:	82 e0       	ldi	r24, 0x02	; 2
     1a6:	91 e0       	ldi	r25, 0x01	; 1
     1a8:	0e 94 98 09 	call	0x1330	; 0x1330 <Register_Timer>

    // Enable the pin change interrupts for both ports
    PCICR |= ((1<<PCIE1)|(1<<PCIE0));
     1ac:	e8 e6       	ldi	r30, 0x68	; 104
     1ae:	f0 e0       	ldi	r31, 0x00	; 0
     1b0:	80 81       	ld	r24, Z
     1b2:	83 60       	ori	r24, 0x03	; 3
     1b4:	80 83       	st	Z, r24
     1b6:	08 95       	ret

000001b8 <Run_Buttons>:
        This function runs events related to the buttons.

****************************************************************************/
void Run_Buttons(uint32_t event)
{
    switch (event)
     1b8:	61 15       	cp	r22, r1
     1ba:	70 42       	sbci	r23, 0x20	; 32
     1bc:	81 05       	cpc	r24, r1
     1be:	91 05       	cpc	r25, r1
     1c0:	79 f4       	brne	.+30     	; 0x1e0 <Run_Buttons+0x28>
    {
        case EVT_BTN_DEBOUNCE_TIMEOUT:
            // The debounce period has ended.

            // Sample the pins
            Current_Port_A_State = PINA;
     1c2:	90 b1       	in	r25, 0x00	; 0
     1c4:	90 93 16 01 	sts	0x0116, r25	; 0x800116 <Current_Port_A_State>
            Current_Port_B_State = PINB;
     1c8:	83 b1       	in	r24, 0x03	; 3
     1ca:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <Current_Port_B_State>

            // Check for differences, and post events for them
            handle_btn_evts();

            // Save current pin state as last pin state
            Last_Port_A_State = Current_Port_A_State;
     1ce:	90 93 18 01 	sts	0x0118, r25	; 0x800118 <Last_Port_A_State>
            Last_Port_B_State = Current_Port_B_State;
     1d2:	80 93 17 01 	sts	0x0117, r24	; 0x800117 <Last_Port_B_State>

            // Re-enable pin change interrupts for port A and port B
            PCICR |= ((1<<PCIE1)|(1<<PCIE0));
     1d6:	e8 e6       	ldi	r30, 0x68	; 104
     1d8:	f0 e0       	ldi	r31, 0x00	; 0
     1da:	80 81       	ld	r24, Z
     1dc:	83 60       	ori	r24, 0x03	; 3
     1de:	80 83       	st	Z, r24
     1e0:	08 95       	ret

000001e2 <__vector_3>:
// #############################################################################
// ------------ INTERRUPT SERVICE ROUTINE
// #############################################################################

ISR(PCINT0_vect)
{
     1e2:	1f 92       	push	r1
     1e4:	0f 92       	push	r0
     1e6:	0f b6       	in	r0, 0x3f	; 63
     1e8:	0f 92       	push	r0
     1ea:	11 24       	eor	r1, r1
     1ec:	2f 93       	push	r18
     1ee:	3f 93       	push	r19
     1f0:	4f 93       	push	r20
     1f2:	5f 93       	push	r21
     1f4:	6f 93       	push	r22
     1f6:	7f 93       	push	r23
     1f8:	8f 93       	push	r24
     1fa:	9f 93       	push	r25
     1fc:	af 93       	push	r26
     1fe:	bf 93       	push	r27
     200:	ef 93       	push	r30
     202:	ff 93       	push	r31
    // Disable pin interrupts for this port
    PCICR &= ~(1<<PCIE0);
     204:	e8 e6       	ldi	r30, 0x68	; 104
     206:	f0 e0       	ldi	r31, 0x00	; 0
     208:	80 81       	ld	r24, Z
     20a:	8e 7f       	andi	r24, 0xFE	; 254
     20c:	80 83       	st	Z, r24
    // Start debounce timer
    Start_Timer(&Debounce_Timer, DEBOUNCE_TIME_MS);
     20e:	4a e0       	ldi	r20, 0x0A	; 10
     210:	50 e0       	ldi	r21, 0x00	; 0
     212:	60 e0       	ldi	r22, 0x00	; 0
     214:	70 e0       	ldi	r23, 0x00	; 0
     216:	82 e0       	ldi	r24, 0x02	; 2
     218:	91 e0       	ldi	r25, 0x01	; 1
     21a:	0e 94 e5 09 	call	0x13ca	; 0x13ca <Start_Timer>
}
     21e:	ff 91       	pop	r31
     220:	ef 91       	pop	r30
     222:	bf 91       	pop	r27
     224:	af 91       	pop	r26
     226:	9f 91       	pop	r25
     228:	8f 91       	pop	r24
     22a:	7f 91       	pop	r23
     22c:	6f 91       	pop	r22
     22e:	5f 91       	pop	r21
     230:	4f 91       	pop	r20
     232:	3f 91       	pop	r19
     234:	2f 91       	pop	r18
     236:	0f 90       	pop	r0
     238:	0f be       	out	0x3f, r0	; 63
     23a:	0f 90       	pop	r0
     23c:	1f 90       	pop	r1
     23e:	18 95       	reti

00000240 <__vector_4>:

ISR(PCINT1_vect)
{
     240:	1f 92       	push	r1
     242:	0f 92       	push	r0
     244:	0f b6       	in	r0, 0x3f	; 63
     246:	0f 92       	push	r0
     248:	11 24       	eor	r1, r1
     24a:	2f 93       	push	r18
     24c:	3f 93       	push	r19
     24e:	4f 93       	push	r20
     250:	5f 93       	push	r21
     252:	6f 93       	push	r22
     254:	7f 93       	push	r23
     256:	8f 93       	push	r24
     258:	9f 93       	push	r25
     25a:	af 93       	push	r26
     25c:	bf 93       	push	r27
     25e:	ef 93       	push	r30
     260:	ff 93       	push	r31
    // Disable pin interrupts for this port
    PCICR &= ~(1<<PCIE1);
     262:	e8 e6       	ldi	r30, 0x68	; 104
     264:	f0 e0       	ldi	r31, 0x00	; 0
     266:	80 81       	ld	r24, Z
     268:	8d 7f       	andi	r24, 0xFD	; 253
     26a:	80 83       	st	Z, r24
    // Start debounce timer
    Start_Timer(&Debounce_Timer, DEBOUNCE_TIME_MS);
     26c:	4a e0       	ldi	r20, 0x0A	; 10
     26e:	50 e0       	ldi	r21, 0x00	; 0
     270:	60 e0       	ldi	r22, 0x00	; 0
     272:	70 e0       	ldi	r23, 0x00	; 0
     274:	82 e0       	ldi	r24, 0x02	; 2
     276:	91 e0       	ldi	r25, 0x01	; 1
     278:	0e 94 e5 09 	call	0x13ca	; 0x13ca <Start_Timer>
}
     27c:	ff 91       	pop	r31
     27e:	ef 91       	pop	r30
     280:	bf 91       	pop	r27
     282:	af 91       	pop	r26
     284:	9f 91       	pop	r25
     286:	8f 91       	pop	r24
     288:	7f 91       	pop	r23
     28a:	6f 91       	pop	r22
     28c:	5f 91       	pop	r21
     28e:	4f 91       	pop	r20
     290:	3f 91       	pop	r19
     292:	2f 91       	pop	r18
     294:	0f 90       	pop	r0
     296:	0f be       	out	0x3f, r0	; 63
     298:	0f 90       	pop	r0
     29a:	1f 90       	pop	r1
     29c:	18 95       	reti

0000029e <CAN_Reset>:
	// Value to Set
	uint8_t Data_2_Write[RX_STATUS_TX_LENGTH] = {MCP_RX_STATUS};
	
	// Call SPI command
	Write_SPI(RX_STATUS_TX_LENGTH, RX_STATUS_RX_LENGTH, Data_2_Write, Variable_2_Set);	
}
     29e:	cf 93       	push	r28
     2a0:	df 93       	push	r29
     2a2:	1f 92       	push	r1
     2a4:	cd b7       	in	r28, 0x3d	; 61
     2a6:	de b7       	in	r29, 0x3e	; 62
     2a8:	80 ec       	ldi	r24, 0xC0	; 192
     2aa:	89 83       	std	Y+1, r24	; 0x01
     2ac:	20 e0       	ldi	r18, 0x00	; 0
     2ae:	30 e0       	ldi	r19, 0x00	; 0
     2b0:	ae 01       	movw	r20, r28
     2b2:	4f 5f       	subi	r20, 0xFF	; 255
     2b4:	5f 4f       	sbci	r21, 0xFF	; 255
     2b6:	60 e0       	ldi	r22, 0x00	; 0
     2b8:	81 e0       	ldi	r24, 0x01	; 1
     2ba:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <Write_SPI>
     2be:	0f 90       	pop	r0
     2c0:	df 91       	pop	r29
     2c2:	cf 91       	pop	r28
     2c4:	08 95       	ret

000002c6 <CAN_Read>:
     2c6:	cf 93       	push	r28
     2c8:	df 93       	push	r29
     2ca:	00 d0       	rcall	.+0      	; 0x2cc <CAN_Read+0x6>
     2cc:	cd b7       	in	r28, 0x3d	; 61
     2ce:	de b7       	in	r29, 0x3e	; 62
     2d0:	9b 01       	movw	r18, r22
     2d2:	93 e0       	ldi	r25, 0x03	; 3
     2d4:	99 83       	std	Y+1, r25	; 0x01
     2d6:	8a 83       	std	Y+2, r24	; 0x02
     2d8:	ae 01       	movw	r20, r28
     2da:	4f 5f       	subi	r20, 0xFF	; 255
     2dc:	5f 4f       	sbci	r21, 0xFF	; 255
     2de:	61 e0       	ldi	r22, 0x01	; 1
     2e0:	82 e0       	ldi	r24, 0x02	; 2
     2e2:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <Write_SPI>
     2e6:	0f 90       	pop	r0
     2e8:	0f 90       	pop	r0
     2ea:	df 91       	pop	r29
     2ec:	cf 91       	pop	r28
     2ee:	08 95       	ret

000002f0 <CAN_Write>:
     2f0:	cf 93       	push	r28
     2f2:	df 93       	push	r29
     2f4:	00 d0       	rcall	.+0      	; 0x2f6 <CAN_Write+0x6>
     2f6:	1f 92       	push	r1
     2f8:	cd b7       	in	r28, 0x3d	; 61
     2fa:	de b7       	in	r29, 0x3e	; 62
     2fc:	92 e0       	ldi	r25, 0x02	; 2
     2fe:	99 83       	std	Y+1, r25	; 0x01
     300:	8a 83       	std	Y+2, r24	; 0x02
     302:	fb 01       	movw	r30, r22
     304:	80 81       	ld	r24, Z
     306:	8b 83       	std	Y+3, r24	; 0x03
     308:	20 e0       	ldi	r18, 0x00	; 0
     30a:	30 e0       	ldi	r19, 0x00	; 0
     30c:	ae 01       	movw	r20, r28
     30e:	4f 5f       	subi	r20, 0xFF	; 255
     310:	5f 4f       	sbci	r21, 0xFF	; 255
     312:	60 e0       	ldi	r22, 0x00	; 0
     314:	83 e0       	ldi	r24, 0x03	; 3
     316:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <Write_SPI>
     31a:	0f 90       	pop	r0
     31c:	0f 90       	pop	r0
     31e:	0f 90       	pop	r0
     320:	df 91       	pop	r29
     322:	cf 91       	pop	r28
     324:	08 95       	ret

00000326 <CAN_Bit_Modify>:
        Performs bit modify operation on CAN module

****************************************************************************/

void CAN_Bit_Modify(uint8_t Register_2_Set, uint8_t Bits_2_Change, uint8_t* Value_2_Set)
{
     326:	cf 93       	push	r28
     328:	df 93       	push	r29
     32a:	00 d0       	rcall	.+0      	; 0x32c <CAN_Bit_Modify+0x6>
     32c:	00 d0       	rcall	.+0      	; 0x32e <CAN_Bit_Modify+0x8>
     32e:	cd b7       	in	r28, 0x3d	; 61
     330:	de b7       	in	r29, 0x3e	; 62
    // Define constants
    #define BM_TX_LENGTH 4
    #define BM_RX_LENGTH 0
	
    // Value to Set
    uint8_t Data_2_Write[BM_TX_LENGTH] = {MCP_BITMOD, Register_2_Set, Bits_2_Change, Value_2_Set[0]};
     332:	95 e0       	ldi	r25, 0x05	; 5
     334:	99 83       	std	Y+1, r25	; 0x01
     336:	8a 83       	std	Y+2, r24	; 0x02
     338:	6b 83       	std	Y+3, r22	; 0x03
     33a:	fa 01       	movw	r30, r20
     33c:	80 81       	ld	r24, Z
     33e:	8c 83       	std	Y+4, r24	; 0x04
    
    // Call SPI command
    Write_SPI(BM_TX_LENGTH, BM_RX_LENGTH, Data_2_Write, NULL);
     340:	20 e0       	ldi	r18, 0x00	; 0
     342:	30 e0       	ldi	r19, 0x00	; 0
     344:	ae 01       	movw	r20, r28
     346:	4f 5f       	subi	r20, 0xFF	; 255
     348:	5f 4f       	sbci	r21, 0xFF	; 255
     34a:	60 e0       	ldi	r22, 0x00	; 0
     34c:	84 e0       	ldi	r24, 0x04	; 4
     34e:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <Write_SPI>
}
     352:	0f 90       	pop	r0
     354:	0f 90       	pop	r0
     356:	0f 90       	pop	r0
     358:	0f 90       	pop	r0
     35a:	df 91       	pop	r29
     35c:	cf 91       	pop	r28
     35e:	08 95       	ret

00000360 <CAN_Initialize_1>:
    Description
        Initializes the CAN module MCP25625

****************************************************************************/
void CAN_Initialize_1(void)
{
     360:	cf 93       	push	r28
     362:	df 93       	push	r29
    // Reset the CAN Module and enter in configuration mode
    CAN_Reset();
     364:	0e 94 4f 01 	call	0x29e	; 0x29e <CAN_Reset>
    
    // Enter configuration mode, abort all pending transmissions and disable one shot mode
    TX_Data[0] = (MODE_CONFIG|ABORT_TX);
     368:	80 e9       	ldi	r24, 0x90	; 144
     36a:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <TX_Data>
    CAN_Write(MCP_CANCTRL, TX_Data);
     36e:	6c e1       	ldi	r22, 0x1C	; 28
     370:	71 e0       	ldi	r23, 0x01	; 1
     372:	8f e0       	ldi	r24, 0x0F	; 15
     374:	0e 94 78 01 	call	0x2f0	; 0x2f0 <CAN_Write>
	
    // Disable CLKOUT
    TX_Data[0] = CLKOUT_DISABLE;
     378:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <TX_Data>
    CAN_Bit_Modify(MCP_CANCTRL, (1 << 2), TX_Data);
     37c:	4c e1       	ldi	r20, 0x1C	; 28
     37e:	51 e0       	ldi	r21, 0x01	; 1
     380:	64 e0       	ldi	r22, 0x04	; 4
     382:	8f e0       	ldi	r24, 0x0F	; 15
     384:	0e 94 93 01 	call	0x326	; 0x326 <CAN_Bit_Modify>
	
    // Set CNF Bit Time registers for Baud Rate = 312500 b/s
	TX_Data[0] = 0x41;
     388:	d1 e4       	ldi	r29, 0x41	; 65
     38a:	d0 93 1c 01 	sts	0x011C, r29	; 0x80011c <TX_Data>
	CAN_Bit_Modify(MCP_CNF1, (1 << 0), TX_Data);
     38e:	4c e1       	ldi	r20, 0x1C	; 28
     390:	51 e0       	ldi	r21, 0x01	; 1
     392:	61 e0       	ldi	r22, 0x01	; 1
     394:	8a e2       	ldi	r24, 0x2A	; 42
     396:	0e 94 93 01 	call	0x326	; 0x326 <CAN_Bit_Modify>
	TX_Data[0] = 0xF1;
     39a:	c1 ef       	ldi	r28, 0xF1	; 241
     39c:	c0 93 1c 01 	sts	0x011C, r28	; 0x80011c <TX_Data>
	CAN_Bit_Modify(MCP_CNF2, ((1 << 0)|(1 << 1)|(1 << 2)), TX_Data);
     3a0:	4c e1       	ldi	r20, 0x1C	; 28
     3a2:	51 e0       	ldi	r21, 0x01	; 1
     3a4:	67 e0       	ldi	r22, 0x07	; 7
     3a6:	89 e2       	ldi	r24, 0x29	; 41
     3a8:	0e 94 93 01 	call	0x326	; 0x326 <CAN_Bit_Modify>
	TX_Data[0] = 0xF1;
     3ac:	c0 93 1c 01 	sts	0x011C, r28	; 0x80011c <TX_Data>
	CAN_Bit_Modify(MCP_CNF2, ((1 << 3)|(1 << 4)|(1 << 5)), TX_Data);
     3b0:	4c e1       	ldi	r20, 0x1C	; 28
     3b2:	51 e0       	ldi	r21, 0x01	; 1
     3b4:	68 e3       	ldi	r22, 0x38	; 56
     3b6:	89 e2       	ldi	r24, 0x29	; 41
     3b8:	0e 94 93 01 	call	0x326	; 0x326 <CAN_Bit_Modify>
	TX_Data[0] = 0xF1;
     3bc:	c0 93 1c 01 	sts	0x011C, r28	; 0x80011c <TX_Data>
	CAN_Bit_Modify(MCP_CNF2, ((1 << 7)|(1 << 6)), TX_Data);
     3c0:	4c e1       	ldi	r20, 0x1C	; 28
     3c2:	51 e0       	ldi	r21, 0x01	; 1
     3c4:	60 ec       	ldi	r22, 0xC0	; 192
     3c6:	89 e2       	ldi	r24, 0x29	; 41
     3c8:	0e 94 93 01 	call	0x326	; 0x326 <CAN_Bit_Modify>
	TX_Data[0] = 0x85;
     3cc:	85 e8       	ldi	r24, 0x85	; 133
     3ce:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <TX_Data>
    CAN_Write(MCP_CNF3, TX_Data);
     3d2:	6c e1       	ldi	r22, 0x1C	; 28
     3d4:	71 e0       	ldi	r23, 0x01	; 1
     3d6:	88 e2       	ldi	r24, 0x28	; 40
     3d8:	0e 94 78 01 	call	0x2f0	; 0x2f0 <CAN_Write>
	TX_Data[0] = 0x41;
     3dc:	d0 93 1c 01 	sts	0x011C, r29	; 0x80011c <TX_Data>
	CAN_Bit_Modify(MCP_CNF1, ((1 << 7)|(1 << 6)), TX_Data);
     3e0:	4c e1       	ldi	r20, 0x1C	; 28
     3e2:	51 e0       	ldi	r21, 0x01	; 1
     3e4:	60 ec       	ldi	r22, 0xC0	; 192
     3e6:	8a e2       	ldi	r24, 0x2A	; 42
     3e8:	0e 94 93 01 	call	0x326	; 0x326 <CAN_Bit_Modify>
}
     3ec:	df 91       	pop	r29
     3ee:	cf 91       	pop	r28
     3f0:	08 95       	ret

000003f2 <CAN_Initialize_2>:
void CAN_Initialize_2(void)
{
    // Set interrupt registers
    
    // Enable all interrupts
    TX_Data[0] = 0xFF;
     3f2:	8f ef       	ldi	r24, 0xFF	; 255
     3f4:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <TX_Data>
    CAN_Write(MCP_CANINTE, TX_Data);
     3f8:	6c e1       	ldi	r22, 0x1C	; 28
     3fa:	71 e0       	ldi	r23, 0x01	; 1
     3fc:	8b e2       	ldi	r24, 0x2B	; 43
     3fe:	0e 94 78 01 	call	0x2f0	; 0x2f0 <CAN_Write>

    // Set up TX Buffer 0
    TX_Data[0] = MCP_TXB_TXP10_M; // Highest message priority
     402:	83 e0       	ldi	r24, 0x03	; 3
     404:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <TX_Data>
    CAN_Write(MCP_TXB0CTRL, TX_Data);
     408:	6c e1       	ldi	r22, 0x1C	; 28
     40a:	71 e0       	ldi	r23, 0x01	; 1
     40c:	80 e3       	ldi	r24, 0x30	; 48
     40e:	0e 94 78 01 	call	0x2f0	; 0x2f0 <CAN_Write>
    
    // Set RTS pins as digital inputs
    TX_Data[0] = 0;
     412:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <TX_Data>
    CAN_Write(MCP_RTSCTRL, TX_Data);
     416:	6c e1       	ldi	r22, 0x1C	; 28
     418:	71 e0       	ldi	r23, 0x01	; 1
     41a:	8d e0       	ldi	r24, 0x0D	; 13
     41c:	0e 94 78 01 	call	0x2f0	; 0x2f0 <CAN_Write>
    
    // Set identifier of TX Buffer 0 to 1
    TX_Data[0] = 0;
     420:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <TX_Data>
    CAN_Write(MCP_TXB0SIDH, TX_Data);
     424:	6c e1       	ldi	r22, 0x1C	; 28
     426:	71 e0       	ldi	r23, 0x01	; 1
     428:	81 e3       	ldi	r24, 0x31	; 49
     42a:	0e 94 78 01 	call	0x2f0	; 0x2f0 <CAN_Write>
    TX_Data[0] = 0x20;
     42e:	80 e2       	ldi	r24, 0x20	; 32
     430:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <TX_Data>
    CAN_Write(MCP_TXB0SIDL, TX_Data);
     434:	6c e1       	ldi	r22, 0x1C	; 28
     436:	71 e0       	ldi	r23, 0x01	; 1
     438:	82 e3       	ldi	r24, 0x32	; 50
     43a:	0e 94 78 01 	call	0x2f0	; 0x2f0 <CAN_Write>
    
    // Set identifier of RX Buffer 0 to 0
    TX_Data[0] = 0;
     43e:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <TX_Data>
    CAN_Write(MCP_RXF0SIDH, TX_Data);
     442:	6c e1       	ldi	r22, 0x1C	; 28
     444:	71 e0       	ldi	r23, 0x01	; 1
     446:	80 e0       	ldi	r24, 0x00	; 0
     448:	0e 94 78 01 	call	0x2f0	; 0x2f0 <CAN_Write>
    CAN_Write(MCP_RXF0SIDL, TX_Data);
     44c:	6c e1       	ldi	r22, 0x1C	; 28
     44e:	71 e0       	ldi	r23, 0x01	; 1
     450:	81 e0       	ldi	r24, 0x01	; 1
     452:	0e 94 78 01 	call	0x2f0	; 0x2f0 <CAN_Write>
    
    TX_Data[0] = 0x60;
     456:	80 e6       	ldi	r24, 0x60	; 96
     458:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <TX_Data>
    CAN_Write(MCP_RXB0CTRL, TX_Data);
     45c:	6c e1       	ldi	r22, 0x1C	; 28
     45e:	71 e0       	ldi	r23, 0x01	; 1
     460:	0e 94 78 01 	call	0x2f0	; 0x2f0 <CAN_Write>
    
    // Switch to Normal Mode
    TX_Data[0] = (MCP_NORMAL);
     464:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <TX_Data>
    CAN_Bit_Modify(MCP_CANCTRL, ((1 << 5)|(1 << 6)|(1 << 7)), TX_Data);
     468:	4c e1       	ldi	r20, 0x1C	; 28
     46a:	51 e0       	ldi	r21, 0x01	; 1
     46c:	60 ee       	ldi	r22, 0xE0	; 224
     46e:	8f e0       	ldi	r24, 0x0F	; 15
     470:	0e 94 93 01 	call	0x326	; 0x326 <CAN_Bit_Modify>
    
    RX_Data[0] = &Recv_Byte;
     474:	89 e1       	ldi	r24, 0x19	; 25
     476:	91 e0       	ldi	r25, 0x01	; 1
     478:	90 93 1b 01 	sts	0x011B, r25	; 0x80011b <RX_Data+0x1>
     47c:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <RX_Data>
    CAN_Read(MCP_CANSTAT, RX_Data);
     480:	6a e1       	ldi	r22, 0x1A	; 26
     482:	71 e0       	ldi	r23, 0x01	; 1
     484:	8e e0       	ldi	r24, 0x0E	; 14
     486:	0e 94 63 01 	call	0x2c6	; 0x2c6 <CAN_Read>
     48a:	08 95       	ret

0000048c <CAN_Send_Message>:
        Sends a CAN Message on the CAN Bus

****************************************************************************/

void CAN_Send_Message(uint8_t Msg_Length, uint8_t* Transmit_Data)
{	
     48c:	ef 92       	push	r14
     48e:	ff 92       	push	r15
     490:	0f 93       	push	r16
     492:	1f 93       	push	r17
     494:	cf 93       	push	r28
	// If invalid CAN Message Length don't perform transmit
	if (Msg_Length > 8)
     496:	89 30       	cpi	r24, 0x09	; 9
     498:	30 f5       	brcc	.+76     	; 0x4e6 <CAN_Send_Message+0x5a>
     49a:	7b 01       	movw	r14, r22
     49c:	c8 2f       	mov	r28, r24
	{
		return;
	}
	// Set message length
	TX_Data[0] = Msg_Length;
     49e:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <TX_Data>
	CAN_Write(MCP_TXB0DLC, TX_Data);
     4a2:	6c e1       	ldi	r22, 0x1C	; 28
     4a4:	71 e0       	ldi	r23, 0x01	; 1
     4a6:	85 e3       	ldi	r24, 0x35	; 53
     4a8:	0e 94 78 01 	call	0x2f0	; 0x2f0 <CAN_Write>
	// Write in transmit data to required registers
	for (int i = 0; i < Msg_Length; i++)
     4ac:	cc 23       	and	r28, r28
     4ae:	91 f0       	breq	.+36     	; 0x4d4 <CAN_Send_Message+0x48>
     4b0:	87 01       	movw	r16, r14
     4b2:	ec 0e       	add	r14, r28
     4b4:	f1 1c       	adc	r15, r1
     4b6:	c6 e3       	ldi	r28, 0x36	; 54
	{
		TX_Data[0] = Transmit_Data[i];
     4b8:	f8 01       	movw	r30, r16
     4ba:	81 91       	ld	r24, Z+
     4bc:	8f 01       	movw	r16, r30
     4be:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <TX_Data>
		CAN_Write(MCP_TXB0D0 + i, TX_Data);
     4c2:	6c e1       	ldi	r22, 0x1C	; 28
     4c4:	71 e0       	ldi	r23, 0x01	; 1
     4c6:	8c 2f       	mov	r24, r28
     4c8:	0e 94 78 01 	call	0x2f0	; 0x2f0 <CAN_Write>
     4cc:	cf 5f       	subi	r28, 0xFF	; 255
	}
	// Set message length
	TX_Data[0] = Msg_Length;
	CAN_Write(MCP_TXB0DLC, TX_Data);
	// Write in transmit data to required registers
	for (int i = 0; i < Msg_Length; i++)
     4ce:	0e 15       	cp	r16, r14
     4d0:	1f 05       	cpc	r17, r15
     4d2:	91 f7       	brne	.-28     	; 0x4b8 <CAN_Send_Message+0x2c>
	{
		TX_Data[0] = Transmit_Data[i];
		CAN_Write(MCP_TXB0D0 + i, TX_Data);
	}
	// Transmit message
	TX_Data[0] = 0xFF;
     4d4:	8f ef       	ldi	r24, 0xFF	; 255
     4d6:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <TX_Data>
	CAN_Bit_Modify(MCP_TXB0CTRL, (1 << 3), TX_Data);
     4da:	4c e1       	ldi	r20, 0x1C	; 28
     4dc:	51 e0       	ldi	r21, 0x01	; 1
     4de:	68 e0       	ldi	r22, 0x08	; 8
     4e0:	80 e3       	ldi	r24, 0x30	; 48
     4e2:	0e 94 93 01 	call	0x326	; 0x326 <CAN_Bit_Modify>
}
     4e6:	cf 91       	pop	r28
     4e8:	1f 91       	pop	r17
     4ea:	0f 91       	pop	r16
     4ec:	ff 90       	pop	r15
     4ee:	ef 90       	pop	r14
     4f0:	08 95       	ret

000004f2 <CAN_Read_Message>:
        Reads CAN message from the CAN Bus

****************************************************************************/

void CAN_Read_Message(uint8_t** Recv_Data)
{
     4f2:	0f 93       	push	r16
     4f4:	1f 93       	push	r17
     4f6:	cf 93       	push	r28
	RX_Data[0] = &Recv_Byte;
     4f8:	29 e1       	ldi	r18, 0x19	; 25
     4fa:	31 e0       	ldi	r19, 0x01	; 1
     4fc:	30 93 1b 01 	sts	0x011B, r19	; 0x80011b <RX_Data+0x1>
     500:	20 93 1a 01 	sts	0x011A, r18	; 0x80011a <RX_Data>
     504:	8c 01       	movw	r16, r24
     506:	c6 e6       	ldi	r28, 0x66	; 102
    {
        return;
    }
	for (int i = 0; i < Recv_Length; i++)
	{
		RX_Data[0] = Recv_Data[i];
     508:	f8 01       	movw	r30, r16
     50a:	81 91       	ld	r24, Z+
     50c:	91 91       	ld	r25, Z+
     50e:	8f 01       	movw	r16, r30
     510:	90 93 1b 01 	sts	0x011B, r25	; 0x80011b <RX_Data+0x1>
     514:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <RX_Data>
		CAN_Read(MCP_RXB0D0 + i, RX_Data);
     518:	6a e1       	ldi	r22, 0x1A	; 26
     51a:	71 e0       	ldi	r23, 0x01	; 1
     51c:	8c 2f       	mov	r24, r28
     51e:	0e 94 63 01 	call	0x2c6	; 0x2c6 <CAN_Read>
     522:	cf 5f       	subi	r28, 0xFF	; 255
    Recv_Length = 3;
    if (Recv_Length == 0)
    {
        return;
    }
	for (int i = 0; i < Recv_Length; i++)
     524:	c9 36       	cpi	r28, 0x69	; 105
     526:	81 f7       	brne	.-32     	; 0x508 <CAN_Read_Message+0x16>
	{
		RX_Data[0] = Recv_Data[i];
		CAN_Read(MCP_RXB0D0 + i, RX_Data);
	}	
}
     528:	cf 91       	pop	r28
     52a:	1f 91       	pop	r17
     52c:	0f 91       	pop	r16
     52e:	08 95       	ret

00000530 <Write_Intensity_Data>:

****************************************************************************/
void Write_Intensity_Data(uint8_t * p_LIN_packet, intensity_data_t data_to_write)
{
    intensity_data_t temp = data_to_write;
    memcpy(p_LIN_packet+INTENSITY_DATA_INDEX, &temp, INTENSITY_DATA_LEN);
     530:	fc 01       	movw	r30, r24
     532:	60 83       	st	Z, r22
     534:	08 95       	ret

00000536 <Write_Position_Data>:

****************************************************************************/
void Write_Position_Data(uint8_t * p_LIN_packet, position_data_t data_to_write)
{
    position_data_t temp = data_to_write;
    memcpy(p_LIN_packet+POSITION_DATA_INDEX, &temp, POSITION_DATA_LEN);
     536:	fc 01       	movw	r30, r24
     538:	72 83       	std	Z+2, r23	; 0x02
     53a:	61 83       	std	Z+1, r22	; 0x01
     53c:	08 95       	ret

0000053e <Get_Pointer_To_Slave_Data>:
****************************************************************************/
uint8_t * Get_Pointer_To_Slave_Data(uint8_t * p_master_array, uint8_t slave_num)
{
    // This assumes the first section of the master array corresponds
    //  to the lowest slave number (the first slave)
    return (p_master_array+((slave_num-LOWEST_SLAVE_NUMBER)*LIN_PACKET_LEN));
     53e:	70 e0       	ldi	r23, 0x00	; 0
     540:	61 50       	subi	r22, 0x01	; 1
     542:	71 09       	sbc	r23, r1
     544:	9b 01       	movw	r18, r22
     546:	22 0f       	add	r18, r18
     548:	33 1f       	adc	r19, r19
     54a:	62 0f       	add	r22, r18
     54c:	73 1f       	adc	r23, r19
}
     54e:	86 0f       	add	r24, r22
     550:	97 1f       	adc	r25, r23
     552:	08 95       	ret

00000554 <start_eeprom_write_byte>:
        start_eeprom_write_byte(p_Target_EEPROM_Address+Num_Bytes_Executed, p_Caller_Values+Num_Bytes_Executed);

        // Increment num bytes executed
        Num_Bytes_Executed++;
    }
}
     554:	9c 01       	movw	r18, r24
     556:	9f b7       	in	r25, 0x3f	; 63
     558:	f8 94       	cli
     55a:	32 bd       	out	0x22, r19	; 34
     55c:	21 bd       	out	0x21, r18	; 33
     55e:	fb 01       	movw	r30, r22
     560:	80 81       	ld	r24, Z
     562:	80 bd       	out	0x20, r24	; 32
     564:	1f ba       	out	0x1f, r1	; 31
     566:	fa 9a       	sbi	0x1f, 2	; 31
     568:	8f b3       	in	r24, 0x1f	; 31
     56a:	8a 60       	ori	r24, 0x0A	; 10
     56c:	8f bb       	out	0x1f, r24	; 31
     56e:	9f bf       	out	0x3f, r25	; 63
     570:	08 95       	ret

00000572 <__vector_16>:
// #############################################################################
// ------------ INTERRUPT SERVICE ROUTINE
// #############################################################################

ISR(EE_RDY_vect)
{
     572:	1f 92       	push	r1
     574:	0f 92       	push	r0
     576:	0f b6       	in	r0, 0x3f	; 63
     578:	0f 92       	push	r0
     57a:	11 24       	eor	r1, r1
     57c:	2f 93       	push	r18
     57e:	3f 93       	push	r19
     580:	4f 93       	push	r20
     582:	5f 93       	push	r21
     584:	6f 93       	push	r22
     586:	7f 93       	push	r23
     588:	8f 93       	push	r24
     58a:	9f 93       	push	r25
     58c:	af 93       	push	r26
     58e:	bf 93       	push	r27
     590:	cf 93       	push	r28
     592:	ef 93       	push	r30
     594:	ff 93       	push	r31
    // Disable the ready interrupts
    EECR &= ~(1<<EERIE);
     596:	fb 98       	cbi	0x1f, 3	; 31

    // Check if we've written all the requested values
    if (Num_Bytes_Requested <= Num_Bytes_Executed)
     598:	c0 91 22 01 	lds	r28, 0x0122	; 0x800122 <Num_Bytes_Executed>
     59c:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <Num_Bytes_Requested>
     5a0:	c8 17       	cp	r28, r24
     5a2:	18 f0       	brcs	.+6      	; 0x5aa <__vector_16+0x38>
    {
        // We are done writing all the bytes.
        IsBusy = false;
     5a4:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <IsBusy>
     5a8:	13 c0       	rjmp	.+38     	; 0x5d0 <__vector_16+0x5e>
    }
    else
    {
        // Start the EEPROM write
        start_eeprom_write_byte(p_Target_EEPROM_Address+Num_Bytes_Executed, p_Caller_Values+Num_Bytes_Executed);
     5aa:	8c 2f       	mov	r24, r28
     5ac:	90 e0       	ldi	r25, 0x00	; 0
     5ae:	60 91 1d 01 	lds	r22, 0x011D	; 0x80011d <p_Caller_Values>
     5b2:	70 91 1e 01 	lds	r23, 0x011E	; 0x80011e <p_Caller_Values+0x1>
     5b6:	68 0f       	add	r22, r24
     5b8:	79 1f       	adc	r23, r25
     5ba:	20 91 1f 01 	lds	r18, 0x011F	; 0x80011f <p_Target_EEPROM_Address>
     5be:	30 91 20 01 	lds	r19, 0x0120	; 0x800120 <p_Target_EEPROM_Address+0x1>
     5c2:	82 0f       	add	r24, r18
     5c4:	93 1f       	adc	r25, r19
     5c6:	0e 94 aa 02 	call	0x554	; 0x554 <start_eeprom_write_byte>

        // Increment num bytes executed
        Num_Bytes_Executed++;
     5ca:	cf 5f       	subi	r28, 0xFF	; 255
     5cc:	c0 93 22 01 	sts	0x0122, r28	; 0x800122 <Num_Bytes_Executed>
    }
     5d0:	ff 91       	pop	r31
     5d2:	ef 91       	pop	r30
     5d4:	cf 91       	pop	r28
     5d6:	bf 91       	pop	r27
     5d8:	af 91       	pop	r26
     5da:	9f 91       	pop	r25
     5dc:	8f 91       	pop	r24
     5de:	7f 91       	pop	r23
     5e0:	6f 91       	pop	r22
     5e2:	5f 91       	pop	r21
     5e4:	4f 91       	pop	r20
     5e6:	3f 91       	pop	r19
     5e8:	2f 91       	pop	r18
     5ea:	0f 90       	pop	r0
     5ec:	0f be       	out	0x3f, r0	; 63
     5ee:	0f 90       	pop	r0
     5f0:	1f 90       	pop	r1
     5f2:	18 95       	reti

000005f4 <process_event_if_pending>:
        Checks if an particular event is pending and if so, clears it, then
            calls the run functions to process the event

****************************************************************************/
static void process_event_if_pending(uint32_t event_mask)
{
     5f4:	cf 92       	push	r12
     5f6:	df 92       	push	r13
     5f8:	ef 92       	push	r14
     5fa:	ff 92       	push	r15
     5fc:	0f 93       	push	r16
     5fe:	1f 93       	push	r17

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
    // If this event is pending
    if (event_mask == (Pending_Events & event_mask))
     600:	00 91 24 01 	lds	r16, 0x0124	; 0x800124 <Pending_Events>
     604:	10 91 25 01 	lds	r17, 0x0125	; 0x800125 <Pending_Events+0x1>
     608:	20 91 26 01 	lds	r18, 0x0126	; 0x800126 <Pending_Events+0x2>
     60c:	30 91 27 01 	lds	r19, 0x0127	; 0x800127 <Pending_Events+0x3>
     610:	6b 01       	movw	r12, r22
     612:	7c 01       	movw	r14, r24
     614:	c0 22       	and	r12, r16
     616:	d1 22       	and	r13, r17
     618:	e2 22       	and	r14, r18
     61a:	f3 22       	and	r15, r19
     61c:	6c 15       	cp	r22, r12
     61e:	7d 05       	cpc	r23, r13
     620:	8e 05       	cpc	r24, r14
     622:	9f 05       	cpc	r25, r15
     624:	a1 f4       	brne	.+40     	; 0x64e <process_event_if_pending+0x5a>
    {
        // Clear Event
        Pending_Events &= ~event_mask;
     626:	6b 01       	movw	r12, r22
     628:	7c 01       	movw	r14, r24
     62a:	c0 94       	com	r12
     62c:	d0 94       	com	r13
     62e:	e0 94       	com	r14
     630:	f0 94       	com	r15
     632:	0c 21       	and	r16, r12
     634:	1d 21       	and	r17, r13
     636:	2e 21       	and	r18, r14
     638:	3f 21       	and	r19, r15
     63a:	00 93 24 01 	sts	0x0124, r16	; 0x800124 <Pending_Events>
     63e:	10 93 25 01 	sts	0x0125, r17	; 0x800125 <Pending_Events+0x1>
     642:	20 93 26 01 	sts	0x0126, r18	; 0x800126 <Pending_Events+0x2>
     646:	30 93 27 01 	sts	0x0127, r19	; 0x800127 <Pending_Events+0x3>
{
    // If event is pending
    if (is_event_pending(event_mask))
    {
        // Run the services with this event
        Run_Services(event_mask);
     64a:	0e 94 c9 03 	call	0x792	; 0x792 <Run_Services>
    }
}
     64e:	1f 91       	pop	r17
     650:	0f 91       	pop	r16
     652:	ff 90       	pop	r15
     654:	ef 90       	pop	r14
     656:	df 90       	pop	r13
     658:	cf 90       	pop	r12
     65a:	08 95       	ret

0000065c <Post_Event>:
    Description
        Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
     65c:	0f 93       	push	r16
     65e:	1f 93       	push	r17
    // Set flag in event list
    Pending_Events |= event_mask;
     660:	00 91 24 01 	lds	r16, 0x0124	; 0x800124 <Pending_Events>
     664:	10 91 25 01 	lds	r17, 0x0125	; 0x800125 <Pending_Events+0x1>
     668:	20 91 26 01 	lds	r18, 0x0126	; 0x800126 <Pending_Events+0x2>
     66c:	30 91 27 01 	lds	r19, 0x0127	; 0x800127 <Pending_Events+0x3>
     670:	dc 01       	movw	r26, r24
     672:	cb 01       	movw	r24, r22
     674:	80 2b       	or	r24, r16
     676:	91 2b       	or	r25, r17
     678:	a2 2b       	or	r26, r18
     67a:	b3 2b       	or	r27, r19
     67c:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <Pending_Events>
     680:	90 93 25 01 	sts	0x0125, r25	; 0x800125 <Pending_Events+0x1>
     684:	a0 93 26 01 	sts	0x0126, r26	; 0x800126 <Pending_Events+0x2>
     688:	b0 93 27 01 	sts	0x0127, r27	; 0x800127 <Pending_Events+0x3>
}
     68c:	1f 91       	pop	r17
     68e:	0f 91       	pop	r16
     690:	08 95       	ret

00000692 <Run_Events>:
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        #if (1 <= NUM_EVENTS)
        process_event_if_pending(EVENT_01);
     692:	61 e0       	ldi	r22, 0x01	; 1
     694:	70 e0       	ldi	r23, 0x00	; 0
     696:	80 e0       	ldi	r24, 0x00	; 0
     698:	90 e0       	ldi	r25, 0x00	; 0
     69a:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (2 <= NUM_EVENTS)
        process_event_if_pending(EVENT_02);
     69e:	62 e0       	ldi	r22, 0x02	; 2
     6a0:	70 e0       	ldi	r23, 0x00	; 0
     6a2:	80 e0       	ldi	r24, 0x00	; 0
     6a4:	90 e0       	ldi	r25, 0x00	; 0
     6a6:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (3 <= NUM_EVENTS)
        process_event_if_pending(EVENT_03);
     6aa:	64 e0       	ldi	r22, 0x04	; 4
     6ac:	70 e0       	ldi	r23, 0x00	; 0
     6ae:	80 e0       	ldi	r24, 0x00	; 0
     6b0:	90 e0       	ldi	r25, 0x00	; 0
     6b2:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (4 <= NUM_EVENTS)
        process_event_if_pending(EVENT_04);
     6b6:	68 e0       	ldi	r22, 0x08	; 8
     6b8:	70 e0       	ldi	r23, 0x00	; 0
     6ba:	80 e0       	ldi	r24, 0x00	; 0
     6bc:	90 e0       	ldi	r25, 0x00	; 0
     6be:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (5 <= NUM_EVENTS)
        process_event_if_pending(EVENT_05);
     6c2:	60 e1       	ldi	r22, 0x10	; 16
     6c4:	70 e0       	ldi	r23, 0x00	; 0
     6c6:	80 e0       	ldi	r24, 0x00	; 0
     6c8:	90 e0       	ldi	r25, 0x00	; 0
     6ca:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (6 <= NUM_EVENTS)
        process_event_if_pending(EVENT_06);
     6ce:	60 e2       	ldi	r22, 0x20	; 32
     6d0:	70 e0       	ldi	r23, 0x00	; 0
     6d2:	80 e0       	ldi	r24, 0x00	; 0
     6d4:	90 e0       	ldi	r25, 0x00	; 0
     6d6:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (7 <= NUM_EVENTS)
        process_event_if_pending(EVENT_07);
     6da:	60 e4       	ldi	r22, 0x40	; 64
     6dc:	70 e0       	ldi	r23, 0x00	; 0
     6de:	80 e0       	ldi	r24, 0x00	; 0
     6e0:	90 e0       	ldi	r25, 0x00	; 0
     6e2:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (8 <= NUM_EVENTS)
        process_event_if_pending(EVENT_08);
     6e6:	60 e8       	ldi	r22, 0x80	; 128
     6e8:	70 e0       	ldi	r23, 0x00	; 0
     6ea:	80 e0       	ldi	r24, 0x00	; 0
     6ec:	90 e0       	ldi	r25, 0x00	; 0
     6ee:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (9 <= NUM_EVENTS)
        process_event_if_pending(EVENT_09);
     6f2:	60 e0       	ldi	r22, 0x00	; 0
     6f4:	71 e0       	ldi	r23, 0x01	; 1
     6f6:	80 e0       	ldi	r24, 0x00	; 0
     6f8:	90 e0       	ldi	r25, 0x00	; 0
     6fa:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (10 <= NUM_EVENTS)
        process_event_if_pending(EVENT_10);
     6fe:	60 e0       	ldi	r22, 0x00	; 0
     700:	72 e0       	ldi	r23, 0x02	; 2
     702:	80 e0       	ldi	r24, 0x00	; 0
     704:	90 e0       	ldi	r25, 0x00	; 0
     706:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (11 <= NUM_EVENTS)
        process_event_if_pending(EVENT_11);
     70a:	60 e0       	ldi	r22, 0x00	; 0
     70c:	74 e0       	ldi	r23, 0x04	; 4
     70e:	80 e0       	ldi	r24, 0x00	; 0
     710:	90 e0       	ldi	r25, 0x00	; 0
     712:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (12 <= NUM_EVENTS)
        process_event_if_pending(EVENT_12);
     716:	60 e0       	ldi	r22, 0x00	; 0
     718:	78 e0       	ldi	r23, 0x08	; 8
     71a:	80 e0       	ldi	r24, 0x00	; 0
     71c:	90 e0       	ldi	r25, 0x00	; 0
     71e:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (13 <= NUM_EVENTS)
        process_event_if_pending(EVENT_13);
     722:	60 e0       	ldi	r22, 0x00	; 0
     724:	70 e1       	ldi	r23, 0x10	; 16
     726:	80 e0       	ldi	r24, 0x00	; 0
     728:	90 e0       	ldi	r25, 0x00	; 0
     72a:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (14 <= NUM_EVENTS)
        process_event_if_pending(EVENT_14);
     72e:	60 e0       	ldi	r22, 0x00	; 0
     730:	70 e2       	ldi	r23, 0x20	; 32
     732:	80 e0       	ldi	r24, 0x00	; 0
     734:	90 e0       	ldi	r25, 0x00	; 0
     736:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (15 <= NUM_EVENTS)
        process_event_if_pending(EVENT_15);
     73a:	60 e0       	ldi	r22, 0x00	; 0
     73c:	70 e4       	ldi	r23, 0x40	; 64
     73e:	80 e0       	ldi	r24, 0x00	; 0
     740:	90 e0       	ldi	r25, 0x00	; 0
     742:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (16 <= NUM_EVENTS)
        process_event_if_pending(EVENT_16);
     746:	60 e0       	ldi	r22, 0x00	; 0
     748:	70 e8       	ldi	r23, 0x80	; 128
     74a:	80 e0       	ldi	r24, 0x00	; 0
     74c:	90 e0       	ldi	r25, 0x00	; 0
     74e:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (17 <= NUM_EVENTS)
        process_event_if_pending(EVENT_17);
     752:	60 e0       	ldi	r22, 0x00	; 0
     754:	70 e0       	ldi	r23, 0x00	; 0
     756:	81 e0       	ldi	r24, 0x01	; 1
     758:	90 e0       	ldi	r25, 0x00	; 0
     75a:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        #endif
        #if (18 <= NUM_EVENTS)
        process_event_if_pending(EVENT_18);
     75e:	60 e0       	ldi	r22, 0x00	; 0
     760:	70 e0       	ldi	r23, 0x00	; 0
     762:	82 e0       	ldi	r24, 0x02	; 2
     764:	90 e0       	ldi	r25, 0x00	; 0
     766:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <process_event_if_pending>
        process_event_if_pending(EVENT_31);
        #endif
        #if (32 <= NUM_EVENTS)
        process_event_if_pending(EVENT_32);
        #endif
    }
     76a:	93 cf       	rjmp	.-218    	; 0x692 <Run_Events>

0000076c <Initialize_Framework>:
****************************************************************************/
void Initialize_Framework(void)
{
    // Call all initializers
    #ifdef INITIALIZER_00
    INITIALIZER_00();
     76c:	0e 94 72 09 	call	0x12e4	; 0x12e4 <Init_Timer_Module>
    #endif
    #ifdef INITIALIZER_01
    INITIALIZER_01();
     770:	0e 94 54 05 	call	0xaa8	; 0xaa8 <Init_LIN_XCVR_WD_Kicker>
    #endif
    #ifdef INITIALIZER_02
    INITIALIZER_02();
     774:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <Init_PWM_Module>
    #endif
    #ifdef INITIALIZER_03
    INITIALIZER_03();
     778:	0e 94 de 03 	call	0x7bc	; 0x7bc <Init_IOC_Module>
    #endif
    #ifdef INITIALIZER_04
    INITIALIZER_04();
     77c:	0e 94 47 00 	call	0x8e	; 0x8e <Init_ADC_Module>
    #endif
    #ifdef INITIALIZER_05
    INITIALIZER_05();
     780:	0e 94 84 00 	call	0x108	; 0x108 <Init_Analog_Servo_Driver>
    #endif
    #ifdef INITIALIZER_06
    INITIALIZER_06();
     784:	0e 94 c6 00 	call	0x18c	; 0x18c <Init_Buttons>
    #endif
    #ifdef INITIALIZER_07
    INITIALIZER_07();
     788:	0e 94 1f 09 	call	0x123e	; 0x123e <Init_SPI_Service>
    #endif
    #ifdef INITIALIZER_08
    INITIALIZER_08();
     78c:	0e 94 8a 05 	call	0xb14	; 0xb14 <Init_Master_Service>
     790:	08 95       	ret

00000792 <Run_Services>:
        Calls the services which process events, 
            can service up to 99 functions

****************************************************************************/
void Run_Services(uint32_t event)
{
     792:	cf 92       	push	r12
     794:	df 92       	push	r13
     796:	ef 92       	push	r14
     798:	ff 92       	push	r15
     79a:	6b 01       	movw	r12, r22
     79c:	7c 01       	movw	r14, r24
    // Call all services
    #ifdef SERVICE_00
    SERVICE_00(event);
     79e:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <Run_Buttons>
    #endif
    #ifdef SERVICE_01
    SERVICE_01(event);
     7a2:	c7 01       	movw	r24, r14
     7a4:	b6 01       	movw	r22, r12
     7a6:	0e 94 da 05 	call	0xbb4	; 0xbb4 <Run_Master_Service>
    #endif
    #ifdef SERVICE_02
    SERVICE_02(event);
     7aa:	c7 01       	movw	r24, r14
     7ac:	b6 01       	movw	r22, r12
     7ae:	0e 94 24 09 	call	0x1248	; 0x1248 <Run_SPI_Service>
    SERVICE_14(event);
    #endif
    #ifdef SERVICE_15
    SERVICE_15(event);
    #endif
}
     7b2:	ff 90       	pop	r15
     7b4:	ef 90       	pop	r14
     7b6:	df 90       	pop	r13
     7b8:	cf 90       	pop	r12
     7ba:	08 95       	ret

000007bc <Init_IOC_Module>:
    // The I/O Clock has no reason to be halted currently, but if it is
    // i.e. when it is coming out of sleep mode, I/O clock requires to be
    // enabled.
         
    // Setting up PB6 as an input pin
    DDRB &= ~(1<<INT0_PIN);
     7bc:	26 98       	cbi	0x04, 6	; 4
         
    // Set External Interrupt Control Register A to detect toggles.
    EICRA &= ~(1<<ISC00);
     7be:	e9 e6       	ldi	r30, 0x69	; 105
     7c0:	f0 e0       	ldi	r31, 0x00	; 0
     7c2:	80 81       	ld	r24, Z
     7c4:	8e 7f       	andi	r24, 0xFE	; 254
     7c6:	80 83       	st	Z, r24
    EICRA |= (1<<ISC01);
     7c8:	80 81       	ld	r24, Z
     7ca:	82 60       	ori	r24, 0x02	; 2
     7cc:	80 83       	st	Z, r24
         
    // When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) 
    // is set (one), the external pin interrupt is enabled.
    EIMSK |= (1<<INT0);
     7ce:	e8 9a       	sbi	0x1d, 0	; 29
         
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
     7d0:	e0 9a       	sbi	0x1c, 0	; 28
     7d2:	08 95       	ret

000007d4 <query_counter>:
}

uint32_t query_counter(void)
{
	return counter;
     7d4:	60 91 28 01 	lds	r22, 0x0128	; 0x800128 <counter>
     7d8:	70 91 29 01 	lds	r23, 0x0129	; 0x800129 <counter+0x1>
     7dc:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <counter+0x2>
     7e0:	90 91 2b 01 	lds	r25, 0x012B	; 0x80012b <counter+0x3>
}
     7e4:	08 95       	ret

000007e6 <__vector_1>:
    Description
        Handles IOC specific interrupts

****************************************************************************/
ISR(INT0_vect)
{
     7e6:	1f 92       	push	r1
     7e8:	0f 92       	push	r0
     7ea:	0f b6       	in	r0, 0x3f	; 63
     7ec:	0f 92       	push	r0
     7ee:	11 24       	eor	r1, r1
     7f0:	2f 93       	push	r18
     7f2:	3f 93       	push	r19
     7f4:	4f 93       	push	r20
     7f6:	5f 93       	push	r21
     7f8:	6f 93       	push	r22
     7fa:	7f 93       	push	r23
     7fc:	8f 93       	push	r24
     7fe:	9f 93       	push	r25
     800:	af 93       	push	r26
     802:	bf 93       	push	r27
     804:	ef 93       	push	r30
     806:	ff 93       	push	r31
     808:	cf 93       	push	r28
     80a:	df 93       	push	r29
     80c:	cd b7       	in	r28, 0x3d	; 61
     80e:	de b7       	in	r29, 0x3e	; 62
     810:	2c 97       	sbiw	r28, 0x0c	; 12
     812:	de bf       	out	0x3e, r29	; 62
     814:	cd bf       	out	0x3d, r28	; 61
	counter++;
     816:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <counter>
     81a:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <counter+0x1>
     81e:	a0 91 2a 01 	lds	r26, 0x012A	; 0x80012a <counter+0x2>
     822:	b0 91 2b 01 	lds	r27, 0x012B	; 0x80012b <counter+0x3>
     826:	01 96       	adiw	r24, 0x01	; 1
     828:	a1 1d       	adc	r26, r1
     82a:	b1 1d       	adc	r27, r1
     82c:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <counter>
     830:	90 93 29 01 	sts	0x0129, r25	; 0x800129 <counter+0x1>
     834:	a0 93 2a 01 	sts	0x012A, r26	; 0x80012a <counter+0x2>
     838:	b0 93 2b 01 	sts	0x012B, r27	; 0x80012b <counter+0x3>
    uint8_t byte1 = 0;
     83c:	19 82       	std	Y+1, r1	; 0x01
    uint8_t byte2 = 0;
     83e:	1a 82       	std	Y+2, r1	; 0x02
    uint8_t byte3 = 0;
     840:	1b 82       	std	Y+3, r1	; 0x03
	uint8_t* Variable_List[3] = {&byte1, &byte2, &byte3};
     842:	ce 01       	movw	r24, r28
     844:	01 96       	adiw	r24, 0x01	; 1
     846:	9d 83       	std	Y+5, r25	; 0x05
     848:	8c 83       	std	Y+4, r24	; 0x04
     84a:	9e 01       	movw	r18, r28
     84c:	2e 5f       	subi	r18, 0xFE	; 254
     84e:	3f 4f       	sbci	r19, 0xFF	; 255
     850:	3f 83       	std	Y+7, r19	; 0x07
     852:	2e 83       	std	Y+6, r18	; 0x06
     854:	2f 5f       	subi	r18, 0xFF	; 255
     856:	3f 4f       	sbci	r19, 0xFF	; 255
     858:	39 87       	std	Y+9, r19	; 0x09
     85a:	28 87       	std	Y+8, r18	; 0x08
    uint8_t* RX_Data[1];
    RX_Data[0] = &byte1;
     85c:	9b 87       	std	Y+11, r25	; 0x0b
     85e:	8a 87       	std	Y+10, r24	; 0x0a
	Post_Event(EVT_MASTER_NEW_CAN_MSG);
     860:	60 e0       	ldi	r22, 0x00	; 0
     862:	72 e0       	ldi	r23, 0x02	; 2
     864:	80 e0       	ldi	r24, 0x00	; 0
     866:	90 e0       	ldi	r25, 0x00	; 0
     868:	0e 94 2e 03 	call	0x65c	; 0x65c <Post_Event>
	CAN_Read_Message(Variable_List);
     86c:	ce 01       	movw	r24, r28
     86e:	04 96       	adiw	r24, 0x04	; 4
     870:	0e 94 79 02 	call	0x4f2	; 0x4f2 <CAN_Read_Message>
    CAN_Read(MCP_EFLG, RX_Data);
     874:	be 01       	movw	r22, r28
     876:	66 5f       	subi	r22, 0xF6	; 246
     878:	7f 4f       	sbci	r23, 0xFF	; 255
     87a:	8d e2       	ldi	r24, 0x2D	; 45
     87c:	0e 94 63 01 	call	0x2c6	; 0x2c6 <CAN_Read>
    uint8_t TX_Data[1] = {0};
     880:	1c 86       	std	Y+12, r1	; 0x0c
    CAN_Bit_Modify(MCP_EFLG, (1<<6), TX_Data);
     882:	ae 01       	movw	r20, r28
     884:	44 5f       	subi	r20, 0xF4	; 244
     886:	5f 4f       	sbci	r21, 0xFF	; 255
     888:	60 e4       	ldi	r22, 0x40	; 64
     88a:	8d e2       	ldi	r24, 0x2D	; 45
     88c:	0e 94 93 01 	call	0x326	; 0x326 <CAN_Bit_Modify>
    CAN_Read(MCP_EFLG_TXEP, RX_Data);
     890:	be 01       	movw	r22, r28
     892:	66 5f       	subi	r22, 0xF6	; 246
     894:	7f 4f       	sbci	r23, 0xFF	; 255
     896:	80 e1       	ldi	r24, 0x10	; 16
     898:	0e 94 63 01 	call	0x2c6	; 0x2c6 <CAN_Read>
    CAN_Read(MCP_EFLG_RXEP, RX_Data);
     89c:	be 01       	movw	r22, r28
     89e:	66 5f       	subi	r22, 0xF6	; 246
     8a0:	7f 4f       	sbci	r23, 0xFF	; 255
     8a2:	88 e0       	ldi	r24, 0x08	; 8
     8a4:	0e 94 63 01 	call	0x2c6	; 0x2c6 <CAN_Read>
	CAN_Bit_Modify(MCP_CANINTF, 0xFF, TX_Data); 
     8a8:	ae 01       	movw	r20, r28
     8aa:	44 5f       	subi	r20, 0xF4	; 244
     8ac:	5f 4f       	sbci	r21, 0xFF	; 255
     8ae:	6f ef       	ldi	r22, 0xFF	; 255
     8b0:	8c e2       	ldi	r24, 0x2C	; 44
     8b2:	0e 94 93 01 	call	0x326	; 0x326 <CAN_Bit_Modify>
}
     8b6:	2c 96       	adiw	r28, 0x0c	; 12
     8b8:	0f b6       	in	r0, 0x3f	; 63
     8ba:	f8 94       	cli
     8bc:	de bf       	out	0x3e, r29	; 62
     8be:	0f be       	out	0x3f, r0	; 63
     8c0:	cd bf       	out	0x3d, r28	; 61
     8c2:	df 91       	pop	r29
     8c4:	cf 91       	pop	r28
     8c6:	ff 91       	pop	r31
     8c8:	ef 91       	pop	r30
     8ca:	bf 91       	pop	r27
     8cc:	af 91       	pop	r26
     8ce:	9f 91       	pop	r25
     8d0:	8f 91       	pop	r24
     8d2:	7f 91       	pop	r23
     8d4:	6f 91       	pop	r22
     8d6:	5f 91       	pop	r21
     8d8:	4f 91       	pop	r20
     8da:	3f 91       	pop	r19
     8dc:	2f 91       	pop	r18
     8de:	0f 90       	pop	r0
     8e0:	0f be       	out	0x3f, r0	; 63
     8e2:	0f 90       	pop	r0
     8e4:	1f 90       	pop	r1
     8e6:	18 95       	reti

000008e8 <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
     8e8:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
     8ea:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
     8ec:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
     8ee:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
     8f0:	90 e8       	ldi	r25, 0x80	; 128
     8f2:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
     8f6:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
     8fa:	ed ec       	ldi	r30, 0xCD	; 205
     8fc:	f0 e0       	ldi	r31, 0x00	; 0
     8fe:	10 82       	st	Z, r1
     900:	ae ec       	ldi	r26, 0xCE	; 206
     902:	b0 e0       	ldi	r27, 0x00	; 0
     904:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
     906:	25 2f       	mov	r18, r21
     908:	33 27       	eor	r19, r19
     90a:	2c 93       	st	X, r18
     90c:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
     90e:	80 34       	cpi	r24, 0x40	; 64
     910:	21 f4       	brne	.+8      	; 0x91a <lin_init+0x32>
    			Lin_1x_enable();
     912:	88 e4       	ldi	r24, 0x48	; 72
     914:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
     918:	05 c0       	rjmp	.+10     	; 0x924 <lin_init+0x3c>
    } else if (l_type == LIN_2X) {
     91a:	81 11       	cpse	r24, r1
     91c:	0d c0       	rjmp	.+26     	; 0x938 <lin_init+0x50>
    			Lin_2x_enable();
     91e:	88 e0       	ldi	r24, 0x08	; 8
     920:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
     924:	8f e0       	ldi	r24, 0x0F	; 15
     926:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
    // Disable resync for the master only
    if (IS_MASTER_NODE)
    {
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
     92a:	ec ec       	ldi	r30, 0xCC	; 204
     92c:	f0 e0       	ldi	r31, 0x00	; 0
     92e:	80 81       	ld	r24, Z
     930:	80 68       	ori	r24, 0x80	; 128
     932:	80 83       	st	Z, r24
    }
    
    return 1;
     934:	81 e0       	ldi	r24, 0x01	; 1
     936:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
     938:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
}
     93a:	08 95       	ret

0000093c <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
     93c:	e8 ec       	ldi	r30, 0xC8	; 200
     93e:	f0 e0       	ldi	r31, 0x00	; 0
     940:	90 81       	ld	r25, Z
     942:	9c 7f       	andi	r25, 0xFC	; 252
     944:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. Break-in-Data behavior)
    				
    if (l_type == LIN_1X) {
     946:	80 34       	cpi	r24, 0x40	; 64
     948:	c1 f4       	brne	.+48     	; 0x97a <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
     94a:	e0 ed       	ldi	r30, 0xD0	; 208
     94c:	f0 e0       	ldi	r31, 0x00	; 0
     94e:	80 81       	ld	r24, Z
     950:	80 7f       	andi	r24, 0xF0	; 240
     952:	80 83       	st	Z, r24
     954:	80 81       	ld	r24, Z
     956:	6f 70       	andi	r22, 0x0F	; 15
     958:	68 2b       	or	r22, r24
     95a:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
     95c:	80 81       	ld	r24, Z
     95e:	8f 7c       	andi	r24, 0xCF	; 207
     960:	80 83       	st	Z, r24
     962:	80 81       	ld	r24, Z
     964:	50 e0       	ldi	r21, 0x00	; 0
     966:	4c 5f       	subi	r20, 0xFC	; 252
     968:	5f 4f       	sbci	r21, 0xFF	; 255
     96a:	44 0f       	add	r20, r20
     96c:	55 1f       	adc	r21, r21
     96e:	44 0f       	add	r20, r20
     970:	55 1f       	adc	r21, r21
     972:	40 73       	andi	r20, 0x30	; 48
     974:	48 2b       	or	r20, r24
     976:	40 83       	st	Z, r20
     978:	0b c0       	rjmp	.+22     	; 0x990 <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
     97a:	81 11       	cpse	r24, r1
     97c:	13 c0       	rjmp	.+38     	; 0x9a4 <lin_tx_header+0x68>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
     97e:	e0 ed       	ldi	r30, 0xD0	; 208
     980:	f0 e0       	ldi	r31, 0x00	; 0
     982:	80 81       	ld	r24, Z
     984:	80 7c       	andi	r24, 0xC0	; 192
     986:	80 83       	st	Z, r24
     988:	80 81       	ld	r24, Z
     98a:	6f 73       	andi	r22, 0x3F	; 63
     98c:	68 2b       	or	r22, r24
     98e:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
     990:	e8 ec       	ldi	r30, 0xC8	; 200
     992:	f0 e0       	ldi	r31, 0x00	; 0
     994:	80 81       	ld	r24, Z
     996:	8c 7f       	andi	r24, 0xFC	; 252
     998:	80 83       	st	Z, r24
     99a:	80 81       	ld	r24, Z
     99c:	81 60       	ori	r24, 0x01	; 1
     99e:	80 83       	st	Z, r24
    return 1;
     9a0:	81 e0       	ldi	r24, 0x01	; 1
     9a2:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
     9a4:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
     9a6:	08 95       	ret

000009a8 <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
     9a8:	80 34       	cpi	r24, 0x40	; 64
     9aa:	31 f4       	brne	.+12     	; 0x9b8 <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
     9ac:	e8 ec       	ldi	r30, 0xC8	; 200
     9ae:	f0 e0       	ldi	r31, 0x00	; 0
     9b0:	80 81       	ld	r24, Z
     9b2:	80 64       	ori	r24, 0x40	; 64
     9b4:	80 83       	st	Z, r24
     9b6:	09 c0       	rjmp	.+18     	; 0x9ca <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
     9b8:	81 11       	cpse	r24, r1
     9ba:	11 c0       	rjmp	.+34     	; 0x9de <lin_rx_response+0x36>
        Lin_2x_set_type();              // Change is necessary                                        
     9bc:	e8 ec       	ldi	r30, 0xC8	; 200
     9be:	f0 e0       	ldi	r31, 0x00	; 0
     9c0:	80 81       	ld	r24, Z
     9c2:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
     9c4:	6f 70       	andi	r22, 0x0F	; 15
     9c6:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
     9ca:	e8 ec       	ldi	r30, 0xC8	; 200
     9cc:	f0 e0       	ldi	r31, 0x00	; 0
     9ce:	80 81       	ld	r24, Z
     9d0:	8c 7f       	andi	r24, 0xFC	; 252
     9d2:	80 83       	st	Z, r24
     9d4:	80 81       	ld	r24, Z
     9d6:	82 60       	ori	r24, 0x02	; 2
     9d8:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
     9da:	81 e0       	ldi	r24, 0x01	; 1
     9dc:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
     9de:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
     9e0:	08 95       	ret

000009e2 <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
     9e2:	80 34       	cpi	r24, 0x40	; 64
     9e4:	31 f4       	brne	.+12     	; 0x9f2 <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
     9e6:	e8 ec       	ldi	r30, 0xC8	; 200
     9e8:	f0 e0       	ldi	r31, 0x00	; 0
     9ea:	80 81       	ld	r24, Z
     9ec:	80 64       	ori	r24, 0x40	; 64
     9ee:	80 83       	st	Z, r24
     9f0:	0b c0       	rjmp	.+22     	; 0xa08 <lin_tx_response+0x26>
    } else if (l_type == LIN_2X) {                                                                                                                               
     9f2:	81 11       	cpse	r24, r1
     9f4:	25 c0       	rjmp	.+74     	; 0xa40 <lin_tx_response+0x5e>
        Lin_2x_set_type();				// Change is necessary                                           
     9f6:	e8 ec       	ldi	r30, 0xC8	; 200
     9f8:	f0 e0       	ldi	r31, 0x00	; 0
     9fa:	80 81       	ld	r24, Z
     9fc:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
     9fe:	84 2f       	mov	r24, r20
     a00:	82 95       	swap	r24
     a02:	80 7f       	andi	r24, 0xF0	; 240
     a04:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
     a08:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
     a0c:	44 23       	and	r20, r20
     a0e:	71 f0       	breq	.+28     	; 0xa2c <lin_tx_response+0x4a>
     a10:	fb 01       	movw	r30, r22
     a12:	41 50       	subi	r20, 0x01	; 1
     a14:	50 e0       	ldi	r21, 0x00	; 0
     a16:	4f 5f       	subi	r20, 0xFF	; 255
     a18:	5f 4f       	sbci	r21, 0xFF	; 255
     a1a:	64 0f       	add	r22, r20
     a1c:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
     a1e:	a2 ed       	ldi	r26, 0xD2	; 210
     a20:	b0 e0       	ldi	r27, 0x00	; 0
     a22:	81 91       	ld	r24, Z+
     a24:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
     a26:	e6 17       	cp	r30, r22
     a28:	f7 07       	cpc	r31, r23
     a2a:	d9 f7       	brne	.-10     	; 0xa22 <lin_tx_response+0x40>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
     a2c:	e8 ec       	ldi	r30, 0xC8	; 200
     a2e:	f0 e0       	ldi	r31, 0x00	; 0
     a30:	80 81       	ld	r24, Z
     a32:	8c 7f       	andi	r24, 0xFC	; 252
     a34:	80 83       	st	Z, r24
     a36:	80 81       	ld	r24, Z
     a38:	83 60       	ori	r24, 0x03	; 3
     a3a:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
     a3c:	81 e0       	ldi	r24, 0x01	; 1
     a3e:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
     a40:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
     a42:	08 95       	ret

00000a44 <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
     a44:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
     a48:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
     a4a:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
     a4e:	22 23       	and	r18, r18
     a50:	71 f0       	breq	.+28     	; 0xa6e <lin_get_response+0x2a>
     a52:	fc 01       	movw	r30, r24
     a54:	21 50       	subi	r18, 0x01	; 1
     a56:	30 e0       	ldi	r19, 0x00	; 0
     a58:	2f 5f       	subi	r18, 0xFF	; 255
     a5a:	3f 4f       	sbci	r19, 0xFF	; 255
     a5c:	82 0f       	add	r24, r18
     a5e:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
     a60:	a2 ed       	ldi	r26, 0xD2	; 210
     a62:	b0 e0       	ldi	r27, 0x00	; 0
     a64:	2c 91       	ld	r18, X
     a66:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
     a68:	e8 17       	cp	r30, r24
     a6a:	f9 07       	cpc	r31, r25
     a6c:	d9 f7       	brne	.-10     	; 0xa64 <lin_get_response+0x20>
     a6e:	08 95       	ret

00000a70 <kick_LIN_XCVR_WD>:

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
    // Flip Parity
    Parity ^= 1;
     a70:	90 91 2c 01 	lds	r25, 0x012C	; 0x80012c <Parity>
     a74:	81 e0       	ldi	r24, 0x01	; 1
     a76:	89 27       	eor	r24, r25
     a78:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <Parity>

    // Kick xcvr watchdog
    if (0 == Parity)
     a7c:	81 11       	cpse	r24, r1
     a7e:	0a c0       	rjmp	.+20     	; 0xa94 <kick_LIN_XCVR_WD+0x24>
    {
        // PA3 lo
        PORTA &= ~(1<<PINA3);
     a80:	13 98       	cbi	0x02, 3	; 2
        // Restart timer for kick pulse length
        Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
     a82:	42 e0       	ldi	r20, 0x02	; 2
     a84:	50 e0       	ldi	r21, 0x00	; 0
     a86:	60 e0       	ldi	r22, 0x00	; 0
     a88:	70 e0       	ldi	r23, 0x00	; 0
     a8a:	8d e2       	ldi	r24, 0x2D	; 45
     a8c:	91 e0       	ldi	r25, 0x01	; 1
     a8e:	0e 94 e5 09 	call	0x13ca	; 0x13ca <Start_Timer>
     a92:	08 95       	ret
    }
    else
    {
        // PA3 hi
        PORTA |= (1<<PINA3);
     a94:	13 9a       	sbi	0x02, 3	; 2
        // Restart timer for kick frequency
        Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
     a96:	43 e2       	ldi	r20, 0x23	; 35
     a98:	50 e0       	ldi	r21, 0x00	; 0
     a9a:	60 e0       	ldi	r22, 0x00	; 0
     a9c:	70 e0       	ldi	r23, 0x00	; 0
     a9e:	8d e2       	ldi	r24, 0x2D	; 45
     aa0:	91 e0       	ldi	r25, 0x01	; 1
     aa2:	0e 94 e5 09 	call	0x13ca	; 0x13ca <Start_Timer>
     aa6:	08 95       	ret

00000aa8 <Init_LIN_XCVR_WD_Kicker>:

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
    // Set up PINA3 to kick WD
    PORTA |= (1<<PINA3);
     aa8:	13 9a       	sbi	0x02, 3	; 2
    DDRA |= (1<<PINA3);
     aaa:	0b 9a       	sbi	0x01, 3	; 1

    // Register timer
    Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
     aac:	68 e3       	ldi	r22, 0x38	; 56
     aae:	75 e0       	ldi	r23, 0x05	; 5
     ab0:	8d e2       	ldi	r24, 0x2D	; 45
     ab2:	91 e0       	ldi	r25, 0x01	; 1
     ab4:	0e 94 98 09 	call	0x1330	; 0x1330 <Register_Timer>

    // Start timer
    Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
     ab8:	43 e2       	ldi	r20, 0x23	; 35
     aba:	50 e0       	ldi	r21, 0x00	; 0
     abc:	60 e0       	ldi	r22, 0x00	; 0
     abe:	70 e0       	ldi	r23, 0x00	; 0
     ac0:	8d e2       	ldi	r24, 0x2D	; 45
     ac2:	91 e0       	ldi	r25, 0x01	; 1
     ac4:	0e 94 e5 09 	call	0x13ca	; 0x13ca <Start_Timer>
     ac8:	08 95       	ret

00000aca <main>:
    // >>> The internal 8 MHz clock is already chosen.

    // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
    // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
    // (p. 38)
    CLKPR = 1 << CLKPCE;
     aca:	e1 e6       	ldi	r30, 0x61	; 97
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	80 e8       	ldi	r24, 0x80	; 128
     ad0:	80 83       	st	Z, r24
    CLKPR = 0;
     ad2:	10 82       	st	Z, r1
    //      make sure no port pins drive resistive loads
    
    // *******************************
    // CALL INITIALIZERS
    // *******************************
    Initialize_Framework();
     ad4:	0e 94 b6 03 	call	0x76c	; 0x76c <Initialize_Framework>
    
    // *******************************
    // ENABLE GLOBAL INTERRUPTS
    // *******************************
    asm("sei");
     ad8:	78 94       	sei

    // *******************************
    // RUN EVENTS SERVICE
    // *******************************
    // Run the events service
    Run_Events();
     ada:	0e 94 49 03 	call	0x692	; 0x692 <Run_Events>

    // *******************************
    // C NECESSARY RETURN
    // *******************************
    return 0;
}
     ade:	80 e0       	ldi	r24, 0x00	; 0
     ae0:	90 e0       	ldi	r25, 0x00	; 0
     ae2:	08 95       	ret

00000ae4 <ID_schedule_handler>:

****************************************************************************/
static void ID_schedule_handler(uint32_t unused)
{
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
     ae4:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <Curr_Schedule_ID>
     ae8:	0e 94 39 06 	call	0xc72	; 0xc72 <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
    // If we hit boundary condition, reset counter; otherwise increment
    if (SCHEDULE_END_ID == Curr_Schedule_ID)
     aec:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <Curr_Schedule_ID>
     af0:	83 31       	cpi	r24, 0x13	; 19
     af2:	21 f4       	brne	.+8      	; 0xafc <ID_schedule_handler+0x18>
    {
        Curr_Schedule_ID = SCHEDULE_START_ID;
     af4:	82 e0       	ldi	r24, 0x02	; 2
     af6:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <Curr_Schedule_ID>
     afa:	03 c0       	rjmp	.+6      	; 0xb02 <ID_schedule_handler+0x1e>
    }
    else
    {
        Curr_Schedule_ID++;
     afc:	8f 5f       	subi	r24, 0xFF	; 255
     afe:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <Curr_Schedule_ID>
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
    // Update schedule id
    update_curr_schedule_id();
    // Restart timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
     b02:	45 e0       	ldi	r20, 0x05	; 5
     b04:	50 e0       	ldi	r21, 0x00	; 0
     b06:	60 e0       	ldi	r22, 0x00	; 0
     b08:	70 e0       	ldi	r23, 0x00	; 0
     b0a:	82 e3       	ldi	r24, 0x32	; 50
     b0c:	91 e0       	ldi	r25, 0x01	; 1
     b0e:	0e 94 e5 09 	call	0x13ca	; 0x13ca <Start_Timer>
     b12:	08 95       	ret

00000b14 <Init_Master_Service>:
    Description
        Initializes the master node

****************************************************************************/
void Init_Master_Service(void)
{
     b14:	cf 93       	push	r28
    // Set LIN ID, no need for ADC, we are the master node
    My_Node_ID = MASTER_NODE_ID;
     b16:	10 92 6c 01 	sts	0x016C, r1	; 0x80016c <My_Node_ID>
     b1a:	c1 e0       	ldi	r28, 0x01	; 1
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    {
        // Write non-commands
        Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, slave_num), INTENSITY_NON_COMMAND);
     b1c:	6c 2f       	mov	r22, r28
     b1e:	81 e5       	ldi	r24, 0x51	; 81
     b20:	91 e0       	ldi	r25, 0x01	; 1
     b22:	0e 94 9f 02 	call	0x53e	; 0x53e <Get_Pointer_To_Slave_Data>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	0e 94 98 02 	call	0x530	; 0x530 <Write_Intensity_Data>
        Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, slave_num), POSITION_NON_COMMAND);
     b2c:	6c 2f       	mov	r22, r28
     b2e:	81 e5       	ldi	r24, 0x51	; 81
     b30:	91 e0       	ldi	r25, 0x01	; 1
     b32:	0e 94 9f 02 	call	0x53e	; 0x53e <Get_Pointer_To_Slave_Data>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	0e 94 9b 02 	call	0x536	; 0x536 <Write_Position_Data>
     b3e:	cf 5f       	subi	r28, 0xFF	; 255

****************************************************************************/
static void clear_cmds(void)
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
     b40:	ca 30       	cpi	r28, 0x0A	; 10
     b42:	61 f7       	brne	.-40     	; 0xb1c <Init_Master_Service+0x8>

    // Initialize the data arrays to proper things
    clear_cmds();

    // Initialize LIN
    MS_LIN_Initialize(&My_Node_ID, p_My_Command_Data, p_My_Status_Data);
     b44:	46 e3       	ldi	r20, 0x36	; 54
     b46:	51 e0       	ldi	r21, 0x01	; 1
     b48:	61 e5       	ldi	r22, 0x51	; 81
     b4a:	71 e0       	ldi	r23, 0x01	; 1
     b4c:	8c e6       	ldi	r24, 0x6C	; 108
     b4e:	91 e0       	ldi	r25, 0x01	; 1
     b50:	0e 94 14 06 	call	0xc28	; 0xc28 <MS_LIN_Initialize>

    // Register scheduling timer with ID_schedule_handler as 
    //      callback function
    Register_Timer(&Scheduling_Timer, ID_schedule_handler);
     b54:	62 e7       	ldi	r22, 0x72	; 114
     b56:	75 e0       	ldi	r23, 0x05	; 5
     b58:	82 e3       	ldi	r24, 0x32	; 50
     b5a:	91 e0       	ldi	r25, 0x01	; 1
     b5c:	0e 94 98 09 	call	0x1330	; 0x1330 <Register_Timer>

    // Kick off scheduling timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
     b60:	45 e0       	ldi	r20, 0x05	; 5
     b62:	50 e0       	ldi	r21, 0x00	; 0
     b64:	60 e0       	ldi	r22, 0x00	; 0
     b66:	70 e0       	ldi	r23, 0x00	; 0
     b68:	82 e3       	ldi	r24, 0x32	; 50
     b6a:	91 e0       	ldi	r25, 0x01	; 1
     b6c:	0e 94 e5 09 	call	0x13ca	; 0x13ca <Start_Timer>

    // Register CAN Init 1 timer with Post_Event()
    Register_Timer(&CAN_Init_1_Timer, Post_Event);
     b70:	6e e2       	ldi	r22, 0x2E	; 46
     b72:	73 e0       	ldi	r23, 0x03	; 3
     b74:	8a e0       	ldi	r24, 0x0A	; 10
     b76:	91 e0       	ldi	r25, 0x01	; 1
     b78:	0e 94 98 09 	call	0x1330	; 0x1330 <Register_Timer>

    // Kick off CAN Init 1 Timer
    Start_Timer(&CAN_Init_1_Timer, CAN_INIT_1_MS);
     b7c:	48 ec       	ldi	r20, 0xC8	; 200
     b7e:	50 e0       	ldi	r21, 0x00	; 0
     b80:	60 e0       	ldi	r22, 0x00	; 0
     b82:	70 e0       	ldi	r23, 0x00	; 0
     b84:	8a e0       	ldi	r24, 0x0A	; 10
     b86:	91 e0       	ldi	r25, 0x01	; 1
     b88:	0e 94 e5 09 	call	0x13ca	; 0x13ca <Start_Timer>

    // Call 1st step of the CAN initialization
    // This will only start once we exit initialization context
    CAN_Initialize_1();
     b8c:	0e 94 b0 01 	call	0x360	; 0x360 <CAN_Initialize_1>

    // Register test timer & start
    Register_Timer(&Testing_Timer, Post_Event);
     b90:	6e e2       	ldi	r22, 0x2E	; 46
     b92:	73 e0       	ldi	r23, 0x03	; 3
     b94:	86 e0       	ldi	r24, 0x06	; 6
     b96:	91 e0       	ldi	r25, 0x01	; 1
     b98:	0e 94 98 09 	call	0x1330	; 0x1330 <Register_Timer>
    Start_Timer(&Testing_Timer, 5000);
     b9c:	48 e8       	ldi	r20, 0x88	; 136
     b9e:	53 e1       	ldi	r21, 0x13	; 19
     ba0:	60 e0       	ldi	r22, 0x00	; 0
     ba2:	70 e0       	ldi	r23, 0x00	; 0
     ba4:	86 e0       	ldi	r24, 0x06	; 6
     ba6:	91 e0       	ldi	r25, 0x01	; 1
     ba8:	0e 94 e5 09 	call	0x13ca	; 0x13ca <Start_Timer>
    //Set_PWM_Duty_Cycle(pwm_channel_a, 10);
    PORTB &= ~(1<<PORTB2);
     bac:	2a 98       	cbi	0x05, 2	; 5
    DDRB |= (1<<PORTB2);
     bae:	22 9a       	sbi	0x04, 2	; 4
}
     bb0:	cf 91       	pop	r28
     bb2:	08 95       	ret

00000bb4 <Run_Master_Service>:
    Description
        Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
     bb4:	cf 93       	push	r28
     bb6:	df 93       	push	r29
     bb8:	00 d0       	rcall	.+0      	; 0xbba <Run_Master_Service+0x6>
     bba:	1f 92       	push	r1
     bbc:	cd b7       	in	r28, 0x3d	; 61
     bbe:	de b7       	in	r29, 0x3e	; 62
    switch(event_mask)
     bc0:	61 15       	cp	r22, r1
     bc2:	21 e0       	ldi	r18, 0x01	; 1
     bc4:	72 07       	cpc	r23, r18
     bc6:	81 05       	cpc	r24, r1
     bc8:	91 05       	cpc	r25, r1
     bca:	31 f0       	breq	.+12     	; 0xbd8 <Run_Master_Service+0x24>
     bcc:	61 15       	cp	r22, r1
     bce:	74 40       	sbci	r23, 0x04	; 4
     bd0:	81 05       	cpc	r24, r1
     bd2:	91 05       	cpc	r25, r1
     bd4:	21 f0       	breq	.+8      	; 0xbde <Run_Master_Service+0x2a>
     bd6:	22 c0       	rjmp	.+68     	; 0xc1c <Run_Master_Service+0x68>

        case EVT_CAN_INIT_1_COMPLETE:
            // The time for CAN 1 has expired

            // Call step two of the CAN init
            CAN_Initialize_2();
     bd8:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <CAN_Initialize_2>

            // Do not restart the timer!
            
            break;
     bdc:	1f c0       	rjmp	.+62     	; 0xc1c <Run_Master_Service+0x68>

        case EVT_TEST_TIMEOUT:
            // Just a test
            
            // Restart test timer
            Start_Timer(&Testing_Timer, 400);
     bde:	40 e9       	ldi	r20, 0x90	; 144
     be0:	51 e0       	ldi	r21, 0x01	; 1
     be2:	60 e0       	ldi	r22, 0x00	; 0
     be4:	70 e0       	ldi	r23, 0x00	; 0
     be6:	86 e0       	ldi	r24, 0x06	; 6
     be8:	91 e0       	ldi	r25, 0x01	; 1
     bea:	0e 94 e5 09 	call	0x13ca	; 0x13ca <Start_Timer>
            uint8_t TX_Away[3] = {0x12, 0x13, 0X14};
     bee:	82 e1       	ldi	r24, 0x12	; 18
     bf0:	89 83       	std	Y+1, r24	; 0x01
     bf2:	83 e1       	ldi	r24, 0x13	; 19
     bf4:	8a 83       	std	Y+2, r24	; 0x02
     bf6:	84 e1       	ldi	r24, 0x14	; 20
     bf8:	8b 83       	std	Y+3, r24	; 0x03
            CAN_Send_Message(3, TX_Away);
     bfa:	be 01       	movw	r22, r28
     bfc:	6f 5f       	subi	r22, 0xFF	; 255
     bfe:	7f 4f       	sbci	r23, 0xFF	; 255
     c00:	83 e0       	ldi	r24, 0x03	; 3
     c02:	0e 94 46 02 	call	0x48c	; 0x48c <CAN_Send_Message>
                position_counter++;
            }
            */

            #if 1
            parity ^= 1;
     c06:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <parity>
     c0a:	81 e0       	ldi	r24, 0x01	; 1
     c0c:	89 27       	eor	r24, r25
     c0e:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <parity>
            if (parity)
     c12:	88 23       	and	r24, r24
     c14:	11 f0       	breq	.+4      	; 0xc1a <Run_Master_Service+0x66>
            {
                PORTB |= (1<<PORTB2);
     c16:	2a 9a       	sbi	0x05, 2	; 5
     c18:	01 c0       	rjmp	.+2      	; 0xc1c <Run_Master_Service+0x68>
            }
            else
            {
                PORTB &= ~(1<<PORTB2);
     c1a:	2a 98       	cbi	0x05, 2	; 5
            break;

        default:
            break;
    }
}
     c1c:	0f 90       	pop	r0
     c1e:	0f 90       	pop	r0
     c20:	0f 90       	pop	r0
     c22:	df 91       	pop	r29
     c24:	cf 91       	pop	r28
     c26:	08 95       	ret

00000c28 <MS_LIN_Initialize>:
        Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
    uint8_t * p_status_data)
{
     c28:	ef 92       	push	r14
     c2a:	ff 92       	push	r15
     c2c:	0f 93       	push	r16
     c2e:	1f 93       	push	r17
     c30:	cf 93       	push	r28
     c32:	df 93       	push	r29
     c34:	7c 01       	movw	r14, r24
     c36:	8b 01       	movw	r16, r22
     c38:	ea 01       	movw	r28, r20
    // ENABLE (ATA6617C: Pin 18) on our custom PCBs.
    // For the development boards we need to use an external wire jumper.
    // For the chip we use to interface with the modem, we can just disable
    // the entire LIN XCVR because we are using the LIN peripheral for UART
    // and thus do not need to use the XCVR.
    PORTB |= (1<<PINB0);
     c3a:	28 9a       	sbi	0x05, 0	; 5
    DDRB |= (1<<PINB0);
     c3c:	20 9a       	sbi	0x04, 0	; 4

    // 1. Call the LIN init function from the driver layer
    // * Arguments are found in lin_drv.h, config.h
    lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
     c3e:	4c e0       	ldi	r20, 0x0C	; 12
     c40:	50 e0       	ldi	r21, 0x00	; 0
     c42:	60 e0       	ldi	r22, 0x00	; 0
     c44:	70 e0       	ldi	r23, 0x00	; 0
     c46:	80 e0       	ldi	r24, 0x00	; 0
     c48:	0e 94 74 04 	call	0x8e8	; 0x8e8 <lin_init>

    // 2. Save the pointer to this node's ID
    p_My_Node_ID = p_this_node_id;
     c4c:	f0 92 73 01 	sts	0x0173, r15	; 0x800173 <p_My_Node_ID+0x1>
     c50:	e0 92 72 01 	sts	0x0172, r14	; 0x800172 <p_My_Node_ID>

    // 3. Save the pointers to the data stores
    p_My_Command_Data = p_command_data;
     c54:	10 93 71 01 	sts	0x0171, r17	; 0x800171 <p_My_Command_Data+0x1>
     c58:	00 93 70 01 	sts	0x0170, r16	; 0x800170 <p_My_Command_Data>
    p_My_Status_Data = p_status_data;
     c5c:	d0 93 6f 01 	sts	0x016F, r29	; 0x80016f <p_My_Status_Data+0x1>
     c60:	c0 93 6e 01 	sts	0x016E, r28	; 0x80016e <p_My_Status_Data>
}
     c64:	df 91       	pop	r29
     c66:	cf 91       	pop	r28
     c68:	1f 91       	pop	r17
     c6a:	0f 91       	pop	r16
     c6c:	ff 90       	pop	r15
     c6e:	ef 90       	pop	r14
     c70:	08 95       	ret

00000c72 <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
    // Broadcast the LIN header
    lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
     c72:	40 e0       	ldi	r20, 0x00	; 0
     c74:	68 2f       	mov	r22, r24
     c76:	80 e0       	ldi	r24, 0x00	; 0
     c78:	0e 94 9e 04 	call	0x93c	; 0x93c <lin_tx_header>
     c7c:	08 95       	ret

00000c7e <__vector_12>:
    Description
        Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
     c7e:	1f 92       	push	r1
     c80:	0f 92       	push	r0
     c82:	0f b6       	in	r0, 0x3f	; 63
     c84:	0f 92       	push	r0
     c86:	11 24       	eor	r1, r1
     c88:	2f 93       	push	r18
     c8a:	3f 93       	push	r19
     c8c:	4f 93       	push	r20
     c8e:	5f 93       	push	r21
     c90:	6f 93       	push	r22
     c92:	7f 93       	push	r23
     c94:	8f 93       	push	r24
     c96:	9f 93       	push	r25
     c98:	af 93       	push	r26
     c9a:	bf 93       	push	r27
     c9c:	ef 93       	push	r30
     c9e:	ff 93       	push	r31
    // Get interrupt cause
    switch (Lin_get_it())
     ca0:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
     ca4:	8f 70       	andi	r24, 0x0F	; 15
     ca6:	82 30       	cpi	r24, 0x02	; 2
     ca8:	09 f4       	brne	.+2      	; 0xcac <__vector_12+0x2e>
     caa:	68 c0       	rjmp	.+208    	; 0xd7c <__vector_12+0xfe>
     cac:	84 30       	cpi	r24, 0x04	; 4
     cae:	21 f0       	breq	.+8      	; 0xcb8 <__vector_12+0x3a>
     cb0:	81 30       	cpi	r24, 0x01	; 1
     cb2:	09 f0       	breq	.+2      	; 0xcb6 <__vector_12+0x38>
     cb4:	66 c0       	rjmp	.+204    	; 0xd82 <__vector_12+0x104>
     cb6:	36 c0       	rjmp	.+108    	; 0xd24 <__vector_12+0xa6>

****************************************************************************/
static void lin_id_task(void)
{
    // Create copy of ID, make sure this gives only the lower 6 bits
    uint8_t temp_id = Lin_get_id();
     cb8:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
     cbc:	69 2f       	mov	r22, r25
     cbe:	6f 73       	andi	r22, 0x3F	; 63

    // This ID matches my ID. It must be a command sent from the master.
    if (temp_id == *p_My_Node_ID)
     cc0:	e0 91 72 01 	lds	r30, 0x0172	; 0x800172 <p_My_Node_ID>
     cc4:	f0 91 73 01 	lds	r31, 0x0173	; 0x800173 <p_My_Node_ID+0x1>
     cc8:	80 81       	ld	r24, Z
     cca:	68 13       	cpse	r22, r24
     ccc:	05 c0       	rjmp	.+10     	; 0xcd8 <__vector_12+0x5a>
    {
        // Prepare LIN module for receive.
        lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
     cce:	63 e0       	ldi	r22, 0x03	; 3
     cd0:	80 e0       	ldi	r24, 0x00	; 0
     cd2:	0e 94 d4 04 	call	0x9a8	; 0x9a8 <lin_rx_response>
     cd6:	22 c0       	rjmp	.+68     	; 0xd1c <__vector_12+0x9e>
    }

    // This ID matches my ID. It must be a status request from the master.
    else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
     cd8:	28 2f       	mov	r18, r24
     cda:	21 60       	ori	r18, 0x01	; 1
     cdc:	62 13       	cpse	r22, r18
     cde:	09 c0       	rjmp	.+18     	; 0xcf2 <__vector_12+0x74>
    {
        // Prepare LIN module for transmit.
        // We must be a slave so My_Command_Data is LIN_PACKET_LEN bytes long only.
        lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
     ce0:	60 91 6e 01 	lds	r22, 0x016E	; 0x80016e <p_My_Status_Data>
     ce4:	70 91 6f 01 	lds	r23, 0x016F	; 0x80016f <p_My_Status_Data+0x1>
     ce8:	43 e0       	ldi	r20, 0x03	; 3
     cea:	80 e0       	ldi	r24, 0x00	; 0
     cec:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <lin_tx_response>
     cf0:	15 c0       	rjmp	.+42     	; 0xd1c <__vector_12+0x9e>

    // This ID doesn't match my ID.
    else
    {
        // If we're the master, we must have sent this ID
        if (MASTER_NODE_ID == *p_My_Node_ID)
     cf2:	81 11       	cpse	r24, r1
     cf4:	13 c0       	rjmp	.+38     	; 0xd1c <__vector_12+0x9e>
        {
            // Prepare LIN module for transmit if we sent a command.
            if (0 == (temp_id & REQUEST_MASK))
     cf6:	90 fd       	sbrc	r25, 0
     cf8:	0d c0       	rjmp	.+26     	; 0xd14 <__vector_12+0x96>
            {
                // Make sure we send the right command based on the slave ID.
                // The master has a My_Command_Data array that is LIN_PACKET_LEN*n bytes long.
                // Where n is the number of slaves in the system.
                lin_tx_response((OUR_LIN_SPEC), Get_Pointer_To_Slave_Data(p_My_Command_Data, GET_SLAVE_NUMBER(temp_id)), (LIN_PACKET_LEN));
     cfa:	66 95       	lsr	r22
     cfc:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <p_My_Command_Data>
     d00:	90 91 71 01 	lds	r25, 0x0171	; 0x800171 <p_My_Command_Data+0x1>
     d04:	0e 94 9f 02 	call	0x53e	; 0x53e <Get_Pointer_To_Slave_Data>
     d08:	43 e0       	ldi	r20, 0x03	; 3
     d0a:	bc 01       	movw	r22, r24
     d0c:	80 e0       	ldi	r24, 0x00	; 0
     d0e:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <lin_tx_response>
     d12:	04 c0       	rjmp	.+8      	; 0xd1c <__vector_12+0x9e>
            }
            // Prepare LIN module for receive if we sent a request.
            else
            {
                lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
     d14:	63 e0       	ldi	r22, 0x03	; 3
     d16:	80 e0       	ldi	r24, 0x00	; 0
     d18:	0e 94 d4 04 	call	0x9a8	; 0x9a8 <lin_rx_response>
    switch (Lin_get_it())
    {
        // We received an ID
        case LIN_IDOK:
            lin_id_task();
            Lin_clear_idok_it();
     d1c:	84 e0       	ldi	r24, 0x04	; 4
     d1e:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
     d22:	2f c0       	rjmp	.+94     	; 0xd82 <__vector_12+0x104>
****************************************************************************/
static void lin_rx_task(void)
{
    // Copy the rx data to our appropriate data store
    // If we're the master, copy to our status array and post event
    if (MASTER_NODE_ID == *p_My_Node_ID)
     d24:	e0 91 72 01 	lds	r30, 0x0172	; 0x800172 <p_My_Node_ID>
     d28:	f0 91 73 01 	lds	r31, 0x0173	; 0x800173 <p_My_Node_ID+0x1>
     d2c:	80 81       	ld	r24, Z
     d2e:	81 11       	cpse	r24, r1
     d30:	15 c0       	rjmp	.+42     	; 0xd5c <__vector_12+0xde>
    {
        // TODO: Not entirely sure if the ID is saved during the receive...
        lin_get_response(Get_Pointer_To_Slave_Data(p_My_Status_Data, GET_SLAVE_NUMBER(Lin_get_id())));
     d32:	60 91 d0 00 	lds	r22, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
     d36:	6f 73       	andi	r22, 0x3F	; 63
     d38:	70 e0       	ldi	r23, 0x00	; 0
     d3a:	75 95       	asr	r23
     d3c:	67 95       	ror	r22
     d3e:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <p_My_Status_Data>
     d42:	90 91 6f 01 	lds	r25, 0x016F	; 0x80016f <p_My_Status_Data+0x1>
     d46:	0e 94 9f 02 	call	0x53e	; 0x53e <Get_Pointer_To_Slave_Data>
     d4a:	0e 94 22 05 	call	0xa44	; 0xa44 <lin_get_response>

        // Post event
        Post_Event(EVT_MASTER_NEW_STS);
     d4e:	60 e4       	ldi	r22, 0x40	; 64
     d50:	70 e0       	ldi	r23, 0x00	; 0
     d52:	80 e0       	ldi	r24, 0x00	; 0
     d54:	90 e0       	ldi	r25, 0x00	; 0
     d56:	0e 94 2e 03 	call	0x65c	; 0x65c <Post_Event>
     d5a:	0c c0       	rjmp	.+24     	; 0xd74 <__vector_12+0xf6>
    }
    // If we're a slave, copy to our command array and post event
    else
    {
        // Copy command
        lin_get_response(p_My_Command_Data);
     d5c:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <p_My_Command_Data>
     d60:	90 91 71 01 	lds	r25, 0x0171	; 0x800171 <p_My_Command_Data+0x1>
     d64:	0e 94 22 05 	call	0xa44	; 0xa44 <lin_get_response>

        // Post event
        Post_Event(EVT_SLAVE_NEW_CMD);
     d68:	61 e0       	ldi	r22, 0x01	; 1
     d6a:	70 e0       	ldi	r23, 0x00	; 0
     d6c:	80 e0       	ldi	r24, 0x00	; 0
     d6e:	90 e0       	ldi	r25, 0x00	; 0
     d70:	0e 94 2e 03 	call	0x65c	; 0x65c <Post_Event>
            break;

        // We received a data packet
        case LIN_RXOK:
            lin_rx_task();
            Lin_clear_rxok_it();
     d74:	81 e0       	ldi	r24, 0x01	; 1
     d76:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
     d7a:	03 c0       	rjmp	.+6      	; 0xd82 <__vector_12+0x104>

        // We transmitted a data packet
        case LIN_TXOK:
            lin_tx_task();
            Lin_clear_txok_it();
     d7c:	82 e0       	ldi	r24, 0x02	; 2
     d7e:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

        // The interrupt did not correspond to LIN
        default:
            break;
    } // End Switch
}
     d82:	ff 91       	pop	r31
     d84:	ef 91       	pop	r30
     d86:	bf 91       	pop	r27
     d88:	af 91       	pop	r26
     d8a:	9f 91       	pop	r25
     d8c:	8f 91       	pop	r24
     d8e:	7f 91       	pop	r23
     d90:	6f 91       	pop	r22
     d92:	5f 91       	pop	r21
     d94:	4f 91       	pop	r20
     d96:	3f 91       	pop	r19
     d98:	2f 91       	pop	r18
     d9a:	0f 90       	pop	r0
     d9c:	0f be       	out	0x3f, r0	; 63
     d9e:	0f 90       	pop	r0
     da0:	1f 90       	pop	r1
     da2:	18 95       	reti

00000da4 <__vector_13>:

ISR(LIN_ERR_vect)
{
     da4:	1f 92       	push	r1
     da6:	0f 92       	push	r0
     da8:	0f b6       	in	r0, 0x3f	; 63
     daa:	0f 92       	push	r0
     dac:	11 24       	eor	r1, r1
     dae:	8f 93       	push	r24
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
     db0:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
    // Increment error count
    My_LIN_Error_Count++;
     db4:	80 91 6d 01 	lds	r24, 0x016D	; 0x80016d <My_LIN_Error_Count>
     db8:	8f 5f       	subi	r24, 0xFF	; 255
     dba:	80 93 6d 01 	sts	0x016D, r24	; 0x80016d <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    lin_err_task();
    Lin_clear_err_it();
     dbe:	88 e0       	ldi	r24, 0x08	; 8
     dc0:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
     dc4:	8f 91       	pop	r24
     dc6:	0f 90       	pop	r0
     dc8:	0f be       	out	0x3f, r0	; 63
     dca:	0f 90       	pop	r0
     dcc:	1f 90       	pop	r1
     dce:	18 95       	reti

00000dd0 <Init_PWM_Module>:
{
    // We need to ensure no interrupts occur when accessing 16-bit registers
    // (Just for safety, no ISR should be able to access these registers anyways.)
    // Even though the C code is one line for accessing 16-bit registers,
    //      in ASM it will be done in two cycles.
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
     dd0:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     dd2:	f8 94       	cli
    {
        // Clear Control Register C
        // "However, for ensuring compatibility with future devices,
        //      these bits must be set to zero when TCCR1A is written 
        //      when operating in a PWM mode."
        TCCR1C = 0;
     dd4:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

        // Disable Timer1 interrupts
        TIMSK1 = 0;
     dd8:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

        // Set up pins for PWM output (p. 85)
        TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
     ddc:	84 e2       	ldi	r24, 0x24	; 36
     dde:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
        DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
     de2:	84 b1       	in	r24, 0x04	; 4
     de4:	88 61       	ori	r24, 0x18	; 24
     de6:	84 b9       	out	0x04, r24	; 4

        // Set TOP values for A/B counters, executes in 1 asm lines
        ICR1 = TIMER_1_TOP;
     de8:	87 e8       	ldi	r24, 0x87	; 135
     dea:	93 e1       	ldi	r25, 0x13	; 19
     dec:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
     df0:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

        // Set output compare to value that sets lines low (0% duty cycle)
        OCR1A = OCR_DC_ZERO;
     df4:	8f ef       	ldi	r24, 0xFF	; 255
     df6:	9f ef       	ldi	r25, 0xFF	; 255
     df8:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
     dfc:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
        OCR1B = OCR_DC_ZERO;
     e00:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
     e04:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
        // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
        //      (Per Table 12-2 on p. 132)
        // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
        //      Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
        //      (Run at a fixed frequency with varying duty cycles)
        TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
     e08:	82 ef       	ldi	r24, 0xF2	; 242
     e0a:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
                    |(1<<WGM11)|(0<<WGM10));

        // Set WGM1[0:3]=1110b
        TCCR1B = ((1<<WGM13)|(1<<WGM12));
     e0e:	e1 e8       	ldi	r30, 0x81	; 129
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	88 e1       	ldi	r24, 0x18	; 24
     e14:	80 83       	st	Z, r24

        // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
        // We want to aim for a frequency of 1 kHz
        // PWM freq is:
        //      f_pwm = f_clk/(prescale*(1+TOP))
        TCCR1B |= TIMER_1_PRESCALE;
     e16:	80 81       	ld	r24, Z
     e18:	82 60       	ori	r24, 0x02	; 2
     e1a:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     e1c:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     e1e:	08 95       	ret

00000e20 <Set_PWM_Duty_Cycle>:
void Set_PWM_Duty_Cycle(pwm_channel_t this_channel, uint8_t new_duty_cycle)
{
    // Set OCR1 for the requested channel
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
     e20:	88 23       	and	r24, r24
     e22:	19 f0       	breq	.+6      	; 0xe2a <Set_PWM_Duty_Cycle+0xa>
     e24:	81 30       	cpi	r24, 0x01	; 1
     e26:	49 f1       	breq	.+82     	; 0xe7a <Set_PWM_Duty_Cycle+0x5a>
     e28:	08 95       	ret

****************************************************************************/
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
     e2a:	64 36       	cpi	r22, 0x64	; 100
     e2c:	e0 f4       	brcc	.+56     	; 0xe66 <Set_PWM_Duty_Cycle+0x46>
    {
        return OCR_DC_HUNDRED;
    }
    else if ((100 > duty_cycle) && (0 < duty_cycle))
     e2e:	8f ef       	ldi	r24, 0xFF	; 255
     e30:	86 0f       	add	r24, r22
     e32:	83 36       	cpi	r24, 0x63	; 99
     e34:	d8 f4       	brcc	.+54     	; 0xe6c <Set_PWM_Duty_Cycle+0x4c>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
     e36:	70 e0       	ldi	r23, 0x00	; 0
     e38:	cb 01       	movw	r24, r22
     e3a:	88 0f       	add	r24, r24
     e3c:	99 1f       	adc	r25, r25
     e3e:	88 0f       	add	r24, r24
     e40:	99 1f       	adc	r25, r25
     e42:	68 0f       	add	r22, r24
     e44:	79 1f       	adc	r23, r25
     e46:	cb 01       	movw	r24, r22
     e48:	88 0f       	add	r24, r24
     e4a:	99 1f       	adc	r25, r25
     e4c:	88 0f       	add	r24, r24
     e4e:	99 1f       	adc	r25, r25
     e50:	68 0f       	add	r22, r24
     e52:	79 1f       	adc	r23, r25
     e54:	66 0f       	add	r22, r22
     e56:	77 1f       	adc	r23, r23
     e58:	88 27       	eor	r24, r24
     e5a:	99 27       	eor	r25, r25
     e5c:	86 1b       	sub	r24, r22
     e5e:	97 0b       	sbc	r25, r23
     e60:	88 57       	subi	r24, 0x78	; 120
     e62:	9c 4e       	sbci	r25, 0xEC	; 236
     e64:	05 c0       	rjmp	.+10     	; 0xe70 <Set_PWM_Duty_Cycle+0x50>
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    {
        return OCR_DC_HUNDRED;
     e66:	80 e0       	ldi	r24, 0x00	; 0
     e68:	90 e0       	ldi	r25, 0x00	; 0
     e6a:	02 c0       	rjmp	.+4      	; 0xe70 <Set_PWM_Duty_Cycle+0x50>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    }
    else
    {
        return OCR_DC_ZERO;
     e6c:	8f ef       	ldi	r24, 0xFF	; 255
     e6e:	9f ef       	ldi	r25, 0xFF	; 255
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
    {
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
     e70:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
     e74:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
            break;
     e78:	08 95       	ret

****************************************************************************/
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
     e7a:	64 36       	cpi	r22, 0x64	; 100
     e7c:	e0 f4       	brcc	.+56     	; 0xeb6 <Set_PWM_Duty_Cycle+0x96>
    {
        return OCR_DC_HUNDRED;
    }
    else if ((100 > duty_cycle) && (0 < duty_cycle))
     e7e:	8f ef       	ldi	r24, 0xFF	; 255
     e80:	86 0f       	add	r24, r22
     e82:	83 36       	cpi	r24, 0x63	; 99
     e84:	d8 f4       	brcc	.+54     	; 0xebc <Set_PWM_Duty_Cycle+0x9c>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
     e86:	70 e0       	ldi	r23, 0x00	; 0
     e88:	cb 01       	movw	r24, r22
     e8a:	88 0f       	add	r24, r24
     e8c:	99 1f       	adc	r25, r25
     e8e:	88 0f       	add	r24, r24
     e90:	99 1f       	adc	r25, r25
     e92:	68 0f       	add	r22, r24
     e94:	79 1f       	adc	r23, r25
     e96:	cb 01       	movw	r24, r22
     e98:	88 0f       	add	r24, r24
     e9a:	99 1f       	adc	r25, r25
     e9c:	88 0f       	add	r24, r24
     e9e:	99 1f       	adc	r25, r25
     ea0:	68 0f       	add	r22, r24
     ea2:	79 1f       	adc	r23, r25
     ea4:	66 0f       	add	r22, r22
     ea6:	77 1f       	adc	r23, r23
     ea8:	88 27       	eor	r24, r24
     eaa:	99 27       	eor	r25, r25
     eac:	86 1b       	sub	r24, r22
     eae:	97 0b       	sbc	r25, r23
     eb0:	88 57       	subi	r24, 0x78	; 120
     eb2:	9c 4e       	sbci	r25, 0xEC	; 236
     eb4:	05 c0       	rjmp	.+10     	; 0xec0 <Set_PWM_Duty_Cycle+0xa0>
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    {
        return OCR_DC_HUNDRED;
     eb6:	80 e0       	ldi	r24, 0x00	; 0
     eb8:	90 e0       	ldi	r25, 0x00	; 0
     eba:	02 c0       	rjmp	.+4      	; 0xec0 <Set_PWM_Duty_Cycle+0xa0>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    }
    else
    {
        return OCR_DC_ZERO;
     ebc:	8f ef       	ldi	r24, 0xFF	; 255
     ebe:	9f ef       	ldi	r25, 0xFF	; 255
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
            break;

        case pwm_channel_b:
            OCR1B = calc_OCR_count(new_duty_cycle);
     ec0:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
     ec4:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
     ec8:	08 95       	ret

00000eca <SPI_Initialize>:
        Initializes the SPI module as a master/slave and sets SPI TX/RX buffer
        address

****************************************************************************/
void SPI_Initialize(void)
{
     eca:	cf 93       	push	r28
     ecc:	df 93       	push	r29
    // Identify node type
    Master_Slave_Identifier = SPI_MASTER;
     ece:	10 92 f7 01 	sts	0x01F7, r1	; 0x8001f7 <Master_Slave_Identifier>
    
    if (SPI_MASTER == Master_Slave_Identifier)
    {
        // SPI Data Direction Register (DDR_SPI) = DDRA
        // Set MOSI, SS and SCK output, all others input
        DDR_SPI |= (1<<MOSI)|(1<<SCK)|(1<<SS);
     ed2:	81 b1       	in	r24, 0x01	; 1
     ed4:	80 67       	ori	r24, 0x70	; 112
     ed6:	81 b9       	out	0x01, r24	; 1
		//DDR_SPI &= ~(1<<SS);

        // Enable interrupt on transmission complete, enable SPI and set as master,
        // set clock rate io_clk/4, MSB transmitted first, Sample on rising edge 
        SPCR = (1<<SPIE)|(1<<SPE)|(1<<MSTR);
     ed8:	80 ed       	ldi	r24, 0xD0	; 208
     eda:	8c bd       	out	0x2c, r24	; 44

        // Raise SS from master at Init
        PORTA |= (1<<SS);
     edc:	16 9a       	sbi	0x02, 6	; 2

        // Reset indices
        Buffer_Index = 0;
     ede:	10 92 7e 01 	sts	0x017E, r1	; 0x80017e <Buffer_Index>
        TX_Index = 0;
     ee2:	10 92 7b 01 	sts	0x017B, r1	; 0x80017b <TX_Index>
		RX_Index = 0;
     ee6:	10 92 7c 01 	sts	0x017C, r1	; 0x80017c <RX_Index>
     eea:	e2 ea       	ldi	r30, 0xA2	; 162
     eec:	f1 e0       	ldi	r31, 0x01	; 1
     eee:	af e7       	ldi	r26, 0x7F	; 127
     ef0:	b1 e0       	ldi	r27, 0x01	; 1
     ef2:	2d e9       	ldi	r18, 0x9D	; 157
     ef4:	31 e0       	ldi	r19, 0x01	; 1
    for (int row = 0; row < COMMAND_BUFFER_SIZE; row++)
    {
        // Set all bytes of Command_Buffer to 0xff = UNASSIGNED
        for (int col = 0; col < MAX_COMMAND_TX_SIZE; col++)
        {
            Command_Buffer[row][col] = 0xFF;    // Set as unassigned
     ef6:	8f ef       	ldi	r24, 0xFF	; 255
     ef8:	ef 01       	movw	r28, r30
     efa:	25 97       	sbiw	r28, 0x05	; 5
     efc:	88 83       	st	Y, r24
     efe:	21 96       	adiw	r28, 0x01	; 1
     f00:	88 83       	st	Y, r24
     f02:	21 96       	adiw	r28, 0x01	; 1
     f04:	88 83       	st	Y, r24
     f06:	21 96       	adiw	r28, 0x01	; 1
     f08:	88 83       	st	Y, r24
     f0a:	21 96       	adiw	r28, 0x01	; 1
     f0c:	88 83       	st	Y, r24
     f0e:	80 83       	st	Z, r24
        }
        // Set all pointers of Receive List to NULL 
        for (int col = 0; col < MAX_COMMAND_RX_SIZE; col++)
        {
            Receive_List[row][col] = NULL;     // Set as unassigned
     f10:	1d 92       	st	X+, r1
     f12:	1d 92       	st	X+, r1
     f14:	36 96       	adiw	r30, 0x06	; 6

****************************************************************************/

static void Reset_Command_Receive_Buffer(void)
{
    for (int row = 0; row < COMMAND_BUFFER_SIZE; row++)
     f16:	a2 17       	cp	r26, r18
     f18:	b3 07       	cpc	r27, r19
     f1a:	71 f7       	brne	.-36     	; 0xef8 <SPI_Initialize+0x2e>
        TX_Index = 0;
        RX_Index = 0;

        Reset_Command_Receive_Buffer();
    }
}
     f1c:	df 91       	pop	r29
     f1e:	cf 91       	pop	r28
     f20:	08 95       	ret

00000f22 <SPI_Start_Command>:

****************************************************************************/

void SPI_Start_Command (void)
{
	Expected_TX_Length = Command_Buffer[Buffer_Index][TX_LENGTH_BYTE];
     f22:	80 91 7e 01 	lds	r24, 0x017E	; 0x80017e <Buffer_Index>
     f26:	90 e0       	ldi	r25, 0x00	; 0
     f28:	fc 01       	movw	r30, r24
     f2a:	ee 0f       	add	r30, r30
     f2c:	ff 1f       	adc	r31, r31
     f2e:	df 01       	movw	r26, r30
     f30:	a8 0f       	add	r26, r24
     f32:	b9 1f       	adc	r27, r25
     f34:	aa 0f       	add	r26, r26
     f36:	bb 1f       	adc	r27, r27
     f38:	a3 56       	subi	r26, 0x63	; 99
     f3a:	be 4f       	sbci	r27, 0xFE	; 254
     f3c:	2c 91       	ld	r18, X
     f3e:	20 93 7a 01 	sts	0x017A, r18	; 0x80017a <Expected_TX_Length>
	Expected_RX_Length = Command_Buffer[Buffer_Index][RX_LENGTH_BYTE];
     f42:	fd 01       	movw	r30, r26
     f44:	81 81       	ldd	r24, Z+1	; 0x01
     f46:	80 93 79 01 	sts	0x0179, r24	; 0x800179 <Expected_RX_Length>
	
	// Set RX data index
	RX_Index = 0;
     f4a:	10 92 7c 01 	sts	0x017C, r1	; 0x80017c <RX_Index>
	
    // Set TX data index
    TX_Index = 0;
     f4e:	10 92 7b 01 	sts	0x017B, r1	; 0x80017b <TX_Index>
	
	// State in TX
	In_Tx = true;
     f52:	81 e0       	ldi	r24, 0x01	; 1
     f54:	80 93 78 01 	sts	0x0178, r24	; 0x800178 <In_Tx>

    //Debug line
    if (Expected_TX_Length == 0xff)
     f58:	2f 3f       	cpi	r18, 0xFF	; 255
     f5a:	99 f4       	brne	.+38     	; 0xf82 <SPI_Start_Command+0x60>
    {
        counter_value++;
     f5c:	80 91 74 01 	lds	r24, 0x0174	; 0x800174 <counter_value>
     f60:	90 91 75 01 	lds	r25, 0x0175	; 0x800175 <counter_value+0x1>
     f64:	a0 91 76 01 	lds	r26, 0x0176	; 0x800176 <counter_value+0x2>
     f68:	b0 91 77 01 	lds	r27, 0x0177	; 0x800177 <counter_value+0x3>
     f6c:	01 96       	adiw	r24, 0x01	; 1
     f6e:	a1 1d       	adc	r26, r1
     f70:	b1 1d       	adc	r27, r1
     f72:	80 93 74 01 	sts	0x0174, r24	; 0x800174 <counter_value>
     f76:	90 93 75 01 	sts	0x0175, r25	; 0x800175 <counter_value+0x1>
     f7a:	a0 93 76 01 	sts	0x0176, r26	; 0x800176 <counter_value+0x2>
     f7e:	b0 93 77 01 	sts	0x0177, r27	; 0x800177 <counter_value+0x3>
    }

    // Set slave select low to indicate start of transmission
    PORTA &= ~(1<<SS);
     f82:	16 98       	cbi	0x02, 6	; 2
     f84:	08 95       	ret

00000f86 <SPI_End_Command>:
****************************************************************************/

void SPI_End_Command (void)
{
    // Set slave select high to indicate end of transmission
    PORTA |= (1<<SS);
     f86:	16 9a       	sbi	0x02, 6	; 2
     f88:	08 95       	ret

00000f8a <SPI_Transmit>:
****************************************************************************/

void SPI_Transmit (void)
{
    // Send byte out
    SPDR = Command_Buffer[Buffer_Index][TX_Index + LENGTH_BYTES];
     f8a:	20 91 7e 01 	lds	r18, 0x017E	; 0x80017e <Buffer_Index>
     f8e:	30 91 7b 01 	lds	r19, 0x017B	; 0x80017b <TX_Index>
     f92:	82 2f       	mov	r24, r18
     f94:	90 e0       	ldi	r25, 0x00	; 0
     f96:	82 0f       	add	r24, r18
     f98:	91 1d       	adc	r25, r1
     f9a:	82 0f       	add	r24, r18
     f9c:	91 1d       	adc	r25, r1
     f9e:	fc 01       	movw	r30, r24
     fa0:	ee 0f       	add	r30, r30
     fa2:	ff 1f       	adc	r31, r31
     fa4:	e3 56       	subi	r30, 0x63	; 99
     fa6:	fe 4f       	sbci	r31, 0xFE	; 254
     fa8:	e3 0f       	add	r30, r19
     faa:	f1 1d       	adc	r31, r1
     fac:	82 81       	ldd	r24, Z+2	; 0x02
     fae:	8e bd       	out	0x2e, r24	; 46
	
	if (In_Tx)
     fb0:	80 91 78 01 	lds	r24, 0x0178	; 0x800178 <In_Tx>
     fb4:	88 23       	and	r24, r24
     fb6:	31 f0       	breq	.+12     	; 0xfc4 <SPI_Transmit+0x3a>
	{
		// Increment Transmit Index
		TX_Index++;		
     fb8:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <TX_Index>
     fbc:	8f 5f       	subi	r24, 0xFF	; 255
     fbe:	80 93 7b 01 	sts	0x017B, r24	; 0x80017b <TX_Index>
     fc2:	08 95       	ret
		/*
		// Increment Receive Index
		RX_Index++;
		*/
		// Increment Transmit Index
		TX_Index++;
     fc4:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <TX_Index>
     fc8:	8f 5f       	subi	r24, 0xFF	; 255
     fca:	80 93 7b 01 	sts	0x017B, r24	; 0x80017b <TX_Index>
     fce:	08 95       	ret

00000fd0 <Write_SPI>:
    Description
        Fills in current command into SPI command buffer
****************************************************************************/

void Write_SPI(uint8_t TX_Length, uint8_t RX_Length, uint8_t * Data2Write, uint8_t ** Data2Receive)
{
     fd0:	af 92       	push	r10
     fd2:	bf 92       	push	r11
     fd4:	cf 92       	push	r12
     fd6:	df 92       	push	r13
     fd8:	ef 92       	push	r14
     fda:	ff 92       	push	r15
     fdc:	0f 93       	push	r16
     fde:	1f 93       	push	r17
     fe0:	cf 93       	push	r28
     fe2:	df 93       	push	r29
     fe4:	d8 2e       	mov	r13, r24
     fe6:	c6 2e       	mov	r12, r22
     fe8:	ea 01       	movw	r28, r20
     fea:	79 01       	movw	r14, r18
	counter_value = query_counter();
     fec:	0e 94 ea 03 	call	0x7d4	; 0x7d4 <query_counter>
     ff0:	60 93 74 01 	sts	0x0174, r22	; 0x800174 <counter_value>
     ff4:	70 93 75 01 	sts	0x0175, r23	; 0x800175 <counter_value+0x1>
     ff8:	80 93 76 01 	sts	0x0176, r24	; 0x800176 <counter_value+0x2>
     ffc:	90 93 77 01 	sts	0x0177, r25	; 0x800177 <counter_value+0x3>
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
    1000:	8d 2d       	mov	r24, r13
    1002:	90 e0       	ldi	r25, 0x00	; 0
    1004:	8c 01       	movw	r16, r24
    1006:	0e 5f       	subi	r16, 0xFE	; 254
    1008:	1f 4f       	sbci	r17, 0xFF	; 255
    {
        // Fill in expected TX length
        if (i == TX_LENGTH_BYTE)
        {
            Command_Buffer[Next_Available_Row][TX_LENGTH_BYTE] = TX_Length;
    100a:	20 91 7d 01 	lds	r18, 0x017D	; 0x80017d <Next_Available_Row>
    100e:	30 e0       	ldi	r19, 0x00	; 0
    1010:	de 01       	movw	r26, r28
    1012:	12 97       	sbiw	r26, 0x02	; 2
    1014:	c9 01       	movw	r24, r18
    1016:	88 0f       	add	r24, r24
    1018:	99 1f       	adc	r25, r25
    101a:	82 0f       	add	r24, r18
    101c:	93 1f       	adc	r25, r19
    101e:	88 0f       	add	r24, r24
    1020:	99 1f       	adc	r25, r25
    1022:	e0 e0       	ldi	r30, 0x00	; 0
    1024:	f0 e0       	ldi	r31, 0x00	; 0
        }
        // Fill in expected RX Length
        else if (i == RX_LENGTH_BYTE)
        {
            Command_Buffer[Next_Available_Row][RX_LENGTH_BYTE] = RX_Length;
    1026:	9c 01       	movw	r18, r24
    1028:	23 56       	subi	r18, 0x63	; 99
    102a:	3e 4f       	sbci	r19, 0xFE	; 254
    102c:	59 01       	movw	r10, r18
    102e:	2f 5f       	subi	r18, 0xFF	; 255
    1030:	3f 4f       	sbci	r19, 0xFF	; 255
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
    {
        // Fill in expected TX length
        if (i == TX_LENGTH_BYTE)
    1032:	30 97       	sbiw	r30, 0x00	; 0
    1034:	19 f4       	brne	.+6      	; 0x103c <Write_SPI+0x6c>
        {
            Command_Buffer[Next_Available_Row][TX_LENGTH_BYTE] = TX_Length;
    1036:	e5 01       	movw	r28, r10
    1038:	d8 82       	st	Y, r13
    103a:	0e c0       	rjmp	.+28     	; 0x1058 <Write_SPI+0x88>
        }
        // Fill in expected RX Length
        else if (i == RX_LENGTH_BYTE)
    103c:	e1 30       	cpi	r30, 0x01	; 1
    103e:	f1 05       	cpc	r31, r1
    1040:	19 f4       	brne	.+6      	; 0x1048 <Write_SPI+0x78>
        {
            Command_Buffer[Next_Available_Row][RX_LENGTH_BYTE] = RX_Length;
    1042:	e9 01       	movw	r28, r18
    1044:	c8 82       	st	Y, r12
    1046:	08 c0       	rjmp	.+16     	; 0x1058 <Write_SPI+0x88>
        }
        // Fill in remaining data to TX
        else
        {
            Command_Buffer[Next_Available_Row][i] = *(Data2Write + (i - LENGTH_BYTES));
    1048:	6c 91       	ld	r22, X
    104a:	af 01       	movw	r20, r30
    104c:	48 0f       	add	r20, r24
    104e:	59 1f       	adc	r21, r25
    1050:	43 56       	subi	r20, 0x63	; 99
    1052:	5e 4f       	sbci	r21, 0xFE	; 254
    1054:	ea 01       	movw	r28, r20
    1056:	68 83       	st	Y, r22
void Write_SPI(uint8_t TX_Length, uint8_t RX_Length, uint8_t * Data2Write, uint8_t ** Data2Receive)
{
	counter_value = query_counter();
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
    1058:	31 96       	adiw	r30, 0x01	; 1
    105a:	11 96       	adiw	r26, 0x01	; 1
    105c:	e0 17       	cp	r30, r16
    105e:	f1 07       	cpc	r31, r17
    1060:	44 f3       	brlt	.-48     	; 0x1032 <Write_SPI+0x62>
    1062:	32 c0       	rjmp	.+100    	; 0x10c8 <Write_SPI+0xf8>
            // Add pointers to variables that shall be updated with receive data
            Receive_List[Next_Available_Row][i] = *(Data2Receive + i);
        }
    }
    // If reached Command Buffer end
    if (Next_Available_Row == COMMAND_BUFFER_SIZE - 1)
    1064:	80 91 7d 01 	lds	r24, 0x017D	; 0x80017d <Next_Available_Row>
    1068:	8e 30       	cpi	r24, 0x0E	; 14
    106a:	19 f4       	brne	.+6      	; 0x1072 <Write_SPI+0xa2>
    {
        Next_Available_Row = 0;
    106c:	10 92 7d 01 	sts	0x017D, r1	; 0x80017d <Next_Available_Row>
    1070:	03 c0       	rjmp	.+6      	; 0x1078 <Write_SPI+0xa8>
    }
    else
    {
        Next_Available_Row++;
    1072:	8f 5f       	subi	r24, 0xFF	; 255
    1074:	80 93 7d 01 	sts	0x017D, r24	; 0x80017d <Next_Available_Row>
    }
    // If SPI is currently idling, start transmission
    if (Query_SPI_State() == NORMAL_STATE && Command_Buffer[Buffer_Index][TX_LENGTH_BYTE] != 0xFF )
    1078:	0e 94 6f 09 	call	0x12de	; 0x12de <Query_SPI_State>
    107c:	81 11       	cpse	r24, r1
    107e:	27 c0       	rjmp	.+78     	; 0x10ce <Write_SPI+0xfe>
    1080:	20 91 7e 01 	lds	r18, 0x017E	; 0x80017e <Buffer_Index>
    1084:	82 2f       	mov	r24, r18
    1086:	90 e0       	ldi	r25, 0x00	; 0
    1088:	82 0f       	add	r24, r18
    108a:	91 1d       	adc	r25, r1
    108c:	82 0f       	add	r24, r18
    108e:	91 1d       	adc	r25, r1
    1090:	88 0f       	add	r24, r24
    1092:	99 1f       	adc	r25, r25
    1094:	fc 01       	movw	r30, r24
    1096:	e3 56       	subi	r30, 0x63	; 99
    1098:	fe 4f       	sbci	r31, 0xFE	; 254
    109a:	80 81       	ld	r24, Z
    109c:	8f 3f       	cpi	r24, 0xFF	; 255
    109e:	b9 f0       	breq	.+46     	; 0x10ce <Write_SPI+0xfe>
    {
        Post_Event(EVT_SPI_START);
    10a0:	60 e0       	ldi	r22, 0x00	; 0
    10a2:	70 e4       	ldi	r23, 0x40	; 64
    10a4:	80 e0       	ldi	r24, 0x00	; 0
    10a6:	90 e0       	ldi	r25, 0x00	; 0
    10a8:	0e 94 2e 03 	call	0x65c	; 0x65c <Post_Event>
    10ac:	10 c0       	rjmp	.+32     	; 0x10ce <Write_SPI+0xfe>
    if (RX_Length > 0)
    {
        for (int i = 0; i < RX_Length; i++)
        {
            // Add pointers to variables that shall be updated with receive data
            Receive_List[Next_Available_Row][i] = *(Data2Receive + i);
    10ae:	f7 01       	movw	r30, r14
    10b0:	80 81       	ld	r24, Z
    10b2:	91 81       	ldd	r25, Z+1	; 0x01
    10b4:	e0 91 7d 01 	lds	r30, 0x017D	; 0x80017d <Next_Available_Row>
    10b8:	f0 e0       	ldi	r31, 0x00	; 0
    10ba:	ee 0f       	add	r30, r30
    10bc:	ff 1f       	adc	r31, r31
    10be:	e1 58       	subi	r30, 0x81	; 129
    10c0:	fe 4f       	sbci	r31, 0xFE	; 254
    10c2:	91 83       	std	Z+1, r25	; 0x01
    10c4:	80 83       	st	Z, r24
    10c6:	ce cf       	rjmp	.-100    	; 0x1064 <Write_SPI+0x94>
        {
            Command_Buffer[Next_Available_Row][i] = *(Data2Write + (i - LENGTH_BYTES));
        }   
    }
    // Data is expected to be received
    if (RX_Length > 0)
    10c8:	c1 10       	cpse	r12, r1
    10ca:	f1 cf       	rjmp	.-30     	; 0x10ae <Write_SPI+0xde>
    10cc:	cb cf       	rjmp	.-106    	; 0x1064 <Write_SPI+0x94>
    // If SPI is currently idling, start transmission
    if (Query_SPI_State() == NORMAL_STATE && Command_Buffer[Buffer_Index][TX_LENGTH_BYTE] != 0xFF )
    {
        Post_Event(EVT_SPI_START);
    }
}
    10ce:	df 91       	pop	r29
    10d0:	cf 91       	pop	r28
    10d2:	1f 91       	pop	r17
    10d4:	0f 91       	pop	r16
    10d6:	ff 90       	pop	r15
    10d8:	ef 90       	pop	r14
    10da:	df 90       	pop	r13
    10dc:	cf 90       	pop	r12
    10de:	bf 90       	pop	r11
    10e0:	af 90       	pop	r10
    10e2:	08 95       	ret

000010e4 <__vector_14>:
        Handles SPI transmission completed interrupts

****************************************************************************/

ISR(SPI_STC_vect)
{
    10e4:	1f 92       	push	r1
    10e6:	0f 92       	push	r0
    10e8:	0f b6       	in	r0, 0x3f	; 63
    10ea:	0f 92       	push	r0
    10ec:	11 24       	eor	r1, r1
    10ee:	2f 93       	push	r18
    10f0:	3f 93       	push	r19
    10f2:	4f 93       	push	r20
    10f4:	5f 93       	push	r21
    10f6:	6f 93       	push	r22
    10f8:	7f 93       	push	r23
    10fa:	8f 93       	push	r24
    10fc:	9f 93       	push	r25
    10fe:	af 93       	push	r26
    1100:	bf 93       	push	r27
    1102:	ef 93       	push	r30
    1104:	ff 93       	push	r31
    if (Master_Slave_Identifier == SPI_MASTER)
    1106:	80 91 f7 01 	lds	r24, 0x01F7	; 0x8001f7 <Master_Slave_Identifier>
    110a:	81 11       	cpse	r24, r1
    110c:	87 c0       	rjmp	.+270    	; 0x121c <__vector_14+0x138>
    {
        // Clear the SPI Interrupt Flag (is done by reading the SPSR Register)
        uint8_t SPSR_Status = SPSR;
    110e:	8d b5       	in	r24, 0x2d	; 45
        // Do nothing if statement to "use" the variable
        if (SPSR_Status);
		
		// Once a transmit has been completed
		if (In_Tx)
    1110:	80 91 78 01 	lds	r24, 0x0178	; 0x800178 <In_Tx>
    1114:	88 23       	and	r24, r24
    1116:	e1 f0       	breq	.+56     	; 0x1150 <__vector_14+0x6c>
		{
            // If more bytes left to transmit post transmission event
			if (TX_Index <= Expected_TX_Length)
    1118:	90 91 7b 01 	lds	r25, 0x017B	; 0x80017b <TX_Index>
    111c:	80 91 7a 01 	lds	r24, 0x017A	; 0x80017a <Expected_TX_Length>
    1120:	89 17       	cp	r24, r25
    1122:	a0 f0       	brcs	.+40     	; 0x114c <__vector_14+0x68>
			{
				if ((TX_Index == Expected_TX_Length) && Expected_RX_Length == 0)
    1124:	98 13       	cpse	r25, r24
    1126:	07 c0       	rjmp	.+14     	; 0x1136 <__vector_14+0x52>
    1128:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <Expected_RX_Length>
    112c:	81 11       	cpse	r24, r1
    112e:	03 c0       	rjmp	.+6      	; 0x1136 <__vector_14+0x52>
				{
					In_Tx = false;									
    1130:	10 92 78 01 	sts	0x0178, r1	; 0x800178 <In_Tx>
    1134:	0d c0       	rjmp	.+26     	; 0x1150 <__vector_14+0x6c>
				}
				else
				{
					Post_Event(EVT_SPI_SEND_BYTE);
    1136:	60 e0       	ldi	r22, 0x00	; 0
    1138:	70 e8       	ldi	r23, 0x80	; 128
    113a:	80 e0       	ldi	r24, 0x00	; 0
    113c:	90 e0       	ldi	r25, 0x00	; 0
    113e:	0e 94 2e 03 	call	0x65c	; 0x65c <Post_Event>
			{
				In_Tx = false;
			}
		}
		
		if (!In_Tx)
    1142:	80 91 78 01 	lds	r24, 0x0178	; 0x800178 <In_Tx>
    1146:	81 11       	cpse	r24, r1
    1148:	69 c0       	rjmp	.+210    	; 0x121c <__vector_14+0x138>
    114a:	02 c0       	rjmp	.+4      	; 0x1150 <__vector_14+0x6c>
					Post_Event(EVT_SPI_SEND_BYTE);
				}
			}
			else
			{
				In_Tx = false;
    114c:	10 92 78 01 	sts	0x0178, r1	; 0x800178 <In_Tx>
			}
		}
		
		if (!In_Tx)
		{
			if (Expected_RX_Length > 0)
    1150:	90 91 79 01 	lds	r25, 0x0179	; 0x800179 <Expected_RX_Length>
    1154:	99 23       	and	r25, r25
    1156:	e9 f0       	breq	.+58     	; 0x1192 <__vector_14+0xae>
			{
				*(Receive_List[Buffer_Index][RX_Index]) = SPDR;
    1158:	80 91 7c 01 	lds	r24, 0x017C	; 0x80017c <RX_Index>
    115c:	20 91 7e 01 	lds	r18, 0x017E	; 0x80017e <Buffer_Index>
    1160:	e8 2f       	mov	r30, r24
    1162:	f0 e0       	ldi	r31, 0x00	; 0
    1164:	e2 0f       	add	r30, r18
    1166:	f1 1d       	adc	r31, r1
    1168:	ee 0f       	add	r30, r30
    116a:	ff 1f       	adc	r31, r31
    116c:	e1 58       	subi	r30, 0x81	; 129
    116e:	fe 4f       	sbci	r31, 0xFE	; 254
    1170:	01 90       	ld	r0, Z+
    1172:	f0 81       	ld	r31, Z
    1174:	e0 2d       	mov	r30, r0
    1176:	2e b5       	in	r18, 0x2e	; 46
    1178:	20 83       	st	Z, r18
				RX_Index++;				
    117a:	8f 5f       	subi	r24, 0xFF	; 255
    117c:	80 93 7c 01 	sts	0x017C, r24	; 0x80017c <RX_Index>
			}
			if (RX_Index < Expected_RX_Length)
    1180:	89 17       	cp	r24, r25
    1182:	38 f4       	brcc	.+14     	; 0x1192 <__vector_14+0xae>
			{
				Post_Event(EVT_SPI_RECV_BYTE);
    1184:	60 e0       	ldi	r22, 0x00	; 0
    1186:	70 e0       	ldi	r23, 0x00	; 0
    1188:	81 e0       	ldi	r24, 0x01	; 1
    118a:	90 e0       	ldi	r25, 0x00	; 0
    118c:	0e 94 2e 03 	call	0x65c	; 0x65c <Post_Event>
    1190:	45 c0       	rjmp	.+138    	; 0x121c <__vector_14+0x138>
static void Update_Buffer_Index(void)
{
    // Set current row of command buffer to unassigned (0xFF)
    for (int i = 0; i < MAX_COMMAND_TX_SIZE; i++)
    {
        Command_Buffer[Buffer_Index][i] = 0xFF;
    1192:	30 91 7e 01 	lds	r19, 0x017E	; 0x80017e <Buffer_Index>
    1196:	83 2f       	mov	r24, r19
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	ac 01       	movw	r20, r24
    119c:	44 0f       	add	r20, r20
    119e:	55 1f       	adc	r21, r21
    11a0:	fa 01       	movw	r30, r20
    11a2:	e8 0f       	add	r30, r24
    11a4:	f9 1f       	adc	r31, r25
    11a6:	ee 0f       	add	r30, r30
    11a8:	ff 1f       	adc	r31, r31
    11aa:	e3 56       	subi	r30, 0x63	; 99
    11ac:	fe 4f       	sbci	r31, 0xFE	; 254
    11ae:	2f ef       	ldi	r18, 0xFF	; 255
    11b0:	20 83       	st	Z, r18
    11b2:	21 83       	std	Z+1, r18	; 0x01
    11b4:	22 83       	std	Z+2, r18	; 0x02
    11b6:	23 83       	std	Z+3, r18	; 0x03
    11b8:	24 83       	std	Z+4, r18	; 0x04
    11ba:	fa 01       	movw	r30, r20
    11bc:	e8 0f       	add	r30, r24
    11be:	f9 1f       	adc	r31, r25
    11c0:	ee 0f       	add	r30, r30
    11c2:	ff 1f       	adc	r31, r31
    11c4:	e3 56       	subi	r30, 0x63	; 99
    11c6:	fe 4f       	sbci	r31, 0xFE	; 254
    11c8:	25 83       	std	Z+5, r18	; 0x05
    }
    // Point current receive list row to NULL
    for (int i = 0; i < MAX_COMMAND_RX_SIZE; i++)
    {
        Receive_List[Buffer_Index][i] = NULL;
    11ca:	fa 01       	movw	r30, r20
    11cc:	e1 58       	subi	r30, 0x81	; 129
    11ce:	fe 4f       	sbci	r31, 0xFE	; 254
    11d0:	11 82       	std	Z+1, r1	; 0x01
    11d2:	10 82       	st	Z, r1
    }
    // If at end of buffer
    if (Buffer_Index == COMMAND_BUFFER_SIZE - 1)
    11d4:	3e 30       	cpi	r19, 0x0E	; 14
    11d6:	19 f4       	brne	.+6      	; 0x11de <__vector_14+0xfa>
    {
        Buffer_Index = 0;
    11d8:	10 92 7e 01 	sts	0x017E, r1	; 0x80017e <Buffer_Index>
    11dc:	03 c0       	rjmp	.+6      	; 0x11e4 <__vector_14+0x100>
    }
    else
    {
        Buffer_Index++;
    11de:	3f 5f       	subi	r19, 0xFF	; 255
    11e0:	30 93 7e 01 	sts	0x017E, r19	; 0x80017e <Buffer_Index>
    }
    // If buffer has pending transmits
    if (Command_Buffer[Buffer_Index][TX_LENGTH_BYTE] != 0xFF)
    11e4:	20 91 7e 01 	lds	r18, 0x017E	; 0x80017e <Buffer_Index>
    11e8:	82 2f       	mov	r24, r18
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	82 0f       	add	r24, r18
    11ee:	91 1d       	adc	r25, r1
    11f0:	82 0f       	add	r24, r18
    11f2:	91 1d       	adc	r25, r1
    11f4:	88 0f       	add	r24, r24
    11f6:	99 1f       	adc	r25, r25
    11f8:	fc 01       	movw	r30, r24
    11fa:	e3 56       	subi	r30, 0x63	; 99
    11fc:	fe 4f       	sbci	r31, 0xFE	; 254
    11fe:	80 81       	ld	r24, Z
    1200:	8f 3f       	cpi	r24, 0xFF	; 255
    1202:	31 f0       	breq	.+12     	; 0x1210 <__vector_14+0x12c>
    {
        Post_Event(EVT_SPI_START);
    1204:	60 e0       	ldi	r22, 0x00	; 0
    1206:	70 e4       	ldi	r23, 0x40	; 64
    1208:	80 e0       	ldi	r24, 0x00	; 0
    120a:	90 e0       	ldi	r25, 0x00	; 0
    120c:	0e 94 2e 03 	call	0x65c	; 0x65c <Post_Event>
				Post_Event(EVT_SPI_RECV_BYTE);
			}
			else if (RX_Index >= Expected_RX_Length)
			{
                Update_Buffer_Index();
				Post_Event(EVT_SPI_END);
    1210:	60 e0       	ldi	r22, 0x00	; 0
    1212:	70 e0       	ldi	r23, 0x00	; 0
    1214:	82 e0       	ldi	r24, 0x02	; 2
    1216:	90 e0       	ldi	r25, 0x00	; 0
    1218:	0e 94 2e 03 	call	0x65c	; 0x65c <Post_Event>
    }
	else
	{
		// Not configured to be slave
	}
}
    121c:	ff 91       	pop	r31
    121e:	ef 91       	pop	r30
    1220:	bf 91       	pop	r27
    1222:	af 91       	pop	r26
    1224:	9f 91       	pop	r25
    1226:	8f 91       	pop	r24
    1228:	7f 91       	pop	r23
    122a:	6f 91       	pop	r22
    122c:	5f 91       	pop	r21
    122e:	4f 91       	pop	r20
    1230:	3f 91       	pop	r19
    1232:	2f 91       	pop	r18
    1234:	0f 90       	pop	r0
    1236:	0f be       	out	0x3f, r0	; 63
    1238:	0f 90       	pop	r0
    123a:	1f 90       	pop	r1
    123c:	18 95       	reti

0000123e <Init_SPI_Service>:

****************************************************************************/
void Init_SPI_Service(void)
{
	// Start State Machine from normal state
	Current_State = NORMAL_STATE;
    123e:	10 92 f8 01 	sts	0x01F8, r1	; 0x8001f8 <Current_State>

    // Initialize SPI
    SPI_Initialize();
    1242:	0e 94 65 07 	call	0xeca	; 0xeca <SPI_Initialize>
    1246:	08 95       	ret

00001248 <Run_SPI_Service>:
        Processes events for SPI Message transmit/receive

****************************************************************************/
void Run_SPI_Service(uint32_t event_mask)
{
	switch(Current_State)
    1248:	20 91 f8 01 	lds	r18, 0x01F8	; 0x8001f8 <Current_State>
    124c:	21 30       	cpi	r18, 0x01	; 1
    124e:	a9 f0       	breq	.+42     	; 0x127a <Run_SPI_Service+0x32>
    1250:	18 f0       	brcs	.+6      	; 0x1258 <Run_SPI_Service+0x10>
    1252:	22 30       	cpi	r18, 0x02	; 2
    1254:	89 f1       	breq	.+98     	; 0x12b8 <Run_SPI_Service+0x70>
    1256:	08 95       	ret
    {	
		case NORMAL_STATE:
			if (EVT_SPI_START == event_mask)
    1258:	61 15       	cp	r22, r1
    125a:	70 44       	sbci	r23, 0x40	; 64
    125c:	81 05       	cpc	r24, r1
    125e:	91 05       	cpc	r25, r1
    1260:	e9 f5       	brne	.+122    	; 0x12dc <Run_SPI_Service+0x94>
			{			
                // Initialize SPI for particular command
                SPI_Start_Command();
    1262:	0e 94 91 07 	call	0xf22	; 0xf22 <SPI_Start_Command>
				// Switch to sending state
				Current_State = SENDING_STATE;
    1266:	81 e0       	ldi	r24, 0x01	; 1
    1268:	80 93 f8 01 	sts	0x01F8, r24	; 0x8001f8 <Current_State>
				// Post event to initiate transition
				Post_Event(EVT_SPI_SEND_BYTE);
    126c:	60 e0       	ldi	r22, 0x00	; 0
    126e:	70 e8       	ldi	r23, 0x80	; 128
    1270:	80 e0       	ldi	r24, 0x00	; 0
    1272:	90 e0       	ldi	r25, 0x00	; 0
    1274:	0e 94 2e 03 	call	0x65c	; 0x65c <Post_Event>
    1278:	08 95       	ret
                // Do Nothing
            }	
			break;
		
		case SENDING_STATE:
			if (EVT_SPI_SEND_BYTE == event_mask)
    127a:	61 15       	cp	r22, r1
    127c:	20 e8       	ldi	r18, 0x80	; 128
    127e:	72 07       	cpc	r23, r18
    1280:	81 05       	cpc	r24, r1
    1282:	91 05       	cpc	r25, r1
    1284:	19 f4       	brne	.+6      	; 0x128c <Run_SPI_Service+0x44>
			{
    			SPI_Transmit();
    1286:	0e 94 c5 07 	call	0xf8a	; 0xf8a <SPI_Transmit>
    128a:	08 95       	ret
			}
			else if (EVT_SPI_RECV_BYTE == event_mask)
    128c:	61 15       	cp	r22, r1
    128e:	71 05       	cpc	r23, r1
    1290:	21 e0       	ldi	r18, 0x01	; 1
    1292:	82 07       	cpc	r24, r18
    1294:	91 05       	cpc	r25, r1
    1296:	31 f4       	brne	.+12     	; 0x12a4 <Run_SPI_Service+0x5c>
			{
                SPI_Transmit();
    1298:	0e 94 c5 07 	call	0xf8a	; 0xf8a <SPI_Transmit>
				Current_State = RECEIVING_STATE;				
    129c:	82 e0       	ldi	r24, 0x02	; 2
    129e:	80 93 f8 01 	sts	0x01F8, r24	; 0x8001f8 <Current_State>
    12a2:	08 95       	ret
			}
			else if (EVT_SPI_END == event_mask)
    12a4:	61 15       	cp	r22, r1
    12a6:	71 05       	cpc	r23, r1
    12a8:	82 40       	sbci	r24, 0x02	; 2
    12aa:	91 05       	cpc	r25, r1
    12ac:	b9 f4       	brne	.+46     	; 0x12dc <Run_SPI_Service+0x94>
			{
                SPI_End_Command();
    12ae:	0e 94 c3 07 	call	0xf86	; 0xf86 <SPI_End_Command>
				Current_State = NORMAL_STATE;
    12b2:	10 92 f8 01 	sts	0x01F8, r1	; 0x8001f8 <Current_State>
    12b6:	08 95       	ret
                // Do Nothing
            }
			break;
		
		case RECEIVING_STATE:
            if (EVT_SPI_RECV_BYTE == event_mask)
    12b8:	61 15       	cp	r22, r1
    12ba:	71 05       	cpc	r23, r1
    12bc:	21 e0       	ldi	r18, 0x01	; 1
    12be:	82 07       	cpc	r24, r18
    12c0:	91 05       	cpc	r25, r1
    12c2:	19 f4       	brne	.+6      	; 0x12ca <Run_SPI_Service+0x82>
            {
                SPI_Transmit();
    12c4:	0e 94 c5 07 	call	0xf8a	; 0xf8a <SPI_Transmit>
    12c8:	08 95       	ret
            }
            if (EVT_SPI_END == event_mask)
    12ca:	61 15       	cp	r22, r1
    12cc:	71 05       	cpc	r23, r1
    12ce:	82 40       	sbci	r24, 0x02	; 2
    12d0:	91 05       	cpc	r25, r1
    12d2:	21 f4       	brne	.+8      	; 0x12dc <Run_SPI_Service+0x94>
            {
                SPI_End_Command();
    12d4:	0e 94 c3 07 	call	0xf86	; 0xf86 <SPI_End_Command>
                Current_State = NORMAL_STATE;
    12d8:	10 92 f8 01 	sts	0x01F8, r1	; 0x8001f8 <Current_State>
    12dc:	08 95       	ret

000012de <Query_SPI_State>:
****************************************************************************/

SPI_State_t Query_SPI_State(void)
{
    return Current_State;
}
    12de:	80 91 f8 01 	lds	r24, 0x01F8	; 0x8001f8 <Current_State>
    12e2:	08 95       	ret

000012e4 <Init_Timer_Module>:

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ticksperms)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
    12e4:	e9 ef       	ldi	r30, 0xF9	; 249
    12e6:	f1 e0       	ldi	r31, 0x01	; 1
    12e8:	ad ef       	ldi	r26, 0xFD	; 253
    12ea:	b1 e0       	ldi	r27, 0x01	; 1
    12ec:	81 e6       	ldi	r24, 0x61	; 97
    12ee:	92 e0       	ldi	r25, 0x02	; 2
    12f0:	11 82       	std	Z+1, r1	; 0x01
    12f2:	10 82       	st	Z, r1
    12f4:	13 82       	std	Z+3, r1	; 0x03
    12f6:	12 82       	std	Z+2, r1	; 0x02
    12f8:	1c 92       	st	X, r1
    12fa:	15 82       	std	Z+5, r1	; 0x05
    12fc:	16 82       	std	Z+6, r1	; 0x06
    12fe:	17 82       	std	Z+7, r1	; 0x07
    1300:	10 86       	std	Z+8, r1	; 0x08
    1302:	11 86       	std	Z+9, r1	; 0x09
    1304:	12 86       	std	Z+10, r1	; 0x0a
    1306:	13 86       	std	Z+11, r1	; 0x0b
    1308:	14 86       	std	Z+12, r1	; 0x0c
    130a:	3d 96       	adiw	r30, 0x0d	; 13
    130c:	1d 96       	adiw	r26, 0x0d	; 13
    130e:	e8 17       	cp	r30, r24
    1310:	f9 07       	cpc	r31, r25
    1312:	71 f7       	brne	.-36     	; 0x12f0 <Init_Timer_Module+0xc>
    1314:	15 bc       	out	0x25, r1	; 37
    1316:	16 bc       	out	0x26, r1	; 38
    1318:	18 bc       	out	0x28, r1	; 40
    131a:	88 b5       	in	r24, 0x28	; 40
    131c:	83 58       	subi	r24, 0x83	; 131
    131e:	88 bd       	out	0x28, r24	; 40
    1320:	82 e0       	ldi	r24, 0x02	; 2
    1322:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
    1326:	16 bc       	out	0x26, r1	; 38
    1328:	86 b5       	in	r24, 0x26	; 38
    132a:	83 60       	ori	r24, 0x03	; 3
    132c:	86 bd       	out	0x26, r24	; 38
    132e:	08 95       	ret

00001330 <Register_Timer>:
    1330:	cf 93       	push	r28
    1332:	df 93       	push	r29
    1334:	c0 91 f9 01 	lds	r28, 0x01F9	; 0x8001f9 <Timers>
    1338:	d0 91 fa 01 	lds	r29, 0x01FA	; 0x8001fa <Timers+0x1>
    133c:	c8 17       	cp	r28, r24
    133e:	d9 07       	cpc	r29, r25
    1340:	09 f4       	brne	.+2      	; 0x1344 <Register_Timer+0x14>
    1342:	40 c0       	rjmp	.+128    	; 0x13c4 <Register_Timer+0x94>
    1344:	a9 ef       	ldi	r26, 0xF9	; 249
    1346:	b1 e0       	ldi	r27, 0x01	; 1
    1348:	44 e5       	ldi	r20, 0x54	; 84
    134a:	52 e0       	ldi	r21, 0x02	; 2
    134c:	fd 01       	movw	r30, r26
    134e:	25 85       	ldd	r18, Z+13	; 0x0d
    1350:	36 85       	ldd	r19, Z+14	; 0x0e
    1352:	28 17       	cp	r18, r24
    1354:	39 07       	cpc	r19, r25
    1356:	b1 f1       	breq	.+108    	; 0x13c4 <Register_Timer+0x94>
    1358:	3d 96       	adiw	r30, 0x0d	; 13
    135a:	e4 17       	cp	r30, r20
    135c:	f5 07       	cpc	r31, r21
    135e:	b9 f7       	brne	.-18     	; 0x134e <Register_Timer+0x1e>
    1360:	2c c0       	rjmp	.+88     	; 0x13ba <Register_Timer+0x8a>
    1362:	1d 96       	adiw	r26, 0x0d	; 13
    1364:	4d 91       	ld	r20, X+
    1366:	5c 91       	ld	r21, X
    1368:	1e 97       	sbiw	r26, 0x0e	; 14
    136a:	45 2b       	or	r20, r21
    136c:	f9 f4       	brne	.+62     	; 0x13ac <Register_Timer+0x7c>
    136e:	02 c0       	rjmp	.+4      	; 0x1374 <Register_Timer+0x44>
    1370:	20 e0       	ldi	r18, 0x00	; 0
    1372:	30 e0       	ldi	r19, 0x00	; 0
    1374:	f9 01       	movw	r30, r18
    1376:	ee 0f       	add	r30, r30
    1378:	ff 1f       	adc	r31, r31
    137a:	e2 0f       	add	r30, r18
    137c:	f3 1f       	adc	r31, r19
    137e:	ee 0f       	add	r30, r30
    1380:	ff 1f       	adc	r31, r31
    1382:	ee 0f       	add	r30, r30
    1384:	ff 1f       	adc	r31, r31
    1386:	2e 0f       	add	r18, r30
    1388:	3f 1f       	adc	r19, r31
    138a:	f9 01       	movw	r30, r18
    138c:	e7 50       	subi	r30, 0x07	; 7
    138e:	fe 4f       	sbci	r31, 0xFE	; 254
    1390:	91 83       	std	Z+1, r25	; 0x01
    1392:	80 83       	st	Z, r24
    1394:	73 83       	std	Z+3, r23	; 0x03
    1396:	62 83       	std	Z+2, r22	; 0x02
    1398:	14 82       	std	Z+4, r1	; 0x04
    139a:	15 82       	std	Z+5, r1	; 0x05
    139c:	16 82       	std	Z+6, r1	; 0x06
    139e:	17 82       	std	Z+7, r1	; 0x07
    13a0:	10 86       	std	Z+8, r1	; 0x08
    13a2:	11 86       	std	Z+9, r1	; 0x09
    13a4:	12 86       	std	Z+10, r1	; 0x0a
    13a6:	13 86       	std	Z+11, r1	; 0x0b
    13a8:	14 86       	std	Z+12, r1	; 0x0c
    13aa:	0c c0       	rjmp	.+24     	; 0x13c4 <Register_Timer+0x94>
    13ac:	2f 5f       	subi	r18, 0xFF	; 255
    13ae:	3f 4f       	sbci	r19, 0xFF	; 255
    13b0:	1d 96       	adiw	r26, 0x0d	; 13
    13b2:	28 30       	cpi	r18, 0x08	; 8
    13b4:	31 05       	cpc	r19, r1
    13b6:	a9 f6       	brne	.-86     	; 0x1362 <Register_Timer+0x32>
    13b8:	05 c0       	rjmp	.+10     	; 0x13c4 <Register_Timer+0x94>
    13ba:	cd 2b       	or	r28, r29
    13bc:	c9 f2       	breq	.-78     	; 0x1370 <Register_Timer+0x40>
    13be:	21 e0       	ldi	r18, 0x01	; 1
    13c0:	30 e0       	ldi	r19, 0x00	; 0
    13c2:	cf cf       	rjmp	.-98     	; 0x1362 <Register_Timer+0x32>
    13c4:	df 91       	pop	r29
    13c6:	cf 91       	pop	r28
    13c8:	08 95       	ret

000013ca <Start_Timer>:
    13ca:	cf 92       	push	r12
    13cc:	df 92       	push	r13
    13ce:	ef 92       	push	r14
    13d0:	ff 92       	push	r15
    13d2:	20 91 f9 01 	lds	r18, 0x01F9	; 0x8001f9 <Timers>
    13d6:	30 91 fa 01 	lds	r19, 0x01FA	; 0x8001fa <Timers+0x1>
    13da:	28 17       	cp	r18, r24
    13dc:	39 07       	cpc	r19, r25
    13de:	51 f0       	breq	.+20     	; 0x13f4 <Start_Timer+0x2a>
    13e0:	e9 ef       	ldi	r30, 0xF9	; 249
    13e2:	f1 e0       	ldi	r31, 0x01	; 1
    13e4:	21 e0       	ldi	r18, 0x01	; 1
    13e6:	30 e0       	ldi	r19, 0x00	; 0
    13e8:	a5 85       	ldd	r26, Z+13	; 0x0d
    13ea:	b6 85       	ldd	r27, Z+14	; 0x0e
    13ec:	a8 17       	cp	r26, r24
    13ee:	b9 07       	cpc	r27, r25
    13f0:	11 f5       	brne	.+68     	; 0x1436 <Start_Timer+0x6c>
    13f2:	02 c0       	rjmp	.+4      	; 0x13f8 <Start_Timer+0x2e>
    13f4:	20 e0       	ldi	r18, 0x00	; 0
    13f6:	30 e0       	ldi	r19, 0x00	; 0
    13f8:	f9 01       	movw	r30, r18
    13fa:	ee 0f       	add	r30, r30
    13fc:	ff 1f       	adc	r31, r31
    13fe:	e2 0f       	add	r30, r18
    1400:	f3 1f       	adc	r31, r19
    1402:	ee 0f       	add	r30, r30
    1404:	ff 1f       	adc	r31, r31
    1406:	ee 0f       	add	r30, r30
    1408:	ff 1f       	adc	r31, r31
    140a:	2e 0f       	add	r18, r30
    140c:	3f 1f       	adc	r19, r31
    140e:	f9 01       	movw	r30, r18
    1410:	e7 50       	subi	r30, 0x07	; 7
    1412:	fe 4f       	sbci	r31, 0xFE	; 254
    1414:	81 e0       	ldi	r24, 0x01	; 1
    1416:	84 83       	std	Z+4, r24	; 0x04
    1418:	15 82       	std	Z+5, r1	; 0x05
    141a:	16 82       	std	Z+6, r1	; 0x06
    141c:	17 82       	std	Z+7, r1	; 0x07
    141e:	10 86       	std	Z+8, r1	; 0x08
    1420:	6a 01       	movw	r12, r20
    1422:	7b 01       	movw	r14, r22
    1424:	cc 0c       	add	r12, r12
    1426:	dd 1c       	adc	r13, r13
    1428:	ee 1c       	adc	r14, r14
    142a:	ff 1c       	adc	r15, r15
    142c:	c1 86       	std	Z+9, r12	; 0x09
    142e:	d2 86       	std	Z+10, r13	; 0x0a
    1430:	e3 86       	std	Z+11, r14	; 0x0b
    1432:	f4 86       	std	Z+12, r15	; 0x0c
    1434:	06 c0       	rjmp	.+12     	; 0x1442 <Start_Timer+0x78>
    1436:	2f 5f       	subi	r18, 0xFF	; 255
    1438:	3f 4f       	sbci	r19, 0xFF	; 255
    143a:	3d 96       	adiw	r30, 0x0d	; 13
    143c:	28 30       	cpi	r18, 0x08	; 8
    143e:	31 05       	cpc	r19, r1
    1440:	99 f6       	brne	.-90     	; 0x13e8 <Start_Timer+0x1e>
    1442:	ff 90       	pop	r15
    1444:	ef 90       	pop	r14
    1446:	df 90       	pop	r13
    1448:	cf 90       	pop	r12
    144a:	08 95       	ret

0000144c <__vector_10>:
    Description
        Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
    144c:	1f 92       	push	r1
    144e:	0f 92       	push	r0
    1450:	0f b6       	in	r0, 0x3f	; 63
    1452:	0f 92       	push	r0
    1454:	11 24       	eor	r1, r1
    1456:	ef 92       	push	r14
    1458:	ff 92       	push	r15
    145a:	0f 93       	push	r16
    145c:	1f 93       	push	r17
    145e:	2f 93       	push	r18
    1460:	3f 93       	push	r19
    1462:	4f 93       	push	r20
    1464:	5f 93       	push	r21
    1466:	6f 93       	push	r22
    1468:	7f 93       	push	r23
    146a:	8f 93       	push	r24
    146c:	9f 93       	push	r25
    146e:	af 93       	push	r26
    1470:	bf 93       	push	r27
    1472:	cf 93       	push	r28
    1474:	df 93       	push	r29
    1476:	ef 93       	push	r30
    1478:	ff 93       	push	r31
    //      then we will miss interrupts for ticks because they will be 
    //      disabled while we are here. Then we would have to wait for the
    //      timer to roll over which would cause time warp.

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;
    147a:	88 b5       	in	r24, 0x28	; 40
    147c:	83 58       	subi	r24, 0x83	; 131
    147e:	88 bd       	out	0x28, r24	; 40
    1480:	0d ef       	ldi	r16, 0xFD	; 253
    1482:	11 e0       	ldi	r17, 0x01	; 1
    1484:	c9 ef       	ldi	r28, 0xF9	; 249
    1486:	d1 e0       	ldi	r29, 0x01	; 1
    1488:	0f 2e       	mov	r0, r31
    148a:	f1 e6       	ldi	r31, 0x61	; 97
    148c:	ef 2e       	mov	r14, r31
    148e:	f2 e0       	ldi	r31, 0x02	; 2
    1490:	ff 2e       	mov	r15, r31
    1492:	f0 2d       	mov	r31, r0
    1494:	f8 01       	movw	r30, r16

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (true == Timers[i].timer_running_flag)
    1496:	80 81       	ld	r24, Z
    1498:	88 23       	and	r24, r24
    149a:	81 f1       	breq	.+96     	; 0x14fc <__vector_10+0xb0>
    149c:	9e 01       	movw	r18, r28
        {
            // If the timer was started with a non zero time, service the ticks,
            //      otherwise, process the cb immediately
            if (0 < Timers[i].ticks_remaining)
    149e:	89 85       	ldd	r24, Y+9	; 0x09
    14a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    14a2:	ab 85       	ldd	r26, Y+11	; 0x0b
    14a4:	bc 85       	ldd	r27, Y+12	; 0x0c
    14a6:	00 97       	sbiw	r24, 0x00	; 0
    14a8:	a1 05       	cpc	r26, r1
    14aa:	b1 05       	cpc	r27, r1
    14ac:	b9 f0       	breq	.+46     	; 0x14dc <__vector_10+0x90>
            {
                // Add one to time, subtract one from ticks left
                Timers[i].ticks_since_start += 1;
    14ae:	4d 81       	ldd	r20, Y+5	; 0x05
    14b0:	5e 81       	ldd	r21, Y+6	; 0x06
    14b2:	6f 81       	ldd	r22, Y+7	; 0x07
    14b4:	78 85       	ldd	r23, Y+8	; 0x08
    14b6:	4f 5f       	subi	r20, 0xFF	; 255
    14b8:	5f 4f       	sbci	r21, 0xFF	; 255
    14ba:	6f 4f       	sbci	r22, 0xFF	; 255
    14bc:	7f 4f       	sbci	r23, 0xFF	; 255
    14be:	4d 83       	std	Y+5, r20	; 0x05
    14c0:	5e 83       	std	Y+6, r21	; 0x06
    14c2:	6f 83       	std	Y+7, r22	; 0x07
    14c4:	78 87       	std	Y+8, r23	; 0x08
                Timers[i].ticks_remaining -= 1;
    14c6:	01 97       	sbiw	r24, 0x01	; 1
    14c8:	a1 09       	sbc	r26, r1
    14ca:	b1 09       	sbc	r27, r1
    14cc:	89 87       	std	Y+9, r24	; 0x09
    14ce:	9a 87       	std	Y+10, r25	; 0x0a
    14d0:	ab 87       	std	Y+11, r26	; 0x0b
    14d2:	bc 87       	std	Y+12, r27	; 0x0c
            }

            // If the timer has expired
            if (0 == Timers[i].ticks_remaining)
    14d4:	89 2b       	or	r24, r25
    14d6:	8a 2b       	or	r24, r26
    14d8:	8b 2b       	or	r24, r27
    14da:	81 f4       	brne	.+32     	; 0x14fc <__vector_10+0xb0>
            {
                // Clear running flag
                Timers[i].timer_running_flag = false;
    14dc:	10 82       	st	Z, r1
                
                // Execute cb function with value of id pointer's value
                // If cb is not null, execute
                if (Timers[i].timer_cb_func)
    14de:	d9 01       	movw	r26, r18
    14e0:	12 96       	adiw	r26, 0x02	; 2
    14e2:	ed 91       	ld	r30, X+
    14e4:	fc 91       	ld	r31, X
    14e6:	13 97       	sbiw	r26, 0x03	; 3
    14e8:	30 97       	sbiw	r30, 0x00	; 0
    14ea:	41 f0       	breq	.+16     	; 0x14fc <__vector_10+0xb0>
                {
                    // Execute callback
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
    14ec:	8d 91       	ld	r24, X+
    14ee:	9c 91       	ld	r25, X
    14f0:	dc 01       	movw	r26, r24
    14f2:	6d 91       	ld	r22, X+
    14f4:	7d 91       	ld	r23, X+
    14f6:	8d 91       	ld	r24, X+
    14f8:	9c 91       	ld	r25, X
    14fa:	09 95       	icall
    14fc:	03 5f       	subi	r16, 0xF3	; 243
    14fe:	1f 4f       	sbci	r17, 0xFF	; 255
    1500:	2d 96       	adiw	r28, 0x0d	; 13

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    1502:	ce 15       	cp	r28, r14
    1504:	df 05       	cpc	r29, r15
    1506:	31 f6       	brne	.-116    	; 0x1494 <__vector_10+0x48>
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
                }
            }
        }
    }
}
    1508:	ff 91       	pop	r31
    150a:	ef 91       	pop	r30
    150c:	df 91       	pop	r29
    150e:	cf 91       	pop	r28
    1510:	bf 91       	pop	r27
    1512:	af 91       	pop	r26
    1514:	9f 91       	pop	r25
    1516:	8f 91       	pop	r24
    1518:	7f 91       	pop	r23
    151a:	6f 91       	pop	r22
    151c:	5f 91       	pop	r21
    151e:	4f 91       	pop	r20
    1520:	3f 91       	pop	r19
    1522:	2f 91       	pop	r18
    1524:	1f 91       	pop	r17
    1526:	0f 91       	pop	r16
    1528:	ff 90       	pop	r15
    152a:	ef 90       	pop	r14
    152c:	0f 90       	pop	r0
    152e:	0f be       	out	0x3f, r0	; 63
    1530:	0f 90       	pop	r0
    1532:	1f 90       	pop	r1
    1534:	18 95       	reti

00001536 <_exit>:
    1536:	f8 94       	cli

00001538 <__stop_program>:
    1538:	ff cf       	rjmp	.-2      	; 0x1538 <__stop_program>
