Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jul 23 13:14:02 2025
| Host         : LAPTOP-6I567M9C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Block_Diagram_UART_wrapper_control_sets_placed.rpt
| Design       : Block_Diagram_UART_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   481 |
|    Minimum number of control sets                        |   413 |
|    Addition due to synthesis replication                 |    68 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1690 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   481 |
| >= 0 to < 4        |   132 |
| >= 4 to < 6        |    92 |
| >= 6 to < 8        |    47 |
| >= 8 to < 10       |    36 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     3 |
| >= 16              |   143 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3155 |         1007 |
| No           | No                    | Yes                    |             331 |          101 |
| No           | Yes                   | No                     |            1582 |          647 |
| Yes          | No                    | No                     |            1971 |          674 |
| Yes          | No                    | Yes                    |              97 |           26 |
| Yes          | Yes                   | No                     |            1782 |          604 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                              Clock Signal                                              |                                                                                                                                               Enable Signal                                                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                              | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                 |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                               | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                 |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1[0]                                                                            | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                           |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                              | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                 |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/load_stage2                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                                                                                                                       | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82_n_0                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                                                                                                                       | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83_n_0                                                           |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                         | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                        |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                   | Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                               |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                       |                1 |              1 |         1.00 |
| ~Block_Diagram_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                   | Block_Diagram_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                              | Block_Diagram_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                              |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                        | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                             | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                 |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                        | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                             | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Functional_Reset                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                        | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                             | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                 |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
| ~Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                        |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0                                                                                                                         | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                       |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                        |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                        | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                             | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                                                                                                                       | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84_n_0                                                   |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                                                                                 |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                                                                         |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                       |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                              | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                       |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[6]_i_2_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                        | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                                                                             | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                         |                1 |              2 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                    | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                   |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                        |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sel                                                                                                                                                                                               | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                       |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__0__5_n_0          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst     |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                  | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                        |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                           | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                         |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                             |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                        | Block_Diagram_UART_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                | Block_Diagram_UART_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                  |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                            | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                     |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                           | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                        |                3 |              4 |         1.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                       | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                            |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                          | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                    | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                        |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                               | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                               |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0                                                                                                                         | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                        |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/FSM_sequential_cal2_state_r[3]_i_1_n_0                                                                                                             | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                        |                4 |              4 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                              |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_2_n_0                                                                                                                              | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                             |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                              | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                             |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                      | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                     |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_2__0_n_0                                                                                                 | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                                   |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                             | Block_Diagram_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                               |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S                                                                                                                                |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                    |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                      | Block_Diagram_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                           | Block_Diagram_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[6]_i_2_n_0                                                                                                                           | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[6]_i_1_n_0                                                          |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                             | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                            |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/address_w173_out                                                                   |                3 |              4 |         1.33 |
|  Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                        | Block_Diagram_UART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                                              | Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                  | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_cmd_r2_reg[1]_1[0]                                                                                                                                                                    | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                        |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                          |                1 |              4 |         4.00 |
| ~Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                        |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                                    | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0]                                                     |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/clk_wiz_1/inst/clk_out2                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                     | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                 |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                 | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                                    | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0]                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/allow_transfer_r_reg[0]                                                                                                              | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                       |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/E[0]                                                                                                                                | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                         |                2 |              4 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0                               |                3 |              4 |         1.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                    | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                   | Block_Diagram_UART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                                         | Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                            |                3 |              4 |         1.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                           | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0          |                1 |              5 |         5.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                           | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0          |                1 |              5 |         5.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                           | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0          |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                     | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                   |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                           | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0          |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                   | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/prbs_rdlvl_done_pulse_reg[0]                                                                                                          |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                        | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                        |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                 | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                        |                3 |              5 |         1.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                        |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0          |                1 |              5 |         5.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                           |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                              | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                        |                1 |              5 |         5.00 |
|  Block_Diagram_UART_i/clk_wiz_1/inst/clk_out2                                                          |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                      |                1 |              5 |         5.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                 | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___14_n_0                                                                                                                 |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                     |                1 |              5 |         5.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                           | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0          |                1 |              5 |         5.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_cmd_r2_reg[1]_0[0]                                                                                                                                                                    | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                             |                1 |              5 |         5.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                      | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst     |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                     |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                         | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst     |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                              |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___60_n_0                                                                                                                 |                3 |              5 |         1.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___88_n_0                                                                                                                 |                3 |              5 |         1.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                           | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0          |                1 |              5 |         5.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                           | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0          |                1 |              5 |         5.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                             |                2 |              5 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                                         | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                         |                2 |              6 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                               | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                        |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                 | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                           |                3 |              6 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                               | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                        |                1 |              6 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                         | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                           |                3 |              6 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                |                2 |              6 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                               | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                        |                5 |              6 |         1.20 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                 |                1 |              6 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                     | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                    |                2 |              6 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                            | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                        |                3 |              6 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                             | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                        |                1 |              6 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                      | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                        |                2 |              6 |         3.00 |
|  Block_Diagram_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                   | Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  Block_Diagram_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                   | Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                  | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                   |                3 |              6 |         2.00 |
|  Block_Diagram_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                   | Block_Diagram_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                             | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                        |                1 |              6 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                         | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                        |                2 |              6 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                | Block_Diagram_UART_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                        |                1 |              6 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                        |                2 |              6 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                              | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                        |                3 |              6 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                    | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___15_n_0                                                                                                                 |                2 |              6 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                   | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                        |                4 |              6 |         1.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                              | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                        |                1 |              6 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                     | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                        |                2 |              6 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                    | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                  |                1 |              6 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                            |                3 |              6 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                     |                3 |              6 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                        |                2 |              6 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                               | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                        |                3 |              6 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                 |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                            | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                         |                2 |              6 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                  | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                        |                1 |              6 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                              | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                        |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                               |                2 |              6 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | Block_Diagram_UART_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                      |                1 |              6 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                              | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                                |                2 |              7 |         3.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                              |                3 |              7 |         2.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                    | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                        |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/sel_6                                                                                                                                                                                                                                           | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                          |                2 |              7 |         3.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                | Block_Diagram_UART_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                2 |              7 |         3.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                               |                3 |              7 |         2.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                     | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]         |                2 |              8 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1[0]                                                                            | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                         |                4 |              8 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_3[0]                                                                                                                                                 | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                  | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]         |                2 |              8 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                   | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]         |                2 |              8 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                         | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                        |                2 |              8 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                              | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                  |                2 |              8 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                   | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]         |                4 |              8 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                      | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst     |                3 |              8 |         2.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                  | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst     |                2 |              8 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_7[0]                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                      | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst     |                3 |              8 |         2.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                  | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst     |                3 |              8 |         2.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst     |                3 |              8 |         2.67 |
| ~Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                        | Block_Diagram_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                             | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                         |                3 |              8 |         2.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                | Block_Diagram_UART_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                        | Block_Diagram_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_3[0]                                                                                                                                                 | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                         |                2 |              8 |         4.00 |
|  Block_Diagram_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                   | Block_Diagram_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  Block_Diagram_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                   | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                      |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                              | Block_Diagram_UART_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                |                4 |              8 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                              | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                                                           |                3 |              9 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                              |                3 |              9 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                              | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                        |                3 |              9 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                              | Block_Diagram_UART_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                |                4 |              9 |         2.25 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                  |                2 |              9 |         4.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                             | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                        |                2 |              9 |         4.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                  | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |                2 |             10 |         5.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                        |                6 |             10 |         1.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                    | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                        |                4 |             10 |         2.50 |
|  Block_Diagram_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                   | Block_Diagram_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                  | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                               |                2 |             10 |         5.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                             |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                        | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                       |                6 |             11 |         1.83 |
|  Block_Diagram_UART_i/clk_wiz_1/inst/clk_out2                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                         | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                      |                3 |             11 |         3.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                5 |             11 |         2.20 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                4 |             11 |         2.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                              | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                               |                3 |             12 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                      | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                               |                3 |             12 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             12 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                             | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                        |                4 |             12 |         3.00 |
|  Block_Diagram_UART_i/clk_wiz_1/inst/clk_out2                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                             | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                 |                3 |             12 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                   |                5 |             12 |         2.40 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                |                3 |             12 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             12 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             12 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                        |                7 |             13 |         1.86 |
|  Block_Diagram_UART_i/clk_wiz_1/inst/clk_out2                                                          |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                 |                2 |             13 |         6.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                               | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                       |                6 |             13 |         2.17 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                               |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             15 |         3.00 |
|  Block_Diagram_UART_i/clk_wiz_1/inst/clk_out2                                                          |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                        |                5 |             15 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                   |                8 |             16 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |                8 |             16 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                  | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                             |                4 |             16 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                  | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                         |               11 |             16 |         1.45 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0     |                3 |             16 |         5.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                        |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                                 |                8 |             17 |         2.12 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst     |                5 |             18 |         3.60 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                         |                9 |             18 |         2.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | Block_Diagram_UART_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                    |                5 |             19 |         3.80 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                             | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                      |                5 |             20 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                        |               14 |             21 |         1.50 |
|  Block_Diagram_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                   |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                         |                4 |             23 |         5.75 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                              | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                        |                9 |             24 |         2.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                             |                9 |             24 |         2.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                             |               10 |             24 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                           |               15 |             24 |         1.60 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                      | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                             |                7 |             24 |         3.43 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                       |               10 |             25 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                            |               12 |             25 |         2.08 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                        |               12 |             25 |         2.08 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                             | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                         |                6 |             25 |         4.17 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                         |               11 |             26 |         2.36 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             27 |         2.25 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             27 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             27 |         2.45 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             27 |         2.70 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                         |                8 |             27 |         3.38 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                        |               11 |             27 |         2.45 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             28 |         2.80 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             28 |         3.11 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                      |                5 |             31 |         6.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                         | Block_Diagram_UART_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                |               10 |             32 |         3.20 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1088]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                                                                                                     | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |                6 |             32 |         5.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                                                                             | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |               15 |             32 |         2.13 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1088]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                           | Block_Diagram_UART_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                5 |             32 |         6.40 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                              |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |               13 |             32 |         2.46 |
|  Block_Diagram_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                   | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                         | Block_Diagram_UART_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |               32 |             32 |         1.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                                            | Block_Diagram_UART_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                |                5 |             32 |         6.40 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4                                                                                                                                                                    | Block_Diagram_UART_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                |                7 |             32 |         4.57 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                              |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                       | Block_Diagram_UART_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                8 |             32 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                             |               13 |             33 |         2.54 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                             | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                         |               12 |             33 |         2.75 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                               | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                         |               15 |             34 |         2.27 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |                9 |             34 |         3.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_3                                                                                                                                                                              | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |               10 |             35 |         3.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                                               |                                                                                                                                                                                                                                         |               14 |             40 |         2.86 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                       |               14 |             42 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                       |               14 |             43 |         3.07 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                        |               12 |             44 |         3.67 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                        |               16 |             45 |         2.81 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                        |               19 |             45 |         2.37 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                        |               32 |             46 |         1.44 |
|  Block_Diagram_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                   | Block_Diagram_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             47 |         3.36 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                        |                                                                                                                                                                                                                                         |                8 |             60 |         7.50 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                           |               24 |             63 |         2.62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             63 |         2.33 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                        |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                               |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                                                                                                                    | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |               26 |             68 |         2.62 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |               24 |             80 |         3.33 |
|  Block_Diagram_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                   |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             81 |         3.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                           |               28 |             81 |         2.89 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                            |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                            |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                              | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |               36 |             94 |         2.61 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                            |               36 |             94 |         2.61 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                               | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                         |               30 |             94 |         3.13 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                         |               38 |             94 |         2.47 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                         |               46 |             94 |         2.04 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                        |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                        |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |         4.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               65 |            128 |         1.97 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                     |                                                                                                                                                                                                                                         |               33 |            128 |         3.88 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                      |                                                                                                                                                                                                                                         |               40 |            129 |         3.22 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                         |                                                                                                                                                                                                                                         |               22 |            129 |         5.86 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                   |                                                                                                                                                                                                                                         |               62 |            144 |         2.32 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/read_fifo.fifo_out_data_r_reg[6] |                                                                                                                                                                                                                                         |               22 |            176 |         8.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
|  Block_Diagram_UART_i/mig_7series_0/u_Block_Diagram_UART_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              954 |           3063 |         3.21 |
+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


