/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire [21:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [20:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_34z;
  wire [16:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [2:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [14:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((celloutsig_0_0z[5] | celloutsig_0_2z[2]) & (celloutsig_0_0z[2] | in_data[70]));
  assign celloutsig_1_8z = ~((in_data[98] | celloutsig_1_2z) & (celloutsig_1_1z | celloutsig_1_6z[3]));
  assign celloutsig_1_9z = ~((celloutsig_1_6z[2] | celloutsig_1_6z[1]) & (celloutsig_1_1z | celloutsig_1_4z[11]));
  assign celloutsig_1_12z = ~((celloutsig_1_0z[1] | celloutsig_1_0z[2]) & (celloutsig_1_9z | celloutsig_1_8z));
  assign celloutsig_1_14z = ~((celloutsig_1_3z | celloutsig_1_8z) & (celloutsig_1_1z | celloutsig_1_0z[0]));
  assign celloutsig_1_18z = ~((celloutsig_1_12z | celloutsig_1_13z[2]) & (celloutsig_1_3z | celloutsig_1_12z));
  assign celloutsig_0_20z = ~((celloutsig_0_17z | celloutsig_0_11z) & (celloutsig_0_1z[19] | celloutsig_0_15z[1]));
  assign celloutsig_0_25z = ~((celloutsig_0_10z[2] | celloutsig_0_18z[1]) & (celloutsig_0_10z[1] | celloutsig_0_2z[0]));
  assign celloutsig_1_1z = in_data[187] | ~(celloutsig_1_0z[0]);
  assign celloutsig_1_2z = celloutsig_1_1z | ~(celloutsig_1_1z);
  assign celloutsig_0_5z = celloutsig_0_4z | ~(celloutsig_0_0z[2]);
  assign celloutsig_1_3z = celloutsig_1_2z | celloutsig_1_0z[2];
  assign celloutsig_1_5z = celloutsig_1_4z[11] | celloutsig_1_0z[0];
  assign celloutsig_0_17z = celloutsig_0_12z[5] | celloutsig_0_2z[0];
  assign celloutsig_0_19z = celloutsig_0_14z[20] | celloutsig_0_17z;
  assign celloutsig_1_6z = celloutsig_1_4z[12:8] & { in_data[191:188], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_7z } & { celloutsig_1_4z[9:6], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_15z = celloutsig_1_10z == celloutsig_1_11z[14:11];
  assign celloutsig_0_8z = { celloutsig_0_1z[14:12], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } == celloutsig_0_1z[19:14];
  assign celloutsig_0_11z = celloutsig_0_1z[20:17] == { in_data[0], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_21z = { in_data[88:78], celloutsig_0_5z } == { in_data[57:50], celloutsig_0_2z };
  assign celloutsig_0_22z = celloutsig_0_0z[7:5] == { in_data[83:82], celloutsig_0_3z };
  assign celloutsig_1_7z = celloutsig_1_4z[11:9] && { in_data[105], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_4z = { celloutsig_0_1z[19:17], celloutsig_0_0z, celloutsig_0_3z } && { celloutsig_0_1z[19:9], celloutsig_0_0z[8:7] };
  assign celloutsig_1_19z = celloutsig_1_17z[5:3] && celloutsig_1_11z[15:13];
  assign celloutsig_0_7z = { celloutsig_0_2z[1], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z } && { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[140] ? in_data[106:104] : in_data[107:105];
  assign celloutsig_0_1z[20:9] = in_data[44] ? { in_data[48:46], celloutsig_0_0z } : in_data[34:23];
  assign celloutsig_0_12z = celloutsig_0_9z[0] ? { celloutsig_0_0z[6:5], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_11z } : in_data[86:79];
  assign celloutsig_0_6z = { celloutsig_0_0z[3], celloutsig_0_5z, celloutsig_0_5z } >>> celloutsig_0_0z[5:3];
  assign celloutsig_0_10z = { celloutsig_0_0z[3], celloutsig_0_7z, celloutsig_0_5z } >>> celloutsig_0_2z[3:1];
  assign celloutsig_0_15z = { in_data[35:32], celloutsig_0_6z, celloutsig_0_8z } >>> celloutsig_0_13z[11:4];
  assign celloutsig_0_0z = in_data[57:49] - in_data[34:26];
  assign celloutsig_0_35z = { celloutsig_0_13z[12:1], celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_9z } - { celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[168:156] - { in_data[186:176], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[130:124], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_1z } - { celloutsig_1_6z[3:0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_16z[1:0], celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_0z } - { celloutsig_1_11z[5:2], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_1_16z = { celloutsig_1_11z[7], celloutsig_1_1z, celloutsig_1_12z } ~^ { celloutsig_1_0z[1:0], celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[31:28] ~^ in_data[95:92];
  assign celloutsig_0_27z = { celloutsig_0_14z[10:9], celloutsig_0_19z, celloutsig_0_5z } ~^ celloutsig_0_18z;
  assign celloutsig_0_28z = { celloutsig_0_18z[2], celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_3z } ~^ celloutsig_0_14z[15:9];
  assign celloutsig_0_34z = { celloutsig_0_28z[6:4], celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_22z } ^ { celloutsig_0_1z[9], celloutsig_0_0z[8:3] };
  assign celloutsig_1_10z = { celloutsig_1_6z[1:0], celloutsig_1_9z, celloutsig_1_3z } ^ { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_13z = { celloutsig_0_12z[5:1], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_9z } ^ { celloutsig_0_10z[2], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_1z[18], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_9z } ^ { in_data[83:63], celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_0z[1:0], celloutsig_0_5z, celloutsig_0_8z } ^ { celloutsig_0_13z[5:3], celloutsig_0_7z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_9z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_9z = { celloutsig_0_6z[2:1], celloutsig_0_3z };
  assign celloutsig_0_1z[8:0] = celloutsig_0_0z;
  assign { out_data[128], out_data[96], out_data[38:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
