### DAILY TASKS âœ…

<br> 

| Task   | Description                                              | Status  |
|--------|----------------------------------------------------------|---------|
| Day 0  | ðŸ”¨ Installed Yosys, Iverilog and GTKWave               | Done âœ… |
| Day 1  | ðŸ”¨ Introduction to Verilog, Simulation, Synthesis, Netlist | Done âœ… |
| Day 2  | ðŸ•’ Timing libraries, Hierarchical vs Flat synthesis, Efficient flop coding styles | Done âœ… |
| Day 3  | âœ¨ Optimization in combinational and sequential circuits | Done âœ… |
| Day 4  |  ðŸª› GLS, Blocking vs Non-Blocking & Synthesis-Simulation Mismatch | Done âœ… |
