<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-VTJO39V

# Mon Mar 14 07:03:25 2022

#Implementation: shiftRL0


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : shiftRL0
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : shiftRL0
Synopsys VHDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@N:"C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL00.vhdl":7:7:7:15|Top entity is set to shiftRL00.
File C:\lscc\diamond\3.12\synpbase\lib\cpld\lattice.vhd changed - recompiling
File C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscint00.vhd changed - recompiling
File E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\packageOsc00.vhd changed - recompiling
File C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\packageshiftRL00.vhdl changed - recompiling
File C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL.vhdl changed - recompiling
File E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\osc00.vhd changed - recompiling
File C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL00.vhdl changed - recompiling
VHDL syntax check successful!
File C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL.vhdl changed - recompiling
@N: CD630 :"C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL00.vhdl":7:7:7:15|Synthesizing work.shiftrl00.shiftrl0.
@N: CD630 :"C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL.vhdl":6:7:6:13|Synthesizing work.shiftrl.shift.
Post processing for work.shiftrl.shift
Running optimization stage 1 on shiftRL .......
@N: CD630 :"E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\osc00.vhd":10:7:10:11|Synthesizing work.osc00.osc0.
@N: CD630 :"E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd":9:7:9:11|Synthesizing work.div00.div0.
@N: CD364 :"E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd":30:6:30:11|Removing redundant assignment.
@N: CD364 :"E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd":39:6:39:11|Removing redundant assignment.
@N: CD364 :"E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd":48:6:48:11|Removing redundant assignment.
@N: CD364 :"E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd":57:6:57:11|Removing redundant assignment.
@N: CD364 :"E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd":66:6:66:11|Removing redundant assignment.
@N: CD364 :"E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd":75:6:75:11|Removing redundant assignment.
@N: CD364 :"E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd":84:6:84:11|Removing redundant assignment.
@N: CD364 :"E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd":93:6:93:11|Removing redundant assignment.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N: CD630 :"E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscint00.vhd":8:7:8:14|Synthesizing work.oscint00.oscint0.
@W: CD276 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.oscint00.oscint0
Running optimization stage 1 on oscint00 .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Post processing for work.shiftrl00.shiftrl0
Running optimization stage 1 on shiftRL00 .......
Running optimization stage 2 on oscint00 .......
Running optimization stage 2 on div00 .......
Running optimization stage 2 on osc00 .......
Running optimization stage 2 on shiftRL .......
Running optimization stage 2 on shiftRL00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL0\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 97MB peak: 100MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 14 07:03:27 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : shiftRL0
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL0\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 14 07:03:28 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 22MB peak: 23MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 14 07:03:28 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : shiftRL0
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 14 07:03:29 2022

###########################################################]
Premap Report

# Mon Mar 14 07:03:30 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : shiftRL0
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL0\shiftRL00_shiftRL0_scck.rpt 
See clock summary report "C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL0\shiftRL00_shiftRL0_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 169MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 169MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 169MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=26 on top level netlist shiftRL00 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 169MB)



Clock Summary
******************

          Start                                Requested     Requested     Clock                                               Clock                   Clock
Level     Clock                                Frequency     Period        Type                                                Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int0_inferred_clock     2.1 MHz       480.769       inferred                                            Inferred_clkgroup_0     23   
1 .         div00|oscOut_derived_clock         2.1 MHz       480.769       derived (from oscint00|osc_int0_inferred_clock)     Inferred_clkgroup_0     8    
============================================================================================================================================================



Clock Load Summary
***********************

                                     Clock     Source                           Clock Pin              Non-clock Pin     Non-clock Pin
Clock                                Load      Pin                              Seq Example            Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int0_inferred_clock     23        SRL00.C00.OSCInst0.OSC(OSCH)     SRL00.C01.oscOut.C     -                 -            
div00|oscOut_derived_clock           8         SRL00.C01.oscOut.Q[0](dffe)      SRL01.outs[7:0].C      -                 -            
======================================================================================================================================

@W: MT529 :"e:\backup\practices\practicas_arqui_comp-main\parcial01\00_osc00vhdl\div00.vhd":22:2:22:3|Found inferred clock oscint00|osc_int0_inferred_clock which controls 23 sequential elements including SRL00.C01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 instances converted, 8 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance     
---------------------------------------------------------------------------------------------------
@KP:ckid0_2       SRL00.C00.OSCInst0.OSC     OSCH                   23         SRL00.C01.sdiv[21:0]
===================================================================================================
================================================================ Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element           Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                               
--------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       SRL00.C01.oscOut.Q[0]     dffe                   8                      SRL01.outs[7:0]     Derived clock on input (not legal for GCC)
========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 90MB peak: 172MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Mar 14 07:03:33 2022

###########################################################]
Map & Optimize Report

# Mon Mar 14 07:03:33 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : shiftRL0
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 167MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   467.53ns		  53 /        31

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 180MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 180MB)

Writing Analyst data base C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 180MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL0\shiftRL00_shiftRL0.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 184MB peak: 184MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 184MB peak: 185MB)

@W: MT420 |Found inferred clock oscint00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on net SRL00.C00.clkaux.
@N: MT615 |Found clock div00|oscOut_derived_clock with period 480.77ns 


##### START OF TIMING REPORT #####[
# Timing report written on Mon Mar 14 07:03:37 2022
#


Top view:               shiftRL00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 467.245

                                     Requested     Estimated      Requested     Estimated                 Clock                                               Clock              
Starting Clock                       Frequency     Frequency      Period        Period        Slack       Type                                                Group              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
div00|oscOut_derived_clock           2.1 MHz       1251.4 MHz     480.769       0.799         959.940     derived (from oscint00|osc_int0_inferred_clock)     Inferred_clkgroup_0
oscint00|osc_int0_inferred_clock     2.1 MHz       73.9 MHz       480.769       13.524        467.245     inferred                                            Inferred_clkgroup_0
=================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int0_inferred_clock  oscint00|osc_int0_inferred_clock  |  480.769     467.245  |  No paths    -      |  No paths    -      |  No paths    -    
div00|oscOut_derived_clock        div00|oscOut_derived_clock        |  480.769     959.940  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: div00|oscOut_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                         Arrival            
Instance          Reference                      Type        Pin     Net           Time        Slack  
                  Clock                                                                               
------------------------------------------------------------------------------------------------------
SRL01.outs[1]     div00|oscOut_derived_clock     FD1S3AX     Q       out0_c[1]     1.044       959.940
SRL01.outs[2]     div00|oscOut_derived_clock     FD1S3AX     Q       out0_c[2]     1.044       959.967
SRL01.outs[3]     div00|oscOut_derived_clock     FD1S3AX     Q       out0_c[3]     1.044       959.967
SRL01.outs[4]     div00|oscOut_derived_clock     FD1S3AX     Q       out0_c[4]     1.044       959.967
SRL01.outs[5]     div00|oscOut_derived_clock     FD1S3AX     Q       out0_c[5]     1.044       959.967
SRL01.outs[6]     div00|oscOut_derived_clock     FD1S3AX     Q       out0_c[6]     1.044       959.967
SRL01.outs[7]     div00|oscOut_derived_clock     FD1S3AX     Q       out0_c[7]     1.044       959.967
======================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required            
Instance            Reference                      Type         Pin     Net                         Time         Slack  
                    Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------
SRL01_outsio[0]     div00|oscOut_derived_clock     OFS1P3DX     D       SRL01.pshift\.outs_4[0]     961.433      959.940
SRL01.outs[1]       div00|oscOut_derived_clock     FD1S3AX      D       outs_4[1]                   961.627      959.967
SRL01.outs[2]       div00|oscOut_derived_clock     FD1S3AX      D       outs_4[2]                   961.627      959.967
SRL01.outs[3]       div00|oscOut_derived_clock     FD1S3AX      D       outs_4[3]                   961.627      959.967
SRL01.outs[4]       div00|oscOut_derived_clock     FD1S3AX      D       outs_4[4]                   961.627      959.967
SRL01.outs[5]       div00|oscOut_derived_clock     FD1S3AX      D       outs_4[5]                   961.627      959.967
SRL01.outs[6]       div00|oscOut_derived_clock     FD1S3AX      D       outs_4[6]                   961.627      959.967
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      961.538
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         961.433

    - Propagation time:                      1.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 959.940

    Number of logic level(s):                1
    Starting point:                          SRL01.outs[1] / Q
    Ending point:                            SRL01_outsio[0] / D
    The start point is clocked by            div00|oscOut_derived_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            div00|oscOut_derived_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin SCLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:div00|oscOut_derived_clock to c:div00|oscOut_derived_clock)

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
SRL01.outs[1]               FD1S3AX      Q        Out     1.044     1.044 r     -         
out0_c[1]                   Net          -        -       -         -           2         
SRL01.pshift\.outs_4[0]     ORCALUT4     C        In      0.000     1.044 r     -         
SRL01.pshift\.outs_4[0]     ORCALUT4     Z        Out     0.449     1.493 r     -         
outs_4[0]                   Net          -        -       -         -           1         
SRL01_outsio[0]             OFS1P3DX     D        In      0.000     1.493 r     -         
==========================================================================================




====================================
Detailed Report for Clock: oscint00|osc_int0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                              Arrival            
Instance               Reference                            Type        Pin     Net          Time        Slack  
                       Clock                                                                                    
----------------------------------------------------------------------------------------------------------------
SRL00.C01.sdiv[20]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[20]     1.180       467.245
SRL00.C01.sdiv[21]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[21]     1.180       467.245
SRL00.C01.sdiv[19]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[19]     1.108       467.317
SRL00.C01.sdiv[0]      oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[0]      1.044       467.533
SRL00.C01.sdiv[1]      oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[1]      1.044       467.533
SRL00.C01.sdiv[2]      oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[2]      1.044       467.533
SRL00.C01.sdiv[3]      oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[3]      1.044       467.533
SRL00.C01.sdiv[4]      oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[4]      1.044       467.533
SRL00.C01.sdiv[5]      oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[5]      1.044       467.533
SRL00.C01.sdiv[6]      oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[6]      1.044       467.533
================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                 Required            
Instance               Reference                            Type        Pin     Net             Time         Slack  
                       Clock                                                                                        
--------------------------------------------------------------------------------------------------------------------
SRL00.C01.sdiv[21]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[21]     480.664      467.245
SRL00.C01.sdiv[19]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[19]     480.664      467.387
SRL00.C01.sdiv[20]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[20]     480.664      467.387
SRL00.C01.sdiv[17]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[17]     480.664      467.530
SRL00.C01.sdiv[18]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[18]     480.664      467.530
SRL00.C01.sdiv[15]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[15]     480.664      467.673
SRL00.C01.sdiv[16]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[16]     480.664      467.673
SRL00.C01.sdiv[13]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[13]     480.664      467.816
SRL00.C01.sdiv[14]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[14]     480.664      467.816
SRL00.C01.sdiv[11]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[11]     480.664      467.959
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      13.419
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     467.245

    Number of logic level(s):                19
    Starting point:                          SRL00.C01.sdiv[20] / Q
    Ending point:                            SRL00.C01.sdiv[21] / D
    The start point is clocked by            oscint00|osc_int0_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            oscint00|osc_int0_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK

Instance / Net                                               Pin      Pin               Arrival      No. of    
Name                                            Type         Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------
SRL00.C01.sdiv[20]                              FD1S3IX      Q        Out     1.180     1.180 r      -         
sdiv[20]                                        Net          -        -       -         -            5         
SRL00.C01.pdiv\.oscout20lto21_i_a2              ORCALUT4     C        In      0.000     1.180 r      -         
SRL00.C01.pdiv\.oscout20lto21_i_a2              ORCALUT4     Z        Out     1.233     2.413 f      -         
N_68                                            Net          -        -       -         -            6         
SRL00.C01.pdiv\.oscout36lto21_i_a2              ORCALUT4     A        In      0.000     2.413 f      -         
SRL00.C01.pdiv\.oscout36lto21_i_a2              ORCALUT4     Z        Out     1.193     3.605 f      -         
N_75                                            Net          -        -       -         -            4         
SRL00.C01.pdiv\.oscout52lto21_i_a3_0_1          ORCALUT4     B        In      0.000     3.605 f      -         
SRL00.C01.pdiv\.oscout52lto21_i_a3_0_1          ORCALUT4     Z        Out     1.089     4.694 f      -         
N_62_1                                          Net          -        -       -         -            2         
SRL00.C01.pdiv\.oscout44lto21_i_a3_RNIQ97B2     ORCALUT4     B        In      0.000     4.694 f      -         
SRL00.C01.pdiv\.oscout44lto21_i_a3_RNIQ97B2     ORCALUT4     Z        Out     1.017     5.711 r      -         
N_18                                            Net          -        -       -         -            1         
SRL00.C01.pdiv\.oscout72_0_a3_1_RNI9HAB4        ORCALUT4     A        In      0.000     5.711 r      -         
SRL00.C01.pdiv\.oscout72_0_a3_1_RNI9HAB4        ORCALUT4     Z        Out     1.017     6.728 r      -         
un1_oscout73_i_i_o2_0                           Net          -        -       -         -            1         
SRL00.C01.pdiv\.oscout72_0_a3_1_RNIM2GB9        ORCALUT4     C        In      0.000     6.728 r      -         
SRL00.C01.pdiv\.oscout72_0_a3_1_RNIM2GB9        ORCALUT4     Z        Out     1.153     7.881 r      -         
un1_oscout73_i_i_o2_4                           Net          -        -       -         -            3         
SRL00.C01.un1_sdiv_cry_0_0_RNO                  ORCALUT4     D        In      0.000     7.881 r      -         
SRL00.C01.un1_sdiv_cry_0_0_RNO                  ORCALUT4     Z        Out     1.017     8.897 f      -         
N_5_i                                           Net          -        -       -         -            1         
SRL00.C01.un1_sdiv_cry_0_0                      CCU2D        B0       In      0.000     8.897 f      -         
SRL00.C01.un1_sdiv_cry_0_0                      CCU2D        COUT     Out     1.544     10.442 r     -         
un1_sdiv_cry_0                                  Net          -        -       -         -            1         
SRL00.C01.un1_sdiv_cry_1_0                      CCU2D        CIN      In      0.000     10.442 r     -         
SRL00.C01.un1_sdiv_cry_1_0                      CCU2D        COUT     Out     0.143     10.585 r     -         
un1_sdiv_cry_2                                  Net          -        -       -         -            1         
SRL00.C01.un1_sdiv_cry_3_0                      CCU2D        CIN      In      0.000     10.585 r     -         
SRL00.C01.un1_sdiv_cry_3_0                      CCU2D        COUT     Out     0.143     10.727 r     -         
un1_sdiv_cry_4                                  Net          -        -       -         -            1         
SRL00.C01.un1_sdiv_cry_5_0                      CCU2D        CIN      In      0.000     10.727 r     -         
SRL00.C01.un1_sdiv_cry_5_0                      CCU2D        COUT     Out     0.143     10.870 r     -         
un1_sdiv_cry_6                                  Net          -        -       -         -            1         
SRL00.C01.un1_sdiv_cry_7_0                      CCU2D        CIN      In      0.000     10.870 r     -         
SRL00.C01.un1_sdiv_cry_7_0                      CCU2D        COUT     Out     0.143     11.013 r     -         
un1_sdiv_cry_8                                  Net          -        -       -         -            1         
SRL00.C01.un1_sdiv_cry_9_0                      CCU2D        CIN      In      0.000     11.013 r     -         
SRL00.C01.un1_sdiv_cry_9_0                      CCU2D        COUT     Out     0.143     11.156 r     -         
un1_sdiv_cry_10                                 Net          -        -       -         -            1         
SRL00.C01.un1_sdiv_cry_11_0                     CCU2D        CIN      In      0.000     11.156 r     -         
SRL00.C01.un1_sdiv_cry_11_0                     CCU2D        COUT     Out     0.143     11.299 r     -         
un1_sdiv_cry_12                                 Net          -        -       -         -            1         
SRL00.C01.un1_sdiv_cry_13_0                     CCU2D        CIN      In      0.000     11.299 r     -         
SRL00.C01.un1_sdiv_cry_13_0                     CCU2D        COUT     Out     0.143     11.441 r     -         
un1_sdiv_cry_14                                 Net          -        -       -         -            1         
SRL00.C01.un1_sdiv_cry_15_0                     CCU2D        CIN      In      0.000     11.441 r     -         
SRL00.C01.un1_sdiv_cry_15_0                     CCU2D        COUT     Out     0.143     11.584 r     -         
un1_sdiv_cry_16                                 Net          -        -       -         -            1         
SRL00.C01.un1_sdiv_cry_17_0                     CCU2D        CIN      In      0.000     11.584 r     -         
SRL00.C01.un1_sdiv_cry_17_0                     CCU2D        COUT     Out     0.143     11.727 r     -         
un1_sdiv_cry_18                                 Net          -        -       -         -            1         
SRL00.C01.un1_sdiv_cry_19_0                     CCU2D        CIN      In      0.000     11.727 r     -         
SRL00.C01.un1_sdiv_cry_19_0                     CCU2D        COUT     Out     0.143     11.870 r     -         
un1_sdiv_cry_20                                 Net          -        -       -         -            1         
SRL00.C01.un1_sdiv_s_21_0                       CCU2D        CIN      In      0.000     11.870 r     -         
SRL00.C01.un1_sdiv_s_21_0                       CCU2D        S0       Out     1.549     13.419 r     -         
sdiv_11[21]                                     Net          -        -       -         -            1         
SRL00.C01.sdiv[21]                              FD1S3IX      D        In      0.000     13.419 r     -         
===============================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 184MB peak: 185MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 184MB peak: 185MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 31 of 6864 (0%)
PIC Latch:       0
I/O cells:       23


Details:
CCU2D:          12
FD1S3AX:        8
FD1S3IX:        22
GSR:            1
IB:             14
OB:             9
OFS1P3DX:       1
ORCALUT4:       53
OSCH:           1
PUR:            1
VHI:            3
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 64MB peak: 185MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Mon Mar 14 07:03:38 2022

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
