v 20031019 1
P 1400 700 1088 700 1 0 0
{
T 1200 750 5 8 1 1 0 0 1
pinnumber=1
T 1200 650 5 8 0 1 0 2 1
pinseq=5
T 1050 700 5 8 0 1 0 8 1
pintype=out
T 1050 700 9 8 0 1 0 6 1
pinlabel=Y
}
P 0 1300 300 1300 1 0 0
{
T 200 1350 5 8 1 1 0 6 1
pinnumber=2
T 200 1250 5 8 0 1 0 8 1
pinseq=1
T 350 1300 5 8 0 1 0 2 1
pintype=in
T 350 1300 9 8 0 1 0 0 1
pinlabel=A
}
P 0 900 300 900 1 0 0
{
T 200 950 5 8 1 1 0 6 1
pinnumber=3
T 200 850 5 8 0 1 0 8 1
pinseq=2
T 350 900 5 8 0 1 0 2 1
pintype=in
T 350 900 9 8 0 1 0 0 1
pinlabel=B
}
P 0 500 300 500 1 0 0
{
T 200 550 5 8 1 1 0 6 1
pinnumber=4
T 200 450 5 8 0 1 0 8 1
pinseq=3
T 350 500 5 8 0 1 0 2 1
pintype=in
T 350 500 9 8 0 1 0 0 1
pinlabel=C
}
P 0 100 300 100 1 0 0
{
T 200 150 5 8 1 1 0 6 1
pinnumber=5
T 200 50 5 8 0 1 0 8 1
pinseq=4
T 350 100 5 8 0 1 0 2 1
pintype=in
T 350 100 9 8 0 1 0 0 1
pinlabel=D
}
T 1050 1150 5 10 0 0 0 0 1
net=VDD:14
T 1050 1350 5 10 0 0 0 0 1
net=VSS:7
T 1050 2350 5 10 0 0 0 0 1
device=4072
T 500 1100 8 10 1 1 0 0 1
refdes=U?
T 1050 1750 5 10 0 0 0 0 1
numslots=2
T 1050 1950 5 10 0 0 0 0 1
slotdef=1:2,3,4,5,1
T 1050 2150 5 10 0 0 0 0 1
slotdef=2:9,10,11,12,13
T 1050 1550 5 10 0 0 0 0 1
slot=1
T 1050 2550 5 10 0 0 0 0 1
footprint=DIP14
T 1050 2750 5 10 0 0 0 0 1
description=2 OR gates with 4 inputs
T 1050 2950 5 10 0 0 0 0 1
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4072B_CNV_3.pdf
T 450 200 9 10 1 0 0 0 1
4072
L 300 1000 650 1000 3 0 0 0 -1 -1
L 300 400 650 400 3 0 0 0 -1 -1
L 300 400 300 0 3 0 0 0 -1 -1
L 300 1400 300 1000 3 0 0 0 -1 -1
A 650 850 450 270 71 3 0 0 0 -1 -1
A 650 550 450 20 70 3 0 0 0 -1 -1
A 50 700 395 310 100 3 0 0 0 -1 -1
