

================================================================
== Vitis HLS Report for 'count_appearances_Pipeline_VITIS_LOOP_36_2'
================================================================
* Date:           Tue Jul 25 10:20:10 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.254 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5125|     5125|  25.625 us|  25.625 us|  5125|  5125|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_2  |     5123|     5123|         9|          5|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%prev = alloca i32 1"   --->   Operation 12 'alloca' 'prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 13 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 14 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %bytes, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %appearances, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 2, i32 2, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.70ns)   --->   "%store_ln0 = store i16 0, i16 %count"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %i_2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %prev"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = load i11 %i_2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 21 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.63ns)   --->   "%icmp_ln36 = icmp_eq  i11 %i, i11 1024" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 22 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.63ns)   --->   "%i_5 = add i11 %i, i11 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 23 'add' 'i_5' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.body5.split, void %for.end20.exitStub" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 24 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%prev_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %bytes" [Byte_Count_Really_Good_This_Time/accelerator.cpp:37]   --->   Operation 25 'read' 'prev_2' <Predicate = (!icmp_ln36)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%prev_1 = load i8 %prev"   --->   Operation 26 'load' 'prev_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [Byte_Count_Really_Good_This_Time/accelerator.cpp:25]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 29 'specloopname' 'specloopname_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.91ns)   --->   "%icmp_ln39 = icmp_eq  i8 %prev_1, i8 %prev_2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:39]   --->   Operation 30 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln36)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %if.else, void %for.inc18" [Byte_Count_Really_Good_This_Time/accelerator.cpp:39]   --->   Operation 31 'br' 'br_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%count_load_1 = load i16 %count" [Byte_Count_Really_Good_This_Time/accelerator.cpp:42]   --->   Operation 32 'load' 'count_load_1' <Predicate = (!icmp_ln36 & !icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i8 %prev_1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:42]   --->   Operation 33 'sext' 'sext_ln42' <Predicate = (!icmp_ln36 & !icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%appearances_addr = getelementptr i16 %appearances, i64 0, i64 %sext_ln42" [Byte_Count_Really_Good_This_Time/accelerator.cpp:42]   --->   Operation 34 'getelementptr' 'appearances_addr' <Predicate = (!icmp_ln36 & !icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (3.25ns)   --->   "%store_ln42 = store i16 %count_load_1, i8 %appearances_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:42]   --->   Operation 35 'store' 'store_ln42' <Predicate = (!icmp_ln36 & !icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%count_load = load i16 %count"   --->   Operation 48 'load' 'count_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %count_out, i16 %count_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %prev_out, i8 %prev_1"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i8 %prev_2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:43]   --->   Operation 36 'sext' 'sext_ln43' <Predicate = (!icmp_ln36 & !icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%appearances_addr_1 = getelementptr i16 %appearances, i64 0, i64 %sext_ln43" [Byte_Count_Really_Good_This_Time/accelerator.cpp:43]   --->   Operation 37 'getelementptr' 'appearances_addr_1' <Predicate = (!icmp_ln36 & !icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (3.25ns)   --->   "%current = load i8 %appearances_addr_1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:43]   --->   Operation 38 'load' 'current' <Predicate = (!icmp_ln36 & !icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln36 = store i11 %i_5, i11 %i_2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 39 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_5 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 %prev_2, i8 %prev" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 40 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 41 [1/2] (3.25ns)   --->   "%current = load i8 %appearances_addr_1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:43]   --->   Operation 41 'load' 'current' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 1.70>
ST_7 : Operation 42 [1/1] (1.70ns)   --->   "%store_ln43 = store i16 %current, i16 %count" [Byte_Count_Really_Good_This_Time/accelerator.cpp:43]   --->   Operation 42 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 1.70>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.07>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%count_load_2 = load i16 %count" [Byte_Count_Really_Good_This_Time/accelerator.cpp:26]   --->   Operation 44 'load' 'count_load_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (2.07ns)   --->   "%count_1 = add i16 %count_load_2, i16 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:26]   --->   Operation 45 'add' 'count_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.70>
ST_9 : Operation 46 [1/1] (1.70ns)   --->   "%store_ln36 = store i16 %count_1, i16 %count" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 46 'store' 'store_ln36' <Predicate = true> <Delay = 1.70>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body5" [Byte_Count_Really_Good_This_Time/accelerator.cpp:36]   --->   Operation 47 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 on local variable 'count' [10]  (1.707 ns)

 <State 2>: 1.825ns
The critical path consists of the following:
	fifo read operation ('byte', Byte_Count_Really_Good_This_Time/accelerator.cpp:37) on port 'bytes' (Byte_Count_Really_Good_This_Time/accelerator.cpp:37) [24]  (1.825 ns)

 <State 3>: 1.915ns
The critical path consists of the following:
	'load' operation ('prev') on local variable 'prev' [15]  (0.000 ns)
	'icmp' operation ('icmp_ln39', Byte_Count_Really_Good_This_Time/accelerator.cpp:39) [25]  (1.915 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation ('count_load_1', Byte_Count_Really_Good_This_Time/accelerator.cpp:42) on local variable 'count' [28]  (0.000 ns)
	'store' operation ('store_ln42', Byte_Count_Really_Good_This_Time/accelerator.cpp:42) of variable 'count_load_1', Byte_Count_Really_Good_This_Time/accelerator.cpp:42 on array 'appearances' [31]  (3.254 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('appearances_addr_1', Byte_Count_Really_Good_This_Time/accelerator.cpp:43) [33]  (0.000 ns)
	'load' operation ('current', Byte_Count_Really_Good_This_Time/accelerator.cpp:43) on array 'appearances' [34]  (3.254 ns)

 <State 6>: 3.254ns
The critical path consists of the following:
	'load' operation ('current', Byte_Count_Really_Good_This_Time/accelerator.cpp:43) on array 'appearances' [34]  (3.254 ns)

 <State 7>: 1.707ns
The critical path consists of the following:
	'store' operation ('store_ln43', Byte_Count_Really_Good_This_Time/accelerator.cpp:43) of variable 'current', Byte_Count_Really_Good_This_Time/accelerator.cpp:43 on local variable 'count' [35]  (1.707 ns)

 <State 8>: 2.077ns
The critical path consists of the following:
	'load' operation ('count_load_2', Byte_Count_Really_Good_This_Time/accelerator.cpp:26) on local variable 'count' [38]  (0.000 ns)
	'add' operation ('count', Byte_Count_Really_Good_This_Time/accelerator.cpp:26) [39]  (2.077 ns)

 <State 9>: 1.707ns
The critical path consists of the following:
	'store' operation ('store_ln36', Byte_Count_Really_Good_This_Time/accelerator.cpp:36) of variable 'count', Byte_Count_Really_Good_This_Time/accelerator.cpp:26 on local variable 'count' [40]  (1.707 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
