module top_module(
    input a, 
    input b,
    output out
);
    assign out = a & b;  // Implements the AND gate
endmodule
