// Seed: 4231628498
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output supply0 id_5,
    input uwire id_6,
    input supply0 id_7,
    input wor id_8,
    input supply0 id_9,
    inout supply0 id_10,
    output wor id_11
);
  assign id_0 = id_6;
  assign module_1.id_4 = 0;
  assign id_10 = 1;
  wire id_13;
  ;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output wand id_2,
    output tri1 id_3,
    inout supply0 id_4,
    output tri1 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_0,
      id_4,
      id_4,
      id_2
  );
  logic id_8, id_9;
endmodule
