From fa2f98f99b94b9099387681d7fd4630b363c14b8 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Wed, 4 May 2022 16:26:18 +0300
Subject: [PATCH 19/64] arm: dts: Add USDHC pinmuxing for S32G3 emulator

Issue: ALB-8822
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm/dts/s32g.dtsi            | 28 ++++++++++++++++++++++++++++
 arch/arm/dts/s32g274abluebox3.dts | 27 ---------------------------
 arch/arm/dts/s32g399aemu.dts      |  4 ++++
 arch/arm/dts/s32gxxxaevb.dtsi     | 27 ---------------------------
 arch/arm/dts/s32gxxxardb.dtsi     | 27 ---------------------------
 5 files changed, 32 insertions(+), 81 deletions(-)

diff --git a/arch/arm/dts/s32g.dtsi b/arch/arm/dts/s32g.dtsi
index 248becb4e1..b0f5cd3f90 100644
--- a/arch/arm/dts/s32g.dtsi
+++ b/arch/arm/dts/s32g.dtsi
@@ -295,6 +295,34 @@
 
 &pinctrl0 {
 	board_generic_pinctrl0 {
+		u-boot,dm-pre-reloc;
+		pinctrl0_sd0: pinctrl0_sd0 {
+			fsl,pins = <PC14_MSCR_S32G PC14_SD0_CLK_CFG
+				    PC15_MSCR_S32G PC15_SD0_CMD_CFG
+				    PD00_MSCR_S32G PD00_SD0_D0_CFG
+				    PD01_MSCR_S32G PD01_SD0_D1_CFG
+				    PD02_MSCR_S32G PD02_SD0_D2_CFG
+				    PD03_MSCR_S32G PD03_SD0_D3_CFG
+				    PD04_MSCR_S32G PD04_SD0_D4_CFG
+				    PD05_MSCR_S32G PD05_SD0_D5_CFG
+				    PD06_MSCR_S32G PD06_SD0_D6_CFG
+				    PD07_MSCR_S32G PD07_SD0_D7_CFG
+				    PD08_MSCR_S32G PD08_SD0_RST_CFG
+				    PD09_MSCR_S32G PD09_SD0_VSELECT_CFG
+				    PD10_MSCR_S32G PD10_SD0_DQS_CFG
+				    SD0_CMD_IMCR PC15_SD0_CMD_IN
+				    SD0_D0_IMCR PD00_SD0_D0_IN
+				    SD0_D1_IMCR PD01_SD0_D1_IN
+				    SD0_D2_IMCR PD02_SD0_D2_IN
+				    SD0_D3_IMCR PD03_SD0_D3_IN
+				    SD0_D4_IMCR PD04_SD0_D4_IN
+				    SD0_D5_IMCR PD05_SD0_D5_IN
+				    SD0_D6_IMCR PD06_SD0_D6_IN
+				    SD0_D7_IMCR PD07_SD0_D7_IN
+				    SD0_DQS_IMCR PD10_SD0_DQS_IN
+				    >;
+		};
+
 		pinctrl0_gmac0_mdio: pinctrl0_gmac0_mdio {
 			fsl,pins = <PD12_MSCR_S32G PD12_GMAC0_MDC_CFG
 				    PD13_MSCR_S32G PD13_GMAC0_MDIO_CFG
diff --git a/arch/arm/dts/s32g274abluebox3.dts b/arch/arm/dts/s32g274abluebox3.dts
index b9ac8f10ca..ba90e200ed 100644
--- a/arch/arm/dts/s32g274abluebox3.dts
+++ b/arch/arm/dts/s32g274abluebox3.dts
@@ -242,33 +242,6 @@
 				    >;
 		};
 
-		pinctrl0_sd0: pinctrl0_sd0 {
-			fsl,pins = <PC14_MSCR_S32G PC14_SD0_CLK_CFG
-				    PC15_MSCR_S32G PC15_SD0_CMD_CFG
-				    PD00_MSCR_S32G PD00_SD0_D0_CFG
-				    PD01_MSCR_S32G PD01_SD0_D1_CFG
-				    PD02_MSCR_S32G PD02_SD0_D2_CFG
-				    PD03_MSCR_S32G PD03_SD0_D3_CFG
-				    PD04_MSCR_S32G PD04_SD0_D4_CFG
-				    PD05_MSCR_S32G PD05_SD0_D5_CFG
-				    PD06_MSCR_S32G PD06_SD0_D6_CFG
-				    PD07_MSCR_S32G PD07_SD0_D7_CFG
-				    PD08_MSCR_S32G PD08_SD0_RST_CFG
-				    PD09_MSCR_S32G PD09_SD0_VSELECT_CFG
-				    PD10_MSCR_S32G PD10_SD0_DQS_CFG
-				    SD0_CMD_IMCR PC15_SD0_CMD_IN
-				    SD0_D0_IMCR PD00_SD0_D0_IN
-				    SD0_D1_IMCR PD01_SD0_D1_IN
-				    SD0_D2_IMCR PD02_SD0_D2_IN
-				    SD0_D3_IMCR PD03_SD0_D3_IN
-				    SD0_D4_IMCR PD04_SD0_D4_IN
-				    SD0_D5_IMCR PD05_SD0_D5_IN
-				    SD0_D6_IMCR PD06_SD0_D6_IN
-				    SD0_D7_IMCR PD07_SD0_D7_IN
-				    SD0_DQS_IMCR PD10_SD0_DQS_IN
-				    >;
-		};
-
 		pinctrl0_uart0: pinctrl0_uart0 {
 			u-boot,dm-pre-reloc;
 			fsl,pins = <PC09_MSCR_S32G PC09_LIN0_TX_CFG
diff --git a/arch/arm/dts/s32g399aemu.dts b/arch/arm/dts/s32g399aemu.dts
index 74742b2bb6..001548c8ba 100644
--- a/arch/arm/dts/s32g399aemu.dts
+++ b/arch/arm/dts/s32g399aemu.dts
@@ -44,5 +44,9 @@
 };
 
 &usdhc0 {
+	pinctrl-0 = <&pinctrl0_sd0>;
+	pinctrl-1 = <>;
+	pinctrl-2 = <>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
 	status = "okay";
 };
diff --git a/arch/arm/dts/s32gxxxaevb.dtsi b/arch/arm/dts/s32gxxxaevb.dtsi
index 4703506436..28b9429876 100644
--- a/arch/arm/dts/s32gxxxaevb.dtsi
+++ b/arch/arm/dts/s32gxxxaevb.dtsi
@@ -227,33 +227,6 @@
 				    >;
 		};
 
-		pinctrl0_sd0: pinctrl0_sd0 {
-			fsl,pins = <PC14_MSCR_S32G PC14_SD0_CLK_CFG
-				    PC15_MSCR_S32G PC15_SD0_CMD_CFG
-				    PD00_MSCR_S32G PD00_SD0_D0_CFG
-				    PD01_MSCR_S32G PD01_SD0_D1_CFG
-				    PD02_MSCR_S32G PD02_SD0_D2_CFG
-				    PD03_MSCR_S32G PD03_SD0_D3_CFG
-				    PD04_MSCR_S32G PD04_SD0_D4_CFG
-				    PD05_MSCR_S32G PD05_SD0_D5_CFG
-				    PD06_MSCR_S32G PD06_SD0_D6_CFG
-				    PD07_MSCR_S32G PD07_SD0_D7_CFG
-				    PD08_MSCR_S32G PD08_SD0_RST_CFG
-				    PD09_MSCR_S32G PD09_SD0_VSELECT_CFG
-				    PD10_MSCR_S32G PD10_SD0_DQS_CFG
-				    SD0_CMD_IMCR PC15_SD0_CMD_IN
-				    SD0_D0_IMCR PD00_SD0_D0_IN
-				    SD0_D1_IMCR PD01_SD0_D1_IN
-				    SD0_D2_IMCR PD02_SD0_D2_IN
-				    SD0_D3_IMCR PD03_SD0_D3_IN
-				    SD0_D4_IMCR PD04_SD0_D4_IN
-				    SD0_D5_IMCR PD05_SD0_D5_IN
-				    SD0_D6_IMCR PD06_SD0_D6_IN
-				    SD0_D7_IMCR PD07_SD0_D7_IN
-				    SD0_DQS_IMCR PD10_SD0_DQS_IN
-				    >;
-		};
-
 		pinctrl0_dspi1: pinctrl0_dspi1 {
 			fsl,pins = <PA06_MSCR_S32G PA06_SPI1_SOUT_CFG
 				    PA07_MSCR_S32G PA07_SPI1_CS0_CFG
diff --git a/arch/arm/dts/s32gxxxardb.dtsi b/arch/arm/dts/s32gxxxardb.dtsi
index a88fd1973e..db4c1fd616 100644
--- a/arch/arm/dts/s32gxxxardb.dtsi
+++ b/arch/arm/dts/s32gxxxardb.dtsi
@@ -197,33 +197,6 @@
 				    >;
 		};
 
-		pinctrl0_sd0: pinctrl0_sd0 {
-			fsl,pins = <PC14_MSCR_S32G PC14_SD0_CLK_CFG
-				    PC15_MSCR_S32G PC15_SD0_CMD_CFG
-				    PD00_MSCR_S32G PD00_SD0_D0_CFG
-				    PD01_MSCR_S32G PD01_SD0_D1_CFG
-				    PD02_MSCR_S32G PD02_SD0_D2_CFG
-				    PD03_MSCR_S32G PD03_SD0_D3_CFG
-				    PD04_MSCR_S32G PD04_SD0_D4_CFG
-				    PD05_MSCR_S32G PD05_SD0_D5_CFG
-				    PD06_MSCR_S32G PD06_SD0_D6_CFG
-				    PD07_MSCR_S32G PD07_SD0_D7_CFG
-				    PD08_MSCR_S32G PD08_SD0_RST_CFG
-				    PD09_MSCR_S32G PD09_SD0_VSELECT_CFG
-				    PD10_MSCR_S32G PD10_SD0_DQS_CFG
-				    SD0_CMD_IMCR PC15_SD0_CMD_IN
-				    SD0_D0_IMCR PD00_SD0_D0_IN
-				    SD0_D1_IMCR PD01_SD0_D1_IN
-				    SD0_D2_IMCR PD02_SD0_D2_IN
-				    SD0_D3_IMCR PD03_SD0_D3_IN
-				    SD0_D4_IMCR PD04_SD0_D4_IN
-				    SD0_D5_IMCR PD05_SD0_D5_IN
-				    SD0_D6_IMCR PD06_SD0_D6_IN
-				    SD0_D7_IMCR PD07_SD0_D7_IN
-				    SD0_DQS_IMCR PD10_SD0_DQS_IN
-				    >;
-		};
-
 		pinctrl0_dspi1: pinctrl0_dspi1 {
 			fsl,pins = <PA06_MSCR_S32G PA06_SPI1_SOUT_CFG
 				    PA07_MSCR_S32G PA07_SPI1_CS0_CFG
-- 
2.17.1

