{
    "tool": "vivado",
    "yosys_path": "yosys/install/bin/yosys",
    "abc_script": "scripts/synth/abc/abc_base6.v1.scr",
    "yosys_template_script": "scripts/synth/yosys/yosys_template.ys",
    "vivado_template_script": "scripts/synth/vivado/vivado_v1_autotop_template.tcl",
    "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl",
    "num_process": 4,
    "timeout": 10800,
    "verific": true,
    "benchmarks": [
        {
            "name": "ac97",
            "rtl_path": "benchmarks/verilog/IWLS2005/ac97", 
            "top_module": ""
        },
        {
            "name": "aes",
            "rtl_path": "benchmarks/verilog/IWLS2005/aes", 
            "top_module": ""
        },
        {
            "name": "dma",
            "rtl_path": "benchmarks/verilog/IWLS2005/dma", 
            "top_module": ""
        },
        {
            "name": "mc",
            "rtl_path": "benchmarks/verilog/IWLS2005/mc",
            "top_module": ""
        },
        {
            "name": "s38584",
            "rtl_path": "benchmarks/verilog/IWLS2005/s38584",
            "top_module": ""
        },
        {
            "name": "spi",
            "rtl_path": "benchmarks/verilog/IWLS2005/spi",
            "top_module": ""
        },
        {
            "name": "systemcdes",
            "rtl_path": "benchmarks/verilog/IWLS2005/systemcdes",
            "top_module": ""
        },
        {
            "name": "usbf",
            "rtl_path": "benchmarks/verilog/IWLS2005/usbf",
            "top_module": ""
        },
        {
            "name": "wb_conmax",
            "rtl_path": "benchmarks/verilog/IWLS2005/wb_conmax",
            "top_module": ""
        },
        {
            "name": "wb_dma",
            "rtl_path": "benchmarks/verilog/IWLS2005/wb_dma",
            "top_module": ""
        },
        {
            "name": "eth",
            "rtl_path": "benchmarks/verilog/IWLS2005/eth",
            "top_module": ""
        }
    ]
}
