{"sha": "5b552f76617c3d63513a5590dd26f4e6c2fe8589", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NWI1NTJmNzY2MTdjM2Q2MzUxM2E1NTkwZGQyNmY0ZTZjMmZlODU4OQ==", "commit": {"author": {"name": "Chris Demetriou", "email": "cgd@broadcom.com", "date": "2002-08-02T01:16:09Z"}, "committer": {"name": "Chris Demetriou", "email": "cgd@gcc.gnu.org", "date": "2002-08-02T01:16:09Z"}, "message": "config.gcc (mipsisa64sb1-*-elf*): New configuration.\n\n2002-08-01  Chris Demetriou  <cgd@broadcom.com>\n\n        * config.gcc (mipsisa64sb1-*-elf*): New configuration.\n        (mipsisa64sb1el-*-elf*): Likewise.\n        * config/mips/mips.c (mips_cpu_info_table): Add sb1.\n        * config/mips/mips.h (processor_type): Add PROCESSOR_SB1.\n        (TARGET_SB1, TUNE_SB1): New macros.\n        * doc/invoke.texi: Add sb1 to documentation for MIPS -march and\n        -mtune flags.\n\nFrom-SVN: r55965", "tree": {"sha": "5c7ec0f226f3cc61edad5fdea7607c7c449e4b63", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/5c7ec0f226f3cc61edad5fdea7607c7c449e4b63"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5b552f76617c3d63513a5590dd26f4e6c2fe8589", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5b552f76617c3d63513a5590dd26f4e6c2fe8589", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5b552f76617c3d63513a5590dd26f4e6c2fe8589", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5b552f76617c3d63513a5590dd26f4e6c2fe8589/comments", "author": null, "committer": null, "parents": [{"sha": "54fbf6a1b4adbb08ddc8ca53a5b5fea4c8dd6e56", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/54fbf6a1b4adbb08ddc8ca53a5b5fea4c8dd6e56", "html_url": "https://github.com/Rust-GCC/gccrs/commit/54fbf6a1b4adbb08ddc8ca53a5b5fea4c8dd6e56"}], "stats": {"total": 22, "additions": 19, "deletions": 3}, "files": [{"sha": "2c9ce6b7f646618dfb07a9b85429cc85d07b00fb", "filename": "gcc/ChangeLog", "status": "modified", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5b552f76617c3d63513a5590dd26f4e6c2fe8589/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5b552f76617c3d63513a5590dd26f4e6c2fe8589/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=5b552f76617c3d63513a5590dd26f4e6c2fe8589", "patch": "@@ -1,3 +1,13 @@\n+2002-08-01  Chris Demetriou  <cgd@broadcom.com>\n+\n+\t* config.gcc (mipsisa64sb1-*-elf*): New configuration.\n+\t(mipsisa64sb1el-*-elf*): Likewise.\n+\t* config/mips/mips.c (mips_cpu_info_table): Add sb1.\n+\t* config/mips/mips.h (processor_type): Add PROCESSOR_SB1.\n+\t(TARGET_SB1, TUNE_SB1): New macros.\n+\t* doc/invoke.texi: Add sb1 to documentation for MIPS -march and\n+\t-mtune flags.\n+\n 2002-08-01  David Edelsohn  <edelsohn@gnu.org>\n \n \t* varasm.c (asm_emit_uninitialized): Return false if global BSS"}, {"sha": "f4b4e0122756c30ac4662d757fcca23515ac3f2f", "filename": "gcc/config/mips/mips.c", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5b552f76617c3d63513a5590dd26f4e6c2fe8589/gcc%2Fconfig%2Fmips%2Fmips.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5b552f76617c3d63513a5590dd26f4e6c2fe8589/gcc%2Fconfig%2Fmips%2Fmips.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.c?ref=5b552f76617c3d63513a5590dd26f4e6c2fe8589", "patch": "@@ -610,6 +610,9 @@ const struct mips_cpu_info mips_cpu_info_table[] = {\n   { \"5kc\", PROCESSOR_R5KC, 64 },\n   { \"20kc\", PROCESSOR_R20KC, 64 },\n \n+  /* Broadcom SB-1 CPU core */\n+  { \"sb1\", PROCESSOR_SB1, 64 },\n+\n   /* End marker */\n   { 0, 0, 0 }\n };"}, {"sha": "3fae4ec37bf9ebda1f8d805b083cda13d5e178b7", "filename": "gcc/config/mips/mips.h", "status": "modified", "additions": 4, "deletions": 1, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5b552f76617c3d63513a5590dd26f4e6c2fe8589/gcc%2Fconfig%2Fmips%2Fmips.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5b552f76617c3d63513a5590dd26f4e6c2fe8589/gcc%2Fconfig%2Fmips%2Fmips.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.h?ref=5b552f76617c3d63513a5590dd26f4e6c2fe8589", "patch": "@@ -70,7 +70,8 @@ enum processor_type {\n   PROCESSOR_R8000,\n   PROCESSOR_R4KC,\n   PROCESSOR_R5KC,\n-  PROCESSOR_R20KC\n+  PROCESSOR_R20KC,\n+  PROCESSOR_SB1\n };\n \n /* Recast the cpu class to be the cpu attribute.  */\n@@ -352,13 +353,15 @@ extern void\t\tsbss_section PARAMS ((void));\n #define TARGET_MIPS4300             (mips_arch == PROCESSOR_R4300)\n #define TARGET_MIPS4KC              (mips_arch == PROCESSOR_R4KC)\n #define TARGET_MIPS5KC              (mips_arch == PROCESSOR_R5KC)\n+#define TARGET_SB1                  (mips_arch == PROCESSOR_SB1)\n \n /* Scheduling target defines.  */\n #define TUNE_MIPS3000               (mips_tune == PROCESSOR_R3000)\n #define TUNE_MIPS3900               (mips_tune == PROCESSOR_R3900)\n #define TUNE_MIPS4000               (mips_tune == PROCESSOR_R4000)\n #define TUNE_MIPS5000               (mips_tune == PROCESSOR_R5000)\n #define TUNE_MIPS6000               (mips_tune == PROCESSOR_R6000)\n+#define TUNE_SB1                    (mips_tune == PROCESSOR_SB1)\n \n /* Define preprocessor macros for the -march and -mtune options.\n    PREFIX is either _MIPS_ARCH or _MIPS_TUNE, INFO is the selected"}, {"sha": "a29f5e395a0fdcbbf4a2c74a754d5a75a8f4bdb6", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5b552f76617c3d63513a5590dd26f4e6c2fe8589/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5b552f76617c3d63513a5590dd26f4e6c2fe8589/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=5b552f76617c3d63513a5590dd26f4e6c2fe8589", "patch": "@@ -7006,8 +7006,8 @@ are: @samp{mips1}, @samp{mips2}, @samp{mips3}, @samp{mips4}, @samp{mips32}\n and @samp{mips64}.  The processor names are: @samp{r2000},\n @samp{r3000}, @samp{r3900}, @samp{r4000}, @samp{vr4100}, @samp{vr4300},\n @samp{r4400}, @samp{r4600}, @samp{r4650}, @samp{vr5000}, @samp{r6000},\n-@samp{r8000}, @samp{4kc}, @samp{4kp}, @samp{5kc}, @samp{20kc}\n-and @samp{orion}.  The special value @samp{from-abi} selects the\n+@samp{r8000}, @samp{4kc}, @samp{4kp}, @samp{5kc}, @samp{20kc},\n+@samp{orion}, and @samp{sb1}.  The special value @samp{from-abi} selects the\n most compatible architecture for the selected ABI (that is,\n @samp{mips1} for 32-bit ABIs and @samp{mips3} for 64-bit ABIs)@.\n "}]}