
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.50000000000000000000;
1.50000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37  171266.5      0.91    3199.8   29731.9                          
    0:00:37  171266.5      0.91    3199.8   29731.9                          
    0:00:37  171311.2      0.91    3199.8   29731.9                          
    0:00:37  171355.9      0.91    3199.8   29731.9                          
    0:00:37  171400.6      0.91    3199.8   29731.9                          
    0:00:37  171445.2      0.91    3199.8   29731.9                          
    0:00:37  171482.2      0.91    3199.8   29729.5                          
    0:00:38  171992.9      0.91    1883.3   19793.8                          
    0:00:39  172502.1      0.91     479.2    9761.2                          
    0:01:01  166062.5      0.50     165.7     242.9                          
    0:01:01  166054.5      0.50     165.7     242.9                          
    0:01:01  166054.5      0.50     165.7     242.9                          
    0:01:02  166051.8      0.50     165.7     242.9                          
    0:01:02  166051.8      0.50     165.7     242.9                          
    0:01:16  141293.3      0.51      84.5     139.6                          
    0:01:18  141209.0      0.48      83.1     131.4                          
    0:01:21  141222.1      0.47      75.7     119.7                          
    0:01:22  141234.3      0.46      72.4     104.5                          
    0:01:23  141255.8      0.45      69.3      85.7                          
    0:01:23  141285.1      0.44      64.5      66.9                          
    0:01:24  141306.6      0.43      59.7      48.0                          
    0:01:27  141324.5      0.42      51.3      29.2                          
    0:01:28  141330.3      0.42      47.3      22.2                          
    0:01:29  141337.8      0.41      45.8      17.2                          
    0:01:29  141351.3      0.40      45.7      13.7                          
    0:01:30  141367.6      0.39      44.2      10.3                          
    0:01:30  141380.6      0.39      43.6       6.9                          
    0:01:31  141392.3      0.39      43.3       3.4                          
    0:01:31  141405.3      0.31      40.3       0.0                          
    0:01:32  141234.8      0.31      40.3       0.0                          
    0:01:32  141234.8      0.31      40.3       0.0                          
    0:01:32  141234.8      0.31      40.3       0.0                          
    0:01:32  141234.8      0.31      40.3       0.0                          
    0:01:32  141234.8      0.31      40.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:32  141234.8      0.31      40.3       0.0                          
    0:01:33  141272.9      0.29      38.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141284.0      0.28      36.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141292.3      0.28      36.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141300.0      0.27      35.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141329.8      0.27      35.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141347.1      0.27      34.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141372.9      0.26      34.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141409.6      0.26      33.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141426.1      0.26      33.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141432.7      0.26      33.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141457.7      0.25      32.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141471.0      0.25      32.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141496.8      0.25      32.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141516.0      0.25      31.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141527.7      0.25      31.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141538.6      0.24      31.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141546.0      0.24      31.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141552.4      0.24      31.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141561.2      0.24      31.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141570.0      0.24      31.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141579.8      0.23      30.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141585.7      0.23      30.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141601.6      0.23      30.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141617.1      0.23      30.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141624.0      0.23      30.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141629.0      0.23      30.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141639.9      0.23      29.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141648.7      0.22      29.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141663.1      0.22      29.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141675.1      0.22      29.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141681.4      0.22      29.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141690.5      0.22      29.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141704.8      0.22      28.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141709.6      0.22      28.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:37  141714.2      0.22      28.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:37  141724.5      0.21      28.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141735.7      0.21      28.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141743.2      0.21      28.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141755.1      0.21      28.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141763.6      0.21      27.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141774.3      0.21      27.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141782.3      0.21      27.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:38  141786.0      0.20      27.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141804.3      0.20      27.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:38  141817.4      0.20      27.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141826.9      0.20      27.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:38  141835.2      0.20      26.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:38  141842.4      0.20      26.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:38  141854.3      0.20      26.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141857.0      0.20      26.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141865.0      0.20      26.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141870.6      0.20      26.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141884.9      0.19      26.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141898.0      0.19      26.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141907.3      0.19      26.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141908.6      0.19      26.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141917.4      0.19      26.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141924.0      0.19      25.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141934.7      0.19      25.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141947.4      0.19      25.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141958.3      0.19      24.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:40  141963.7      0.19      25.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141974.3      0.19      25.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141979.9      0.19      24.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141988.9      0.19      24.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141999.0      0.18      24.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142001.7      0.18      24.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142004.6      0.18      24.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142014.5      0.18      24.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142024.6      0.18      24.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142032.3      0.18      23.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142036.8      0.18      23.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:41  142048.3      0.18      23.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142050.4      0.18      23.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142051.4      0.18      23.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:41  142057.8      0.18      23.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142061.6      0.18      23.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:41  142067.9      0.18      23.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  142069.5      0.18      23.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142078.8      0.18      23.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:41  142083.4      0.18      23.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142091.1      0.18      23.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142092.9      0.17      23.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142097.5      0.17      22.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142101.7      0.17      22.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142106.2      0.17      22.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142115.6      0.17      22.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  142128.1      0.17      22.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:42  142136.8      0.17      22.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:42  142144.0      0.17      22.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142153.1      0.17      22.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:42  142159.4      0.17      22.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142180.7      0.17      21.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142198.3      0.17      21.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:43  142202.3      0.17      21.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142202.3      0.17      21.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:43  142230.2      0.17      21.4      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:43  142245.1      0.16      21.2      62.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  142275.9      0.16      20.9      93.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  142281.8      0.16      20.9      93.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142290.0      0.16      20.8      93.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142297.5      0.16      20.7      93.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142303.9      0.16      20.6      93.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  142314.0      0.16      20.5      93.6 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142315.1      0.16      20.5      93.6 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142320.9      0.16      20.5      93.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142326.0      0.16      20.5      93.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142328.1      0.16      20.6      93.6 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142333.1      0.16      20.4      93.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  142339.8      0.16      20.1      93.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142339.8      0.16      20.0      93.6 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142343.2      0.16      20.0      93.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142347.2      0.16      19.9      93.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142355.7      0.16      19.8      93.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142340.9      0.16      19.5      46.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  142347.0      0.16      19.4      46.8 path/path/path/genblk1.add_in_reg[39]/D
    0:01:45  142358.4      0.16      19.3      46.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142361.9      0.16      19.3      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:45  142365.3      0.16      19.2      46.8 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142376.5      0.16      19.2      46.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142376.8      0.16      19.2      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:45  142379.7      0.16      19.1      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142386.9      0.16      19.0      46.8 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142392.2      0.15      18.8      46.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142395.1      0.15      18.8      46.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142400.4      0.15      18.8      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142401.8      0.15      18.8      46.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142410.0      0.15      18.7      46.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142418.5      0.15      18.7      46.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142418.5      0.15      18.7      46.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142421.2      0.15      18.7      46.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142421.2      0.15      18.7      46.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142424.1      0.15      18.7      46.8 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142430.8      0.15      18.7      46.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142436.9      0.15      18.7      46.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142436.9      0.15      18.7      46.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142439.3      0.15      18.7      46.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142440.9      0.15      18.7      46.8 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142445.9      0.15      18.5      46.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142461.9      0.15      18.3      46.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  142468.0      0.15      18.3      46.8 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142478.4      0.15      18.1      46.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142481.3      0.15      18.1      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142484.5      0.15      18.1      46.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142493.5      0.15      17.7      46.8 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142496.5      0.15      17.6      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142506.0      0.15      17.6      46.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142515.9      0.15      17.5      46.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142518.3      0.15      17.4      46.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142522.3      0.15      17.4      46.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142526.0      0.15      17.4      46.8 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142528.6      0.15      17.4      46.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142529.4      0.14      17.3      46.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142531.0      0.14      17.3      46.8 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142536.9      0.14      17.2      46.8 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142540.1      0.14      17.1      46.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142543.5      0.14      16.9      46.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142545.4      0.14      16.9      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142550.7      0.14      16.8      46.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142557.4      0.14      16.8      46.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142563.0      0.14      16.6      46.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142567.5      0.14      16.6      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142570.7      0.14      16.5      46.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142576.8      0.14      16.5      46.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142581.3      0.14      16.5      46.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142585.6      0.14      16.4      46.8 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142589.6      0.14      16.4      46.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142593.3      0.14      16.4      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142597.0      0.14      16.4      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142601.8      0.14      16.3      46.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142605.8      0.14      16.2      46.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142611.1      0.14      16.2      46.8 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142615.1      0.14      16.1      46.8 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142618.0      0.14      16.1      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:51  142625.5      0.14      16.0      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:51  142629.5      0.14      15.9      46.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142637.7      0.14      15.7      46.8 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:51  142642.2      0.14      15.7      46.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:51  142647.3      0.14      15.7      46.8 path/path/path/genblk1.add_in_reg[39]/D
    0:01:51  142648.9      0.14      15.7      46.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142649.7      0.14      15.7      46.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142653.7      0.14      15.7      46.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142659.3      0.14      15.5      46.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:51  142662.4      0.14      15.5      46.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142663.0      0.14      15.5      46.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142664.6      0.14      15.5      46.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142667.2      0.14      15.5      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:52  142671.0      0.13      15.4      46.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:52  142677.1      0.13      15.4      46.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:52  142680.3      0.13      15.4      46.8 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:52  142683.2      0.13      15.4      46.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142687.7      0.13      15.4      46.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142690.4      0.13      15.4      46.8 path/path/path/genblk1.add_in_reg[39]/D
    0:01:52  142695.4      0.13      15.4      46.8 path/path/path/genblk1.add_in_reg[39]/D
    0:01:53  142702.1      0.13      15.1      46.8 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142702.9      0.13      15.1      46.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142707.4      0.13      15.2      46.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142712.7      0.13      15.1      46.8 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142716.2      0.13      15.1      46.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142723.1      0.13      15.1      46.8 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142726.6      0.13      15.1      46.8 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142735.1      0.13      15.0      46.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142736.7      0.13      15.0      46.8 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142737.2      0.13      14.9      46.8 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142740.7      0.13      14.9      46.8 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142750.5      0.13      14.7      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142752.4      0.13      14.7      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142757.4      0.13      14.7      46.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142761.4      0.13      14.6      46.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142765.4      0.13      14.6      46.8 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142768.0      0.13      14.6      46.8 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142769.4      0.13      14.5      46.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142777.6      0.13      14.5      46.8 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142782.1      0.13      14.5      46.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142786.7      0.13      14.4      46.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142790.4      0.13      14.3      46.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142797.0      0.13      14.3      46.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142804.0      0.13      14.2      46.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142810.9      0.13      14.1      46.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142813.5      0.13      14.0      46.8 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142814.9      0.13      14.0      46.8 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142817.0      0.13      14.0      46.8 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142818.9      0.13      14.0      46.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142825.0      0.13      14.0      46.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142832.4      0.13      13.9      46.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142837.7      0.13      13.8      46.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142849.7      0.13      13.8      71.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142850.8      0.13      13.8      71.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142853.2      0.13      13.8      71.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142856.9      0.12      13.7      71.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142861.1      0.12      13.7      71.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142867.8      0.12      13.7      71.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142870.2      0.12      13.6      71.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142881.1      0.12      13.6      95.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142886.2      0.12      13.6      95.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142886.7      0.12      13.6      95.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142890.7      0.12      13.5      95.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142895.7      0.12      13.5      95.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142901.0      0.12      13.4      95.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142904.0      0.12      13.4      95.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142909.3      0.12      13.4      95.2                          
    0:01:58  142772.8      0.12      13.4      95.2                          
    0:01:58  142763.8      0.12      13.4      95.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:58  142763.8      0.12      13.4      95.2                          
    0:01:59  142722.6      0.12      13.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:59  142722.6      0.12      13.4       0.0                          
    0:01:59  142722.6      0.12      13.4       0.0                          
    0:02:03  142561.9      0.12      13.3       0.0                          
    0:02:04  142502.0      0.20      14.2       0.0                          
    0:02:04  142471.7      0.20      14.2       0.0                          
    0:02:05  142445.1      0.20      14.2       0.0                          
    0:02:06  142421.7      0.20      14.2       0.0                          
    0:02:06  142398.3      0.20      14.2       0.0                          
    0:02:07  142376.0      0.20      14.2       0.0                          
    0:02:08  142354.2      0.20      14.2       0.0                          
    0:02:08  142343.0      0.20      14.2       0.0                          
    0:02:09  142324.4      0.20      14.2       0.0                          
    0:02:09  142313.7      0.20      14.2       0.0                          
    0:02:10  142303.1      0.20      14.2       0.0                          
    0:02:10  142292.4      0.20      14.2       0.0                          
    0:02:11  142281.8      0.20      14.2       0.0                          
    0:02:11  142271.2      0.20      14.2       0.0                          
    0:02:11  142260.5      0.20      14.2       0.0                          
    0:02:11  142260.5      0.20      14.2       0.0                          
    0:02:11  142264.8      0.12      13.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:12  142271.4      0.12      13.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142274.1      0.12      13.3       0.0                          
    0:02:13  142150.4      0.14      13.7       0.0                          
    0:02:14  142134.4      0.14      13.8       0.0                          
    0:02:14  142134.4      0.14      13.8       0.0                          
    0:02:14  142134.4      0.14      13.8       0.0                          
    0:02:14  142134.4      0.14      13.8       0.0                          
    0:02:14  142134.4      0.14      13.8       0.0                          
    0:02:14  142134.4      0.14      13.8       0.0                          
    0:02:14  142149.9      0.13      13.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:14  142157.6      0.13      13.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  142212.9      0.12      13.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:15  142303.9      0.12      12.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:15  142308.1      0.12      12.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142311.1      0.12      12.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142316.1      0.12      12.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:15  142324.9      0.12      12.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:15  142327.3      0.12      12.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142345.6      0.12      12.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:16  142353.9      0.12      12.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142354.4      0.12      12.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142356.8      0.12      12.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142360.5      0.12      12.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142368.5      0.12      12.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142370.9      0.12      12.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:16  142384.7      0.12      12.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:16  142393.8      0.12      11.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:16  142395.1      0.12      11.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:16  142397.0      0.12      11.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:16  142401.8      0.12      11.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:17  142405.2      0.11      11.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142407.6      0.11      11.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142410.8      0.11      11.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:17  142412.1      0.11      11.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142419.6      0.11      11.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142432.1      0.11      11.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:17  142435.8      0.11      11.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142440.9      0.11      11.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142450.4      0.11      11.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:17  142458.4      0.11      11.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  142459.8      0.11      11.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:18  142467.7      0.11      11.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142475.4      0.11      11.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142477.6      0.11      11.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:18  142479.4      0.11      11.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142480.0      0.11      11.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142479.7      0.11      11.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142489.3      0.11      10.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142490.3      0.11      10.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:18  142499.9      0.11      10.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  142504.2      0.11      10.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:19  142506.6      0.11      10.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:19  142516.9      0.11      10.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:19  142517.5      0.11      10.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:19  142519.9      0.11      10.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:19  142523.9      0.11      10.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:19  142527.6      0.11      10.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:19  142531.0      0.11      10.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:19  142533.4      0.11      10.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:19  142534.8      0.11      10.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:20  142534.2      0.11      10.1       0.0                          
    0:02:20  142495.4      0.11      10.1       0.0                          
    0:02:20  142452.6      0.11      10.1       0.0                          
    0:02:20  142415.3      0.11      10.1       0.0                          
    0:02:20  142388.2      0.11      10.1       0.0                          
    0:02:21  142340.1      0.11      10.0       0.0                          
    0:02:21  142308.1      0.11      10.0       0.0                          
    0:02:21  142279.7      0.11      10.0       0.0                          
    0:02:21  142229.7      0.11      10.0       0.0                          
    0:02:21  142197.7      0.11      10.0       0.0                          
    0:02:21  142153.1      0.11      10.0       0.0                          
    0:02:22  142103.0      0.11      10.0       0.0                          
    0:02:24  142007.0      0.11      10.0       0.0                          
    0:02:24  141881.7      0.11      10.0       0.0                          
    0:02:25  141763.6      0.11      10.0       0.0                          
    0:02:25  141641.3      0.11      10.0       0.0                          
    0:02:26  141524.8      0.11      10.0       0.0                          
    0:02:26  141397.1      0.11      10.1       0.0                          
    0:02:26  141342.0      0.11      10.1       0.0                          
    0:02:27  141304.3      0.11      10.1       0.0                          
    0:02:27  141254.2      0.11      10.1       0.0                          
    0:02:28  141199.2      0.11      10.1       0.0                          
    0:02:29  141157.2      0.11      10.1       0.0                          
    0:02:29  141154.5      0.11      10.1       0.0                          
    0:02:30  141150.8      0.11      10.1       0.0                          
    0:02:30  141148.6      0.11      10.1       0.0                          
    0:02:30  141142.5      0.11      10.1       0.0                          
    0:02:30  141139.1      0.11      10.1       0.0                          
    0:02:31  141136.4      0.11      10.1       0.0                          
    0:02:31  141133.2      0.11      10.1       0.0                          
    0:02:31  141129.8      0.11      10.1       0.0                          
    0:02:33  141128.7      0.11      10.1       0.0                          
    0:02:33  141084.8      0.13      10.4       0.0                          
    0:02:33  141084.3      0.13      10.4       0.0                          
    0:02:33  141084.3      0.13      10.4       0.0                          
    0:02:33  141084.3      0.13      10.4       0.0                          
    0:02:34  141084.3      0.13      10.4       0.0                          
    0:02:34  141084.3      0.13      10.4       0.0                          
    0:02:34  141084.3      0.13      10.4       0.0                          
    0:02:34  141093.8      0.11      10.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141100.8      0.11      10.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141104.2      0.11      10.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:34  141105.0      0.11      10.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:34  141107.7      0.11      10.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141107.7      0.11      10.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141112.5      0.11      10.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141112.5      0.11      10.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:35  141114.3      0.11      10.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141115.4      0.11      10.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:35  141117.3      0.11      10.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141119.6      0.11      10.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141119.6      0.11      10.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141124.4      0.11      10.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141125.2      0.11      10.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141128.2      0.11      10.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141134.8      0.11      10.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141137.7      0.11      10.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141139.6      0.10      10.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:36  141142.8      0.10      10.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141144.7      0.10      10.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:36  141147.3      0.10      10.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141151.8      0.10      10.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141155.6      0.10      10.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:36  141160.3      0.10      10.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141163.5      0.10       9.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  141167.5      0.10       9.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141174.7      0.10       9.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141181.4      0.10       9.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141184.0      0.10       9.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:37  141192.3      0.10       9.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141197.6      0.10       9.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141206.4      0.10       9.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  141208.2      0.10       9.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:37  141219.9      0.10       9.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141227.9      0.10       9.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:37  141232.7      0.10       9.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141242.3      0.10       9.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141249.2      0.10       9.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141251.8      0.10       9.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141255.3      0.10       9.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141255.8      0.10       9.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:38  141257.4      0.10       9.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141260.6      0.10       9.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:38  141265.9      0.10       9.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141267.0      0.10       9.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141275.3      0.10       9.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  141280.3      0.10       9.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:38  141287.2      0.10       8.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141290.2      0.10       8.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:39  141295.5      0.10       8.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141298.7      0.10       8.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141309.3      0.10       8.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141315.2      0.10       8.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141315.7      0.10       8.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141327.4      0.10       8.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141332.2      0.10       8.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:39  141336.4      0.10       8.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141339.1      0.10       8.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:39  141346.0      0.10       8.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:40  141350.8      0.10       8.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141355.6      0.10       8.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141359.8      0.10       8.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141368.6      0.10       8.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141370.2      0.10       8.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:40  141372.6      0.10       8.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141381.1      0.10       8.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:40  141381.7      0.10       8.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141388.8      0.10       8.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141391.0      0.10       8.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:40  141394.4      0.09       8.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141397.1      0.09       8.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:41  141399.2      0.09       8.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141399.7      0.09       8.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:41  141404.0      0.09       8.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141408.5      0.09       8.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141410.4      0.09       8.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:41  141415.2      0.09       8.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141416.2      0.09       8.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:41  141418.9      0.09       8.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141418.1      0.09       8.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141418.6      0.09       8.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141420.5      0.09       8.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141425.5      0.09       8.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:42  141429.8      0.09       8.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141434.3      0.09       8.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141436.5      0.09       8.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141444.4      0.09       8.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141445.5      0.09       8.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:42  141445.5      0.09       8.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:42  141447.9      0.09       8.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141452.1      0.09       8.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:43  141458.0      0.09       8.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141464.1      0.09       7.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141471.6      0.09       7.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141476.4      0.09       7.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141483.8      0.09       7.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:43  141483.3      0.09       7.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141487.3      0.09       7.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141488.3      0.09       7.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141493.9      0.09       7.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141498.2      0.09       7.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:44  141502.4      0.09       7.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:44  141506.9      0.09       7.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:44  141510.9      0.09       7.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:44  141513.9      0.09       7.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:44  141516.0      0.09       7.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:44  141518.1      0.09       7.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:44  141523.2      0.09       7.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:44  141526.1      0.09       7.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:44  141528.0      0.09       7.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:45  141532.2      0.09       7.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:45  141537.0      0.09       7.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:45  141540.7      0.09       7.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:45  141545.2      0.09       7.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:45  141548.7      0.09       7.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:45  141551.1      0.09       7.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:45  141557.0      0.09       7.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:45  141558.8      0.09       7.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:45  141563.6      0.09       7.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:45  141569.5      0.09       7.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:45  141574.0      0.09       7.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:46  141580.4      0.09       7.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:46  141583.8      0.09       7.3       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 05:56:54 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              70573.258292
Buf/Inv area:                     3980.690008
Noncombinational area:           71010.559571
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                141583.817863
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 05:57:01 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  51.1594 mW   (87%)
  Net Switching Power  =   7.3347 mW   (13%)
                         ---------
Total Dynamic Power    =  58.4940 mW  (100%)

Cell Leakage Power     =   2.9304 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.7475e+04          891.2745        1.1877e+06        4.9554e+04  (  80.67%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.6840e+03        6.4434e+03        1.7427e+06        1.1870e+04  (  19.33%)
--------------------------------------------------------------------------------------------------
Total          5.1159e+04 uW     7.3347e+03 uW     2.9304e+06 nW     6.1424e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 05:57:01 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[7].path/path/genblk1.add_in_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri[12]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out[12] (memory_b20_SIZE16_LOGSIZE4_18)
                                                          0.00       0.21 f
  path/genblk1[7].path/Mat_a_Mem/data_out[12] (seqMemory_b20_SIZE16_18)
                                                          0.00       0.21 f
  path/genblk1[7].path/path/in0[12] (mac_b20_g1_9)        0.00       0.21 f
  path/genblk1[7].path/path/mult_21/a[12] (mac_b20_g1_9_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[7].path/path/mult_21/U1078/Z (XOR2_X1)     0.08       0.29 f
  path/genblk1[7].path/path/mult_21/U1349/ZN (NAND2_X1)
                                                          0.03       0.32 r
  path/genblk1[7].path/path/mult_21/U1141/Z (BUF_X1)      0.04       0.37 r
  path/genblk1[7].path/path/mult_21/U1960/ZN (OAI22_X1)
                                                          0.04       0.41 f
  path/genblk1[7].path/path/mult_21/U446/CO (FA_X1)       0.11       0.51 f
  path/genblk1[7].path/path/mult_21/U435/S (FA_X1)        0.12       0.63 f
  path/genblk1[7].path/path/mult_21/U433/CO (FA_X1)       0.09       0.73 f
  path/genblk1[7].path/path/mult_21/U424/S (FA_X1)        0.13       0.86 r
  path/genblk1[7].path/path/mult_21/U423/S (FA_X1)        0.11       0.97 f
  path/genblk1[7].path/path/mult_21/U1468/ZN (NAND2_X1)
                                                          0.04       1.01 r
  path/genblk1[7].path/path/mult_21/U1768/ZN (OAI21_X1)
                                                          0.03       1.04 f
  path/genblk1[7].path/path/mult_21/U1918/ZN (AOI21_X1)
                                                          0.04       1.08 r
  path/genblk1[7].path/path/mult_21/U2056/ZN (OAI21_X1)
                                                          0.03       1.11 f
  path/genblk1[7].path/path/mult_21/U1377/ZN (AOI21_X1)
                                                          0.06       1.17 r
  path/genblk1[7].path/path/mult_21/U2053/ZN (OAI21_X1)
                                                          0.03       1.20 f
  path/genblk1[7].path/path/mult_21/U2052/ZN (AOI21_X1)
                                                          0.04       1.24 r
  path/genblk1[7].path/path/mult_21/U2030/ZN (INV_X1)     0.03       1.27 f
  path/genblk1[7].path/path/mult_21/U1358/ZN (NAND2_X1)
                                                          0.04       1.31 r
  path/genblk1[7].path/path/mult_21/U1360/ZN (NAND3_X1)
                                                          0.04       1.35 f
  path/genblk1[7].path/path/mult_21/U1365/ZN (NAND2_X1)
                                                          0.03       1.38 r
  path/genblk1[7].path/path/mult_21/U1366/ZN (NAND3_X1)
                                                          0.04       1.42 f
  path/genblk1[7].path/path/mult_21/U64/S (FA_X1)         0.13       1.55 r
  path/genblk1[7].path/path/mult_21/product[38] (mac_b20_g1_9_DW_mult_tc_1)
                                                          0.00       1.55 r
  path/genblk1[7].path/path/genblk1.add_in_reg[38]/D (DFF_X2)
                                                          0.01       1.55 r
  data arrival time                                                  1.55

  clock clk (rise edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  path/genblk1[7].path/path/genblk1.add_in_reg[38]/CK (DFF_X2)
                                                          0.00       1.50 r
  library setup time                                     -0.03       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
