

================================================================
== Vitis HLS Report for 'runWeight2Reg'
================================================================
* Date:           Thu Jan 27 10:53:53 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.916 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|       56| 0.560 us | 0.560 us |   56|   56|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_1   |       52|       52|        13|          -|          -|     4|    no    |
        | + VITIS_LOOP_70_2  |        4|        4|         1|          -|          -|     4|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|       82|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      561|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      320|    -|
|Register             |        -|     -|      281|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      281|      963|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------------+---------+----+---+----+-----+
    |      Instance     |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+--------------+---------+----+---+----+-----+
    |mux_42_1_1_1_U111  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U113  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U115  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U117  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U119  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U120  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U123  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U125  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U126  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U128  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U130  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U132  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U135  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U137  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U139  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U141  |mux_42_1_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U109  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U110  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U112  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U114  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U116  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U118  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U121  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U122  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U124  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U127  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U129  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U131  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U133  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U134  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U136  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U138  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U140  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    +-------------------+--------------+---------+----+---+----+-----+
    |Total              |              |        0|   0|  0| 561|    0|
    +-------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------------+----------------------------------------+---------------------+
    |                   Instance                  |                 Module                 |      Expression     |
    +---------------------------------------------+----------------------------------------+---------------------+
    |ama_addmuladd_12ns_12s_12s_12ns_12_4_1_U144  |ama_addmuladd_12ns_12s_12s_12ns_12_4_1  | i0 + i1 * (i2 + i3) |
    |mul_mul_12s_12s_12_4_1_U142                  |mul_mul_12s_12s_12_4_1                  |       i0 * i1       |
    |mul_mul_12s_12s_12_4_1_U143                  |mul_mul_12s_12s_12_4_1                  |       i0 * i1       |
    +---------------------------------------------+----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_565_p2   |     +    |   0|  0|  11|           3|           1|
    |add_ln70_fu_698_p2   |     +    |   0|  0|  11|           3|           1|
    |grp_fu_1348_p1       |     +    |   0|  0|  20|          12|          12|
    |tmp_fu_579_p2        |     +    |   0|  0|  20|          12|          12|
    |icmp_ln69_fu_559_p2  |   icmp   |   0|  0|   9|           3|           4|
    |icmp_ln70_fu_692_p2  |   icmp   |   0|  0|   9|           3|           4|
    |ap_block_state1      |    or    |   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  82|          37|          35|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  59|         14|    1|         14|
    |ap_done                |   9|          2|    1|          2|
    |ci_reg_355             |   9|          2|    3|          6|
    |co_blk_n               |   9|          2|    1|          2|
    |co_out_blk_n           |   9|          2|    1|          2|
    |ki_reg_366             |   9|          2|    3|          6|
    |ko_1_blk_n             |   9|          2|    1|          2|
    |ko_1_out_blk_n         |   9|          2|    1|          2|
    |param_blk_n            |   9|          2|    1|          2|
    |param_out_blk_n        |   9|          2|    1|          2|
    |ro_blk_n               |   9|          2|    1|          2|
    |ro_out_blk_n           |   9|          2|    1|          2|
    |so_blk_n               |   9|          2|    1|          2|
    |so_out_blk_n           |   9|          2|    1|          2|
    |write_flag12_0_fu_206  |   9|          2|    1|          2|
    |write_flag15_0_fu_230  |   9|          2|    1|          2|
    |write_flag18_0_fu_222  |   9|          2|    1|          2|
    |write_flag21_0_fu_210  |   9|          2|    1|          2|
    |write_flag24_0_fu_198  |   9|          2|    1|          2|
    |write_flag27_0_fu_186  |   9|          2|    1|          2|
    |write_flag30_0_fu_174  |   9|          2|    1|          2|
    |write_flag33_0_fu_162  |   9|          2|    1|          2|
    |write_flag36_0_fu_150  |   9|          2|    1|          2|
    |write_flag39_0_fu_138  |   9|          2|    1|          2|
    |write_flag3_0_fu_134   |   9|          2|    1|          2|
    |write_flag42_0_fu_126  |   9|          2|    1|          2|
    |write_flag45_0_fu_114  |   9|          2|    1|          2|
    |write_flag6_0_fu_158   |   9|          2|    1|          2|
    |write_flag9_0_fu_182   |   9|          2|    1|          2|
    |write_flag_0_fu_110    |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 320|         72|   34|         80|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln69_reg_1617                  |   3|   0|    3|          0|
    |ap_CS_fsm                          |  13|   0|   13|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ci_reg_355                         |   3|   0|    3|          0|
    |empty_65_reg_1579                  |  12|   0|   12|          0|
    |empty_66_reg_1599                  |  10|   0|   10|          0|
    |empty_67_reg_1622                  |   2|   0|    2|          0|
    |empty_reg_1574                     |  12|   0|   12|          0|
    |ki_reg_366                         |   3|   0|    3|          0|
    |mul2_i_i_i_reg_1604                |  10|   0|   12|          2|
    |mul4_i_i_i_reg_1609                |  12|   0|   12|          0|
    |p_cast1_reg_1594                   |  12|   0|   12|          0|
    |p_cast7_reg_1589                   |  12|   0|   12|          0|
    |weight_l2_0_load_reg_1683          |   8|   0|    8|          0|
    |weight_l2_1_load_reg_1688          |   8|   0|    8|          0|
    |weight_l2_2_load_reg_1693          |   8|   0|    8|          0|
    |weight_l2_3_load_reg_1698          |   8|   0|    8|          0|
    |weight_regfile_0_01_i_018_fu_122   |   8|   0|    8|          0|
    |weight_regfile_0_12_i_021_fu_146   |   8|   0|    8|          0|
    |weight_regfile_0_23_i_024_fu_170   |   8|   0|    8|          0|
    |weight_regfile_0_34_i_027_fu_194   |   8|   0|    8|          0|
    |weight_regfile_1_05_i_030_fu_218   |   8|   0|    8|          0|
    |weight_regfile_1_16_i_031_fu_226   |   8|   0|    8|          0|
    |weight_regfile_1_27_i_029_fu_214   |   8|   0|    8|          0|
    |weight_regfile_1_38_i_028_fu_202   |   8|   0|    8|          0|
    |weight_regfile_2_09_i_026_fu_190   |   8|   0|    8|          0|
    |weight_regfile_2_110_i_025_fu_178  |   8|   0|    8|          0|
    |weight_regfile_2_211_i_023_fu_166  |   8|   0|    8|          0|
    |weight_regfile_2_312_i_022_fu_154  |   8|   0|    8|          0|
    |weight_regfile_3_013_i_020_fu_142  |   8|   0|    8|          0|
    |weight_regfile_3_114_i_019_fu_130  |   8|   0|    8|          0|
    |weight_regfile_3_215_i_017_fu_118  |   8|   0|    8|          0|
    |weight_regfile_3_316_i_016_fu_106  |   8|   0|    8|          0|
    |write_flag12_0_fu_206              |   1|   0|    1|          0|
    |write_flag15_0_fu_230              |   1|   0|    1|          0|
    |write_flag18_0_fu_222              |   1|   0|    1|          0|
    |write_flag21_0_fu_210              |   1|   0|    1|          0|
    |write_flag24_0_fu_198              |   1|   0|    1|          0|
    |write_flag27_0_fu_186              |   1|   0|    1|          0|
    |write_flag30_0_fu_174              |   1|   0|    1|          0|
    |write_flag33_0_fu_162              |   1|   0|    1|          0|
    |write_flag36_0_fu_150              |   1|   0|    1|          0|
    |write_flag39_0_fu_138              |   1|   0|    1|          0|
    |write_flag3_0_fu_134               |   1|   0|    1|          0|
    |write_flag42_0_fu_126              |   1|   0|    1|          0|
    |write_flag45_0_fu_114              |   1|   0|    1|          0|
    |write_flag6_0_fu_158               |   1|   0|    1|          0|
    |write_flag9_0_fu_182               |   1|   0|    1|          0|
    |write_flag_0_fu_110                |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 281|   0|  283|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  | Source Object |    C Type    |
+----------------------+-----+------+------------+---------------+--------------+
|ap_clk                |  in |     1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_rst                |  in |     1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_start              |  in |     1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_done               | out |     1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_continue           |  in |     1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_idle               | out |     1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_ready              | out |     1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_0           | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_1           | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_2           | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_3           | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_4           | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_5           | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_6           | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_7           | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_8           | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_9           | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_10          | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_11          | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_12          | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_13          | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_14          | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_15          | out |     8| ap_ctrl_hs | runWeight2Reg | return value |
|param_dout            |  in |  1184|   ap_fifo  |     param     |    pointer   |
|param_empty_n         |  in |     1|   ap_fifo  |     param     |    pointer   |
|param_read            | out |     1|   ap_fifo  |     param     |    pointer   |
|ko_1_dout             |  in |    12|   ap_fifo  |      ko_1     |    pointer   |
|ko_1_empty_n          |  in |     1|   ap_fifo  |      ko_1     |    pointer   |
|ko_1_read             | out |     1|   ap_fifo  |      ko_1     |    pointer   |
|co_dout               |  in |    32|   ap_fifo  |       co      |    pointer   |
|co_empty_n            |  in |     1|   ap_fifo  |       co      |    pointer   |
|co_read               | out |     1|   ap_fifo  |       co      |    pointer   |
|ro_dout               |  in |    32|   ap_fifo  |       ro      |    pointer   |
|ro_empty_n            |  in |     1|   ap_fifo  |       ro      |    pointer   |
|ro_read               | out |     1|   ap_fifo  |       ro      |    pointer   |
|so_dout               |  in |    32|   ap_fifo  |       so      |    pointer   |
|so_empty_n            |  in |     1|   ap_fifo  |       so      |    pointer   |
|so_read               | out |     1|   ap_fifo  |       so      |    pointer   |
|weight_l2_0_address0  | out |    12|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_0_ce0       | out |     1|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_0_q0        |  in |     8|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_1_address0  | out |    12|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_1_ce0       | out |     1|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_1_q0        |  in |     8|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_2_address0  | out |    12|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_2_ce0       | out |     1|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_2_q0        |  in |     8|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_3_address0  | out |    12|  ap_memory |  weight_l2_3  |     array    |
|weight_l2_3_ce0       | out |     1|  ap_memory |  weight_l2_3  |     array    |
|weight_l2_3_q0        |  in |     8|  ap_memory |  weight_l2_3  |     array    |
|param_out_din         | out |  1184|   ap_fifo  |   param_out   |    pointer   |
|param_out_full_n      |  in |     1|   ap_fifo  |   param_out   |    pointer   |
|param_out_write       | out |     1|   ap_fifo  |   param_out   |    pointer   |
|ko_1_out_din          | out |    11|   ap_fifo  |    ko_1_out   |    pointer   |
|ko_1_out_full_n       |  in |     1|   ap_fifo  |    ko_1_out   |    pointer   |
|ko_1_out_write        | out |     1|   ap_fifo  |    ko_1_out   |    pointer   |
|co_out_din            | out |    32|   ap_fifo  |     co_out    |    pointer   |
|co_out_full_n         |  in |     1|   ap_fifo  |     co_out    |    pointer   |
|co_out_write          | out |     1|   ap_fifo  |     co_out    |    pointer   |
|ro_out_din            | out |    32|   ap_fifo  |     ro_out    |    pointer   |
|ro_out_full_n         |  in |     1|   ap_fifo  |     ro_out    |    pointer   |
|ro_out_write          | out |     1|   ap_fifo  |     ro_out    |    pointer   |
|so_out_din            | out |    32|   ap_fifo  |     so_out    |    pointer   |
|so_out_full_n         |  in |     1|   ap_fifo  |     so_out    |    pointer   |
|so_out_write          | out |     1|   ap_fifo  |     so_out    |    pointer   |
+----------------------+-----+------+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 13 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_regfile_3_316_i_016 = alloca i32"   --->   Operation 14 'alloca' 'weight_regfile_3_316_i_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32"   --->   Operation 15 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%write_flag45_0 = alloca i32"   --->   Operation 16 'alloca' 'write_flag45_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_regfile_3_215_i_017 = alloca i32"   --->   Operation 17 'alloca' 'weight_regfile_3_215_i_017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_regfile_0_01_i_018 = alloca i32"   --->   Operation 18 'alloca' 'weight_regfile_0_01_i_018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_flag42_0 = alloca i32"   --->   Operation 19 'alloca' 'write_flag42_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weight_regfile_3_114_i_019 = alloca i32"   --->   Operation 20 'alloca' 'weight_regfile_3_114_i_019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%write_flag3_0 = alloca i32"   --->   Operation 21 'alloca' 'write_flag3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_flag39_0 = alloca i32"   --->   Operation 22 'alloca' 'write_flag39_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weight_regfile_3_013_i_020 = alloca i32"   --->   Operation 23 'alloca' 'weight_regfile_3_013_i_020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_regfile_0_12_i_021 = alloca i32"   --->   Operation 24 'alloca' 'weight_regfile_0_12_i_021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_flag36_0 = alloca i32"   --->   Operation 25 'alloca' 'write_flag36_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weight_regfile_2_312_i_022 = alloca i32"   --->   Operation 26 'alloca' 'weight_regfile_2_312_i_022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_flag6_0 = alloca i32"   --->   Operation 27 'alloca' 'write_flag6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_flag33_0 = alloca i32"   --->   Operation 28 'alloca' 'write_flag33_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weight_regfile_2_211_i_023 = alloca i32"   --->   Operation 29 'alloca' 'weight_regfile_2_211_i_023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_regfile_0_23_i_024 = alloca i32"   --->   Operation 30 'alloca' 'weight_regfile_0_23_i_024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_flag30_0 = alloca i32"   --->   Operation 31 'alloca' 'write_flag30_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weight_regfile_2_110_i_025 = alloca i32"   --->   Operation 32 'alloca' 'weight_regfile_2_110_i_025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_flag9_0 = alloca i32"   --->   Operation 33 'alloca' 'write_flag9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_flag27_0 = alloca i32"   --->   Operation 34 'alloca' 'write_flag27_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weight_regfile_2_09_i_026 = alloca i32"   --->   Operation 35 'alloca' 'weight_regfile_2_09_i_026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weight_regfile_0_34_i_027 = alloca i32"   --->   Operation 36 'alloca' 'weight_regfile_0_34_i_027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_flag24_0 = alloca i32"   --->   Operation 37 'alloca' 'write_flag24_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%weight_regfile_1_38_i_028 = alloca i32"   --->   Operation 38 'alloca' 'weight_regfile_1_38_i_028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_flag12_0 = alloca i32"   --->   Operation 39 'alloca' 'write_flag12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_flag21_0 = alloca i32"   --->   Operation 40 'alloca' 'write_flag21_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%weight_regfile_1_27_i_029 = alloca i32"   --->   Operation 41 'alloca' 'weight_regfile_1_27_i_029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%weight_regfile_1_05_i_030 = alloca i32"   --->   Operation 42 'alloca' 'weight_regfile_1_05_i_030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_flag18_0 = alloca i32"   --->   Operation 43 'alloca' 'write_flag18_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weight_regfile_1_16_i_031 = alloca i32"   --->   Operation 44 'alloca' 'weight_regfile_1_16_i_031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_flag15_0 = alloca i32"   --->   Operation 45 'alloca' 'write_flag15_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.45ns)   --->   "%param_read = read i1184 @_ssdm_op_Read.ap_fifo.i1184P, i1184 %param"   --->   Operation 46 'read' 'param_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1184> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (1.45ns)   --->   "%ko_1_read = read i12 @_ssdm_op_Read.ap_fifo.i12P, i12 %ko_1"   --->   Operation 47 'read' 'ko_1_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i12 %ko_1_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357]   --->   Operation 48 'trunc' 'trunc_ln357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.45ns)   --->   "%co_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357]   --->   Operation 49 'read' 'co_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (1.45ns)   --->   "%ro_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %ro"   --->   Operation 50 'read' 'ro_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ro_read"   --->   Operation 51 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.45ns)   --->   "%so_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %so"   --->   Operation 52 'read' 'so_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_65 = trunc i32 %so_read"   --->   Operation 53 'trunc' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.45ns)   --->   "%write_ln394 = write void @_ssdm_op_Write.ap_fifo.i1184P, i1184 %param_out, i1184 %param_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 54 'write' 'write_ln394' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1184> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (1.45ns)   --->   "%write_ln394 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %ko_1_out, i11 %trunc_ln357" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 55 'write' 'write_ln394' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 3> <FIFO>
ST_1 : Operation 56 [1/1] (1.45ns)   --->   "%write_ln394 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %co_out, i32 %co_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 56 'write' 'write_ln394' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 57 [1/1] (1.45ns)   --->   "%write_ln394 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %ro_out, i32 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 57 'write' 'write_ln394' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 58 [1/1] (1.45ns)   --->   "%write_ln394 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %so_out, i32 %so_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 58 'write' 'write_ln394' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_cast = partselect i12 @_ssdm_op_PartSelect.i12.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 59 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i12 @_ssdm_op_PartSelect.i12.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 60 'partselect' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i12 @_ssdm_op_PartSelect.i12.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 61 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_66 = trunc i32 %co_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357]   --->   Operation 62 'trunc' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul4_i_i_i = mul i12 %ko_1_read, i12 %p_cast"   --->   Operation 63 'mul' 'mul4_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag15_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 64 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 65 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag18_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 65 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 66 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag21_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 66 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 67 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag12_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 67 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 68 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag24_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 68 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 69 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag27_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 69 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 70 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag9_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 70 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 71 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag30_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 71 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 72 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag33_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 72 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 73 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag6_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 73 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 74 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag36_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 74 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 75 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag39_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 75 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 76 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 76 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 77 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag42_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 77 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 78 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag45_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 78 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 79 [1/1] (0.60ns)   --->   "%store_ln69 = store i1, i1 %write_flag_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 79 'store' 'store_ln69' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 80 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul4_i_i_i = mul i12 %ko_1_read, i12 %p_cast"   --->   Operation 80 'mul' 'mul4_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 81 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul4_i_i_i = mul i12 %ko_1_read, i12 %p_cast"   --->   Operation 81 'mul' 'mul4_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.60>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ko_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1184 %param, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1184 %param_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ko_1_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%mul2_i_i_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_66, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357]   --->   Operation 92 'bitconcatenate' 'mul2_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul4_i_i_i = mul i12 %ko_1_read, i12 %p_cast"   --->   Operation 93 'mul' 'mul4_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [1/1] (0.60ns)   --->   "%br_ln69 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 94 'br' 'br_ln69' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%ci = phi i3, void %entry, i3 %add_ln69, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 95 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.49ns)   --->   "%icmp_ln69 = icmp_eq  i3 %ci, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 96 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.57ns)   --->   "%add_ln69 = add i3 %ci, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 98 'add' 'add_ln69' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %.split.i.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 99 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%empty_67 = trunc i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 100 'trunc' 'empty_67' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%ci_cast_i_i_i_cast = zext i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 101 'zext' 'ci_cast_i_i_i_cast' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i12 %mul4_i_i_i, i12 %ci_cast_i_i_i_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 102 'add' 'tmp' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 103 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%mul52_i_i_i = add i12 %tmp, i12 %mul2_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 103 'add' 'mul52_i_i_i' <Predicate = (!icmp_ln69)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 104 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul61_i_i_i = mul i12 %p_cast7, i12 %mul52_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 104 'mul' 'mul61_i_i_i' <Predicate = (!icmp_ln69)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%weight_regfile_3_316_i_016_load = load i8 %weight_regfile_3_316_i_016" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 105 'load' 'weight_regfile_3_316_i_016_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%weight_regfile_3_215_i_017_load = load i8 %weight_regfile_3_215_i_017" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 106 'load' 'weight_regfile_3_215_i_017_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%weight_regfile_0_01_i_018_load = load i8 %weight_regfile_0_01_i_018" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 107 'load' 'weight_regfile_0_01_i_018_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%weight_regfile_3_114_i_019_load = load i8 %weight_regfile_3_114_i_019" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 108 'load' 'weight_regfile_3_114_i_019_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%weight_regfile_3_013_i_020_load = load i8 %weight_regfile_3_013_i_020" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 109 'load' 'weight_regfile_3_013_i_020_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%weight_regfile_0_12_i_021_load = load i8 %weight_regfile_0_12_i_021" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 110 'load' 'weight_regfile_0_12_i_021_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%weight_regfile_2_312_i_022_load = load i8 %weight_regfile_2_312_i_022" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 111 'load' 'weight_regfile_2_312_i_022_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%weight_regfile_2_211_i_023_load = load i8 %weight_regfile_2_211_i_023" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 112 'load' 'weight_regfile_2_211_i_023_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%weight_regfile_0_23_i_024_load = load i8 %weight_regfile_0_23_i_024" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 113 'load' 'weight_regfile_0_23_i_024_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%weight_regfile_2_110_i_025_load = load i8 %weight_regfile_2_110_i_025" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 114 'load' 'weight_regfile_2_110_i_025_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%weight_regfile_2_09_i_026_load = load i8 %weight_regfile_2_09_i_026" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 115 'load' 'weight_regfile_2_09_i_026_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%weight_regfile_0_34_i_027_load = load i8 %weight_regfile_0_34_i_027" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 116 'load' 'weight_regfile_0_34_i_027_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%weight_regfile_1_38_i_028_load = load i8 %weight_regfile_1_38_i_028" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 117 'load' 'weight_regfile_1_38_i_028_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%weight_regfile_1_27_i_029_load = load i8 %weight_regfile_1_27_i_029" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 118 'load' 'weight_regfile_1_27_i_029_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%weight_regfile_1_05_i_030_load = load i8 %weight_regfile_1_05_i_030" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 119 'load' 'weight_regfile_1_05_i_030_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%weight_regfile_1_16_i_031_load = load i8 %weight_regfile_1_16_i_031" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 120 'load' 'weight_regfile_1_16_i_031_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128, i8 %weight_regfile_0_01_i_018_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 121 'insertvalue' 'mrv' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i8 %weight_regfile_0_12_i_021_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 122 'insertvalue' 'mrv_1' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i8 %weight_regfile_0_23_i_024_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 123 'insertvalue' 'mrv_2' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i8 %weight_regfile_0_34_i_027_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 124 'insertvalue' 'mrv_3' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i8 %weight_regfile_1_05_i_030_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 125 'insertvalue' 'mrv_4' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i8 %weight_regfile_1_16_i_031_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 126 'insertvalue' 'mrv_5' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i8 %weight_regfile_1_27_i_029_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 127 'insertvalue' 'mrv_6' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i8 %weight_regfile_1_38_i_028_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 128 'insertvalue' 'mrv_7' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i128 %mrv_7, i8 %weight_regfile_2_09_i_026_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 129 'insertvalue' 'mrv_8' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i128 %mrv_8, i8 %weight_regfile_2_110_i_025_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 130 'insertvalue' 'mrv_9' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i128 %mrv_9, i8 %weight_regfile_2_211_i_023_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 131 'insertvalue' 'mrv_s' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i128 %mrv_s, i8 %weight_regfile_2_312_i_022_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 132 'insertvalue' 'mrv_10' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i128 %mrv_10, i8 %weight_regfile_3_013_i_020_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 133 'insertvalue' 'mrv_11' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i128 %mrv_11, i8 %weight_regfile_3_114_i_019_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 134 'insertvalue' 'mrv_12' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i128 %mrv_12, i8 %weight_regfile_3_215_i_017_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 135 'insertvalue' 'mrv_13' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i128 %mrv_13, i8 %weight_regfile_3_316_i_016_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 136 'insertvalue' 'mrv_14' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln394 = ret i128 %mrv_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 137 'ret' 'ret_ln394' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 138 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul61_i_i_i = mul i12 %p_cast7, i12 %mul52_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 138 'mul' 'mul61_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.53>
ST_7 : Operation 139 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul61_i_i_i = mul i12 %p_cast7, i12 %mul52_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 139 'mul' 'mul61_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.69>
ST_8 : Operation 140 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul61_i_i_i = mul i12 %p_cast7, i12 %mul52_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 140 'mul' 'mul61_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 141 [1/1] (1.69ns) (grouped into DSP with root node add12_i_i_i)   --->   "%add93_i_i_i = add i12 %empty, i12 %mul61_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 141 'add' 'add93_i_i_i' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 142 [3/3] (0.99ns) (grouped into DSP with root node add12_i_i_i)   --->   "%add11_i_i_i = mul i12 %p_cast1, i12 %add93_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 142 'mul' 'add11_i_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 143 [2/3] (0.99ns) (grouped into DSP with root node add12_i_i_i)   --->   "%add11_i_i_i = mul i12 %p_cast1, i12 %add93_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 143 'mul' 'add11_i_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.64>
ST_10 : Operation 144 [1/3] (0.00ns) (grouped into DSP with root node add12_i_i_i)   --->   "%add11_i_i_i = mul i12 %p_cast1, i12 %add93_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 144 'mul' 'add11_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 145 [2/2] (0.64ns) (root node of the DSP)   --->   "%add12_i_i_i = add i12 %empty_65, i12 %add11_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 145 'add' 'add12_i_i_i' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.80>
ST_11 : Operation 146 [1/2] (0.64ns) (root node of the DSP)   --->   "%add12_i_i_i = add i12 %empty_65, i12 %add11_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 146 'add' 'add12_i_i_i' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%idxprom_i_i_i = zext i12 %add12_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 147 'zext' 'idxprom_i_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 148 'getelementptr' 'weight_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [2/2] (1.15ns)   --->   "%weight_l2_0_load = load i12 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 149 'load' 'weight_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 150 'getelementptr' 'weight_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [2/2] (1.15ns)   --->   "%weight_l2_1_load = load i12 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 151 'load' 'weight_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 152 'getelementptr' 'weight_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [2/2] (1.15ns)   --->   "%weight_l2_2_load = load i12 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 153 'load' 'weight_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 154 'getelementptr' 'weight_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [2/2] (1.15ns)   --->   "%weight_l2_3_load = load i12 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 155 'load' 'weight_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 156 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/2] (1.15ns)   --->   "%weight_l2_0_load = load i12 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 157 'load' 'weight_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_12 : Operation 158 [1/2] (1.15ns)   --->   "%weight_l2_1_load = load i12 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 158 'load' 'weight_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_12 : Operation 159 [1/2] (1.15ns)   --->   "%weight_l2_2_load = load i12 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 159 'load' 'weight_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_12 : Operation 160 [1/2] (1.15ns)   --->   "%weight_l2_3_load = load i12 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 160 'load' 'weight_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_12 : Operation 161 [1/1] (0.60ns)   --->   "%br_ln70 = br void %bb.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 161 'br' 'br_ln70' <Predicate = true> <Delay = 0.60>

State 13 <SV = 12> <Delay = 1.46>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%ki = phi i3, void %.split.i.i.i, i3 %add_ln70, void %bb.split9.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 162 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.49ns)   --->   "%icmp_ln70 = icmp_eq  i3 %ki, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 163 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 164 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.57ns)   --->   "%add_ln70 = add i3 %ki, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 165 'add' 'add_ln70' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %bb.split.i.i.i, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 166 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 167 'specloopname' 'specloopname_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 168 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.39ns)   --->   "%weight_regfile_1_16_i = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i2 %trunc_ln74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 169 'mux' 'weight_regfile_1_16_i' <Predicate = (!icmp_ln70)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.65ns)   --->   "%switch_ln74 = switch i2 %trunc_ln74, void %branch3.i.i.i, i2, void %branch0.i.i.i, i2, void %branch1.i.i.i, i2, void %branch2.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 170 'switch' 'switch_ln74' <Predicate = (!icmp_ln70)> <Delay = 0.65>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%weight_regfile_2_312_i_022_load_1 = load i8 %weight_regfile_2_312_i_022"   --->   Operation 171 'load' 'weight_regfile_2_312_i_022_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%write_flag33_0_load = load i1 %write_flag33_0, void %store_ln69"   --->   Operation 172 'load' 'write_flag33_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%weight_regfile_2_211_i_023_load_1 = load i8 %weight_regfile_2_211_i_023"   --->   Operation 173 'load' 'weight_regfile_2_211_i_023_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%write_flag30_0_load = load i1 %write_flag30_0, void %store_ln69"   --->   Operation 174 'load' 'write_flag30_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%weight_regfile_2_110_i_025_load_1 = load i8 %weight_regfile_2_110_i_025"   --->   Operation 175 'load' 'weight_regfile_2_110_i_025_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%write_flag27_0_load = load i1 %write_flag27_0, void %store_ln69"   --->   Operation 176 'load' 'write_flag27_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%weight_regfile_2_09_i_026_load_1 = load i8 %weight_regfile_2_09_i_026"   --->   Operation 177 'load' 'weight_regfile_2_09_i_026_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%write_flag24_0_load = load i1 %write_flag24_0, void %store_ln69"   --->   Operation 178 'load' 'write_flag24_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.39ns)   --->   "%weight_regfile_2_312_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_312_i_022_load_1, i8 %weight_regfile_2_312_i_022_load_1, i8 %weight_regfile_2_312_i_022_load_1, i8 %weight_regfile_1_16_i, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 179 'mux' 'weight_regfile_2_312_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.39ns)   --->   "%write_flag33_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag33_0_load, i1 %write_flag33_0_load, i1 %write_flag33_0_load, i1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 180 'mux' 'write_flag33_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.39ns)   --->   "%weight_regfile_2_211_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_211_i_023_load_1, i8 %weight_regfile_2_211_i_023_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_2_211_i_023_load_1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 181 'mux' 'weight_regfile_2_211_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.39ns)   --->   "%write_flag30_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag30_0_load, i1 %write_flag30_0_load, i1, i1 %write_flag30_0_load, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 182 'mux' 'write_flag30_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.39ns)   --->   "%weight_regfile_2_110_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_110_i_025_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_2_110_i_025_load_1, i8 %weight_regfile_2_110_i_025_load_1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 183 'mux' 'weight_regfile_2_110_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.39ns)   --->   "%write_flag27_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag27_0_load, i1, i1 %write_flag27_0_load, i1 %write_flag27_0_load, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 184 'mux' 'write_flag27_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.39ns)   --->   "%weight_regfile_2_09_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_16_i, i8 %weight_regfile_2_09_i_026_load_1, i8 %weight_regfile_2_09_i_026_load_1, i8 %weight_regfile_2_09_i_026_load_1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 185 'mux' 'weight_regfile_2_09_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.39ns)   --->   "%write_flag24_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag24_0_load, i1 %write_flag24_0_load, i1 %write_flag24_0_load, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 186 'mux' 'write_flag24_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag24_3, i1 %write_flag24_0, i1 %write_flag24_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 187 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.60>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_2_09_i_3, i8 %weight_regfile_2_09_i_026, i8 %weight_regfile_2_09_i_026_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 188 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag27_3, i1 %write_flag27_0, i1 %write_flag27_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 189 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.60>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_2_110_i_3, i8 %weight_regfile_2_110_i_025, i8 %weight_regfile_2_110_i_025_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 190 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag30_3, i1 %write_flag30_0, i1 %write_flag30_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 191 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.60>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_2_211_i_3, i8 %weight_regfile_2_211_i_023, i8 %weight_regfile_2_211_i_023_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 192 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag33_3, i1 %write_flag33_0, i1 %write_flag33_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 193 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.60>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_2_312_i_3, i8 %weight_regfile_2_312_i_022, i8 %weight_regfile_2_312_i_022_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 194 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln74 = br void %bb.split9.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 195 'br' 'br_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 2)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%weight_regfile_1_38_i_028_load_1 = load i8 %weight_regfile_1_38_i_028"   --->   Operation 196 'load' 'weight_regfile_1_38_i_028_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%write_flag12_0_load = load i1 %write_flag12_0, void %store_ln69"   --->   Operation 197 'load' 'write_flag12_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%write_flag21_0_load = load i1 %write_flag21_0, void %store_ln69"   --->   Operation 198 'load' 'write_flag21_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%weight_regfile_1_27_i_029_load_1 = load i8 %weight_regfile_1_27_i_029"   --->   Operation 199 'load' 'weight_regfile_1_27_i_029_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%weight_regfile_1_05_i_030_load_1 = load i8 %weight_regfile_1_05_i_030"   --->   Operation 200 'load' 'weight_regfile_1_05_i_030_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%write_flag18_0_load = load i1 %write_flag18_0, void %store_ln69"   --->   Operation 201 'load' 'write_flag18_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%weight_regfile_1_16_i_031_load_1 = load i8 %weight_regfile_1_16_i_031"   --->   Operation 202 'load' 'weight_regfile_1_16_i_031_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%write_flag15_0_load = load i1 %write_flag15_0, void %store_ln69"   --->   Operation 203 'load' 'write_flag15_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.39ns)   --->   "%weight_regfile_1_38_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_38_i_028_load_1, i8 %weight_regfile_1_38_i_028_load_1, i8 %weight_regfile_1_38_i_028_load_1, i8 %weight_regfile_1_16_i, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 204 'mux' 'weight_regfile_1_38_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.39ns)   --->   "%write_flag12_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag12_0_load, i1 %write_flag12_0_load, i1 %write_flag12_0_load, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 205 'mux' 'write_flag12_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.39ns)   --->   "%write_flag21_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag21_0_load, i1 %write_flag21_0_load, i1 %write_flag21_0_load, i1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 206 'mux' 'write_flag21_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.39ns)   --->   "%weight_regfile_1_27_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_27_i_029_load_1, i8 %weight_regfile_1_27_i_029_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_1_27_i_029_load_1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 207 'mux' 'weight_regfile_1_27_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 208 [1/1] (0.39ns)   --->   "%weight_regfile_1_05_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_16_i, i8 %weight_regfile_1_05_i_030_load_1, i8 %weight_regfile_1_05_i_030_load_1, i8 %weight_regfile_1_05_i_030_load_1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 208 'mux' 'weight_regfile_1_05_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (0.39ns)   --->   "%write_flag18_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag18_0_load, i1 %write_flag18_0_load, i1, i1 %write_flag18_0_load, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 209 'mux' 'write_flag18_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (0.39ns)   --->   "%weight_regfile_1_16_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_16_i_031_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_1_16_i_031_load_1, i8 %weight_regfile_1_16_i_031_load_1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 210 'mux' 'weight_regfile_1_16_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.39ns)   --->   "%write_flag15_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag15_0_load, i1, i1 %write_flag15_0_load, i1 %write_flag15_0_load, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 211 'mux' 'write_flag15_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag15_3, i1 %write_flag15_0, i1 %write_flag15_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 212 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.60>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_1_16_i_3, i8 %weight_regfile_1_16_i_031, i8 %weight_regfile_1_16_i_031_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 213 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag18_3, i1 %write_flag18_0, i1 %write_flag18_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 214 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.60>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_1_05_i_3, i8 %weight_regfile_1_05_i_030, i8 %weight_regfile_1_05_i_030_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 215 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_1_27_i_3, i8 %weight_regfile_1_27_i_029, i8 %weight_regfile_1_27_i_029_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 216 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag21_3, i1 %write_flag21_0, i1 %write_flag21_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 217 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.60>
ST_13 : Operation 218 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag12_3, i1 %write_flag12_0, i1 %write_flag12_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 218 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.60>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_1_38_i_3, i8 %weight_regfile_1_38_i_028, i8 %weight_regfile_1_38_i_028_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 219 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln74 = br void %bb.split9.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 220 'br' 'br_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 1)> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0, void %store_ln69"   --->   Operation 221 'load' 'write_flag_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%weight_regfile_0_01_i_018_load_1 = load i8 %weight_regfile_0_01_i_018"   --->   Operation 222 'load' 'weight_regfile_0_01_i_018_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%write_flag3_0_load = load i1 %write_flag3_0, void %store_ln69"   --->   Operation 223 'load' 'write_flag3_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%weight_regfile_0_12_i_021_load_1 = load i8 %weight_regfile_0_12_i_021"   --->   Operation 224 'load' 'weight_regfile_0_12_i_021_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%write_flag6_0_load = load i1 %write_flag6_0, void %store_ln69"   --->   Operation 225 'load' 'write_flag6_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%weight_regfile_0_23_i_024_load_1 = load i8 %weight_regfile_0_23_i_024"   --->   Operation 226 'load' 'weight_regfile_0_23_i_024_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%write_flag9_0_load = load i1 %write_flag9_0, void %store_ln69"   --->   Operation 227 'load' 'write_flag9_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%weight_regfile_0_34_i_027_load_1 = load i8 %weight_regfile_0_34_i_027"   --->   Operation 228 'load' 'weight_regfile_0_34_i_027_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.39ns)   --->   "%write_flag_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag_0_load, i1 %write_flag_0_load, i1 %write_flag_0_load, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 229 'mux' 'write_flag_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (0.39ns)   --->   "%weight_regfile_0_01_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_16_i, i8 %weight_regfile_0_01_i_018_load_1, i8 %weight_regfile_0_01_i_018_load_1, i8 %weight_regfile_0_01_i_018_load_1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 230 'mux' 'weight_regfile_0_01_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [1/1] (0.39ns)   --->   "%write_flag3_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag3_0_load, i1, i1 %write_flag3_0_load, i1 %write_flag3_0_load, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 231 'mux' 'write_flag3_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 232 [1/1] (0.39ns)   --->   "%weight_regfile_0_12_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_12_i_021_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_0_12_i_021_load_1, i8 %weight_regfile_0_12_i_021_load_1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 232 'mux' 'weight_regfile_0_12_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [1/1] (0.39ns)   --->   "%write_flag6_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag6_0_load, i1 %write_flag6_0_load, i1, i1 %write_flag6_0_load, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 233 'mux' 'write_flag6_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [1/1] (0.39ns)   --->   "%weight_regfile_0_23_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_23_i_024_load_1, i8 %weight_regfile_0_23_i_024_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_0_23_i_024_load_1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 234 'mux' 'weight_regfile_0_23_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (0.39ns)   --->   "%write_flag9_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag9_0_load, i1 %write_flag9_0_load, i1 %write_flag9_0_load, i1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 235 'mux' 'write_flag9_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 236 [1/1] (0.39ns)   --->   "%weight_regfile_0_34_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_34_i_027_load_1, i8 %weight_regfile_0_34_i_027_load_1, i8 %weight_regfile_0_34_i_027_load_1, i8 %weight_regfile_1_16_i, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 236 'mux' 'weight_regfile_0_34_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_0_34_i_3, i8 %weight_regfile_0_34_i_027, i8 %weight_regfile_0_34_i_027_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 237 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag9_3, i1 %write_flag9_0, i1 %write_flag9_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 238 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.60>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_0_23_i_3, i8 %weight_regfile_0_23_i_024, i8 %weight_regfile_0_23_i_024_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 239 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag6_3, i1 %write_flag6_0, i1 %write_flag6_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 240 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.60>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_0_12_i_3, i8 %weight_regfile_0_12_i_021, i8 %weight_regfile_0_12_i_021_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 241 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag3_3, i1 %write_flag3_0, i1 %write_flag3_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 242 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.60>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_0_01_i_3, i8 %weight_regfile_0_01_i_018, i8 %weight_regfile_0_01_i_018_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 243 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag_3, i1 %write_flag_0, i1 %write_flag_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 244 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.60>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln74 = br void %bb.split9.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 245 'br' 'br_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 0)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%weight_regfile_3_316_i_016_load_1 = load i8 %weight_regfile_3_316_i_016"   --->   Operation 246 'load' 'weight_regfile_3_316_i_016_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%write_flag45_0_load = load i1 %write_flag45_0, void %store_ln69"   --->   Operation 247 'load' 'write_flag45_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%weight_regfile_3_215_i_017_load_1 = load i8 %weight_regfile_3_215_i_017"   --->   Operation 248 'load' 'weight_regfile_3_215_i_017_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%write_flag42_0_load = load i1 %write_flag42_0, void %store_ln69"   --->   Operation 249 'load' 'write_flag42_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%weight_regfile_3_114_i_019_load_1 = load i8 %weight_regfile_3_114_i_019"   --->   Operation 250 'load' 'weight_regfile_3_114_i_019_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%write_flag39_0_load = load i1 %write_flag39_0, void %store_ln69"   --->   Operation 251 'load' 'write_flag39_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%weight_regfile_3_013_i_020_load_1 = load i8 %weight_regfile_3_013_i_020"   --->   Operation 252 'load' 'weight_regfile_3_013_i_020_load_1' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%write_flag36_0_load = load i1 %write_flag36_0, void %store_ln69"   --->   Operation 253 'load' 'write_flag36_0_load' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.39ns)   --->   "%weight_regfile_3_316_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_316_i_016_load_1, i8 %weight_regfile_3_316_i_016_load_1, i8 %weight_regfile_3_316_i_016_load_1, i8 %weight_regfile_1_16_i, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 254 'mux' 'weight_regfile_3_316_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 255 [1/1] (0.39ns)   --->   "%write_flag45_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag45_0_load, i1 %write_flag45_0_load, i1 %write_flag45_0_load, i1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 255 'mux' 'write_flag45_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 256 [1/1] (0.39ns)   --->   "%weight_regfile_3_215_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_215_i_017_load_1, i8 %weight_regfile_3_215_i_017_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_3_215_i_017_load_1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 256 'mux' 'weight_regfile_3_215_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 257 [1/1] (0.39ns)   --->   "%write_flag42_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag42_0_load, i1 %write_flag42_0_load, i1, i1 %write_flag42_0_load, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 257 'mux' 'write_flag42_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 258 [1/1] (0.39ns)   --->   "%weight_regfile_3_114_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_114_i_019_load_1, i8 %weight_regfile_1_16_i, i8 %weight_regfile_3_114_i_019_load_1, i8 %weight_regfile_3_114_i_019_load_1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 258 'mux' 'weight_regfile_3_114_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 259 [1/1] (0.39ns)   --->   "%write_flag39_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag39_0_load, i1, i1 %write_flag39_0_load, i1 %write_flag39_0_load, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 259 'mux' 'write_flag39_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 260 [1/1] (0.39ns)   --->   "%weight_regfile_3_013_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_16_i, i8 %weight_regfile_3_013_i_020_load_1, i8 %weight_regfile_3_013_i_020_load_1, i8 %weight_regfile_3_013_i_020_load_1, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 260 'mux' 'weight_regfile_3_013_i_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [1/1] (0.39ns)   --->   "%write_flag36_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag36_0_load, i1 %write_flag36_0_load, i1 %write_flag36_0_load, i2 %empty_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 261 'mux' 'write_flag36_3' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag36_3, i1 %write_flag36_0, i1 %write_flag36_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 262 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.60>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_3_013_i_3, i8 %weight_regfile_3_013_i_020, i8 %weight_regfile_3_013_i_020_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 263 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag39_3, i1 %write_flag39_0, i1 %write_flag39_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 264 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.60>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_3_114_i_3, i8 %weight_regfile_3_114_i_019, i8 %weight_regfile_3_114_i_019_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 265 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag42_3, i1 %write_flag42_0, i1 %write_flag42_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 266 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.60>
ST_13 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_3_215_i_3, i8 %weight_regfile_3_215_i_017, i8 %weight_regfile_3_215_i_017_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 267 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.00>
ST_13 : Operation 268 [1/1] (0.60ns)   --->   "%store_ln74 = store i1 %write_flag45_3, i1 %write_flag45_0, i1 %write_flag45_0_load, void %store_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 268 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.60>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln74 = store i8 %weight_regfile_3_316_i_3, i8 %weight_regfile_3_316_i_016, i8 %weight_regfile_3_316_i_016_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 269 'store' 'store_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.00>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln74 = br void %bb.split9.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 270 'br' 'br_ln74' <Predicate = (!icmp_ln70 & trunc_ln74 == 3)> <Delay = 0.00>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i.i"   --->   Operation 271 'br' 'br_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 272 'br' 'br_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ param]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ko_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ co]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ro]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ so]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ param_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ko_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ co_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ro_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ so_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_regfile_3_316_i_016        (alloca           ) [ 00111111111111]
write_flag_0                      (alloca           ) [ 01111111111111]
write_flag45_0                    (alloca           ) [ 01111111111111]
weight_regfile_3_215_i_017        (alloca           ) [ 00111111111111]
weight_regfile_0_01_i_018         (alloca           ) [ 00111111111111]
write_flag42_0                    (alloca           ) [ 01111111111111]
weight_regfile_3_114_i_019        (alloca           ) [ 00111111111111]
write_flag3_0                     (alloca           ) [ 01111111111111]
write_flag39_0                    (alloca           ) [ 01111111111111]
weight_regfile_3_013_i_020        (alloca           ) [ 00111111111111]
weight_regfile_0_12_i_021         (alloca           ) [ 00111111111111]
write_flag36_0                    (alloca           ) [ 01111111111111]
weight_regfile_2_312_i_022        (alloca           ) [ 00111111111111]
write_flag6_0                     (alloca           ) [ 01111111111111]
write_flag33_0                    (alloca           ) [ 01111111111111]
weight_regfile_2_211_i_023        (alloca           ) [ 00111111111111]
weight_regfile_0_23_i_024         (alloca           ) [ 00111111111111]
write_flag30_0                    (alloca           ) [ 01111111111111]
weight_regfile_2_110_i_025        (alloca           ) [ 00111111111111]
write_flag9_0                     (alloca           ) [ 01111111111111]
write_flag27_0                    (alloca           ) [ 01111111111111]
weight_regfile_2_09_i_026         (alloca           ) [ 00111111111111]
weight_regfile_0_34_i_027         (alloca           ) [ 00111111111111]
write_flag24_0                    (alloca           ) [ 01111111111111]
weight_regfile_1_38_i_028         (alloca           ) [ 00111111111111]
write_flag12_0                    (alloca           ) [ 01111111111111]
write_flag21_0                    (alloca           ) [ 01111111111111]
weight_regfile_1_27_i_029         (alloca           ) [ 00111111111111]
weight_regfile_1_05_i_030         (alloca           ) [ 00111111111111]
write_flag18_0                    (alloca           ) [ 01111111111111]
weight_regfile_1_16_i_031         (alloca           ) [ 00111111111111]
write_flag15_0                    (alloca           ) [ 01111111111111]
param_read                        (read             ) [ 00000000000000]
ko_1_read                         (read             ) [ 00111000000000]
trunc_ln357                       (trunc            ) [ 00000000000000]
co_read                           (read             ) [ 00000000000000]
ro_read                           (read             ) [ 00000000000000]
empty                             (trunc            ) [ 00111111111111]
so_read                           (read             ) [ 00000000000000]
empty_65                          (trunc            ) [ 00111111111111]
write_ln394                       (write            ) [ 00000000000000]
write_ln394                       (write            ) [ 00000000000000]
write_ln394                       (write            ) [ 00000000000000]
write_ln394                       (write            ) [ 00000000000000]
write_ln394                       (write            ) [ 00000000000000]
p_cast                            (partselect       ) [ 00111000000000]
p_cast7                           (partselect       ) [ 00111111111111]
p_cast1                           (partselect       ) [ 00111111111111]
empty_66                          (trunc            ) [ 00111000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
store_ln69                        (store            ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
mul2_i_i_i                        (bitconcatenate   ) [ 00000111111111]
mul4_i_i_i                        (mul              ) [ 00000111111111]
br_ln69                           (br               ) [ 00001111111111]
ci                                (phi              ) [ 00000100000000]
icmp_ln69                         (icmp             ) [ 00000111111111]
speclooptripcount_ln0             (speclooptripcount) [ 00000000000000]
add_ln69                          (add              ) [ 00001111111111]
br_ln69                           (br               ) [ 00000000000000]
empty_67                          (trunc            ) [ 00000011111111]
ci_cast_i_i_i_cast                (zext             ) [ 00000000000000]
tmp                               (add              ) [ 00000000000000]
mul52_i_i_i                       (add              ) [ 00000011100000]
weight_regfile_3_316_i_016_load   (load             ) [ 00000000000000]
weight_regfile_3_215_i_017_load   (load             ) [ 00000000000000]
weight_regfile_0_01_i_018_load    (load             ) [ 00000000000000]
weight_regfile_3_114_i_019_load   (load             ) [ 00000000000000]
weight_regfile_3_013_i_020_load   (load             ) [ 00000000000000]
weight_regfile_0_12_i_021_load    (load             ) [ 00000000000000]
weight_regfile_2_312_i_022_load   (load             ) [ 00000000000000]
weight_regfile_2_211_i_023_load   (load             ) [ 00000000000000]
weight_regfile_0_23_i_024_load    (load             ) [ 00000000000000]
weight_regfile_2_110_i_025_load   (load             ) [ 00000000000000]
weight_regfile_2_09_i_026_load    (load             ) [ 00000000000000]
weight_regfile_0_34_i_027_load    (load             ) [ 00000000000000]
weight_regfile_1_38_i_028_load    (load             ) [ 00000000000000]
weight_regfile_1_27_i_029_load    (load             ) [ 00000000000000]
weight_regfile_1_05_i_030_load    (load             ) [ 00000000000000]
weight_regfile_1_16_i_031_load    (load             ) [ 00000000000000]
mrv                               (insertvalue      ) [ 00000000000000]
mrv_1                             (insertvalue      ) [ 00000000000000]
mrv_2                             (insertvalue      ) [ 00000000000000]
mrv_3                             (insertvalue      ) [ 00000000000000]
mrv_4                             (insertvalue      ) [ 00000000000000]
mrv_5                             (insertvalue      ) [ 00000000000000]
mrv_6                             (insertvalue      ) [ 00000000000000]
mrv_7                             (insertvalue      ) [ 00000000000000]
mrv_8                             (insertvalue      ) [ 00000000000000]
mrv_9                             (insertvalue      ) [ 00000000000000]
mrv_s                             (insertvalue      ) [ 00000000000000]
mrv_10                            (insertvalue      ) [ 00000000000000]
mrv_11                            (insertvalue      ) [ 00000000000000]
mrv_12                            (insertvalue      ) [ 00000000000000]
mrv_13                            (insertvalue      ) [ 00000000000000]
mrv_14                            (insertvalue      ) [ 00000000000000]
ret_ln394                         (ret              ) [ 00000000000000]
mul61_i_i_i                       (mul              ) [ 00000000000000]
add93_i_i_i                       (add              ) [ 00000000011000]
add11_i_i_i                       (mul              ) [ 00000000000100]
add12_i_i_i                       (add              ) [ 00000000000000]
idxprom_i_i_i                     (zext             ) [ 00000000000000]
weight_l2_0_addr                  (getelementptr    ) [ 00000000000010]
weight_l2_1_addr                  (getelementptr    ) [ 00000000000010]
weight_l2_2_addr                  (getelementptr    ) [ 00000000000010]
weight_l2_3_addr                  (getelementptr    ) [ 00000000000010]
specloopname_ln69                 (specloopname     ) [ 00000000000000]
weight_l2_0_load                  (load             ) [ 00000000000001]
weight_l2_1_load                  (load             ) [ 00000000000001]
weight_l2_2_load                  (load             ) [ 00000000000001]
weight_l2_3_load                  (load             ) [ 00000000000001]
br_ln70                           (br               ) [ 00000111111111]
ki                                (phi              ) [ 00000000000001]
icmp_ln70                         (icmp             ) [ 00000111111111]
speclooptripcount_ln0             (speclooptripcount) [ 00000000000000]
add_ln70                          (add              ) [ 00000111111111]
br_ln70                           (br               ) [ 00000000000000]
specloopname_ln70                 (specloopname     ) [ 00000000000000]
trunc_ln74                        (trunc            ) [ 00000111111111]
weight_regfile_1_16_i             (mux              ) [ 00000000000000]
switch_ln74                       (switch           ) [ 00000000000000]
weight_regfile_2_312_i_022_load_1 (load             ) [ 00000000000000]
write_flag33_0_load               (load             ) [ 00000000000000]
weight_regfile_2_211_i_023_load_1 (load             ) [ 00000000000000]
write_flag30_0_load               (load             ) [ 00000000000000]
weight_regfile_2_110_i_025_load_1 (load             ) [ 00000000000000]
write_flag27_0_load               (load             ) [ 00000000000000]
weight_regfile_2_09_i_026_load_1  (load             ) [ 00000000000000]
write_flag24_0_load               (load             ) [ 00000000000000]
weight_regfile_2_312_i_3          (mux              ) [ 00000000000000]
write_flag33_3                    (mux              ) [ 00000000000000]
weight_regfile_2_211_i_3          (mux              ) [ 00000000000000]
write_flag30_3                    (mux              ) [ 00000000000000]
weight_regfile_2_110_i_3          (mux              ) [ 00000000000000]
write_flag27_3                    (mux              ) [ 00000000000000]
weight_regfile_2_09_i_3           (mux              ) [ 00000000000000]
write_flag24_3                    (mux              ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
br_ln74                           (br               ) [ 00000000000000]
weight_regfile_1_38_i_028_load_1  (load             ) [ 00000000000000]
write_flag12_0_load               (load             ) [ 00000000000000]
write_flag21_0_load               (load             ) [ 00000000000000]
weight_regfile_1_27_i_029_load_1  (load             ) [ 00000000000000]
weight_regfile_1_05_i_030_load_1  (load             ) [ 00000000000000]
write_flag18_0_load               (load             ) [ 00000000000000]
weight_regfile_1_16_i_031_load_1  (load             ) [ 00000000000000]
write_flag15_0_load               (load             ) [ 00000000000000]
weight_regfile_1_38_i_3           (mux              ) [ 00000000000000]
write_flag12_3                    (mux              ) [ 00000000000000]
write_flag21_3                    (mux              ) [ 00000000000000]
weight_regfile_1_27_i_3           (mux              ) [ 00000000000000]
weight_regfile_1_05_i_3           (mux              ) [ 00000000000000]
write_flag18_3                    (mux              ) [ 00000000000000]
weight_regfile_1_16_i_3           (mux              ) [ 00000000000000]
write_flag15_3                    (mux              ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
br_ln74                           (br               ) [ 00000000000000]
write_flag_0_load                 (load             ) [ 00000000000000]
weight_regfile_0_01_i_018_load_1  (load             ) [ 00000000000000]
write_flag3_0_load                (load             ) [ 00000000000000]
weight_regfile_0_12_i_021_load_1  (load             ) [ 00000000000000]
write_flag6_0_load                (load             ) [ 00000000000000]
weight_regfile_0_23_i_024_load_1  (load             ) [ 00000000000000]
write_flag9_0_load                (load             ) [ 00000000000000]
weight_regfile_0_34_i_027_load_1  (load             ) [ 00000000000000]
write_flag_3                      (mux              ) [ 00000000000000]
weight_regfile_0_01_i_3           (mux              ) [ 00000000000000]
write_flag3_3                     (mux              ) [ 00000000000000]
weight_regfile_0_12_i_3           (mux              ) [ 00000000000000]
write_flag6_3                     (mux              ) [ 00000000000000]
weight_regfile_0_23_i_3           (mux              ) [ 00000000000000]
write_flag9_3                     (mux              ) [ 00000000000000]
weight_regfile_0_34_i_3           (mux              ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
br_ln74                           (br               ) [ 00000000000000]
weight_regfile_3_316_i_016_load_1 (load             ) [ 00000000000000]
write_flag45_0_load               (load             ) [ 00000000000000]
weight_regfile_3_215_i_017_load_1 (load             ) [ 00000000000000]
write_flag42_0_load               (load             ) [ 00000000000000]
weight_regfile_3_114_i_019_load_1 (load             ) [ 00000000000000]
write_flag39_0_load               (load             ) [ 00000000000000]
weight_regfile_3_013_i_020_load_1 (load             ) [ 00000000000000]
write_flag36_0_load               (load             ) [ 00000000000000]
weight_regfile_3_316_i_3          (mux              ) [ 00000000000000]
write_flag45_3                    (mux              ) [ 00000000000000]
weight_regfile_3_215_i_3          (mux              ) [ 00000000000000]
write_flag42_3                    (mux              ) [ 00000000000000]
weight_regfile_3_114_i_3          (mux              ) [ 00000000000000]
write_flag39_3                    (mux              ) [ 00000000000000]
weight_regfile_3_013_i_3          (mux              ) [ 00000000000000]
write_flag36_3                    (mux              ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
store_ln74                        (store            ) [ 00000000000000]
br_ln74                           (br               ) [ 00000000000000]
br_ln0                            (br               ) [ 00000111111111]
br_ln0                            (br               ) [ 00001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="param">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ko_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="co">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ro">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="so">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="so"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_l2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weight_l2_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight_l2_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_l2_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="param_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ko_1_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_1_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="co_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ro_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="so_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="so_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1184P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1184P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i1184.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="weight_regfile_3_316_i_016_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_316_i_016/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_flag_0_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_flag45_0_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag45_0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="weight_regfile_3_215_i_017_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_215_i_017/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="weight_regfile_0_01_i_018_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_01_i_018/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_flag42_0_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag42_0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="weight_regfile_3_114_i_019_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_114_i_019/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_flag3_0_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag3_0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_flag39_0_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag39_0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="weight_regfile_3_013_i_020_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_013_i_020/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="weight_regfile_0_12_i_021_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_12_i_021/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_flag36_0_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag36_0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="weight_regfile_2_312_i_022_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_312_i_022/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_flag6_0_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag6_0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_flag33_0_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag33_0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="weight_regfile_2_211_i_023_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_211_i_023/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="weight_regfile_0_23_i_024_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_23_i_024/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_flag30_0_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag30_0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="weight_regfile_2_110_i_025_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_110_i_025/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_flag9_0_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag9_0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_flag27_0_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag27_0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="weight_regfile_2_09_i_026_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_09_i_026/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="weight_regfile_0_34_i_027_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_34_i_027/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_flag24_0_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag24_0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="weight_regfile_1_38_i_028_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_38_i_028/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_flag12_0_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag12_0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_flag21_0_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag21_0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="weight_regfile_1_27_i_029_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_27_i_029/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="weight_regfile_1_05_i_030_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_05_i_030/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_flag18_0_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag18_0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="weight_regfile_1_16_i_031_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_16_i_031/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_flag15_0_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag15_0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="param_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1184" slack="0"/>
<pin id="236" dir="0" index="1" bw="1184" slack="0"/>
<pin id="237" dir="1" index="2" bw="1184" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="ko_1_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="0" index="1" bw="12" slack="0"/>
<pin id="243" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_1_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="co_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="ro_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ro_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="so_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="so_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="write_ln394_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="1184" slack="0"/>
<pin id="267" dir="0" index="2" bw="1184" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln394/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="write_ln394_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="11" slack="0"/>
<pin id="275" dir="0" index="2" bw="11" slack="0"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln394/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="write_ln394_write_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln394/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="write_ln394_write_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln394/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="write_ln394_write_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln394/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="weight_l2_0_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="12" slack="0"/>
<pin id="307" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_0_addr/11 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_0_load/11 "/>
</bind>
</comp>

<comp id="316" class="1004" name="weight_l2_1_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="12" slack="0"/>
<pin id="320" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_1_addr/11 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_1_load/11 "/>
</bind>
</comp>

<comp id="329" class="1004" name="weight_l2_2_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="12" slack="0"/>
<pin id="333" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_2_addr/11 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_2_load/11 "/>
</bind>
</comp>

<comp id="342" class="1004" name="weight_l2_3_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="12" slack="0"/>
<pin id="346" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_3_addr/11 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_3_load/11 "/>
</bind>
</comp>

<comp id="355" class="1005" name="ci_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="1"/>
<pin id="357" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="ci_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="3" slack="0"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/5 "/>
</bind>
</comp>

<comp id="366" class="1005" name="ki_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="1"/>
<pin id="368" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ki (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="ki_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="3" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ki/13 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="4"/>
<pin id="379" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_316_i_016_load/5 weight_regfile_3_316_i_016_load_1/13 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="4"/>
<pin id="382" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_215_i_017_load/5 weight_regfile_3_215_i_017_load_1/13 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="4"/>
<pin id="385" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_01_i_018_load/5 weight_regfile_0_01_i_018_load_1/13 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="4"/>
<pin id="388" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_114_i_019_load/5 weight_regfile_3_114_i_019_load_1/13 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="4"/>
<pin id="391" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_013_i_020_load/5 weight_regfile_3_013_i_020_load_1/13 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="4"/>
<pin id="394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_12_i_021_load/5 weight_regfile_0_12_i_021_load_1/13 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="4"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_312_i_022_load/5 weight_regfile_2_312_i_022_load_1/13 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="4"/>
<pin id="400" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_211_i_023_load/5 weight_regfile_2_211_i_023_load_1/13 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="4"/>
<pin id="403" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_23_i_024_load/5 weight_regfile_0_23_i_024_load_1/13 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="4"/>
<pin id="406" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_110_i_025_load/5 weight_regfile_2_110_i_025_load_1/13 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="4"/>
<pin id="409" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_09_i_026_load/5 weight_regfile_2_09_i_026_load_1/13 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="4"/>
<pin id="412" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_34_i_027_load/5 weight_regfile_0_34_i_027_load_1/13 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="4"/>
<pin id="415" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_38_i_028_load/5 weight_regfile_1_38_i_028_load_1/13 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="4"/>
<pin id="418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_27_i_029_load/5 weight_regfile_1_27_i_029_load_1/13 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="4"/>
<pin id="421" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_05_i_030_load/5 weight_regfile_1_05_i_030_load_1/13 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="4"/>
<pin id="424" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_16_i_031_load/5 weight_regfile_1_16_i_031_load_1/13 "/>
</bind>
</comp>

<comp id="425" class="1004" name="trunc_ln357_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="0"/>
<pin id="427" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln357/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="empty_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="empty_65_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_65/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="12" slack="0"/>
<pin id="440" dir="0" index="1" bw="1184" slack="0"/>
<pin id="441" dir="0" index="2" bw="10" slack="0"/>
<pin id="442" dir="0" index="3" bw="10" slack="0"/>
<pin id="443" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_cast7_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="0"/>
<pin id="450" dir="0" index="1" bw="1184" slack="0"/>
<pin id="451" dir="0" index="2" bw="11" slack="0"/>
<pin id="452" dir="0" index="3" bw="11" slack="0"/>
<pin id="453" dir="1" index="4" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast7/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_cast1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="0"/>
<pin id="460" dir="0" index="1" bw="1184" slack="0"/>
<pin id="461" dir="0" index="2" bw="11" slack="0"/>
<pin id="462" dir="0" index="3" bw="11" slack="0"/>
<pin id="463" dir="1" index="4" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="empty_66_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_66/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln69_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln69_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln69_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln69_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln69_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln69_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln69_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="store_ln69_store_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln69_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln69_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln69_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln69_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln69_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln69_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln69_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln69_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="mul2_i_i_i_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="12" slack="0"/>
<pin id="554" dir="0" index="1" bw="10" slack="3"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul2_i_i_i/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln69_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="0"/>
<pin id="561" dir="0" index="1" bw="3" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln69_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="empty_67_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="0"/>
<pin id="573" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_67/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="ci_cast_i_i_i_cast_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="0"/>
<pin id="577" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ci_cast_i_i_i_cast/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="1"/>
<pin id="581" dir="0" index="1" bw="2" slack="0"/>
<pin id="582" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="mul52_i_i_i_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="12" slack="0"/>
<pin id="586" dir="0" index="1" bw="12" slack="1"/>
<pin id="587" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul52_i_i_i/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="mrv_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="128" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="mrv_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="128" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="mrv_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="128" slack="0"/>
<pin id="603" dir="0" index="1" bw="8" slack="0"/>
<pin id="604" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="mrv_3_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="128" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="mrv_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="128" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="mrv_5_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="128" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="mrv_6_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="128" slack="0"/>
<pin id="627" dir="0" index="1" bw="8" slack="0"/>
<pin id="628" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="mrv_7_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="128" slack="0"/>
<pin id="633" dir="0" index="1" bw="8" slack="0"/>
<pin id="634" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="mrv_8_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="128" slack="0"/>
<pin id="639" dir="0" index="1" bw="8" slack="0"/>
<pin id="640" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="mrv_9_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="128" slack="0"/>
<pin id="645" dir="0" index="1" bw="8" slack="0"/>
<pin id="646" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="mrv_s_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="128" slack="0"/>
<pin id="651" dir="0" index="1" bw="8" slack="0"/>
<pin id="652" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="mrv_10_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="128" slack="0"/>
<pin id="657" dir="0" index="1" bw="8" slack="0"/>
<pin id="658" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="mrv_11_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="128" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="mrv_12_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="128" slack="0"/>
<pin id="669" dir="0" index="1" bw="8" slack="0"/>
<pin id="670" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="mrv_13_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="128" slack="0"/>
<pin id="675" dir="0" index="1" bw="8" slack="0"/>
<pin id="676" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="mrv_14_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="128" slack="0"/>
<pin id="681" dir="0" index="1" bw="8" slack="0"/>
<pin id="682" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="idxprom_i_i_i_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i_i_i/11 "/>
</bind>
</comp>

<comp id="692" class="1004" name="icmp_ln70_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="0"/>
<pin id="694" dir="0" index="1" bw="3" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/13 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln70_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/13 "/>
</bind>
</comp>

<comp id="704" class="1004" name="trunc_ln74_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="0"/>
<pin id="706" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74/13 "/>
</bind>
</comp>

<comp id="708" class="1004" name="weight_regfile_1_16_i_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="8" slack="1"/>
<pin id="711" dir="0" index="2" bw="8" slack="1"/>
<pin id="712" dir="0" index="3" bw="8" slack="1"/>
<pin id="713" dir="0" index="4" bw="8" slack="1"/>
<pin id="714" dir="0" index="5" bw="2" slack="0"/>
<pin id="715" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_16_i/13 "/>
</bind>
</comp>

<comp id="718" class="1004" name="write_flag33_0_load_load_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="12"/>
<pin id="720" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag33_0_load/13 "/>
</bind>
</comp>

<comp id="721" class="1004" name="write_flag30_0_load_load_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="12"/>
<pin id="723" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag30_0_load/13 "/>
</bind>
</comp>

<comp id="724" class="1004" name="write_flag27_0_load_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="12"/>
<pin id="726" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag27_0_load/13 "/>
</bind>
</comp>

<comp id="727" class="1004" name="write_flag24_0_load_load_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="12"/>
<pin id="729" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag24_0_load/13 "/>
</bind>
</comp>

<comp id="730" class="1004" name="weight_regfile_2_312_i_3_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="0"/>
<pin id="733" dir="0" index="2" bw="8" slack="0"/>
<pin id="734" dir="0" index="3" bw="8" slack="0"/>
<pin id="735" dir="0" index="4" bw="8" slack="0"/>
<pin id="736" dir="0" index="5" bw="2" slack="8"/>
<pin id="737" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_312_i_3/13 "/>
</bind>
</comp>

<comp id="743" class="1004" name="write_flag33_3_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="0" index="2" bw="1" slack="0"/>
<pin id="747" dir="0" index="3" bw="1" slack="0"/>
<pin id="748" dir="0" index="4" bw="1" slack="0"/>
<pin id="749" dir="0" index="5" bw="2" slack="8"/>
<pin id="750" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag33_3/13 "/>
</bind>
</comp>

<comp id="756" class="1004" name="weight_regfile_2_211_i_3_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="0" index="1" bw="8" slack="0"/>
<pin id="759" dir="0" index="2" bw="8" slack="0"/>
<pin id="760" dir="0" index="3" bw="8" slack="0"/>
<pin id="761" dir="0" index="4" bw="8" slack="0"/>
<pin id="762" dir="0" index="5" bw="2" slack="8"/>
<pin id="763" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_211_i_3/13 "/>
</bind>
</comp>

<comp id="769" class="1004" name="write_flag30_3_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="0" index="2" bw="1" slack="0"/>
<pin id="773" dir="0" index="3" bw="1" slack="0"/>
<pin id="774" dir="0" index="4" bw="1" slack="0"/>
<pin id="775" dir="0" index="5" bw="2" slack="8"/>
<pin id="776" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag30_3/13 "/>
</bind>
</comp>

<comp id="782" class="1004" name="weight_regfile_2_110_i_3_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="0" index="1" bw="8" slack="0"/>
<pin id="785" dir="0" index="2" bw="8" slack="0"/>
<pin id="786" dir="0" index="3" bw="8" slack="0"/>
<pin id="787" dir="0" index="4" bw="8" slack="0"/>
<pin id="788" dir="0" index="5" bw="2" slack="8"/>
<pin id="789" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_110_i_3/13 "/>
</bind>
</comp>

<comp id="795" class="1004" name="write_flag27_3_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="0" index="2" bw="1" slack="0"/>
<pin id="799" dir="0" index="3" bw="1" slack="0"/>
<pin id="800" dir="0" index="4" bw="1" slack="0"/>
<pin id="801" dir="0" index="5" bw="2" slack="8"/>
<pin id="802" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag27_3/13 "/>
</bind>
</comp>

<comp id="808" class="1004" name="weight_regfile_2_09_i_3_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="0" index="1" bw="8" slack="0"/>
<pin id="811" dir="0" index="2" bw="8" slack="0"/>
<pin id="812" dir="0" index="3" bw="8" slack="0"/>
<pin id="813" dir="0" index="4" bw="8" slack="0"/>
<pin id="814" dir="0" index="5" bw="2" slack="8"/>
<pin id="815" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_09_i_3/13 "/>
</bind>
</comp>

<comp id="821" class="1004" name="write_flag24_3_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="0" index="2" bw="1" slack="0"/>
<pin id="825" dir="0" index="3" bw="1" slack="0"/>
<pin id="826" dir="0" index="4" bw="1" slack="0"/>
<pin id="827" dir="0" index="5" bw="2" slack="8"/>
<pin id="828" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag24_3/13 "/>
</bind>
</comp>

<comp id="834" class="1004" name="store_ln74_store_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="12"/>
<pin id="837" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="839" class="1004" name="store_ln74_store_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="12"/>
<pin id="842" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="844" class="1004" name="store_ln74_store_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="12"/>
<pin id="847" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="849" class="1004" name="store_ln74_store_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="12"/>
<pin id="852" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="854" class="1004" name="store_ln74_store_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="12"/>
<pin id="857" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="859" class="1004" name="store_ln74_store_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="12"/>
<pin id="862" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="864" class="1004" name="store_ln74_store_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="12"/>
<pin id="867" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="869" class="1004" name="store_ln74_store_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="12"/>
<pin id="872" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="874" class="1004" name="write_flag12_0_load_load_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="12"/>
<pin id="876" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag12_0_load/13 "/>
</bind>
</comp>

<comp id="877" class="1004" name="write_flag21_0_load_load_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="12"/>
<pin id="879" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag21_0_load/13 "/>
</bind>
</comp>

<comp id="880" class="1004" name="write_flag18_0_load_load_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="12"/>
<pin id="882" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag18_0_load/13 "/>
</bind>
</comp>

<comp id="883" class="1004" name="write_flag15_0_load_load_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="12"/>
<pin id="885" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag15_0_load/13 "/>
</bind>
</comp>

<comp id="886" class="1004" name="weight_regfile_1_38_i_3_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="0" index="2" bw="8" slack="0"/>
<pin id="890" dir="0" index="3" bw="8" slack="0"/>
<pin id="891" dir="0" index="4" bw="8" slack="0"/>
<pin id="892" dir="0" index="5" bw="2" slack="8"/>
<pin id="893" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_38_i_3/13 "/>
</bind>
</comp>

<comp id="899" class="1004" name="write_flag12_3_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="0" index="2" bw="1" slack="0"/>
<pin id="903" dir="0" index="3" bw="1" slack="0"/>
<pin id="904" dir="0" index="4" bw="1" slack="0"/>
<pin id="905" dir="0" index="5" bw="2" slack="8"/>
<pin id="906" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag12_3/13 "/>
</bind>
</comp>

<comp id="912" class="1004" name="write_flag21_3_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="0" index="2" bw="1" slack="0"/>
<pin id="916" dir="0" index="3" bw="1" slack="0"/>
<pin id="917" dir="0" index="4" bw="1" slack="0"/>
<pin id="918" dir="0" index="5" bw="2" slack="8"/>
<pin id="919" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag21_3/13 "/>
</bind>
</comp>

<comp id="925" class="1004" name="weight_regfile_1_27_i_3_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="0"/>
<pin id="927" dir="0" index="1" bw="8" slack="0"/>
<pin id="928" dir="0" index="2" bw="8" slack="0"/>
<pin id="929" dir="0" index="3" bw="8" slack="0"/>
<pin id="930" dir="0" index="4" bw="8" slack="0"/>
<pin id="931" dir="0" index="5" bw="2" slack="8"/>
<pin id="932" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_27_i_3/13 "/>
</bind>
</comp>

<comp id="938" class="1004" name="weight_regfile_1_05_i_3_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="0"/>
<pin id="940" dir="0" index="1" bw="8" slack="0"/>
<pin id="941" dir="0" index="2" bw="8" slack="0"/>
<pin id="942" dir="0" index="3" bw="8" slack="0"/>
<pin id="943" dir="0" index="4" bw="8" slack="0"/>
<pin id="944" dir="0" index="5" bw="2" slack="8"/>
<pin id="945" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_05_i_3/13 "/>
</bind>
</comp>

<comp id="951" class="1004" name="write_flag18_3_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="0" index="2" bw="1" slack="0"/>
<pin id="955" dir="0" index="3" bw="1" slack="0"/>
<pin id="956" dir="0" index="4" bw="1" slack="0"/>
<pin id="957" dir="0" index="5" bw="2" slack="8"/>
<pin id="958" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag18_3/13 "/>
</bind>
</comp>

<comp id="964" class="1004" name="weight_regfile_1_16_i_3_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="0"/>
<pin id="966" dir="0" index="1" bw="8" slack="0"/>
<pin id="967" dir="0" index="2" bw="8" slack="0"/>
<pin id="968" dir="0" index="3" bw="8" slack="0"/>
<pin id="969" dir="0" index="4" bw="8" slack="0"/>
<pin id="970" dir="0" index="5" bw="2" slack="8"/>
<pin id="971" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_16_i_3/13 "/>
</bind>
</comp>

<comp id="977" class="1004" name="write_flag15_3_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="0" index="2" bw="1" slack="0"/>
<pin id="981" dir="0" index="3" bw="1" slack="0"/>
<pin id="982" dir="0" index="4" bw="1" slack="0"/>
<pin id="983" dir="0" index="5" bw="2" slack="8"/>
<pin id="984" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag15_3/13 "/>
</bind>
</comp>

<comp id="990" class="1004" name="store_ln74_store_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="12"/>
<pin id="993" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="995" class="1004" name="store_ln74_store_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="0"/>
<pin id="997" dir="0" index="1" bw="8" slack="12"/>
<pin id="998" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="store_ln74_store_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="0" index="1" bw="1" slack="12"/>
<pin id="1003" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="store_ln74_store_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="0"/>
<pin id="1007" dir="0" index="1" bw="8" slack="12"/>
<pin id="1008" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="store_ln74_store_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="0"/>
<pin id="1012" dir="0" index="1" bw="8" slack="12"/>
<pin id="1013" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="store_ln74_store_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="1" slack="12"/>
<pin id="1018" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="store_ln74_store_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="12"/>
<pin id="1023" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="store_ln74_store_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="0"/>
<pin id="1027" dir="0" index="1" bw="8" slack="12"/>
<pin id="1028" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="write_flag_0_load_load_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="12"/>
<pin id="1032" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_0_load/13 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="write_flag3_0_load_load_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="12"/>
<pin id="1035" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag3_0_load/13 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="write_flag6_0_load_load_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="12"/>
<pin id="1038" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag6_0_load/13 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="write_flag9_0_load_load_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="12"/>
<pin id="1041" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag9_0_load/13 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="write_flag_3_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="0" index="2" bw="1" slack="0"/>
<pin id="1046" dir="0" index="3" bw="1" slack="0"/>
<pin id="1047" dir="0" index="4" bw="1" slack="0"/>
<pin id="1048" dir="0" index="5" bw="2" slack="8"/>
<pin id="1049" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag_3/13 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="weight_regfile_0_01_i_3_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="8" slack="0"/>
<pin id="1057" dir="0" index="1" bw="8" slack="0"/>
<pin id="1058" dir="0" index="2" bw="8" slack="0"/>
<pin id="1059" dir="0" index="3" bw="8" slack="0"/>
<pin id="1060" dir="0" index="4" bw="8" slack="0"/>
<pin id="1061" dir="0" index="5" bw="2" slack="8"/>
<pin id="1062" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_01_i_3/13 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="write_flag3_3_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="0" index="2" bw="1" slack="0"/>
<pin id="1072" dir="0" index="3" bw="1" slack="0"/>
<pin id="1073" dir="0" index="4" bw="1" slack="0"/>
<pin id="1074" dir="0" index="5" bw="2" slack="8"/>
<pin id="1075" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag3_3/13 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="weight_regfile_0_12_i_3_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="0"/>
<pin id="1083" dir="0" index="1" bw="8" slack="0"/>
<pin id="1084" dir="0" index="2" bw="8" slack="0"/>
<pin id="1085" dir="0" index="3" bw="8" slack="0"/>
<pin id="1086" dir="0" index="4" bw="8" slack="0"/>
<pin id="1087" dir="0" index="5" bw="2" slack="8"/>
<pin id="1088" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_12_i_3/13 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="write_flag6_3_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="0" index="2" bw="1" slack="0"/>
<pin id="1098" dir="0" index="3" bw="1" slack="0"/>
<pin id="1099" dir="0" index="4" bw="1" slack="0"/>
<pin id="1100" dir="0" index="5" bw="2" slack="8"/>
<pin id="1101" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag6_3/13 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="weight_regfile_0_23_i_3_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="0"/>
<pin id="1109" dir="0" index="1" bw="8" slack="0"/>
<pin id="1110" dir="0" index="2" bw="8" slack="0"/>
<pin id="1111" dir="0" index="3" bw="8" slack="0"/>
<pin id="1112" dir="0" index="4" bw="8" slack="0"/>
<pin id="1113" dir="0" index="5" bw="2" slack="8"/>
<pin id="1114" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_23_i_3/13 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="write_flag9_3_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122" dir="0" index="1" bw="1" slack="0"/>
<pin id="1123" dir="0" index="2" bw="1" slack="0"/>
<pin id="1124" dir="0" index="3" bw="1" slack="0"/>
<pin id="1125" dir="0" index="4" bw="1" slack="0"/>
<pin id="1126" dir="0" index="5" bw="2" slack="8"/>
<pin id="1127" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag9_3/13 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="weight_regfile_0_34_i_3_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="8" slack="0"/>
<pin id="1135" dir="0" index="1" bw="8" slack="0"/>
<pin id="1136" dir="0" index="2" bw="8" slack="0"/>
<pin id="1137" dir="0" index="3" bw="8" slack="0"/>
<pin id="1138" dir="0" index="4" bw="8" slack="0"/>
<pin id="1139" dir="0" index="5" bw="2" slack="8"/>
<pin id="1140" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_34_i_3/13 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="store_ln74_store_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="0"/>
<pin id="1148" dir="0" index="1" bw="8" slack="12"/>
<pin id="1149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="store_ln74_store_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="1" slack="12"/>
<pin id="1154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="store_ln74_store_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="0"/>
<pin id="1158" dir="0" index="1" bw="8" slack="12"/>
<pin id="1159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="store_ln74_store_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="0"/>
<pin id="1163" dir="0" index="1" bw="1" slack="12"/>
<pin id="1164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="store_ln74_store_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="0"/>
<pin id="1168" dir="0" index="1" bw="8" slack="12"/>
<pin id="1169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="store_ln74_store_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="1" slack="12"/>
<pin id="1174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="store_ln74_store_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="8" slack="0"/>
<pin id="1178" dir="0" index="1" bw="8" slack="12"/>
<pin id="1179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="store_ln74_store_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="1" slack="12"/>
<pin id="1184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="write_flag45_0_load_load_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="12"/>
<pin id="1188" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag45_0_load/13 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="write_flag42_0_load_load_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="12"/>
<pin id="1191" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag42_0_load/13 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="write_flag39_0_load_load_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="12"/>
<pin id="1194" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag39_0_load/13 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="write_flag36_0_load_load_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="12"/>
<pin id="1197" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag36_0_load/13 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="weight_regfile_3_316_i_3_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="8" slack="0"/>
<pin id="1200" dir="0" index="1" bw="8" slack="0"/>
<pin id="1201" dir="0" index="2" bw="8" slack="0"/>
<pin id="1202" dir="0" index="3" bw="8" slack="0"/>
<pin id="1203" dir="0" index="4" bw="8" slack="0"/>
<pin id="1204" dir="0" index="5" bw="2" slack="8"/>
<pin id="1205" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_316_i_3/13 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="write_flag45_3_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="0"/>
<pin id="1213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1214" dir="0" index="2" bw="1" slack="0"/>
<pin id="1215" dir="0" index="3" bw="1" slack="0"/>
<pin id="1216" dir="0" index="4" bw="1" slack="0"/>
<pin id="1217" dir="0" index="5" bw="2" slack="8"/>
<pin id="1218" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag45_3/13 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="weight_regfile_3_215_i_3_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="0"/>
<pin id="1226" dir="0" index="1" bw="8" slack="0"/>
<pin id="1227" dir="0" index="2" bw="8" slack="0"/>
<pin id="1228" dir="0" index="3" bw="8" slack="0"/>
<pin id="1229" dir="0" index="4" bw="8" slack="0"/>
<pin id="1230" dir="0" index="5" bw="2" slack="8"/>
<pin id="1231" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_215_i_3/13 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="write_flag42_3_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="0" index="2" bw="1" slack="0"/>
<pin id="1241" dir="0" index="3" bw="1" slack="0"/>
<pin id="1242" dir="0" index="4" bw="1" slack="0"/>
<pin id="1243" dir="0" index="5" bw="2" slack="8"/>
<pin id="1244" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag42_3/13 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="weight_regfile_3_114_i_3_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="8" slack="0"/>
<pin id="1252" dir="0" index="1" bw="8" slack="0"/>
<pin id="1253" dir="0" index="2" bw="8" slack="0"/>
<pin id="1254" dir="0" index="3" bw="8" slack="0"/>
<pin id="1255" dir="0" index="4" bw="8" slack="0"/>
<pin id="1256" dir="0" index="5" bw="2" slack="8"/>
<pin id="1257" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_114_i_3/13 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="write_flag39_3_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="0"/>
<pin id="1265" dir="0" index="1" bw="1" slack="0"/>
<pin id="1266" dir="0" index="2" bw="1" slack="0"/>
<pin id="1267" dir="0" index="3" bw="1" slack="0"/>
<pin id="1268" dir="0" index="4" bw="1" slack="0"/>
<pin id="1269" dir="0" index="5" bw="2" slack="8"/>
<pin id="1270" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag39_3/13 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="weight_regfile_3_013_i_3_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="8" slack="0"/>
<pin id="1278" dir="0" index="1" bw="8" slack="0"/>
<pin id="1279" dir="0" index="2" bw="8" slack="0"/>
<pin id="1280" dir="0" index="3" bw="8" slack="0"/>
<pin id="1281" dir="0" index="4" bw="8" slack="0"/>
<pin id="1282" dir="0" index="5" bw="2" slack="8"/>
<pin id="1283" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_013_i_3/13 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="write_flag36_3_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="0"/>
<pin id="1291" dir="0" index="1" bw="1" slack="0"/>
<pin id="1292" dir="0" index="2" bw="1" slack="0"/>
<pin id="1293" dir="0" index="3" bw="1" slack="0"/>
<pin id="1294" dir="0" index="4" bw="1" slack="0"/>
<pin id="1295" dir="0" index="5" bw="2" slack="8"/>
<pin id="1296" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag36_3/13 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="store_ln74_store_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="0"/>
<pin id="1304" dir="0" index="1" bw="1" slack="12"/>
<pin id="1305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="store_ln74_store_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="0"/>
<pin id="1309" dir="0" index="1" bw="8" slack="12"/>
<pin id="1310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="store_ln74_store_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="0"/>
<pin id="1314" dir="0" index="1" bw="1" slack="12"/>
<pin id="1315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="store_ln74_store_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="8" slack="0"/>
<pin id="1319" dir="0" index="1" bw="8" slack="12"/>
<pin id="1320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="store_ln74_store_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="0"/>
<pin id="1324" dir="0" index="1" bw="1" slack="12"/>
<pin id="1325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="store_ln74_store_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="8" slack="0"/>
<pin id="1329" dir="0" index="1" bw="8" slack="12"/>
<pin id="1330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="store_ln74_store_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="0"/>
<pin id="1334" dir="0" index="1" bw="1" slack="12"/>
<pin id="1335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="store_ln74_store_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="0"/>
<pin id="1339" dir="0" index="1" bw="8" slack="12"/>
<pin id="1340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/13 "/>
</bind>
</comp>

<comp id="1342" class="1007" name="grp_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="12" slack="0"/>
<pin id="1344" dir="0" index="1" bw="12" slack="0"/>
<pin id="1345" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul4_i_i_i/1 "/>
</bind>
</comp>

<comp id="1348" class="1007" name="grp_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="12" slack="4"/>
<pin id="1350" dir="0" index="1" bw="12" slack="0"/>
<pin id="1351" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul61_i_i_i/5 "/>
</bind>
</comp>

<comp id="1353" class="1007" name="grp_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="12" slack="7"/>
<pin id="1355" dir="0" index="1" bw="12" slack="0"/>
<pin id="1356" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1357" dir="0" index="3" bw="12" slack="2147483647"/>
<pin id="1358" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add93_i_i_i/8 add11_i_i_i/8 add12_i_i_i/10 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="weight_regfile_3_316_i_016_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="8" slack="4"/>
<pin id="1363" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_3_316_i_016 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="write_flag_0_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="0"/>
<pin id="1369" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_0 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="write_flag45_0_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="1" slack="0"/>
<pin id="1376" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag45_0 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="weight_regfile_3_215_i_017_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="8" slack="4"/>
<pin id="1383" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_3_215_i_017 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="weight_regfile_0_01_i_018_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="8" slack="4"/>
<pin id="1389" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_0_01_i_018 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="write_flag42_0_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="0"/>
<pin id="1395" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag42_0 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="weight_regfile_3_114_i_019_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="8" slack="4"/>
<pin id="1402" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_3_114_i_019 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="write_flag3_0_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="0"/>
<pin id="1408" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag3_0 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="write_flag39_0_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="0"/>
<pin id="1415" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag39_0 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="weight_regfile_3_013_i_020_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="8" slack="4"/>
<pin id="1422" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_3_013_i_020 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="weight_regfile_0_12_i_021_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="8" slack="4"/>
<pin id="1428" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_0_12_i_021 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="write_flag36_0_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="0"/>
<pin id="1434" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag36_0 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="weight_regfile_2_312_i_022_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="8" slack="4"/>
<pin id="1441" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_2_312_i_022 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="write_flag6_0_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="1" slack="0"/>
<pin id="1447" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag6_0 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="write_flag33_0_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="1" slack="0"/>
<pin id="1454" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag33_0 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="weight_regfile_2_211_i_023_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="8" slack="4"/>
<pin id="1461" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_2_211_i_023 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="weight_regfile_0_23_i_024_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="8" slack="4"/>
<pin id="1467" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_0_23_i_024 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="write_flag30_0_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="0"/>
<pin id="1473" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag30_0 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="weight_regfile_2_110_i_025_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="8" slack="4"/>
<pin id="1480" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_2_110_i_025 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="write_flag9_0_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="0"/>
<pin id="1486" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag9_0 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="write_flag27_0_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="1" slack="0"/>
<pin id="1493" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag27_0 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="weight_regfile_2_09_i_026_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="8" slack="4"/>
<pin id="1500" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_2_09_i_026 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="weight_regfile_0_34_i_027_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="8" slack="4"/>
<pin id="1506" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_0_34_i_027 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="write_flag24_0_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="1" slack="0"/>
<pin id="1512" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag24_0 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="weight_regfile_1_38_i_028_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="8" slack="4"/>
<pin id="1519" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_1_38_i_028 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="write_flag12_0_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="1" slack="0"/>
<pin id="1525" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag12_0 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="write_flag21_0_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="1" slack="0"/>
<pin id="1532" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag21_0 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="weight_regfile_1_27_i_029_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="8" slack="4"/>
<pin id="1539" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_1_27_i_029 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="weight_regfile_1_05_i_030_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="8" slack="4"/>
<pin id="1545" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_1_05_i_030 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="write_flag18_0_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="1" slack="0"/>
<pin id="1551" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag18_0 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="weight_regfile_1_16_i_031_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="8" slack="4"/>
<pin id="1558" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_1_16_i_031 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="write_flag15_0_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="1" slack="0"/>
<pin id="1564" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag15_0 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="ko_1_read_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="12" slack="1"/>
<pin id="1571" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ko_1_read "/>
</bind>
</comp>

<comp id="1574" class="1005" name="empty_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="12" slack="7"/>
<pin id="1576" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1579" class="1005" name="empty_65_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="12" slack="9"/>
<pin id="1581" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="empty_65 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="p_cast_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="12" slack="1"/>
<pin id="1586" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="1589" class="1005" name="p_cast7_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="12" slack="4"/>
<pin id="1591" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="p_cast7 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="p_cast1_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="12" slack="7"/>
<pin id="1596" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="p_cast1 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="empty_66_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="10" slack="3"/>
<pin id="1601" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="empty_66 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="mul2_i_i_i_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="12" slack="1"/>
<pin id="1606" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul2_i_i_i "/>
</bind>
</comp>

<comp id="1609" class="1005" name="mul4_i_i_i_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="12" slack="1"/>
<pin id="1611" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul4_i_i_i "/>
</bind>
</comp>

<comp id="1617" class="1005" name="add_ln69_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="3" slack="0"/>
<pin id="1619" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="empty_67_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="2" slack="8"/>
<pin id="1624" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="empty_67 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="mul52_i_i_i_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="12" slack="1"/>
<pin id="1660" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul52_i_i_i "/>
</bind>
</comp>

<comp id="1663" class="1005" name="weight_l2_0_addr_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="12" slack="1"/>
<pin id="1665" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_0_addr "/>
</bind>
</comp>

<comp id="1668" class="1005" name="weight_l2_1_addr_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="12" slack="1"/>
<pin id="1670" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_1_addr "/>
</bind>
</comp>

<comp id="1673" class="1005" name="weight_l2_2_addr_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="12" slack="1"/>
<pin id="1675" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_2_addr "/>
</bind>
</comp>

<comp id="1678" class="1005" name="weight_l2_3_addr_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="12" slack="1"/>
<pin id="1680" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_3_addr "/>
</bind>
</comp>

<comp id="1683" class="1005" name="weight_l2_0_load_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="8" slack="1"/>
<pin id="1685" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_0_load "/>
</bind>
</comp>

<comp id="1688" class="1005" name="weight_l2_1_load_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="8" slack="1"/>
<pin id="1690" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_1_load "/>
</bind>
</comp>

<comp id="1693" class="1005" name="weight_l2_2_load_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="8" slack="1"/>
<pin id="1695" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_2_load "/>
</bind>
</comp>

<comp id="1698" class="1005" name="weight_l2_3_load_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="8" slack="1"/>
<pin id="1700" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_3_load "/>
</bind>
</comp>

<comp id="1706" class="1005" name="add_ln70_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="3" slack="0"/>
<pin id="1708" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="2" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="34" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="18" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="234" pin="2"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="20" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="246" pin="2"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="252" pin="2"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="258" pin="2"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="10" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="88" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="88" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="14" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="88" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="329" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="16" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="88" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="76" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="76" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="428"><net_src comp="240" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="433"><net_src comp="252" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="258" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="42" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="234" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="44" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="454"><net_src comp="42" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="234" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="48" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="464"><net_src comp="42" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="234" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="52" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="54" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="471"><net_src comp="246" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="56" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="56" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="56" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="56" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="56" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="56" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="56" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="56" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="56" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="56" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="56" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="56" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="56" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="56" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="56" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="72" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="74" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="359" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="78" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="359" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="84" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="359" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="571" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="593"><net_src comp="86" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="383" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="392" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="401" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="410" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="419" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="422" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="416" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="413" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="631" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="407" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="404" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="398" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="395" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="389" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="386" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="380" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="673" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="377" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="685" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="691"><net_src comp="685" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="696"><net_src comp="370" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="78" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="370" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="84" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="370" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="716"><net_src comp="96" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="704" pin="1"/><net_sink comp="708" pin=5"/></net>

<net id="738"><net_src comp="96" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="395" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="395" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="741"><net_src comp="395" pin="1"/><net_sink comp="730" pin=3"/></net>

<net id="742"><net_src comp="708" pin="6"/><net_sink comp="730" pin=4"/></net>

<net id="751"><net_src comp="102" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="752"><net_src comp="718" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="718" pin="1"/><net_sink comp="743" pin=2"/></net>

<net id="754"><net_src comp="718" pin="1"/><net_sink comp="743" pin=3"/></net>

<net id="755"><net_src comp="104" pin="0"/><net_sink comp="743" pin=4"/></net>

<net id="764"><net_src comp="96" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="765"><net_src comp="398" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="398" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="767"><net_src comp="708" pin="6"/><net_sink comp="756" pin=3"/></net>

<net id="768"><net_src comp="398" pin="1"/><net_sink comp="756" pin=4"/></net>

<net id="777"><net_src comp="102" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="778"><net_src comp="721" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="721" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="780"><net_src comp="104" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="781"><net_src comp="721" pin="1"/><net_sink comp="769" pin=4"/></net>

<net id="790"><net_src comp="96" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="404" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="708" pin="6"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="404" pin="1"/><net_sink comp="782" pin=3"/></net>

<net id="794"><net_src comp="404" pin="1"/><net_sink comp="782" pin=4"/></net>

<net id="803"><net_src comp="102" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="804"><net_src comp="724" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="104" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="806"><net_src comp="724" pin="1"/><net_sink comp="795" pin=3"/></net>

<net id="807"><net_src comp="724" pin="1"/><net_sink comp="795" pin=4"/></net>

<net id="816"><net_src comp="96" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="817"><net_src comp="708" pin="6"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="407" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="407" pin="1"/><net_sink comp="808" pin=3"/></net>

<net id="820"><net_src comp="407" pin="1"/><net_sink comp="808" pin=4"/></net>

<net id="829"><net_src comp="102" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="830"><net_src comp="104" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="727" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="832"><net_src comp="727" pin="1"/><net_sink comp="821" pin=3"/></net>

<net id="833"><net_src comp="727" pin="1"/><net_sink comp="821" pin=4"/></net>

<net id="838"><net_src comp="821" pin="6"/><net_sink comp="834" pin=0"/></net>

<net id="843"><net_src comp="808" pin="6"/><net_sink comp="839" pin=0"/></net>

<net id="848"><net_src comp="795" pin="6"/><net_sink comp="844" pin=0"/></net>

<net id="853"><net_src comp="782" pin="6"/><net_sink comp="849" pin=0"/></net>

<net id="858"><net_src comp="769" pin="6"/><net_sink comp="854" pin=0"/></net>

<net id="863"><net_src comp="756" pin="6"/><net_sink comp="859" pin=0"/></net>

<net id="868"><net_src comp="743" pin="6"/><net_sink comp="864" pin=0"/></net>

<net id="873"><net_src comp="730" pin="6"/><net_sink comp="869" pin=0"/></net>

<net id="894"><net_src comp="96" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="413" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="413" pin="1"/><net_sink comp="886" pin=2"/></net>

<net id="897"><net_src comp="413" pin="1"/><net_sink comp="886" pin=3"/></net>

<net id="898"><net_src comp="708" pin="6"/><net_sink comp="886" pin=4"/></net>

<net id="907"><net_src comp="102" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="908"><net_src comp="104" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="874" pin="1"/><net_sink comp="899" pin=2"/></net>

<net id="910"><net_src comp="874" pin="1"/><net_sink comp="899" pin=3"/></net>

<net id="911"><net_src comp="874" pin="1"/><net_sink comp="899" pin=4"/></net>

<net id="920"><net_src comp="102" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="921"><net_src comp="877" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="877" pin="1"/><net_sink comp="912" pin=2"/></net>

<net id="923"><net_src comp="877" pin="1"/><net_sink comp="912" pin=3"/></net>

<net id="924"><net_src comp="104" pin="0"/><net_sink comp="912" pin=4"/></net>

<net id="933"><net_src comp="96" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="934"><net_src comp="416" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="416" pin="1"/><net_sink comp="925" pin=2"/></net>

<net id="936"><net_src comp="708" pin="6"/><net_sink comp="925" pin=3"/></net>

<net id="937"><net_src comp="416" pin="1"/><net_sink comp="925" pin=4"/></net>

<net id="946"><net_src comp="96" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="947"><net_src comp="708" pin="6"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="419" pin="1"/><net_sink comp="938" pin=2"/></net>

<net id="949"><net_src comp="419" pin="1"/><net_sink comp="938" pin=3"/></net>

<net id="950"><net_src comp="419" pin="1"/><net_sink comp="938" pin=4"/></net>

<net id="959"><net_src comp="102" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="960"><net_src comp="880" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="880" pin="1"/><net_sink comp="951" pin=2"/></net>

<net id="962"><net_src comp="104" pin="0"/><net_sink comp="951" pin=3"/></net>

<net id="963"><net_src comp="880" pin="1"/><net_sink comp="951" pin=4"/></net>

<net id="972"><net_src comp="96" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="973"><net_src comp="422" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="708" pin="6"/><net_sink comp="964" pin=2"/></net>

<net id="975"><net_src comp="422" pin="1"/><net_sink comp="964" pin=3"/></net>

<net id="976"><net_src comp="422" pin="1"/><net_sink comp="964" pin=4"/></net>

<net id="985"><net_src comp="102" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="986"><net_src comp="883" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="104" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="988"><net_src comp="883" pin="1"/><net_sink comp="977" pin=3"/></net>

<net id="989"><net_src comp="883" pin="1"/><net_sink comp="977" pin=4"/></net>

<net id="994"><net_src comp="977" pin="6"/><net_sink comp="990" pin=0"/></net>

<net id="999"><net_src comp="964" pin="6"/><net_sink comp="995" pin=0"/></net>

<net id="1004"><net_src comp="951" pin="6"/><net_sink comp="1000" pin=0"/></net>

<net id="1009"><net_src comp="938" pin="6"/><net_sink comp="1005" pin=0"/></net>

<net id="1014"><net_src comp="925" pin="6"/><net_sink comp="1010" pin=0"/></net>

<net id="1019"><net_src comp="912" pin="6"/><net_sink comp="1015" pin=0"/></net>

<net id="1024"><net_src comp="899" pin="6"/><net_sink comp="1020" pin=0"/></net>

<net id="1029"><net_src comp="886" pin="6"/><net_sink comp="1025" pin=0"/></net>

<net id="1050"><net_src comp="102" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1051"><net_src comp="104" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="1030" pin="1"/><net_sink comp="1042" pin=2"/></net>

<net id="1053"><net_src comp="1030" pin="1"/><net_sink comp="1042" pin=3"/></net>

<net id="1054"><net_src comp="1030" pin="1"/><net_sink comp="1042" pin=4"/></net>

<net id="1063"><net_src comp="96" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1064"><net_src comp="708" pin="6"/><net_sink comp="1055" pin=1"/></net>

<net id="1065"><net_src comp="383" pin="1"/><net_sink comp="1055" pin=2"/></net>

<net id="1066"><net_src comp="383" pin="1"/><net_sink comp="1055" pin=3"/></net>

<net id="1067"><net_src comp="383" pin="1"/><net_sink comp="1055" pin=4"/></net>

<net id="1076"><net_src comp="102" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1077"><net_src comp="1033" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="104" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1079"><net_src comp="1033" pin="1"/><net_sink comp="1068" pin=3"/></net>

<net id="1080"><net_src comp="1033" pin="1"/><net_sink comp="1068" pin=4"/></net>

<net id="1089"><net_src comp="96" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1090"><net_src comp="392" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1091"><net_src comp="708" pin="6"/><net_sink comp="1081" pin=2"/></net>

<net id="1092"><net_src comp="392" pin="1"/><net_sink comp="1081" pin=3"/></net>

<net id="1093"><net_src comp="392" pin="1"/><net_sink comp="1081" pin=4"/></net>

<net id="1102"><net_src comp="102" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1103"><net_src comp="1036" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1104"><net_src comp="1036" pin="1"/><net_sink comp="1094" pin=2"/></net>

<net id="1105"><net_src comp="104" pin="0"/><net_sink comp="1094" pin=3"/></net>

<net id="1106"><net_src comp="1036" pin="1"/><net_sink comp="1094" pin=4"/></net>

<net id="1115"><net_src comp="96" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1116"><net_src comp="401" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1117"><net_src comp="401" pin="1"/><net_sink comp="1107" pin=2"/></net>

<net id="1118"><net_src comp="708" pin="6"/><net_sink comp="1107" pin=3"/></net>

<net id="1119"><net_src comp="401" pin="1"/><net_sink comp="1107" pin=4"/></net>

<net id="1128"><net_src comp="102" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1129"><net_src comp="1039" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="1039" pin="1"/><net_sink comp="1120" pin=2"/></net>

<net id="1131"><net_src comp="1039" pin="1"/><net_sink comp="1120" pin=3"/></net>

<net id="1132"><net_src comp="104" pin="0"/><net_sink comp="1120" pin=4"/></net>

<net id="1141"><net_src comp="96" pin="0"/><net_sink comp="1133" pin=0"/></net>

<net id="1142"><net_src comp="410" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="410" pin="1"/><net_sink comp="1133" pin=2"/></net>

<net id="1144"><net_src comp="410" pin="1"/><net_sink comp="1133" pin=3"/></net>

<net id="1145"><net_src comp="708" pin="6"/><net_sink comp="1133" pin=4"/></net>

<net id="1150"><net_src comp="1133" pin="6"/><net_sink comp="1146" pin=0"/></net>

<net id="1155"><net_src comp="1120" pin="6"/><net_sink comp="1151" pin=0"/></net>

<net id="1160"><net_src comp="1107" pin="6"/><net_sink comp="1156" pin=0"/></net>

<net id="1165"><net_src comp="1094" pin="6"/><net_sink comp="1161" pin=0"/></net>

<net id="1170"><net_src comp="1081" pin="6"/><net_sink comp="1166" pin=0"/></net>

<net id="1175"><net_src comp="1068" pin="6"/><net_sink comp="1171" pin=0"/></net>

<net id="1180"><net_src comp="1055" pin="6"/><net_sink comp="1176" pin=0"/></net>

<net id="1185"><net_src comp="1042" pin="6"/><net_sink comp="1181" pin=0"/></net>

<net id="1206"><net_src comp="96" pin="0"/><net_sink comp="1198" pin=0"/></net>

<net id="1207"><net_src comp="377" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1208"><net_src comp="377" pin="1"/><net_sink comp="1198" pin=2"/></net>

<net id="1209"><net_src comp="377" pin="1"/><net_sink comp="1198" pin=3"/></net>

<net id="1210"><net_src comp="708" pin="6"/><net_sink comp="1198" pin=4"/></net>

<net id="1219"><net_src comp="102" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1220"><net_src comp="1186" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1221"><net_src comp="1186" pin="1"/><net_sink comp="1211" pin=2"/></net>

<net id="1222"><net_src comp="1186" pin="1"/><net_sink comp="1211" pin=3"/></net>

<net id="1223"><net_src comp="104" pin="0"/><net_sink comp="1211" pin=4"/></net>

<net id="1232"><net_src comp="96" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1233"><net_src comp="380" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="380" pin="1"/><net_sink comp="1224" pin=2"/></net>

<net id="1235"><net_src comp="708" pin="6"/><net_sink comp="1224" pin=3"/></net>

<net id="1236"><net_src comp="380" pin="1"/><net_sink comp="1224" pin=4"/></net>

<net id="1245"><net_src comp="102" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1246"><net_src comp="1189" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1247"><net_src comp="1189" pin="1"/><net_sink comp="1237" pin=2"/></net>

<net id="1248"><net_src comp="104" pin="0"/><net_sink comp="1237" pin=3"/></net>

<net id="1249"><net_src comp="1189" pin="1"/><net_sink comp="1237" pin=4"/></net>

<net id="1258"><net_src comp="96" pin="0"/><net_sink comp="1250" pin=0"/></net>

<net id="1259"><net_src comp="386" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1260"><net_src comp="708" pin="6"/><net_sink comp="1250" pin=2"/></net>

<net id="1261"><net_src comp="386" pin="1"/><net_sink comp="1250" pin=3"/></net>

<net id="1262"><net_src comp="386" pin="1"/><net_sink comp="1250" pin=4"/></net>

<net id="1271"><net_src comp="102" pin="0"/><net_sink comp="1263" pin=0"/></net>

<net id="1272"><net_src comp="1192" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1273"><net_src comp="104" pin="0"/><net_sink comp="1263" pin=2"/></net>

<net id="1274"><net_src comp="1192" pin="1"/><net_sink comp="1263" pin=3"/></net>

<net id="1275"><net_src comp="1192" pin="1"/><net_sink comp="1263" pin=4"/></net>

<net id="1284"><net_src comp="96" pin="0"/><net_sink comp="1276" pin=0"/></net>

<net id="1285"><net_src comp="708" pin="6"/><net_sink comp="1276" pin=1"/></net>

<net id="1286"><net_src comp="389" pin="1"/><net_sink comp="1276" pin=2"/></net>

<net id="1287"><net_src comp="389" pin="1"/><net_sink comp="1276" pin=3"/></net>

<net id="1288"><net_src comp="389" pin="1"/><net_sink comp="1276" pin=4"/></net>

<net id="1297"><net_src comp="102" pin="0"/><net_sink comp="1289" pin=0"/></net>

<net id="1298"><net_src comp="104" pin="0"/><net_sink comp="1289" pin=1"/></net>

<net id="1299"><net_src comp="1195" pin="1"/><net_sink comp="1289" pin=2"/></net>

<net id="1300"><net_src comp="1195" pin="1"/><net_sink comp="1289" pin=3"/></net>

<net id="1301"><net_src comp="1195" pin="1"/><net_sink comp="1289" pin=4"/></net>

<net id="1306"><net_src comp="1289" pin="6"/><net_sink comp="1302" pin=0"/></net>

<net id="1311"><net_src comp="1276" pin="6"/><net_sink comp="1307" pin=0"/></net>

<net id="1316"><net_src comp="1263" pin="6"/><net_sink comp="1312" pin=0"/></net>

<net id="1321"><net_src comp="1250" pin="6"/><net_sink comp="1317" pin=0"/></net>

<net id="1326"><net_src comp="1237" pin="6"/><net_sink comp="1322" pin=0"/></net>

<net id="1331"><net_src comp="1224" pin="6"/><net_sink comp="1327" pin=0"/></net>

<net id="1336"><net_src comp="1211" pin="6"/><net_sink comp="1332" pin=0"/></net>

<net id="1341"><net_src comp="1198" pin="6"/><net_sink comp="1337" pin=0"/></net>

<net id="1346"><net_src comp="240" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1347"><net_src comp="438" pin="4"/><net_sink comp="1342" pin=1"/></net>

<net id="1352"><net_src comp="584" pin="2"/><net_sink comp="1348" pin=1"/></net>

<net id="1359"><net_src comp="1348" pin="2"/><net_sink comp="1353" pin=1"/></net>

<net id="1360"><net_src comp="1353" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="1364"><net_src comp="106" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1370"><net_src comp="110" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1373"><net_src comp="1367" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1377"><net_src comp="114" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1380"><net_src comp="1374" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="1384"><net_src comp="118" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1386"><net_src comp="1381" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1390"><net_src comp="122" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1392"><net_src comp="1387" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1396"><net_src comp="126" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1399"><net_src comp="1393" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1403"><net_src comp="130" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1405"><net_src comp="1400" pin="1"/><net_sink comp="1317" pin=1"/></net>

<net id="1409"><net_src comp="134" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1412"><net_src comp="1406" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1416"><net_src comp="138" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1419"><net_src comp="1413" pin="1"/><net_sink comp="1312" pin=1"/></net>

<net id="1423"><net_src comp="142" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1429"><net_src comp="146" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1435"><net_src comp="150" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1438"><net_src comp="1432" pin="1"/><net_sink comp="1302" pin=1"/></net>

<net id="1442"><net_src comp="154" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1444"><net_src comp="1439" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1448"><net_src comp="158" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="1450"><net_src comp="1445" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1451"><net_src comp="1445" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1455"><net_src comp="162" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="1457"><net_src comp="1452" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1458"><net_src comp="1452" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1462"><net_src comp="166" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1464"><net_src comp="1459" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1468"><net_src comp="170" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1474"><net_src comp="174" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="1476"><net_src comp="1471" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1477"><net_src comp="1471" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1481"><net_src comp="178" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1487"><net_src comp="182" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1490"><net_src comp="1484" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1494"><net_src comp="186" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1497"><net_src comp="1491" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1501"><net_src comp="190" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1507"><net_src comp="194" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1513"><net_src comp="198" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="1515"><net_src comp="1510" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1516"><net_src comp="1510" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1520"><net_src comp="202" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1522"><net_src comp="1517" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1526"><net_src comp="206" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="1528"><net_src comp="1523" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1529"><net_src comp="1523" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1533"><net_src comp="210" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="1535"><net_src comp="1530" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1536"><net_src comp="1530" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1540"><net_src comp="214" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1542"><net_src comp="1537" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1546"><net_src comp="218" pin="1"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1548"><net_src comp="1543" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1552"><net_src comp="222" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1554"><net_src comp="1549" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1555"><net_src comp="1549" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1559"><net_src comp="226" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1561"><net_src comp="1556" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1565"><net_src comp="230" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1567"><net_src comp="1562" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1568"><net_src comp="1562" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1572"><net_src comp="240" pin="2"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1577"><net_src comp="430" pin="1"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1582"><net_src comp="434" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1587"><net_src comp="438" pin="4"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="1342" pin=1"/></net>

<net id="1592"><net_src comp="448" pin="4"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1597"><net_src comp="458" pin="4"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1602"><net_src comp="468" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1607"><net_src comp="552" pin="3"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1612"><net_src comp="1342" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1620"><net_src comp="565" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1625"><net_src comp="571" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="730" pin=5"/></net>

<net id="1627"><net_src comp="1622" pin="1"/><net_sink comp="743" pin=5"/></net>

<net id="1628"><net_src comp="1622" pin="1"/><net_sink comp="756" pin=5"/></net>

<net id="1629"><net_src comp="1622" pin="1"/><net_sink comp="769" pin=5"/></net>

<net id="1630"><net_src comp="1622" pin="1"/><net_sink comp="782" pin=5"/></net>

<net id="1631"><net_src comp="1622" pin="1"/><net_sink comp="795" pin=5"/></net>

<net id="1632"><net_src comp="1622" pin="1"/><net_sink comp="808" pin=5"/></net>

<net id="1633"><net_src comp="1622" pin="1"/><net_sink comp="821" pin=5"/></net>

<net id="1634"><net_src comp="1622" pin="1"/><net_sink comp="886" pin=5"/></net>

<net id="1635"><net_src comp="1622" pin="1"/><net_sink comp="899" pin=5"/></net>

<net id="1636"><net_src comp="1622" pin="1"/><net_sink comp="912" pin=5"/></net>

<net id="1637"><net_src comp="1622" pin="1"/><net_sink comp="925" pin=5"/></net>

<net id="1638"><net_src comp="1622" pin="1"/><net_sink comp="938" pin=5"/></net>

<net id="1639"><net_src comp="1622" pin="1"/><net_sink comp="951" pin=5"/></net>

<net id="1640"><net_src comp="1622" pin="1"/><net_sink comp="964" pin=5"/></net>

<net id="1641"><net_src comp="1622" pin="1"/><net_sink comp="977" pin=5"/></net>

<net id="1642"><net_src comp="1622" pin="1"/><net_sink comp="1042" pin=5"/></net>

<net id="1643"><net_src comp="1622" pin="1"/><net_sink comp="1055" pin=5"/></net>

<net id="1644"><net_src comp="1622" pin="1"/><net_sink comp="1068" pin=5"/></net>

<net id="1645"><net_src comp="1622" pin="1"/><net_sink comp="1081" pin=5"/></net>

<net id="1646"><net_src comp="1622" pin="1"/><net_sink comp="1094" pin=5"/></net>

<net id="1647"><net_src comp="1622" pin="1"/><net_sink comp="1107" pin=5"/></net>

<net id="1648"><net_src comp="1622" pin="1"/><net_sink comp="1120" pin=5"/></net>

<net id="1649"><net_src comp="1622" pin="1"/><net_sink comp="1133" pin=5"/></net>

<net id="1650"><net_src comp="1622" pin="1"/><net_sink comp="1198" pin=5"/></net>

<net id="1651"><net_src comp="1622" pin="1"/><net_sink comp="1211" pin=5"/></net>

<net id="1652"><net_src comp="1622" pin="1"/><net_sink comp="1224" pin=5"/></net>

<net id="1653"><net_src comp="1622" pin="1"/><net_sink comp="1237" pin=5"/></net>

<net id="1654"><net_src comp="1622" pin="1"/><net_sink comp="1250" pin=5"/></net>

<net id="1655"><net_src comp="1622" pin="1"/><net_sink comp="1263" pin=5"/></net>

<net id="1656"><net_src comp="1622" pin="1"/><net_sink comp="1276" pin=5"/></net>

<net id="1657"><net_src comp="1622" pin="1"/><net_sink comp="1289" pin=5"/></net>

<net id="1661"><net_src comp="584" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="1666"><net_src comp="303" pin="3"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1671"><net_src comp="316" pin="3"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1676"><net_src comp="329" pin="3"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1681"><net_src comp="342" pin="3"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1686"><net_src comp="310" pin="3"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1691"><net_src comp="323" pin="3"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="1696"><net_src comp="336" pin="3"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="708" pin=3"/></net>

<net id="1701"><net_src comp="349" pin="3"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="708" pin=4"/></net>

<net id="1709"><net_src comp="698" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="370" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_l2_0 | {}
	Port: weight_l2_1 | {}
	Port: weight_l2_2 | {}
	Port: weight_l2_3 | {}
	Port: param_out | {1 }
	Port: ko_1_out | {1 }
	Port: co_out | {1 }
	Port: ro_out | {1 }
	Port: so_out | {1 }
 - Input state : 
	Port: runWeight2Reg : param | {1 }
	Port: runWeight2Reg : ko_1 | {1 }
	Port: runWeight2Reg : co | {1 }
	Port: runWeight2Reg : ro | {1 }
	Port: runWeight2Reg : so | {1 }
	Port: runWeight2Reg : weight_l2_0 | {11 12 }
	Port: runWeight2Reg : weight_l2_1 | {11 12 }
	Port: runWeight2Reg : weight_l2_2 | {11 12 }
	Port: runWeight2Reg : weight_l2_3 | {11 12 }
  - Chain level:
	State 1
		write_ln394 : 1
		mul4_i_i_i : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
		store_ln69 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln69 : 1
		add_ln69 : 1
		br_ln69 : 2
		empty_67 : 1
		ci_cast_i_i_i_cast : 2
		tmp : 3
		mul52_i_i_i : 4
		mul61_i_i_i : 5
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_s : 11
		mrv_10 : 12
		mrv_11 : 13
		mrv_12 : 14
		mrv_13 : 15
		mrv_14 : 16
		ret_ln394 : 17
	State 6
	State 7
	State 8
		add93_i_i_i : 1
		add11_i_i_i : 2
	State 9
	State 10
		add12_i_i_i : 1
	State 11
		idxprom_i_i_i : 1
		weight_l2_0_addr : 2
		weight_l2_0_load : 3
		weight_l2_1_addr : 2
		weight_l2_1_load : 3
		weight_l2_2_addr : 2
		weight_l2_2_load : 3
		weight_l2_3_addr : 2
		weight_l2_3_load : 3
	State 12
	State 13
		icmp_ln70 : 1
		add_ln70 : 1
		br_ln70 : 2
		trunc_ln74 : 1
		weight_regfile_1_16_i : 2
		switch_ln74 : 2
		weight_regfile_2_312_i_3 : 3
		write_flag33_3 : 1
		weight_regfile_2_211_i_3 : 3
		write_flag30_3 : 1
		weight_regfile_2_110_i_3 : 3
		write_flag27_3 : 1
		weight_regfile_2_09_i_3 : 3
		write_flag24_3 : 1
		store_ln74 : 2
		store_ln74 : 4
		store_ln74 : 2
		store_ln74 : 4
		store_ln74 : 2
		store_ln74 : 4
		store_ln74 : 2
		store_ln74 : 4
		weight_regfile_1_38_i_3 : 3
		write_flag12_3 : 1
		write_flag21_3 : 1
		weight_regfile_1_27_i_3 : 3
		weight_regfile_1_05_i_3 : 3
		write_flag18_3 : 1
		weight_regfile_1_16_i_3 : 3
		write_flag15_3 : 1
		store_ln74 : 2
		store_ln74 : 4
		store_ln74 : 2
		store_ln74 : 4
		store_ln74 : 4
		store_ln74 : 2
		store_ln74 : 2
		store_ln74 : 4
		write_flag_3 : 1
		weight_regfile_0_01_i_3 : 3
		write_flag3_3 : 1
		weight_regfile_0_12_i_3 : 3
		write_flag6_3 : 1
		weight_regfile_0_23_i_3 : 3
		write_flag9_3 : 1
		weight_regfile_0_34_i_3 : 3
		store_ln74 : 4
		store_ln74 : 2
		store_ln74 : 4
		store_ln74 : 2
		store_ln74 : 4
		store_ln74 : 2
		store_ln74 : 4
		store_ln74 : 2
		weight_regfile_3_316_i_3 : 3
		write_flag45_3 : 1
		weight_regfile_3_215_i_3 : 3
		write_flag42_3 : 1
		weight_regfile_3_114_i_3 : 3
		write_flag39_3 : 1
		weight_regfile_3_013_i_3 : 3
		write_flag36_3 : 1
		store_ln74 : 2
		store_ln74 : 4
		store_ln74 : 2
		store_ln74 : 4
		store_ln74 : 2
		store_ln74 : 4
		store_ln74 : 2
		store_ln74 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |   weight_regfile_1_16_i_fu_708   |    0    |    0    |    17   |
|          |  weight_regfile_2_312_i_3_fu_730 |    0    |    0    |    17   |
|          |       write_flag33_3_fu_743      |    0    |    0    |    17   |
|          |  weight_regfile_2_211_i_3_fu_756 |    0    |    0    |    17   |
|          |       write_flag30_3_fu_769      |    0    |    0    |    17   |
|          |  weight_regfile_2_110_i_3_fu_782 |    0    |    0    |    17   |
|          |       write_flag27_3_fu_795      |    0    |    0    |    17   |
|          |  weight_regfile_2_09_i_3_fu_808  |    0    |    0    |    17   |
|          |       write_flag24_3_fu_821      |    0    |    0    |    17   |
|          |  weight_regfile_1_38_i_3_fu_886  |    0    |    0    |    17   |
|          |       write_flag12_3_fu_899      |    0    |    0    |    17   |
|          |       write_flag21_3_fu_912      |    0    |    0    |    17   |
|          |  weight_regfile_1_27_i_3_fu_925  |    0    |    0    |    17   |
|          |  weight_regfile_1_05_i_3_fu_938  |    0    |    0    |    17   |
|          |       write_flag18_3_fu_951      |    0    |    0    |    17   |
|          |  weight_regfile_1_16_i_3_fu_964  |    0    |    0    |    17   |
|    mux   |       write_flag15_3_fu_977      |    0    |    0    |    17   |
|          |       write_flag_3_fu_1042       |    0    |    0    |    17   |
|          |  weight_regfile_0_01_i_3_fu_1055 |    0    |    0    |    17   |
|          |       write_flag3_3_fu_1068      |    0    |    0    |    17   |
|          |  weight_regfile_0_12_i_3_fu_1081 |    0    |    0    |    17   |
|          |       write_flag6_3_fu_1094      |    0    |    0    |    17   |
|          |  weight_regfile_0_23_i_3_fu_1107 |    0    |    0    |    17   |
|          |       write_flag9_3_fu_1120      |    0    |    0    |    17   |
|          |  weight_regfile_0_34_i_3_fu_1133 |    0    |    0    |    17   |
|          | weight_regfile_3_316_i_3_fu_1198 |    0    |    0    |    17   |
|          |      write_flag45_3_fu_1211      |    0    |    0    |    17   |
|          | weight_regfile_3_215_i_3_fu_1224 |    0    |    0    |    17   |
|          |      write_flag42_3_fu_1237      |    0    |    0    |    17   |
|          | weight_regfile_3_114_i_3_fu_1250 |    0    |    0    |    17   |
|          |      write_flag39_3_fu_1263      |    0    |    0    |    17   |
|          | weight_regfile_3_013_i_3_fu_1276 |    0    |    0    |    17   |
|          |      write_flag36_3_fu_1289      |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln69_fu_565         |    0    |    0    |    11   |
|    add   |            tmp_fu_579            |    0    |    0    |    20   |
|          |        mul52_i_i_i_fu_584        |    0    |    0    |    20   |
|          |          add_ln70_fu_698         |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln69_fu_559         |    0    |    0    |    9    |
|          |         icmp_ln70_fu_692         |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            grp_fu_1342           |    1    |    0    |    0    |
|          |            grp_fu_1348           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| addmuladd|            grp_fu_1353           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      param_read_read_fu_234      |    0    |    0    |    0    |
|          |       ko_1_read_read_fu_240      |    0    |    0    |    0    |
|   read   |        co_read_read_fu_246       |    0    |    0    |    0    |
|          |        ro_read_read_fu_252       |    0    |    0    |    0    |
|          |        so_read_read_fu_258       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     write_ln394_write_fu_264     |    0    |    0    |    0    |
|          |     write_ln394_write_fu_272     |    0    |    0    |    0    |
|   write  |     write_ln394_write_fu_279     |    0    |    0    |    0    |
|          |     write_ln394_write_fu_287     |    0    |    0    |    0    |
|          |     write_ln394_write_fu_295     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        trunc_ln357_fu_425        |    0    |    0    |    0    |
|          |           empty_fu_430           |    0    |    0    |    0    |
|   trunc  |          empty_65_fu_434         |    0    |    0    |    0    |
|          |          empty_66_fu_468         |    0    |    0    |    0    |
|          |          empty_67_fu_571         |    0    |    0    |    0    |
|          |         trunc_ln74_fu_704        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           p_cast_fu_438          |    0    |    0    |    0    |
|partselect|          p_cast7_fu_448          |    0    |    0    |    0    |
|          |          p_cast1_fu_458          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|         mul2_i_i_i_fu_552        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |     ci_cast_i_i_i_cast_fu_575    |    0    |    0    |    0    |
|          |       idxprom_i_i_i_fu_685       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            mrv_fu_589            |    0    |    0    |    0    |
|          |           mrv_1_fu_595           |    0    |    0    |    0    |
|          |           mrv_2_fu_601           |    0    |    0    |    0    |
|          |           mrv_3_fu_607           |    0    |    0    |    0    |
|          |           mrv_4_fu_613           |    0    |    0    |    0    |
|          |           mrv_5_fu_619           |    0    |    0    |    0    |
|          |           mrv_6_fu_625           |    0    |    0    |    0    |
|insertvalue|           mrv_7_fu_631           |    0    |    0    |    0    |
|          |           mrv_8_fu_637           |    0    |    0    |    0    |
|          |           mrv_9_fu_643           |    0    |    0    |    0    |
|          |           mrv_s_fu_649           |    0    |    0    |    0    |
|          |           mrv_10_fu_655          |    0    |    0    |    0    |
|          |           mrv_11_fu_661          |    0    |    0    |    0    |
|          |           mrv_12_fu_667          |    0    |    0    |    0    |
|          |           mrv_13_fu_673          |    0    |    0    |    0    |
|          |           mrv_14_fu_679          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    3    |    0    |   641   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|         add_ln69_reg_1617         |    3   |
|         add_ln70_reg_1706         |    3   |
|             ci_reg_355            |    3   |
|         empty_65_reg_1579         |   12   |
|         empty_66_reg_1599         |   10   |
|         empty_67_reg_1622         |    2   |
|           empty_reg_1574          |   12   |
|             ki_reg_366            |    3   |
|         ko_1_read_reg_1569        |   12   |
|        mul2_i_i_i_reg_1604        |   12   |
|        mul4_i_i_i_reg_1609        |   12   |
|        mul52_i_i_i_reg_1658       |   12   |
|          p_cast1_reg_1594         |   12   |
|          p_cast7_reg_1589         |   12   |
|          p_cast_reg_1584          |   12   |
|     weight_l2_0_addr_reg_1663     |   12   |
|     weight_l2_0_load_reg_1683     |    8   |
|     weight_l2_1_addr_reg_1668     |   12   |
|     weight_l2_1_load_reg_1688     |    8   |
|     weight_l2_2_addr_reg_1673     |   12   |
|     weight_l2_2_load_reg_1693     |    8   |
|     weight_l2_3_addr_reg_1678     |   12   |
|     weight_l2_3_load_reg_1698     |    8   |
| weight_regfile_0_01_i_018_reg_1387|    8   |
| weight_regfile_0_12_i_021_reg_1426|    8   |
| weight_regfile_0_23_i_024_reg_1465|    8   |
| weight_regfile_0_34_i_027_reg_1504|    8   |
| weight_regfile_1_05_i_030_reg_1543|    8   |
| weight_regfile_1_16_i_031_reg_1556|    8   |
| weight_regfile_1_27_i_029_reg_1537|    8   |
| weight_regfile_1_38_i_028_reg_1517|    8   |
| weight_regfile_2_09_i_026_reg_1498|    8   |
|weight_regfile_2_110_i_025_reg_1478|    8   |
|weight_regfile_2_211_i_023_reg_1459|    8   |
|weight_regfile_2_312_i_022_reg_1439|    8   |
|weight_regfile_3_013_i_020_reg_1420|    8   |
|weight_regfile_3_114_i_019_reg_1400|    8   |
|weight_regfile_3_215_i_017_reg_1381|    8   |
|weight_regfile_3_316_i_016_reg_1361|    8   |
|      write_flag12_0_reg_1523      |    1   |
|      write_flag15_0_reg_1562      |    1   |
|      write_flag18_0_reg_1549      |    1   |
|      write_flag21_0_reg_1530      |    1   |
|      write_flag24_0_reg_1510      |    1   |
|      write_flag27_0_reg_1491      |    1   |
|      write_flag30_0_reg_1471      |    1   |
|      write_flag33_0_reg_1452      |    1   |
|      write_flag36_0_reg_1432      |    1   |
|      write_flag39_0_reg_1413      |    1   |
|       write_flag3_0_reg_1406      |    1   |
|      write_flag42_0_reg_1393      |    1   |
|      write_flag45_0_reg_1374      |    1   |
|       write_flag6_0_reg_1445      |    1   |
|       write_flag9_0_reg_1484      |    1   |
|       write_flag_0_reg_1367       |    1   |
+-----------------------------------+--------+
|               Total               |   356  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_310 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_323 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_336 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_349 |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_1342    |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_1342    |  p1  |   2  |  12  |   24   ||    9    |
|    grp_fu_1348    |  p1  |   2  |  12  |   24   ||    9    |
|    grp_fu_1353    |  p0  |   3  |  12  |   36   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   204  || 4.83825 ||    78   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   641  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   78   |
|  Register |    -   |    -   |   356  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   356  |   719  |
+-----------+--------+--------+--------+--------+
