
*** Running vivado
    with args -log cap_buffer_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cap_buffer_blk_mem_gen_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source cap_buffer_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.227 ; gain = 72.387
INFO: [Synth 8-638] synthesizing module 'cap_buffer_blk_mem_gen_0_0' [d:/EGO1_Student/OV7725_VGA/project_3/project_3.srcs/sources_1/bd/cap_buffer/ip/cap_buffer_blk_mem_gen_0_0/synth/cap_buffer_blk_mem_gen_0_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'cap_buffer_blk_mem_gen_0_0' (11#1) [d:/EGO1_Student/OV7725_VGA/project_3/project_3.srcs/sources_1/bd/cap_buffer/ip/cap_buffer_blk_mem_gen_0_0/synth/cap_buffer_blk_mem_gen_0_0.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 578.938 ; gain = 279.098
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 578.938 ; gain = 279.098
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 687.551 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 687.551 ; gain = 387.711
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 687.551 ; gain = 387.711
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 687.551 ; gain = 387.711
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 687.551 ; gain = 387.711
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 687.551 ; gain = 387.711
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 687.551 ; gain = 387.711
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 687.551 ; gain = 387.711
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 689.059 ; gain = 389.219
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 689.059 ; gain = 389.219
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 689.059 ; gain = 389.219
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 689.059 ; gain = 389.219
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 689.059 ; gain = 389.219
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 689.059 ; gain = 389.219
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 689.059 ; gain = 389.219

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT4       |     8|
|2     |LUT5       |     2|
|3     |LUT6       |     4|
|4     |MUXF7      |     1|
|5     |RAMB18E1   |     1|
|6     |RAMB36E1   |     4|
|7     |RAMB36E1_1 |     4|
|8     |RAMB36E1_2 |     1|
|9     |FDRE       |    10|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 689.059 ; gain = 389.219
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 699.582 ; gain = 408.520
