#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Sat Oct 13 18:58:22 2018
# Process ID: 5379
# Current directory: /media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.runs/impl_1
# Command line: vivado -log MB_freeRTOS_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source MB_freeRTOS_wrapper.tcl -notrace
# Log file: /media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.runs/impl_1/MB_freeRTOS_wrapper.vdi
# Journal file: /media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source MB_freeRTOS_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/jdm/JDM/Git/reconrtos/Code/Training/CortexM1_Intro'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1236.934 ; gain = 55.359 ; free physical = 1267 ; free virtual = 11382
Command: link_design -top MB_freeRTOS_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_axi_timer_0_0/MB_freeRTOS_axi_timer_0_0.dcp' for cell 'MB_freeRTOS_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_mdm_1_0/MB_freeRTOS_mdm_1_0.dcp' for cell 'MB_freeRTOS_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_microblaze_0_0/MB_freeRTOS_microblaze_0_0.dcp' for cell 'MB_freeRTOS_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_microblaze_0_axi_intc_0/MB_freeRTOS_microblaze_0_axi_intc_0.dcp' for cell 'MB_freeRTOS_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_processing_system7_0_0/MB_freeRTOS_processing_system7_0_0.dcp' for cell 'MB_freeRTOS_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_rst_clk_wiz_1_100M_0/MB_freeRTOS_rst_clk_wiz_1_100M_0.dcp' for cell 'MB_freeRTOS_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_s01_mmu_0/MB_freeRTOS_s01_mmu_0.dcp' for cell 'MB_freeRTOS_i/microblaze_0_axi_periph/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_xbar_0/MB_freeRTOS_xbar_0.dcp' for cell 'MB_freeRTOS_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_auto_pc_0/MB_freeRTOS_auto_pc_0.dcp' for cell 'MB_freeRTOS_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_auto_pc_1/MB_freeRTOS_auto_pc_1.dcp' for cell 'MB_freeRTOS_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_dlmb_bram_if_cntlr_0/MB_freeRTOS_dlmb_bram_if_cntlr_0.dcp' for cell 'MB_freeRTOS_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_dlmb_v10_0/MB_freeRTOS_dlmb_v10_0.dcp' for cell 'MB_freeRTOS_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_ilmb_bram_if_cntlr_0/MB_freeRTOS_ilmb_bram_if_cntlr_0.dcp' for cell 'MB_freeRTOS_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_ilmb_v10_0/MB_freeRTOS_ilmb_v10_0.dcp' for cell 'MB_freeRTOS_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_lmb_bram_0/MB_freeRTOS_lmb_bram_0.dcp' for cell 'MB_freeRTOS_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 411 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_microblaze_0_0/MB_freeRTOS_microblaze_0_0.xdc] for cell 'MB_freeRTOS_i/microblaze_0/U0'
Finished Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_microblaze_0_0/MB_freeRTOS_microblaze_0_0.xdc] for cell 'MB_freeRTOS_i/microblaze_0/U0'
Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_microblaze_0_axi_intc_0/MB_freeRTOS_microblaze_0_axi_intc_0.xdc] for cell 'MB_freeRTOS_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_microblaze_0_axi_intc_0/MB_freeRTOS_microblaze_0_axi_intc_0.xdc] for cell 'MB_freeRTOS_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_mdm_1_0/MB_freeRTOS_mdm_1_0.xdc] for cell 'MB_freeRTOS_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_mdm_1_0/MB_freeRTOS_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 2060.508 ; gain = 460.578 ; free physical = 548 ; free virtual = 10663
Finished Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_mdm_1_0/MB_freeRTOS_mdm_1_0.xdc] for cell 'MB_freeRTOS_i/mdm_1/U0'
Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_rst_clk_wiz_1_100M_0/MB_freeRTOS_rst_clk_wiz_1_100M_0_board.xdc] for cell 'MB_freeRTOS_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_rst_clk_wiz_1_100M_0/MB_freeRTOS_rst_clk_wiz_1_100M_0_board.xdc] for cell 'MB_freeRTOS_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_rst_clk_wiz_1_100M_0/MB_freeRTOS_rst_clk_wiz_1_100M_0.xdc] for cell 'MB_freeRTOS_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_rst_clk_wiz_1_100M_0/MB_freeRTOS_rst_clk_wiz_1_100M_0.xdc] for cell 'MB_freeRTOS_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_processing_system7_0_0/MB_freeRTOS_processing_system7_0_0.xdc] for cell 'MB_freeRTOS_i/processing_system7_0/inst'
Finished Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_processing_system7_0_0/MB_freeRTOS_processing_system7_0_0.xdc] for cell 'MB_freeRTOS_i/processing_system7_0/inst'
Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_axi_timer_0_0/MB_freeRTOS_axi_timer_0_0.xdc] for cell 'MB_freeRTOS_i/axi_timer_0/U0'
Finished Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_axi_timer_0_0/MB_freeRTOS_axi_timer_0_0.xdc] for cell 'MB_freeRTOS_i/axi_timer_0/U0'
Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_dlmb_v10_0/MB_freeRTOS_dlmb_v10_0.xdc] for cell 'MB_freeRTOS_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_dlmb_v10_0/MB_freeRTOS_dlmb_v10_0.xdc] for cell 'MB_freeRTOS_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_ilmb_v10_0/MB_freeRTOS_ilmb_v10_0.xdc] for cell 'MB_freeRTOS_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_ilmb_v10_0/MB_freeRTOS_ilmb_v10_0.xdc] for cell 'MB_freeRTOS_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/constrs_1/imports/1.0/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/constrs_1/imports/1.0/PYNQ-Z1_C.xdc]
Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_microblaze_0_axi_intc_0/MB_freeRTOS_microblaze_0_axi_intc_0_clocks.xdc] for cell 'MB_freeRTOS_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_microblaze_0_axi_intc_0/MB_freeRTOS_microblaze_0_axi_intc_0_clocks.xdc] for cell 'MB_freeRTOS_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'MB_freeRTOS_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.srcs/sources_1/bd/MB_freeRTOS/ip/MB_freeRTOS_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2253.602 ; gain = 1016.668 ; free physical = 553 ; free virtual = 10668
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2253.602 ; gain = 0.000 ; free physical = 545 ; free virtual = 10660

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c5bef949

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2253.602 ; gain = 0.000 ; free physical = 540 ; free virtual = 10656

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 26d135481

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2253.602 ; gain = 0.000 ; free physical = 546 ; free virtual = 10661
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23cc69970

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2253.602 ; gain = 0.000 ; free physical = 546 ; free virtual = 10661
INFO: [Opt 31-389] Phase Constant propagation created 15 cells and removed 48 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17de66b7d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2253.602 ; gain = 0.000 ; free physical = 546 ; free virtual = 10662
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 669 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17de66b7d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2253.602 ; gain = 0.000 ; free physical = 546 ; free virtual = 10662
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1c6122762

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2253.602 ; gain = 0.000 ; free physical = 545 ; free virtual = 10660
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c6122762

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2253.602 ; gain = 0.000 ; free physical = 545 ; free virtual = 10660
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2253.602 ; gain = 0.000 ; free physical = 545 ; free virtual = 10660
Ending Logic Optimization Task | Checksum: 1c6122762

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2253.602 ; gain = 0.000 ; free physical = 545 ; free virtual = 10660

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.548 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1c6122762

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2336.621 ; gain = 0.000 ; free physical = 516 ; free virtual = 10632
Ending Power Optimization Task | Checksum: 1c6122762

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2336.621 ; gain = 83.020 ; free physical = 525 ; free virtual = 10640

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c6122762

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.621 ; gain = 0.000 ; free physical = 525 ; free virtual = 10640
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2336.621 ; gain = 83.020 ; free physical = 525 ; free virtual = 10640
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2336.621 ; gain = 0.000 ; free physical = 512 ; free virtual = 10631
INFO: [Common 17-1381] The checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.runs/impl_1/MB_freeRTOS_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MB_freeRTOS_wrapper_drc_opted.rpt -pb MB_freeRTOS_wrapper_drc_opted.pb -rpx MB_freeRTOS_wrapper_drc_opted.rpx
Command: report_drc -file MB_freeRTOS_wrapper_drc_opted.rpt -pb MB_freeRTOS_wrapper_drc_opted.pb -rpx MB_freeRTOS_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.runs/impl_1/MB_freeRTOS_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 515 ; free virtual = 10634
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 136a5e7a1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 515 ; free virtual = 10634
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 515 ; free virtual = 10634

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 177b96013

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 510 ; free virtual = 10629

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27492c568

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 500 ; free virtual = 10619

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27492c568

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 500 ; free virtual = 10619
Phase 1 Placer Initialization | Checksum: 27492c568

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 500 ; free virtual = 10619

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 279333638

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 496 ; free virtual = 10615

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 485 ; free virtual = 10605

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19096ff70

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 485 ; free virtual = 10605
Phase 2 Global Placement | Checksum: 1936c3c4d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 488 ; free virtual = 10607

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1936c3c4d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 488 ; free virtual = 10607

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2d19b5e45

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 486 ; free virtual = 10605

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 239489d41

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 486 ; free virtual = 10605

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e85e5ad7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 486 ; free virtual = 10605

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 140d1955e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 483 ; free virtual = 10602

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16c7e54fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 484 ; free virtual = 10603

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16c7e54fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 484 ; free virtual = 10603
Phase 3 Detail Placement | Checksum: 16c7e54fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 484 ; free virtual = 10603

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: baf365fa

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: baf365fa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 484 ; free virtual = 10603
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.554. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b3f791c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 484 ; free virtual = 10603
Phase 4.1 Post Commit Optimization | Checksum: b3f791c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 484 ; free virtual = 10603

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b3f791c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 486 ; free virtual = 10605

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b3f791c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 486 ; free virtual = 10605

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 120c29a88

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 486 ; free virtual = 10605
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 120c29a88

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 486 ; free virtual = 10605
Ending Placer Task | Checksum: 112b518a5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 496 ; free virtual = 10615
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 496 ; free virtual = 10615
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 482 ; free virtual = 10613
INFO: [Common 17-1381] The checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.runs/impl_1/MB_freeRTOS_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file MB_freeRTOS_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 479 ; free virtual = 10605
INFO: [runtcl-4] Executing : report_utilization -file MB_freeRTOS_wrapper_utilization_placed.rpt -pb MB_freeRTOS_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 489 ; free virtual = 10615
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MB_freeRTOS_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 489 ; free virtual = 10615
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 71283de7 ConstDB: 0 ShapeSum: a18cdabe RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15bac3e0d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 351 ; free virtual = 10477
Post Restoration Checksum: NetGraph: ebb11ba8 NumContArr: 6ffb2265 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15bac3e0d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 351 ; free virtual = 10478

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15bac3e0d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 335 ; free virtual = 10462

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15bac3e0d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 335 ; free virtual = 10462
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2724231a4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 324 ; free virtual = 10451
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.603  | TNS=0.000  | WHS=-0.188 | THS=-55.675|

Phase 2 Router Initialization | Checksum: 2442213c7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 323 ; free virtual = 10449

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ffc31edc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 323 ; free virtual = 10450

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 498
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.960  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bc554118

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 322 ; free virtual = 10448

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.960  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 194fcb808

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 322 ; free virtual = 10448
Phase 4 Rip-up And Reroute | Checksum: 194fcb808

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 322 ; free virtual = 10448

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 194fcb808

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 322 ; free virtual = 10448

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 194fcb808

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 322 ; free virtual = 10448
Phase 5 Delay and Skew Optimization | Checksum: 194fcb808

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 322 ; free virtual = 10448

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 199cc6991

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 322 ; free virtual = 10448
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.960  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1506766b2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 322 ; free virtual = 10448
Phase 6 Post Hold Fix | Checksum: 1506766b2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 322 ; free virtual = 10448

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.54018 %
  Global Horizontal Routing Utilization  = 1.3772 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19c8563ba

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 322 ; free virtual = 10448

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19c8563ba

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 321 ; free virtual = 10447

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d8d92b01

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 321 ; free virtual = 10447

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.960  | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d8d92b01

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 322 ; free virtual = 10448
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 341 ; free virtual = 10467

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2344.625 ; gain = 0.000 ; free physical = 341 ; free virtual = 10467
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2350.602 ; gain = 0.000 ; free physical = 325 ; free virtual = 10465
INFO: [Common 17-1381] The checkpoint '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.runs/impl_1/MB_freeRTOS_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MB_freeRTOS_wrapper_drc_routed.rpt -pb MB_freeRTOS_wrapper_drc_routed.pb -rpx MB_freeRTOS_wrapper_drc_routed.rpx
Command: report_drc -file MB_freeRTOS_wrapper_drc_routed.rpt -pb MB_freeRTOS_wrapper_drc_routed.pb -rpx MB_freeRTOS_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.runs/impl_1/MB_freeRTOS_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file MB_freeRTOS_wrapper_methodology_drc_routed.rpt -pb MB_freeRTOS_wrapper_methodology_drc_routed.pb -rpx MB_freeRTOS_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file MB_freeRTOS_wrapper_methodology_drc_routed.rpt -pb MB_freeRTOS_wrapper_methodology_drc_routed.pb -rpx MB_freeRTOS_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.runs/impl_1/MB_freeRTOS_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file MB_freeRTOS_wrapper_power_routed.rpt -pb MB_freeRTOS_wrapper_power_summary_routed.pb -rpx MB_freeRTOS_wrapper_power_routed.rpx
Command: report_power -file MB_freeRTOS_wrapper_power_routed.rpt -pb MB_freeRTOS_wrapper_power_summary_routed.pb -rpx MB_freeRTOS_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
100 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MB_freeRTOS_wrapper_route_status.rpt -pb MB_freeRTOS_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file MB_freeRTOS_wrapper_timing_summary_routed.rpt -pb MB_freeRTOS_wrapper_timing_summary_routed.pb -rpx MB_freeRTOS_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file MB_freeRTOS_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file MB_freeRTOS_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file MB_freeRTOS_wrapper_bus_skew_routed.rpt -pb MB_freeRTOS_wrapper_bus_skew_routed.pb -rpx MB_freeRTOS_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force MB_freeRTOS_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP MB_freeRTOS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input MB_freeRTOS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP MB_freeRTOS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input MB_freeRTOS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP MB_freeRTOS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input MB_freeRTOS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP MB_freeRTOS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input MB_freeRTOS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP MB_freeRTOS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output MB_freeRTOS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP MB_freeRTOS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage MB_freeRTOS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./MB_freeRTOS_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/media/jdm/JDM/Git/reconrtos/Code/Training/MicroBlaze_freeRTOS_HelloWorld/MicroBlaze_freeRTOS_HelloWorld.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Oct 13 19:01:17 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2700.898 ; gain = 294.270 ; free physical = 474 ; free virtual = 10402
INFO: [Common 17-206] Exiting Vivado at Sat Oct 13 19:01:17 2018...
