---
title: Add ARM64 fcvt bounds checking ISLE rules
status: closed
priority: 2
issue-type: task
created-at: "2026-01-03T16:05:14.872077+02:00"
closed-at: "2026-01-04T04:43:11.919617+02:00"
---

File: src/backends/aarch64/lower.isle ~550 - Add lowering for fcvt_to_sint/uint with trap handling - Algorithm: FCMP NaN check → B.vs trap | FCMP max bound → B.gt trap | FCMP min bound → B.lt trap | FCVTZS/FCVTZU | trap_path: BRK - Needs: Lower rules (~80-120 LOC), trap path emission - Depends: UnaryWithTrap InstructionData - Accept: NaN/overflow/underflow branches to trap site
