/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  reg [21:0] _03_;
  wire [9:0] _04_;
  wire [10:0] _05_;
  wire [10:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = celloutsig_0_24z ? celloutsig_0_19z[2] : celloutsig_0_12z;
  assign celloutsig_0_41z = ~in_data[18];
  assign celloutsig_1_19z = ~celloutsig_1_4z[0];
  assign celloutsig_0_2z = ~celloutsig_0_1z[4];
  assign celloutsig_1_0z = in_data[108] | in_data[125];
  assign celloutsig_1_6z = in_data[169] | celloutsig_1_5z;
  assign celloutsig_1_17z = celloutsig_1_14z | celloutsig_1_8z;
  assign celloutsig_0_8z = celloutsig_0_1z[0] | celloutsig_0_2z;
  assign celloutsig_0_15z = celloutsig_0_7z[2] | celloutsig_0_9z[2];
  assign celloutsig_1_11z = { in_data[110:109], celloutsig_1_2z, celloutsig_1_1z } + celloutsig_1_9z[7:4];
  assign celloutsig_0_1z = in_data[38:32] + celloutsig_0_0z[10:4];
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 22'h000000;
    else _03_ <= { in_data[139:123], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  reg [9:0] _18_;
  always_ff @(negedge clkin_data[0], negedge out_data[128])
    if (!out_data[128]) _18_ <= 10'h000;
    else _18_ <= { celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z };
  assign { _04_[9:5], _00_, _02_[1:0], _04_[1:0] } = _18_;
  reg [10:0] _19_;
  always_ff @(negedge clkin_data[32], posedge out_data[128])
    if (out_data[128]) _19_ <= 11'h000;
    else _19_ <= { celloutsig_0_3z[2:1], celloutsig_0_9z };
  assign { _05_[10:4], _01_, _05_[2:0] } = _19_;
  assign celloutsig_1_4z = { _03_[8:6], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } & { _03_[13:9], celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[110:96], celloutsig_1_2z, celloutsig_1_6z } & { in_data[156:145], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_7z = { in_data[44:43], celloutsig_0_5z } & { in_data[89:83], celloutsig_0_4z };
  assign celloutsig_0_3z = in_data[40:36] & celloutsig_0_0z[9:5];
  assign celloutsig_0_5z = { celloutsig_0_0z[8:5], celloutsig_0_4z, celloutsig_0_4z } / { 1'h1, in_data[70:67], celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_12z } / { 1'h1, celloutsig_1_9z[4:3] };
  assign celloutsig_0_19z = celloutsig_0_5z[3:0] / { 1'h1, celloutsig_0_5z[3:2], celloutsig_0_18z };
  assign celloutsig_1_10z = { celloutsig_1_4z[5:1], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z } >= { celloutsig_1_9z[6:0], celloutsig_1_8z };
  assign celloutsig_1_13z = in_data[182:178] >= { celloutsig_1_11z[3], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_14z = { _03_[1], celloutsig_1_9z, celloutsig_1_1z } >= { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_5z[4:2], celloutsig_0_2z } >= { celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_24z = celloutsig_0_1z[6:4] >= _05_[2:0];
  assign celloutsig_1_1z = { in_data[177:164], celloutsig_1_0z } && in_data[173:159];
  assign celloutsig_1_5z = { _03_[17:15], celloutsig_1_1z } && _03_[10:7];
  assign celloutsig_1_7z = { _03_[16], _03_, celloutsig_1_2z } && { celloutsig_1_0z, celloutsig_1_2z, _03_ };
  assign celloutsig_1_12z = { celloutsig_1_11z[3:1], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_11z } && _03_[8:0];
  assign celloutsig_0_6z = { celloutsig_0_0z[4:2], celloutsig_0_2z } && in_data[27:24];
  assign celloutsig_0_4z = in_data[76:73] !== { celloutsig_0_3z[2:0], celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[169:163] !== { in_data[126:122], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z } !== in_data[170:168];
  assign celloutsig_0_18z = { _04_[6:5], _00_, _02_[1:0], _04_[1], celloutsig_0_5z } !== { celloutsig_0_7z[5:1], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[94:84] ~^ in_data[63:53];
  assign celloutsig_0_11z = { in_data[71], celloutsig_0_6z, celloutsig_0_4z } ~^ in_data[86:84];
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_7z } ^ { celloutsig_0_3z[2:1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z };
  assign { out_data[142:130], out_data[128] } = { celloutsig_1_9z[15:3], celloutsig_1_5z } ~^ { celloutsig_1_9z[8:0], celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_17z };
  assign _02_[2] = _00_;
  assign _04_[4:2] = { _00_, _02_[1:0] };
  assign _05_[3] = _01_;
  assign { out_data[129], out_data[96], out_data[32], out_data[0] } = { 1'h1, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
