#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Feb 10 18:21:15 2017
# Process ID: 17598
# Current directory: /home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.runs/synth_1
# Command line: vivado -log seven_seg.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source seven_seg.tcl
# Log file: /home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.runs/synth_1/seven_seg.vds
# Journal file: /home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source seven_seg.tcl -notrace
Command: synth_design -top seven_seg -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17670 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1055.125 ; gain = 144.301 ; free physical = 623 ; free virtual = 8186
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'seven_seg' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:44]
INFO: [Synth 8-3491] module 'clk' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/clk.vhd:27' bound to instance 'U1' of component 'clk' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:111]
INFO: [Synth 8-638] synthesizing module 'clk' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/clk.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'clk' (1#1) [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/clk.vhd:38]
INFO: [Synth 8-3491] module 'mux' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/mux.vhd:24' bound to instance 'U2' of component 'mux' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:112]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/mux.vhd:35]
INFO: [Synth 8-226] default block is never used [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/mux.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'mux' (2#1) [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/mux.vhd:35]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/debouncer.vhd:5' bound to instance 'U3' of component 'debouncer' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:114]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/debouncer.vhd:13]
INFO: [Synth 8-226] default block is never used [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/debouncer.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/debouncer.vhd:13]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/debouncer.vhd:5' bound to instance 'U4' of component 'debouncer' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:115]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/debouncer.vhd:5' bound to instance 'U5' of component 'debouncer' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:116]
INFO: [Synth 8-3491] module 'decoder' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/decoder.vhd:23' bound to instance 'U6' of component 'decoder' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:117]
INFO: [Synth 8-638] synthesizing module 'decoder' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'decoder' (4#1) [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/decoder.vhd:32]
INFO: [Synth 8-3491] module 'decoder' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/decoder.vhd:23' bound to instance 'U7' of component 'decoder' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:118]
INFO: [Synth 8-3491] module 'roshambo_logic' declared at '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/roshambo_logic.vhd:24' bound to instance 'U8' of component 'roshambo_logic' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:119]
INFO: [Synth 8-638] synthesizing module 'roshambo_logic' [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/roshambo_logic.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'roshambo_logic' (5#1) [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/roshambo_logic.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'seven_seg' (6#1) [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/sources_1/new/Ro_sham_bo.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1096.594 ; gain = 185.770 ; free physical = 574 ; free virtual = 8138
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1096.594 ; gain = 185.770 ; free physical = 576 ; free virtual = 8140
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/constrs_1/new/Ro_sham_bo.xdc]
Finished Parsing XDC File [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/constrs_1/new/Ro_sham_bo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.srcs/constrs_1/new/Ro_sham_bo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seven_seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seven_seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1421.758 ; gain = 0.000 ; free physical = 402 ; free virtual = 7966
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.758 ; gain = 510.934 ; free physical = 397 ; free virtual = 7962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.758 ; gain = 510.934 ; free physical = 397 ; free virtual = 7962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.758 ; gain = 510.934 ; free physical = 397 ; free virtual = 7962
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "State" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RPS_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digit_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "player_temp2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "computer_score" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "computer_score" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "player_score" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "player_score" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "RPS_in_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.758 ; gain = 510.934 ; free physical = 391 ; free virtual = 7955
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     31 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seven_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
Module roshambo_logic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "player_temp2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U3/btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U3/btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U4/btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U4/btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U5/btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U5/btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RPS_in_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'player_select_reg[2]' (FD) to 'player_select_reg[3]'
INFO: [Synth 8-3886] merging instance 'player_select_reg[3]' (FD) to 'player_select_reg[4]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[2]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[3]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[4]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[5]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[6]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[7]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[8]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[9]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[10]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[11]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[12]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[13]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[14]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[15]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[16]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[17]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[18]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[19]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[20]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[21]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[22]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[23]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[24]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[25]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[26]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[27]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[28]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[29]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3886] merging instance 'RPS_in_p_reg[30]' (FDE) to 'RPS_in_p_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RPS_in_p_reg[31] )
INFO: [Synth 8-3886] merging instance 'player_select_digit_reg[1]' (FDS) to 'player_select_digit_reg[6]'
INFO: [Synth 8-3886] merging instance 'computer_select_digit_reg[1]' (FD) to 'computer_select_digit_reg[6]'
INFO: [Synth 8-3886] merging instance 'player_select_digit_reg[3]' (FDS) to 'player_select_digit_reg[4]'
INFO: [Synth 8-3886] merging instance 'computer_select_digit_reg[3]' (FD) to 'computer_select_digit_reg[4]'
WARNING: [Synth 8-3332] Sequential element (fast_count_reg[0]) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (fast_count_reg[1]) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (fast_count_reg[2]) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (fast_count_reg[3]) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (fast_count_reg[4]) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (fast_count_reg[5]) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (fast_count_reg[6]) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (fast_count_reg[7]) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (fast_count_reg[8]) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (fast_count_reg[9]) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (fast_count_reg[10]) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (fast_count_reg[11]) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (fast_count_reg[12]) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (fast_count_reg[13]) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (clock_out_fast_reg) is unused and will be removed from module clk.
WARNING: [Synth 8-3332] Sequential element (RPS_in_p_reg[31]) is unused and will be removed from module seven_seg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1421.758 ; gain = 510.934 ; free physical = 359 ; free virtual = 7922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1421.758 ; gain = 510.934 ; free physical = 340 ; free virtual = 7903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1421.758 ; gain = 510.934 ; free physical = 339 ; free virtual = 7903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1426.773 ; gain = 515.949 ; free physical = 317 ; free virtual = 7880
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1426.773 ; gain = 515.949 ; free physical = 317 ; free virtual = 7880
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1426.773 ; gain = 515.949 ; free physical = 317 ; free virtual = 7880
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1426.773 ; gain = 515.949 ; free physical = 317 ; free virtual = 7880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1426.773 ; gain = 515.949 ; free physical = 317 ; free virtual = 7880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1426.773 ; gain = 515.949 ; free physical = 316 ; free virtual = 7880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1426.773 ; gain = 515.949 ; free physical = 316 ; free virtual = 7880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   170|
|3     |LUT1   |   397|
|4     |LUT2   |   121|
|5     |LUT3   |   186|
|6     |LUT4   |    73|
|7     |LUT5   |    91|
|8     |LUT6   |   173|
|9     |FDRE   |   449|
|10    |FDSE   |    29|
|11    |IBUF   |     4|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |  1707|
|2     |  U1     |clk            |   117|
|3     |  U2     |mux            |    23|
|4     |  U3     |debouncer      |   136|
|5     |  U4     |debouncer_0    |   139|
|6     |  U5     |debouncer_1    |   136|
|7     |  U8     |roshambo_logic |   398|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1426.773 ; gain = 515.949 ; free physical = 316 ; free virtual = 7880
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1426.773 ; gain = 91.480 ; free physical = 316 ; free virtual = 7880
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1426.781 ; gain = 515.957 ; free physical = 316 ; free virtual = 7880
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1426.781 ; gain = 429.238 ; free physical = 318 ; free virtual = 7881
INFO: [Common 17-1381] The checkpoint '/home/aaron/school/EGR426/Ro_sham_bo/Ro_sham_bo.runs/synth_1/seven_seg.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1450.785 ; gain = 0.000 ; free physical = 319 ; free virtual = 7882
INFO: [Common 17-206] Exiting Vivado at Fri Feb 10 18:22:04 2017...
