digraph "CFG for '_Z7preScanPjS_iS_' function" {
	label="CFG for '_Z7preScanPjS_iS_' function";

	Node0x6179c30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = shl nuw nsw i32 %9, 1\l  %12 = mul i32 %11, %10\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = shl nuw nsw i32 %13, 1\l  %16 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %15\l  store i32 0, i32 addrspace(3)* %16, align 4, !tbaa !7\l  %17 = add nuw nsw i32 %15, 1\l  %18 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %17\l  store i32 0, i32 addrspace(3)* %18, align 4, !tbaa !7\l  %19 = icmp slt i32 %14, %2\l  br i1 %19, label %20, label %25\l|{<s0>T|<s1>F}}"];
	Node0x6179c30:s0 -> Node0x617c7b0;
	Node0x6179c30:s1 -> Node0x617c840;
	Node0x617c7b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%20:\l20:                                               \l  %21 = sext i32 %14 to i64\l  %22 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %21\l  %23 = load i32, i32 addrspace(1)* %22, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %24 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %13\l  store i32 %23, i32 addrspace(3)* %24, align 4, !tbaa !7\l  br label %25\l}"];
	Node0x617c7b0 -> Node0x617c840;
	Node0x617c840 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%25:\l25:                                               \l  %26 = add i32 %14, %9\l  %27 = icmp ult i32 %26, %2\l  br i1 %27, label %28, label %34\l|{<s0>T|<s1>F}}"];
	Node0x617c840:s0 -> Node0x617d430;
	Node0x617c840:s1 -> Node0x617d480;
	Node0x617d430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%28:\l28:                                               \l  %29 = zext i32 %26 to i64\l  %30 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %29\l  %31 = load i32, i32 addrspace(1)* %30, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %32 = add nuw nsw i32 %13, %9\l  %33 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %32\l  store i32 %31, i32 addrspace(3)* %33, align 4, !tbaa !7\l  br label %34\l}"];
	Node0x617d430 -> Node0x617d480;
	Node0x617d480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%34:\l34:                                               \l  br label %37\l}"];
	Node0x617d480 -> Node0x617bd70;
	Node0x617db50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%35:\l35:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %36 = icmp eq i32 %13, 0\l  br i1 %36, label %55, label %61\l|{<s0>T|<s1>F}}"];
	Node0x617db50:s0 -> Node0x617df50;
	Node0x617db50:s1 -> Node0x617dfa0;
	Node0x617bd70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%37:\l37:                                               \l  %38 = phi i32 [ %53, %51 ], [ %9, %34 ]\l  %39 = phi i32 [ %52, %51 ], [ 1, %34 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %40 = icmp ult i32 %13, %38\l  br i1 %40, label %41, label %51\l|{<s0>T|<s1>F}}"];
	Node0x617bd70:s0 -> Node0x617e5f0;
	Node0x617bd70:s1 -> Node0x617e0e0;
	Node0x617e5f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%41:\l41:                                               \l  %42 = add nsw i32 %39, -1\l  %43 = mul i32 %39, %15\l  %44 = add i32 %42, %43\l  %45 = add nsw i32 %44, %39\l  %46 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %44\l  %47 = load i32, i32 addrspace(3)* %46, align 4, !tbaa !7\l  %48 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %45\l  %49 = load i32, i32 addrspace(3)* %48, align 4, !tbaa !7\l  %50 = add i32 %49, %47\l  store i32 %50, i32 addrspace(3)* %48, align 4, !tbaa !7\l  br label %51\l}"];
	Node0x617e5f0 -> Node0x617e0e0;
	Node0x617e0e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  %52 = shl nsw i32 %39, 1\l  %53 = lshr i32 %38, 1\l  %54 = icmp ugt i32 %38, 1\l  br i1 %54, label %37, label %35, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x617e0e0:s0 -> Node0x617bd70;
	Node0x617e0e0:s1 -> Node0x617db50;
	Node0x617df50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%55:\l55:                                               \l  %56 = add nsw i32 %11, -1\l  %57 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %56\l  %58 = load i32, i32 addrspace(3)* %57, align 4, !tbaa !7\l  %59 = zext i32 %10 to i64\l  %60 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %59\l  store i32 %58, i32 addrspace(1)* %60, align 4, !tbaa !7\l  store i32 0, i32 addrspace(3)* %57, align 4, !tbaa !7\l  br label %61\l}"];
	Node0x617df50 -> Node0x617dfa0;
	Node0x617dfa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%61:\l61:                                               \l  br label %63\l}"];
	Node0x617dfa0 -> Node0x617f460;
	Node0x617f520 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%62:\l62:                                               \l  br i1 %19, label %81, label %86\l|{<s0>T|<s1>F}}"];
	Node0x617f520:s0 -> Node0x617f570;
	Node0x617f520:s1 -> Node0x617f5c0;
	Node0x617f460 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%63:\l63:                                               \l  %64 = phi i32 [ %66, %78 ], [ %52, %61 ]\l  %65 = phi i32 [ %79, %78 ], [ 1, %61 ]\l  %66 = lshr i32 %64, 1\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %67 = icmp ult i32 %13, %65\l  br i1 %67, label %68, label %78\l|{<s0>T|<s1>F}}"];
	Node0x617f460:s0 -> Node0x617fdc0;
	Node0x617f460:s1 -> Node0x617f6c0;
	Node0x617fdc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%68:\l68:                                               \l  %69 = add nsw i32 %66, -1\l  %70 = mul i32 %66, %15\l  %71 = add i32 %69, %70\l  %72 = add nsw i32 %71, %66\l  %73 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %72\l  %74 = load i32, i32 addrspace(3)* %73, align 4, !tbaa !7\l  %75 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %71\l  %76 = load i32, i32 addrspace(3)* %75, align 4, !tbaa !7\l  %77 = add i32 %76, %74\l  store i32 %77, i32 addrspace(3)* %73, align 4, !tbaa !7\l  store i32 %74, i32 addrspace(3)* %75, align 4, !tbaa !7\l  br label %78\l}"];
	Node0x617fdc0 -> Node0x617f6c0;
	Node0x617f6c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%78:\l78:                                               \l  %79 = shl nsw i32 %65, 1\l  %80 = icmp slt i32 %79, %11\l  br i1 %80, label %63, label %62, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x617f6c0:s0 -> Node0x617f460;
	Node0x617f6c0:s1 -> Node0x617f520;
	Node0x617f570 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%81:\l81:                                               \l  %82 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %13\l  %83 = load i32, i32 addrspace(3)* %82, align 4, !tbaa !7\l  %84 = sext i32 %14 to i64\l  %85 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %84\l  store i32 %83, i32 addrspace(1)* %85, align 4, !tbaa !7\l  br label %86\l}"];
	Node0x617f570 -> Node0x617f5c0;
	Node0x617f5c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%86:\l86:                                               \l  br i1 %27, label %87, label %93\l|{<s0>T|<s1>F}}"];
	Node0x617f5c0:s0 -> Node0x6180b10;
	Node0x617f5c0:s1 -> Node0x6180b60;
	Node0x6180b10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%87:\l87:                                               \l  %88 = add nuw nsw i32 %13, %9\l  %89 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @temp, i32\l... 0, i32 %88\l  %90 = load i32, i32 addrspace(3)* %89, align 4, !tbaa !7\l  %91 = zext i32 %26 to i64\l  %92 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %91\l  store i32 %90, i32 addrspace(1)* %92, align 4, !tbaa !7\l  br label %93\l}"];
	Node0x6180b10 -> Node0x6180b60;
	Node0x6180b60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%93:\l93:                                               \l  ret void\l}"];
}
