Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'taskC'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o taskC_map.ncd taskC.ngd taskC.pcf 
Target Device  : xc6slx9
Target Package : tqg144
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Sep 26 15:32:17 2019

Mapping design into LUTs...
ERROR:MapLib:30 - LOC constraint C3 on in1 is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint D3 on in2 is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint E4 on in3 is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint E3 on in4 is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint P4 on Q is invalid: No such site on the device.
   To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint N5 on nQ is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :   6
Number of warnings :   0
