****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:05:29 2024
****************************************

  Startpoint: U0/p2_reg_51_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U0/c_reg_51_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                             Incr         Path  
  ------------------------------------------------------------------------------
  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (ideal)                      0.00000      0.00000

  U0/p2_reg_51_/CLK (DFFARX1_LVT)                  0.00000      0.00000 r
  U0/p2_reg_51_/Q (DFFARX1_LVT)                    0.12749      0.12749 f
  U0/c_reg_51_/D (DFFARX1_LVT)                     0.00000      0.12749 f
  data arrival time                                             0.12749

  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (ideal)                      0.10000      0.10000
  U0/c_reg_51_/CLK (DFFARX1_LVT)                   0.00000      0.10000 r
  clock uncertainty                                0.10000      0.20000
  library hold time                               -0.00488      0.19512
  data required time                                            0.19512
  ------------------------------------------------------------------------------
  data required time                                            0.19512
  data arrival time                                            -0.12749
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.06764


1
