#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul  5 09:57:45 2024
# Process ID: 3103103
# Current directory: /nas/ei/home/ge93zow/lab
# Command line: vivado
# Log file: /nas/ei/home/ge93zow/lab/vivado.log
# Journal file: /nas/ei/home/ge93zow/lab/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/tools/xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 6573.480 ; gain = 149.004 ; free physical = 17023 ; free virtual = 27383
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'lcd_controller'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity mfclock.bcd_ascii_conv [bcd_ascii_conv_default]
Compiling architecture behavioral of entity mfclock.ram [ram_default]
Compiling architecture behavioral of entity mfclock.lcd_controller [lcd_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.lcd_controller_tb
Built simulation snapshot lcd_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lcd_controller_tb_behav -key {Behavioral:sim_1:Functional:lcd_controller_tb} -tclbatch {lcd_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lcd_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lcd_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6798.293 ; gain = 188.828 ; free physical = 16857 ; free virtual = 27335
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 1
add_wave {{/lcd_controller_tb/lcd_controller_inst/read_addr}} {{/lcd_controller_tb/lcd_controller_inst/enable_enable}} {{/lcd_controller_tb/lcd_controller_inst/state}} {{/lcd_controller_tb/lcd_controller_inst/lcd_en_pulse}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj lcd_controller_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd" into library MFclock
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.sim/sim_1/behav/xsim'
xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity mfclock.bcd_ascii_conv [bcd_ascii_conv_default]
Compiling architecture behavioral of entity mfclock.ram [ram_default]
Compiling architecture behavioral of entity mfclock.lcd_controller [lcd_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.lcd_controller_tb
Built simulation snapshot lcd_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Jul  5 10:11:38 2024] Launched synth_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Jul  5 10:12:23 2024] Launched impl_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul  5 10:13:17 2024] Launched impl_1...
Run output will be captured here: /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7497.102 ; gain = 0.000 ; free physical = 15961 ; free virtual = 26557
Restored from archive | CPU: 0.020000 secs | Memory: 0.224632 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7497.102 ; gain = 0.000 ; free physical = 15961 ; free virtual = 26557
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7497.102 ; gain = 0.000 ; free physical = 15963 ; free virtual = 26558
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 7762.777 ; gain = 926.234 ; free physical = 15822 ; free virtual = 26420
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  5 10:15:43 2024...
