\subsection{fifo2diq\+\_\+tb.\+vhd}
\label{fifo2diq__tb_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/fifo2diq/sim/fifo2diq\+\_\+tb.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/fifo2diq/sim/fifo2diq\+\_\+tb.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00002 \textcolor{keyword}{-- FILE:    fifo2diq\_tb.vhd}
00003 \textcolor{keyword}{-- DESCRIPTION: }
00004 \textcolor{keyword}{-- DATE:    Feb 13, 2014}
00005 \textcolor{keyword}{-- AUTHOR(s):   Lime Microsystems}
00006 \textcolor{keyword}{-- REVISIONS:}
00007 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00008 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{ieee};
00009 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00010 \textcolor{vhdlkeyword}{use }ieee.numeric\_std.\textcolor{keywordflow}{all};
00011 
00012 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00013 \textcolor{keyword}{-- Entity declaration}
00014 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00015 \textcolor{keywordflow}{entity }fifo2diq_tb \textcolor{keywordflow}{is}
00016 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{fifo2diq\_tb};
00017 
00018 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00019 \textcolor{keyword}{-- Architecture}
00020 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00021 
00022 \textcolor{keywordflow}{architecture} tb\_behave \textcolor{keywordflow}{of} fifo2diq_tb is
00023 \textcolor{keyword}{   --Config signals}
00024    \textcolor{keywordflow}{constant} \textcolor{vhdlchar}{clk0_period}    \textcolor{vhdlchar}{:} \textcolor{comment}{time} \textcolor{vhdlchar}{:=} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}.\textcolor{vhdllogic}{25} \textcolor{vhdlchar}{ns};
00025    \textcolor{keywordflow}{constant} \textcolor{vhdlchar}{clk1_period}    \textcolor{vhdlchar}{:} \textcolor{comment}{time} \textcolor{vhdlchar}{:=} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}.\textcolor{vhdllogic}{25} \textcolor{vhdlchar}{ns}; 
00026    
00027    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_mode}       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{:=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{ -- JESD207: 1; TRXIQ: 0}
00028    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_trxiqpulse} \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{:=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{ -- trxiqpulse on: 1; trxiqpulse off: 0}
00029    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_ddr_en}     \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{:=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'};\textcolor{keyword}{ -- DDR: 1; SDR: 0}
00030    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_mimo_en}    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{:=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'};\textcolor{keyword}{ -- MIMO: 1; SISO: 0}
00031    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_ch_en}      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{:=}\textcolor{vhdllogic}{"01"};\textcolor{keyword}{ --"01" - Ch. A, "10" - Ch. B, "11" - Ch. A
       and Ch. B. }
00032    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_fidm}       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{:=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{ -- External Frame ID mode. Frame start at fsync = 0, when 0.
       Frame start at fsync = 1, when 1. }
00033 
00034 \textcolor{keyword}{   -- Data to BB}
00035    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_txant_cyc_before_en} \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{x}\textcolor{vhdllogic}{"0000"};
00036    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_txant_cyc_after_en}  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{x}\textcolor{vhdllogic}{"0000"};
00037    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_DIQ}                 \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00038    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_fsync}               \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};\textcolor{keyword}{ --Frame start}
00039    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_fifo_rdreq}          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00040    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_pct_sync_mode}       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}; 
00041    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_pct_sync_size}       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{x}\textcolor{vhdllogic}{"0008"};
00042    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_pct_buff_rdy}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00043    
00044 \textcolor{keyword}{   --inst1 signals}
00045    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst1_en}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00046    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst1_AI}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}; 
00047    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst1_AQ}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}; 
00048    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst1_BI}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}; 
00049    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst1_BQ}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00050    
00051 \textcolor{keyword}{   --ins2 signals   }
00052    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst2_data}       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{47} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};   
00053    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst2_rdreq}      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};     
00054    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst2_q}          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{47} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};  
00055    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst2_rdempty}    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic}; 
00056    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst2_wrreq}      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00057    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst2_rdusedw}    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00058    
00059 \textcolor{keyword}{   --inst3}
00060    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst3_pulse}      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic}; 
00061    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst3_wait_cycles}\textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{x}\textcolor{vhdllogic}{"000000FF"};
00062 
00063 \textcolor{keyword}{  --signals}
00064    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{clk0}\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{clk1}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00065    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{reset_n}          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic}; 
00066 
00067 \textcolor{vhdlkeyword}{begin }
00068   
00069    clock0: \textcolor{keywordflow}{process} \textcolor{keywordflow}{is}
00070 \textcolor{vhdlkeyword}{   begin}
00071       \textcolor{vhdlchar}{clk0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}; \textcolor{keywordflow}{wait} \textcolor{keywordflow}{for} \textcolor{vhdlchar}{clk0_period}\textcolor{vhdlchar}{/}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00072       \textcolor{vhdlchar}{clk0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}; \textcolor{keywordflow}{wait} \textcolor{keywordflow}{for} \textcolor{vhdlchar}{clk0_period}\textcolor{vhdlchar}{/}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00073    \textcolor{keywordflow}{end} \textcolor{keywordflow}{process} \textcolor{vhdlchar}{clock0};
00074 
00075       clock: \textcolor{keywordflow}{process} \textcolor{keywordflow}{is}
00076 \textcolor{vhdlkeyword}{   begin}
00077       \textcolor{vhdlchar}{clk1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}; \textcolor{keywordflow}{wait} \textcolor{keywordflow}{for} \textcolor{vhdlchar}{clk1_period}\textcolor{vhdlchar}{/}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00078       \textcolor{vhdlchar}{clk1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}; \textcolor{keywordflow}{wait} \textcolor{keywordflow}{for} \textcolor{vhdlchar}{clk1_period}\textcolor{vhdlchar}{/}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00079    \textcolor{keywordflow}{end} \textcolor{keywordflow}{process} \textcolor{vhdlchar}{clock};
00080    
00081       res: \textcolor{keywordflow}{process} \textcolor{keywordflow}{is}
00082 \textcolor{vhdlkeyword}{   begin}
00083       \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}; \textcolor{keywordflow}{wait} \textcolor{keywordflow}{for} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{20} \textcolor{vhdlchar}{ns};
00084       \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}; \textcolor{keywordflow}{wait};
00085    \textcolor{keywordflow}{end} \textcolor{keywordflow}{process} \textcolor{vhdlchar}{res};
00086    
00087     inst0en: \textcolor{keywordflow}{process} \textcolor{keywordflow}{is}
00088 \textcolor{vhdlkeyword}{   begin}
00089       inst1\_en <= '0'; \textcolor{keywordflow}{wait} \textcolor{keywordflow}{until} reset\_n = '1';
00090       inst1\_en <= '0'; \textcolor{keywordflow}{wait} \textcolor{keywordflow}{until} rising\_edge(clk0);
00091       inst1\_en <= '1'; \textcolor{keywordflow}{wait};
00092    \textcolor{keywordflow}{end} \textcolor{keywordflow}{process} \textcolor{vhdlchar}{inst0en};
00093    
00094  
00095 inst0\_diq2fifo : \textcolor{keywordflow}{entity} work.fifo2diq
00096    \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map}( 
00097       dev_family           => \textcolor{keyword}{"Cyclone IV E"}  ,
00098       iq_width             => \textcolor{vhdllogic}{12}
00099    \textcolor{vhdlchar}{)}
00100    \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00101       clk                  => clk0,
00102       reset_n              => reset_n ,
00103       mode                 => inst0_mode,
00104       trxiqpulse           => inst0_trxiqpulse,
00105       ddr_en               => inst0_ddr_en,
00106       mimo_en              => inst0_mimo_en,
00107       ch_en                => inst0_ch_en,
00108       fidm                 => inst0_fidm,
00109       pct_sync_mode        => inst0_pct_sync_mode, 
00110       pct_sync_pulse       => inst3_pulse,
00111       pct_sync_size        => inst0_pct_sync_size,
00112       pct_buff_rdy         => inst0_pct_buff_rdy,
00113       txant_cyc_before_en  => inst0_txant_cyc_before_en,
00114       txant_cyc_after_en   => inst0_txant_cyc_after_en,
00115       txant_en             => \textcolor{keywordflow}{open},
00116       DIQ                  => inst0_DIQ,
00117       fsync                => inst0_fsync,
00118       fifo_rdempty         => inst2_rdempty,
00119       fifo_rdreq           => inst0_fifo_rdreq,
00120       fifo_q               => inst2_q
00121      
00122         \textcolor{vhdlchar}{)};  
00123         
00124 inst0\_pct\_buff\_rdy <= '1' \textcolor{keywordflow}{when} \textcolor{comment}{unsigned}(inst2\_rdusedw) > \textcolor{vhdllogic}{256} \textcolor{keywordflow}{else} '0';
00125  
00126 inst1\_dac\_data\_sim : \textcolor{keywordflow}{entity} work.dac_data_sim 
00127    \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map}( 
00128       file_name   => \textcolor{keyword}{"sim/dac\_data.txt"},
00129       data_width  => \textcolor{vhdllogic}{12} 
00130    \textcolor{vhdlchar}{)}
00131    \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00132       clk         => clk0,
00133       reset_n     => reset_n,
00134       en          => inst1_en,
00135       AI          => inst1_AI,
00136       AQ          => inst1_AQ,
00137       BI          => inst1_BI,
00138       BQ          => inst1_BQ      
00139         \textcolor{vhdlchar}{)};
00140         
00141         
00142 inst2\_data <= inst1\_AI & inst1\_AQ & inst1\_BI & inst1\_BQ;
00143 
00144 \textcolor{keywordflow}{process}(clk0, reset_n)
00145 \textcolor{vhdlkeyword}{begin }
00146    \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00147       inst2\_wrreq <= '0';
00148    \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{rising\_edge}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00149       inst2\_wrreq <= inst1\_en;
00150    \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00151 \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00152     
00153 inst2\_fifo\_inst : \textcolor{keywordflow}{entity} work.fifo_inst
00154    \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map}(
00155       dev_family      => \textcolor{keyword}{"Cyclone IV E"}  ,
00156       wrwidth         => \textcolor{vhdllogic}{48},
00157       wrusedw_witdth  => \textcolor{vhdllogic}{11}, 
00158       rdwidth         => \textcolor{vhdllogic}{48},
00159       rdusedw_width   => \textcolor{vhdllogic}{11},
00160       show_ahead      => \textcolor{keyword}{"OFF"}
00161   \textcolor{vhdlchar}{)}
00162   \textcolor{keywordflow}{port} \textcolor{keywordflow}{map}(
00163       reset_n       => reset_n,
00164       wrclk         => clk0,
00165       wrreq         => inst2_wrreq,
00166       data          => inst2_data,
00167       wrfull        => \textcolor{keywordflow}{open},
00168       wrempty       => \textcolor{keywordflow}{open},
00169       wrusedw       => \textcolor{keywordflow}{open},
00170       rdclk         => clk0,
00171       rdreq         => inst0_fifo_rdreq,
00172       q             => inst2_q,
00173       rdempty       => inst2_rdempty,
00174       rdusedw       => inst2_rdusedw 
00175 \textcolor{vhdlchar}{)}; 
00176 
00177 pulse\_gen\_inst3 : \textcolor{keywordflow}{entity} work.pulse_gen
00178    \textcolor{keywordflow}{port} \textcolor{keywordflow}{map}(
00179       clk         => clk0,
00180       reset_n     => reset_n,
00181       wait_cycles => inst3_wait_cycles,
00182       pulse       => inst3_pulse
00183    \textcolor{vhdlchar}{)};
00184    
00185 
00186 
00187 
00188 
00189 
00190 
00191 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{tb\_behave};
00192    
00193 
00194   
\end{DoxyCode}
