class AARCH64MachoRelocationHandler:
    def __init__(self):
        pass

    def can_relocate(self, header: dict) -> bool:
        return header.get('cpu_type') == 'CPU_TYPE_ARM_64'

    def is_paired_relocation(self, relocation_info: dict) -> bool:
        return relocation_info.get('type') in [ARM64_RELOC_SUBTRACTOR, ARM64_RELOC_ADDEND]

    def relocate(self, relocation: dict):
        if not relocation['requires_relocation']:
            return

        relocation_info = relocation['relocation_info']
        reloc_addr = relocation['relocation_address']
        target_addr = None
        addend_from_reloc = 0
        if relocation_info.get('type') == ARM64_RELOC_ADDEND:
            # ARM64_RELOC_ADDEND is a paired relocation, but it's a bit unique because it doesn't define its own relocation target...simply an addend value to be applied to the 2nd part of the relocation. We'll just save off the addend value and proceed as if the "extra" part of the relocation pair is a normal unpaired relocation.
            target_addr = relocation['target_address_extra']
            addend_from_reloc = relocation_info.get('value')
        else:
            target_addr = relocation['target_address']
            addend_from_reloc = 0

        orig = self.read(relocation)
        if relocation_info.get('type') in [ARM64_RELOC_UNSIGNED, ARM64_RELOC_POINTER_TO_GOT]:
            value = target_addr['offset'] + addend
            self.write(relocation, value)

        elif relocation_info.get('type') == ARM64_RELOC_SUBTRACTOR:
            target_addr_extra = relocation['target_address_extra']
            if orig > 0:
                self.write(relocation, target_addr_extra.add(orig).subtract(target_addr))
            else:
                self.write(relocation, target_addr.add(orig).subtract(target_addr_extra))

        elif relocation_info.get('type') == ARM64_RELOC_BRANCH26:
            addend = orig & 0x3ffffff
            value = (target_addr.subtract(reloc_addr) >> 2) + addend
            instr = orig | (value & 0x3ffffff)
            self.write(relocation, instr)

        elif relocation_info.get('type') in [ARM64_RELOC_PAGE21, ARM64_RELOC_GOT_LOAD_PAGE21]:
            # ADRP
            immlo = (orig >> 29) & 0x3
            immhi = (orig >> 5) & 0x7ffff
            addend = ((immhi << 2) | immlo) << 12
            addend += addend_from_reloc
            page_target = PG(target_addr['offset'] + addend)
            page_reloc = PG(reloc_addr['offset'])
            value = (page_target - page_reloc) >> 12 & 0x1fffff
            instr = (orig & 0x9f00001f) | ((value << 3) & 0x7ffffe0) | ((value & 0x3) << 29)
            self.write(relocation, instr)

        elif relocation_info.get('type') in [ARM64_RELOC_PAGEOFF12, ARM64_RELOC_GOT_LOAD_PAGEOFF12]:
            # LDR/STR
            size = (orig >> 30) & 0x3
            addend += (orig >> 10) & 0xfff
            value = ((target_addr['offset'] + addend) & 0xfff) >> size
            instr = orig | (value << 10)
        else:
            # ADD
            addend += (orig >> 10) & 0xfff
            value = (target_addr['offset'] + addend) & 0xfff
            instr = orig | (value << 10)

        self.write(relocation, instr)

    def read(self, relocation: dict):
        pass

    def write(self, relocation: dict, value: int):
        pass


def PG(addr: int) -> int:
    return addr & (~0xfff)


ARM64_RELOC_SUBTRACTOR = 'ARM64_RELOC_SUBTRACTOR'
ARM64_RELOC_ADDEND = 'ARM64_RELOC_ADDEND'
