<profile>

<section name = "Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_17_3'" level="0">
<item name = "Date">Fri Oct 21 13:15:53 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">dft_256</item>
<item name = "Solution">solution3 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1289, 1289, 12.890 us, 12.890 us, 1289, 1289, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_17_3">1287, 1287, 13, 5, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 53, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 348, 711, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 190, -</column>
<column name="Register">-, -, 494, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 2, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U3">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U4">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="cos_coefficients_table_U">dft_Pipeline_VITIS_LOOP_17_3_cos_coefficients_table_ROM_AUTO_1R, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="sin_coefficients_table_U">dft_Pipeline_VITIS_LOOP_17_3_sin_coefficients_table_ROM_AUTO_1R, 1, 0, 0, 0, 256, 32, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln17_fu_206_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln18_fu_220_p2">+, 0, 0, 15, 8, 8</column>
<column name="icmp_ln17_fu_200_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="ifzero_fu_232_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add235_fu_64">9, 2, 32, 64</column>
<column name="add4_fu_60">9, 2, 32, 64</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_add235_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_add4_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_index_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_n_1">9, 2, 9, 18</column>
<column name="grp_fu_159_p0">14, 3, 32, 96</column>
<column name="grp_fu_159_p1">14, 3, 32, 96</column>
<column name="grp_fu_163_p1">14, 3, 32, 96</column>
<column name="index_fu_56">9, 2, 8, 16</column>
<column name="n_fu_68">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add235_fu_64">32, 0, 32, 0</column>
<column name="add4_fu_60">32, 0, 32, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="cos_coefficients_table_load_reg_342">32, 0, 32, 0</column>
<column name="icmp_ln17_reg_314">1, 0, 1, 0</column>
<column name="icmp_ln17_reg_314_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ifzero_reg_333">1, 0, 1, 0</column>
<column name="imag_output_addr_reg_304">8, 0, 8, 0</column>
<column name="index_fu_56">8, 0, 8, 0</column>
<column name="mul1_reg_362">32, 0, 32, 0</column>
<column name="mul_reg_352">32, 0, 32, 0</column>
<column name="n_fu_68">9, 0, 9, 0</column>
<column name="real_output_addr_reg_309">8, 0, 8, 0</column>
<column name="reg_167">32, 0, 32, 0</column>
<column name="sin_coefficients_table_load_reg_347">32, 0, 32, 0</column>
<column name="temp_load_reg_337">32, 0, 32, 0</column>
<column name="ifzero_reg_333">64, 32, 1, 0</column>
<column name="imag_output_addr_reg_304">64, 32, 8, 0</column>
<column name="real_output_addr_reg_309">64, 32, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_17_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_17_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_17_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_17_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_17_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_17_3, return value</column>
<column name="bitcast_ln20">in, 32, ap_none, bitcast_ln20, scalar</column>
<column name="bitcast_ln19">in, 32, ap_none, bitcast_ln19, scalar</column>
<column name="imag_output_address0">out, 8, ap_memory, imag_output, array</column>
<column name="imag_output_ce0">out, 1, ap_memory, imag_output, array</column>
<column name="imag_output_we0">out, 1, ap_memory, imag_output, array</column>
<column name="imag_output_d0">out, 32, ap_memory, imag_output, array</column>
<column name="zext_ln15">in, 8, ap_none, zext_ln15, scalar</column>
<column name="real_output_address0">out, 8, ap_memory, real_output, array</column>
<column name="real_output_ce0">out, 1, ap_memory, real_output, array</column>
<column name="real_output_we0">out, 1, ap_memory, real_output, array</column>
<column name="real_output_d0">out, 32, ap_memory, real_output, array</column>
<column name="trunc_ln">in, 8, ap_none, trunc_ln, scalar</column>
<column name="temp_address0">out, 8, ap_memory, temp, array</column>
<column name="temp_ce0">out, 1, ap_memory, temp, array</column>
<column name="temp_q0">in, 32, ap_memory, temp, array</column>
</table>
</item>
</section>
</profile>
