# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
CLK(R)->CLK(R)	15.839   */1.523         */0.161         my_fpu_double/i_fpu_add/sum_reg[55]/D    1
CLK(R)->CLK(R)	15.839   */1.528         */0.161         my_fpu_double/i_fpu_sub/diff_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */1.548         */0.161         my_fpu_double/i_fpu_add/sum_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */1.627         */0.161         my_fpu_double/i_fpu_sub/diff_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */1.826         */0.161         my_fpu_double/i_fpu_add/sum_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */1.897         */0.161         my_fpu_double/i_fpu_sub/diff_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */2.101         */0.160         my_fpu_double/i_fpu_add/sum_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */2.172         */0.161         my_fpu_double/i_fpu_sub/diff_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */2.363         */0.161         my_fpu_double/i_fpu_add/sum_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */2.459         */0.161         my_fpu_double/i_fpu_sub/diff_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */2.655         */0.161         my_fpu_double/i_fpu_add/sum_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */2.730         */0.161         my_fpu_double/i_fpu_sub/diff_reg[49]/D    1
CLK(R)->CLK(R)	15.839   */2.742         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */2.865         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */2.937         */0.161         my_fpu_double/i_fpu_add/sum_reg[49]/D    1
CLK(R)->CLK(R)	15.839   */3.009         */0.161         my_fpu_double/i_fpu_sub/diff_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */3.154         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */3.223         */0.160         my_fpu_double/i_fpu_add/sum_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */3.295         */0.161         my_fpu_double/i_fpu_sub/diff_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */3.439         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */3.485         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[35]/D    1
CLK(R)->CLK(R)	15.838   */3.491         */0.162         my_fpu_double/i_fpu_add/sum_reg[47]/D    1
CLK(R)->CLK(R)	15.838   */3.592         */0.162         my_fpu_double/i_fpu_sub/diff_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */3.708         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */3.770         */0.161         my_fpu_double/i_fpu_sub/diff_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */3.784         */0.160         my_fpu_double/i_fpu_add/sum_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */3.810         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[34]/D    1
CLK(R)->CLK(R)	15.838   */3.915         */0.162         my_fpu_double/i_fpu_sub/diff_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */3.998         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */4.071         */0.161         my_fpu_double/i_fpu_add/sum_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */4.095         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[33]/D    1
CLK(R)->CLK(R)	15.838   */4.180         */0.162         my_fpu_double/i_fpu_sub/diff_reg[43]/D    1
CLK(R)->CLK(R)	15.839   */4.221         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */4.229         */0.161         my_fpu_double/i_fpu_add/sum_reg[44]/D    1
CLK(R)->CLK(R)	15.839   */4.280         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */4.371         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */4.389         */0.160         my_fpu_double/i_fpu_add/sum_reg[43]/D    1
CLK(R)->CLK(R)	15.838   */4.446         */0.162         my_fpu_double/i_fpu_sub/diff_reg[42]/D    1
CLK(R)->CLK(R)	15.839   */4.544         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */4.560         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */4.647         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */4.661         */0.160         my_fpu_double/i_fpu_add/sum_reg[42]/D    1
CLK(R)->CLK(R)	15.839   */4.724         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */4.743         */0.161         my_fpu_double/i_fpu_sub/diff_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */4.819         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */4.821         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */4.839         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */4.930         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */4.950         */0.161         my_fpu_double/i_fpu_add/sum_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */5.017         */0.161         my_fpu_double/i_fpu_sub/diff_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */5.059         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */5.094         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */5.126         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */5.188         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.214         */0.161         my_fpu_double/i_fpu_add/sum_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */5.261         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.300         */0.161         my_fpu_double/i_fpu_sub/diff_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */5.330         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */5.380         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.401         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */5.457         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */5.489         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */5.505         */0.161         my_fpu_double/i_fpu_add/sum_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */5.542         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */5.566         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[28]/D    1
CLK(R)->CLK(R)	15.838   */5.571         */0.162         my_fpu_double/i_fpu_sub/diff_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */5.609         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */5.662         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */5.688         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.755         */0.161         my_fpu_double/i_fpu_add/sum_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */5.765         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */5.817         */0.161         my_fpu_double/i_fpu_mul/product_j_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */5.859         */0.161         my_fpu_double/i_fpu_sub/diff_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */5.864         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */5.877         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */5.895         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.910         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */5.931         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */5.931         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */5.951         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */5.969         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */5.976         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */6.008         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */6.012         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */6.043         */0.161         my_fpu_double/i_fpu_add/sum_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */6.046         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */6.049         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */6.116         */0.161         my_fpu_double/i_fpu_mul/product_j_reg[26]/D    1
CLK(R)->CLK(R)	15.838   */6.134         */0.162         my_fpu_double/i_fpu_sub/diff_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */6.166         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */6.168         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */6.202         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */6.245         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */6.286         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */6.290         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */6.322         */0.160         my_fpu_double/i_fpu_add/sum_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */6.323         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */6.327         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */6.387         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */6.446         */0.161         my_fpu_double/i_fpu_sub/diff_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */6.446         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */6.456         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */6.479         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */6.541         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */6.564         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */6.569         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */6.579         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */6.600         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */6.601         */0.161         my_fpu_double/i_fpu_add/sum_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */6.612         */0.161         my_fpu_double/i_fpu_sub/diff_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.622         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */6.650         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */6.665         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.678         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */6.726         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */6.729         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.740         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[24]/D    1
CLK(R)->CLK(R)	15.838   */6.761         */0.162         my_fpu_double/i_fpu_sub/diff_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */6.768         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */6.787         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.826         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */6.838         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */6.852         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */6.852         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */6.867         */0.161         my_fpu_double/i_fpu_add/sum_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */6.875         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */6.875         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */6.879         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */6.883         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */6.904         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */6.926         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */6.952         */0.161         my_fpu_double/i_fpu_mul/product_j_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */6.956         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */6.960         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */6.986         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[39]/D    1
CLK(R)->CLK(R)	15.838   */7.007         */0.162         my_fpu_double/i_fpu_mul/product_e_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */7.022         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */7.034         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[23]/D    1
CLK(R)->CLK(R)	15.838   */7.034         */0.162         my_fpu_double/i_fpu_sub/diff_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */7.057         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */7.061         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */7.078         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */7.099         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */7.118         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */7.121         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */7.123         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */7.134         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */7.154         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */7.168         */0.161         my_fpu_double/i_fpu_add/sum_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */7.169         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */7.192         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */7.198         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */7.209         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */7.224         */0.161         my_fpu_double/i_fpu_mul/product_j_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */7.257         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */7.296         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[24]/D    1
CLK(R)->CLK(R)	15.838   */7.307         */0.162         my_fpu_double/i_fpu_sub/diff_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */7.308         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */7.328         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */7.336         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */7.341         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */7.348         */0.160         my_fpu_double/i_fpu_add/sum_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */7.351         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */7.367         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */7.383         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */7.396         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[28]/D    1
CLK(R)->CLK(R)	15.838   */7.396         */0.162         my_fpu_double/i_fpu_mul/sum_1_reg[28]/D    1
CLK(R)->CLK(R)	15.838   */7.403         */0.162         my_fpu_double/i_fpu_mul/product_h_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.430         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */7.437         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */7.443         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[38]/D    1
CLK(R)->CLK(R)	15.838   */7.458         */0.162         my_fpu_double/i_fpu_mul/product_g_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */7.502         */0.161         my_fpu_double/i_fpu_add/sum_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */7.503         */0.161         my_fpu_double/i_fpu_mul/product_j_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */7.508         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[33]/D    1
CLK(R)->CLK(R)	15.838   */7.520         */0.162         my_fpu_double/i_fpu_mul/sum_0_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */7.566         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */7.578         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */7.589         */0.161         my_fpu_double/i_fpu_sub/diff_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */7.596         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */7.607         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */7.610         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */7.631         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[27]/D    1
CLK(R)->CLK(R)	15.838   */7.658         */0.162         my_fpu_double/i_fpu_mul/product_a_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.670         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */7.670         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */7.680         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */7.682         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */7.692         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */7.704         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */7.739         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */7.751         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[20]/D    1
CLK(R)->CLK(R)	15.838   */7.759         */0.162         my_fpu_double/i_fpu_add/sum_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */7.765         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */7.783         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */7.840         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[29]/D    1
CLK(R)->CLK(R)	15.838   */7.844         */0.162         my_fpu_double/i_fpu_mul/sum_0_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */7.848         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */7.877         */0.161         my_fpu_double/i_fpu_sub/diff_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */7.881         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */7.882         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */7.888         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */7.918         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */7.946         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */7.951         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */7.966         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */7.968         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */7.989         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */7.989         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */8.013         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.013         */0.166         data_out_reg[2]/D    1
CLK(R)->CLK(R)	15.834   */8.024         */0.166         data_out_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */8.030         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[19]/D    1
CLK(R)->CLK(R)	15.838   */8.047         */0.162         my_fpu_double/i_fpu_mul/sum_0_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */8.061         */0.161         my_fpu_double/i_fpu_add/sum_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */8.069         */0.161         my_fpu_double/i_fpu_mul/product_j_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.085         */0.166         data_out_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */8.093         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */8.115         */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.116         */0.166         data_out_reg[1]/D    1
CLK(R)->CLK(R)	15.839   */8.123         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */8.143         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */8.152         */0.161         my_fpu_double/i_fpu_sub/diff_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */8.164         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */8.166         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */8.169         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[19]/D    1
CLK(R)->CLK(R)	15.833   */8.188         */0.167         opa_reg[9]/D    1
CLK(R)->CLK(R)	15.833   */8.191         */0.167         opa_reg[8]/D    1
CLK(R)->CLK(R)	15.833   */8.191         */0.167         opa_reg[7]/D    1
CLK(R)->CLK(R)	15.833   */8.191         */0.167         opa_reg[11]/D    1
CLK(R)->CLK(R)	15.833   */8.192         */0.167         opa_reg[20]/D    1
CLK(R)->CLK(R)	15.833   */8.192         */0.167         opa_reg[18]/D    1
CLK(R)->CLK(R)	15.833   */8.192         */0.167         opa_reg[14]/D    1
CLK(R)->CLK(R)	15.833   */8.192         */0.167         opa_reg[19]/D    1
CLK(R)->CLK(R)	15.833   */8.192         */0.167         opa_reg[6]/D    1
CLK(R)->CLK(R)	15.833   */8.192         */0.167         opa_reg[3]/D    1
CLK(R)->CLK(R)	15.834   */8.193         */0.166         opa_reg[15]/D    1
CLK(R)->CLK(R)	15.834   */8.193         */0.166         opa_reg[13]/D    1
CLK(R)->CLK(R)	15.834   */8.193         */0.166         opa_reg[10]/D    1
CLK(R)->CLK(R)	15.833   */8.193         */0.167         opa_reg[17]/D    1
CLK(R)->CLK(R)	15.834   */8.194         */0.166         opa_reg[12]/D    1
CLK(R)->CLK(R)	15.833   */8.195         */0.167         opa_reg[21]/D    1
CLK(R)->CLK(R)	15.834   */8.195         */0.166         opa_reg[16]/D    1
CLK(R)->CLK(R)	15.834   */8.195         */0.166         data_out_reg[4]/D    1
CLK(R)->CLK(R)	15.833   */8.196         */0.167         opa_reg[0]/D    1
CLK(R)->CLK(R)	15.834   */8.197         */0.166         opa_reg[22]/D    1
CLK(R)->CLK(R)	15.834   */8.199         */0.166         opa_reg[1]/D    1
CLK(R)->CLK(R)	15.834   */8.200         */0.166         opa_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */8.201         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[25]/D    1
CLK(R)->CLK(R)	15.833   */8.201         */0.167         opa_reg[2]/D    1
CLK(R)->CLK(R)	15.834   */8.202         */0.166         opa_reg[4]/D    1
CLK(R)->CLK(R)	15.833   */8.202         */0.167         opa_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.203         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[27]/D    1
CLK(R)->CLK(R)	15.833   */8.205         */0.167         opa_reg[27]/D    1
CLK(R)->CLK(R)	15.833   */8.205         */0.167         opa_reg[24]/D    1
CLK(R)->CLK(R)	15.834   */8.206         */0.166         opa_reg[28]/D    1
CLK(R)->CLK(R)	15.833   */8.206         */0.167         opa_reg[29]/D    1
CLK(R)->CLK(R)	15.833   */8.207         */0.167         opb_reg[15]/D    1
CLK(R)->CLK(R)	15.833   */8.208         */0.167         opa_reg[26]/D    1
CLK(R)->CLK(R)	15.833   */8.208         */0.167         opa_reg[25]/D    1
CLK(R)->CLK(R)	15.833   */8.208         */0.167         opb_reg[10]/D    1
CLK(R)->CLK(R)	15.833   */8.208         */0.167         opb_reg[7]/D    1
CLK(R)->CLK(R)	15.833   */8.209         */0.167         opb_reg[8]/D    1
CLK(R)->CLK(R)	15.833   */8.209         */0.167         opb_reg[14]/D    1
CLK(R)->CLK(R)	15.833   */8.209         */0.167         opb_reg[21]/D    1
CLK(R)->CLK(R)	15.833   */8.210         */0.167         opa_reg[30]/D    1
CLK(R)->CLK(R)	15.834   */8.211         */0.166         opb_reg[11]/D    1
CLK(R)->CLK(R)	15.834   */8.211         */0.166         opb_reg[9]/D    1
CLK(R)->CLK(R)	15.834   */8.211         */0.166         opb_reg[3]/D    1
CLK(R)->CLK(R)	15.833   */8.211         */0.167         opb_reg[16]/D    1
CLK(R)->CLK(R)	15.834   */8.212         */0.166         opb_reg[6]/D    1
CLK(R)->CLK(R)	15.834   */8.212         */0.166         opb_reg[13]/D    1
CLK(R)->CLK(R)	15.834   */8.212         */0.166         opb_reg[12]/D    1
CLK(R)->CLK(R)	15.834   */8.213         */0.166         opb_reg[17]/D    1
CLK(R)->CLK(R)	15.833   */8.214         */0.167         opb_reg[22]/D    1
CLK(R)->CLK(R)	15.833   */8.215         */0.167         opa_reg[31]/D    1
CLK(R)->CLK(R)	15.834   */8.215         */0.166         opb_reg[18]/D    1
CLK(R)->CLK(R)	15.834   */8.215         */0.166         opb_reg[20]/D    1
CLK(R)->CLK(R)	15.834   */8.215         */0.166         opb_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.216         */0.166         opb_reg[0]/D    1
CLK(R)->CLK(R)	15.834   */8.217         */0.166         opb_reg[5]/D    1
CLK(R)->CLK(R)	15.834   */8.217         */0.166         opb_reg[1]/D    1
CLK(R)->CLK(R)	15.839   */8.218         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[20]/D    1
CLK(R)->CLK(R)	15.834   */8.219         */0.166         opb_reg[23]/D    1
CLK(R)->CLK(R)	15.833   */8.220         */0.167         opb_reg[27]/D    1
CLK(R)->CLK(R)	15.833   */8.220         */0.167         opb_reg[28]/D    1
CLK(R)->CLK(R)	15.833   */8.220         */0.167         opb_reg[4]/D    1
CLK(R)->CLK(R)	15.834   */8.222         */0.166         opb_reg[2]/D    1
CLK(R)->CLK(R)	15.834   */8.224         */0.166         opb_reg[29]/D    1
CLK(R)->CLK(R)	15.834   */8.225         */0.166         opb_reg[25]/D    1
CLK(R)->CLK(R)	15.833   */8.225         */0.167         opb_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.226         */0.166         opb_reg[24]/D    1
CLK(R)->CLK(R)	15.833   */8.227         */0.167         opb_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */8.229         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[29]/D    1
CLK(R)->CLK(R)	15.833   */8.231         */0.167         opb_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */8.233         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */8.235         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */8.236         */0.161         my_fpu_double/i_fpu_mul/product_d_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.237         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.243         */0.166         data_out_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */8.263         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */8.264         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.279         */0.166         data_out_reg[16]/D    1
CLK(R)->CLK(R)	15.833   */8.283         */0.167         data_out_reg[24]/D    1
CLK(R)->CLK(R)	15.834   */8.283         */0.166         data_out_reg[29]/D    1
CLK(R)->CLK(R)	15.833   */8.284         */0.167         data_out_reg[22]/D    1
CLK(R)->CLK(R)	15.834   */8.284         */0.166         data_out_reg[28]/D    1
CLK(R)->CLK(R)	15.833   */8.284         */0.167         data_out_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.285         */0.166         data_out_reg[31]/D    1
CLK(R)->CLK(R)	15.834   */8.285         */0.166         data_out_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.285         */0.166         data_out_reg[30]/D    1
CLK(R)->CLK(R)	15.834   */8.285         */0.166         data_out_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.286         */0.166         data_out_reg[20]/D    1
CLK(R)->CLK(R)	15.834   */8.286         */0.166         data_out_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.286         */0.166         data_out_reg[18]/D    1
CLK(R)->CLK(R)	15.834   */8.287         */0.166         data_out_reg[23]/D    1
CLK(R)->CLK(R)	15.834   */8.287         */0.166         data_out_reg[17]/D    1
CLK(R)->CLK(R)	15.834   */8.288         */0.166         data_out_reg[21]/D    1
CLK(R)->CLK(R)	15.834   */8.292         */0.166         data_out_reg[13]/D    1
CLK(R)->CLK(R)	15.833   */8.292         */0.167         data_out_reg[10]/D    1
CLK(R)->CLK(R)	15.833   */8.292         */0.167         data_out_reg[11]/D    1
CLK(R)->CLK(R)	15.834   */8.292         */0.166         data_out_reg[14]/D    1
CLK(R)->CLK(R)	15.833   */8.294         */0.167         data_out_reg[6]/D    1
CLK(R)->CLK(R)	15.834   */8.294         */0.166         data_out_reg[8]/D    1
CLK(R)->CLK(R)	15.833   */8.294         */0.167         data_out_reg[12]/D    1
CLK(R)->CLK(R)	15.834   */8.294         */0.166         data_out_reg[9]/D    1
CLK(R)->CLK(R)	15.833   */8.295         */0.167         data_out_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */8.295         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[28]/D    1
CLK(R)->CLK(R)	15.834   */8.300         */0.166         data_out_reg[5]/D    1
CLK(R)->CLK(R)	15.832   */8.303         */0.168         opb_reg[38]/D    1
CLK(R)->CLK(R)	15.833   */8.304         */0.167         opb_reg[43]/D    1
CLK(R)->CLK(R)	15.833   */8.304         */0.167         opb_reg[42]/D    1
CLK(R)->CLK(R)	15.833   */8.305         */0.167         opb_reg[35]/D    1
CLK(R)->CLK(R)	15.833   */8.306         */0.167         opb_reg[48]/D    1
CLK(R)->CLK(R)	15.833   */8.306         */0.167         opb_reg[40]/D    1
CLK(R)->CLK(R)	15.833   */8.307         */0.167         opb_reg[44]/D    1
CLK(R)->CLK(R)	15.833   */8.307         */0.167         opb_reg[45]/D    1
CLK(R)->CLK(R)	15.833   */8.307         */0.167         opb_reg[49]/D    1
CLK(R)->CLK(R)	15.833   */8.307         */0.167         opb_reg[47]/D    1
CLK(R)->CLK(R)	15.833   */8.308         */0.167         opb_reg[41]/D    1
CLK(R)->CLK(R)	15.833   */8.308         */0.167         opb_reg[46]/D    1
CLK(R)->CLK(R)	15.833   */8.308         */0.167         opb_reg[39]/D    1
CLK(R)->CLK(R)	15.833   */8.309         */0.167         opb_reg[50]/D    1
CLK(R)->CLK(R)	15.833   */8.309         */0.167         opb_reg[33]/D    1
CLK(R)->CLK(R)	15.833   */8.312         */0.167         opb_reg[51]/D    1
CLK(R)->CLK(R)	15.833   */8.313         */0.167         opb_reg[32]/D    1
CLK(R)->CLK(R)	15.833   */8.315         */0.167         opb_reg[34]/D    1
CLK(R)->CLK(R)	15.833   */8.315         */0.167         opb_reg[36]/D    1
CLK(R)->CLK(R)	15.833   */8.316         */0.167         opb_reg[59]/D    1
CLK(R)->CLK(R)	15.833   */8.317         */0.167         opb_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */8.317         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[18]/D    1
CLK(R)->CLK(R)	15.833   */8.318         */0.167         opb_reg[57]/D    1
CLK(R)->CLK(R)	15.833   */8.318         */0.167         opb_reg[56]/D    1
CLK(R)->CLK(R)	15.833   */8.320         */0.167         opb_reg[60]/D    1
CLK(R)->CLK(R)	15.833   */8.320         */0.167         opb_reg[55]/D    1
CLK(R)->CLK(R)	15.833   */8.320         */0.167         opb_reg[52]/D    1
CLK(R)->CLK(R)	15.833   */8.320         */0.167         opb_reg[54]/D    1
CLK(R)->CLK(R)	15.833   */8.320         */0.167         opb_reg[53]/D    1
CLK(R)->CLK(R)	15.833   */8.323         */0.167         opb_reg[61]/D    1
CLK(R)->CLK(R)	15.833   */8.324         */0.167         opb_reg[58]/D    1
CLK(R)->CLK(R)	15.833   */8.329         */0.167         opb_reg[62]/D    1
CLK(R)->CLK(R)	15.833   */8.332         */0.167         opb_reg[63]/D    1
CLK(R)->CLK(R)	15.839   */8.337         */0.161         my_fpu_double/i_fpu_mul/product_d_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */8.350         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */8.351         */0.161         my_fpu_double/i_fpu_add/sum_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */8.378         */0.161         my_fpu_double/i_fpu_mul/product_d_reg[23]/D    1
CLK(R)->CLK(R)	15.833   */8.379         */0.167         opa_reg[46]/D    1
CLK(R)->CLK(R)	15.833   */8.380         */0.167         opa_reg[42]/D    1
CLK(R)->CLK(R)	15.833   */8.381         */0.167         opa_reg[50]/D    1
CLK(R)->CLK(R)	15.833   */8.381         */0.167         opa_reg[47]/D    1
CLK(R)->CLK(R)	15.833   */8.381         */0.167         opa_reg[35]/D    1
CLK(R)->CLK(R)	15.833   */8.382         */0.167         opa_reg[44]/D    1
CLK(R)->CLK(R)	15.833   */8.382         */0.167         opa_reg[43]/D    1
CLK(R)->CLK(R)	15.833   */8.382         */0.167         opa_reg[39]/D    1
CLK(R)->CLK(R)	15.833   */8.382         */0.167         opa_reg[40]/D    1
CLK(R)->CLK(R)	15.833   */8.383         */0.167         opa_reg[48]/D    1
CLK(R)->CLK(R)	15.833   */8.383         */0.167         opa_reg[41]/D    1
CLK(R)->CLK(R)	15.833   */8.383         */0.167         opa_reg[38]/D    1
CLK(R)->CLK(R)	15.833   */8.384         */0.167         opa_reg[51]/D    1
CLK(R)->CLK(R)	15.834   */8.384         */0.166         opa_reg[45]/D    1
CLK(R)->CLK(R)	15.833   */8.385         */0.167         opa_reg[34]/D    1
CLK(R)->CLK(R)	15.834   */8.385         */0.166         opa_reg[49]/D    1
CLK(R)->CLK(R)	15.833   */8.386         */0.167         opa_reg[32]/D    1
CLK(R)->CLK(R)	15.833   */8.387         */0.167         opa_reg[33]/D    1
CLK(R)->CLK(R)	15.833   */8.391         */0.167         opa_reg[36]/D    1
CLK(R)->CLK(R)	15.833   */8.391         */0.167         opa_reg[57]/D    1
CLK(R)->CLK(R)	15.833   */8.392         */0.167         opa_reg[37]/D    1
CLK(R)->CLK(R)	15.833   */8.392         */0.167         opa_reg[52]/D    1
CLK(R)->CLK(R)	15.833   */8.393         */0.167         opa_reg[55]/D    1
CLK(R)->CLK(R)	15.833   */8.394         */0.167         opa_reg[54]/D    1
CLK(R)->CLK(R)	15.833   */8.394         */0.167         opa_reg[61]/D    1
CLK(R)->CLK(R)	15.833   */8.395         */0.167         opa_reg[60]/D    1
CLK(R)->CLK(R)	15.833   */8.395         */0.167         opa_reg[59]/D    1
CLK(R)->CLK(R)	15.833   */8.395         */0.167         opa_reg[62]/D    1
CLK(R)->CLK(R)	15.839   */8.396         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.396         */0.166         opa_reg[56]/D    1
CLK(R)->CLK(R)	15.833   */8.396         */0.167         opa_reg[58]/D    1
CLK(R)->CLK(R)	15.834   */8.396         */0.166         opa_reg[53]/D    1
CLK(R)->CLK(R)	15.838   */8.399         */0.162         my_fpu_double/i_fpu_mul/product_e_reg[20]/D    1
CLK(R)->CLK(R)	15.834   */8.405         */0.166         opa_reg[63]/D    1
CLK(R)->CLK(R)	15.839   */8.429         */0.161         my_fpu_double/i_fpu_sub/diff_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */8.438         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */8.450         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */8.456         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */8.474         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */8.480         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[24]/D    1
CLK(R)->CLK(R)	15.838   */8.493         */0.162         my_fpu_double/i_fpu_mul/product_a_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */8.514         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */8.515         */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */8.524         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.541         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */8.547         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */8.582         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */8.597         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */8.626         */0.161         my_fpu_double/i_fpu_mul/product_j_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */8.643         */0.161         my_fpu_double/i_fpu_add/sum_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */8.656         */0.161         my_fpu_double/i_fpu_mul/product_d_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */8.664         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[24]/D    1
CLK(R)->CLK(R)	15.838   */8.671         */0.162         my_fpu_double/i_fpu_mul/product_e_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */8.701         */0.161         my_fpu_double/i_fpu_sub/diff_reg[26]/D    1
CLK(R)->CLK(R)	15.833   */8.717         */0.167         op_misc_reg[4]/D    1
CLK(R)->CLK(R)	15.834   */8.721         */0.166         op_misc_reg[2]/D    1
CLK(R)->CLK(R)	15.834   */8.721         */0.166         op_misc_reg[0]/D    1
CLK(R)->CLK(R)	15.834   */8.722         */0.166         op_misc_reg[1]/D    1
CLK(R)->CLK(R)	15.834   */8.723         */0.166         op_misc_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */8.725         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */8.731         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.732         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */8.767         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.780         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */8.784         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.793         */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.799         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.800         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.804         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */8.823         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.872         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */8.884         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */8.908         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */8.923         */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */8.931         */0.161         my_fpu_double/i_fpu_add/sum_reg[26]/D    1
CLK(R)->CLK(R)	15.841   */8.937         */0.159         trigger_fpu_reg/D    1
CLK(R)->CLK(R)	15.840   */8.947         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */8.959         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */8.963         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */8.968         */0.161         my_fpu_double/i_fpu_sub/diff_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */8.974         */0.161         my_fpu_double/i_fpu_mul/sum_6_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */9.000         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */9.010         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */9.011         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */9.011         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */9.033         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[55]/D    1
CLK(R)->CLK(R)	15.839   */9.047         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */9.054         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */9.059         */0.161         my_fpu_double/i_fpu_mul/sum_6_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */9.066         */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */9.066         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.077         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */9.080         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.081         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */9.093         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */9.096         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */9.140         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */9.145         */0.161         my_fpu_double/i_fpu_mul/sum_6_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */9.147         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */9.177         */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */9.179         */0.161         my_fpu_double/i_fpu_mul/product_j_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */9.209         */0.161         my_fpu_double/i_fpu_add/sum_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */9.225         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.234         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */9.239         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */9.256         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */9.269         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[26]/D    1
CLK(R)->CLK(R)	15.838   */9.284         */0.162         my_fpu_double/i_fpu_sub/diff_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */9.287         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */9.289         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.292         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.303         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */9.324         */0.161         my_fpu_double/i_fpu_mul/sum_6_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */9.326         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.345         */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */9.347         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.355         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.355         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.359         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.364         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */9.379         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */9.389         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.423         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.441         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */9.444         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.466         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */9.472         */0.161         my_fpu_double/i_fpu_sub/diff_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.482         */0.160         my_fpu_double/i_fpu_add/sum_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */9.490         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */9.500         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.502         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */9.503         */0.161         my_fpu_double/i_fpu_mul/product_d_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.521         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.565         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */9.573         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */9.574         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */9.578         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.604         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */9.608         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.612         */0.161         my_fpu_double/i_fpu_mul/sum_6_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.618         */0.161         my_fpu_double/i_fpu_sub/diff_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */9.618         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[50]/D    1
CLK(R)->CLK(R)	15.840   */9.624         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.626         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.635         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.642         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.663         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */9.664         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.685         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.720         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */9.728         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[49]/D    1
CLK(R)->CLK(R)	15.839   */9.731         */0.161         my_fpu_double/i_fpu_mul/product_j_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */9.764         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.765         */0.161         my_fpu_double/i_fpu_add/sum_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.793         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */9.815         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.850         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */9.851         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */9.853         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */9.863         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.869         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.870         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.879         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.890         */0.161         my_fpu_double/i_fpu_mul/sum_6_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.891         */0.161         my_fpu_double/i_fpu_sub/diff_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.910         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.911         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.913         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.925         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.944         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[19]/D    1
CLK(R)->CLK(R)	15.838   */9.945         */0.162         my_fpu_double/i_fpu_mul/product_h_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */9.963         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[47]/D    1
CLK(R)->CLK(R)	15.839   */9.999         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */10.004        */0.161         my_fpu_double/i_fpu_mul/product_j_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.042        */0.160         my_fpu_double/i_fpu_add/sum_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */10.068        */0.161         my_fpu_double/i_fpu_mul/product_d_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */10.078        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */10.098        */0.161         my_fpu_double/i_fpu_mul/product_e_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */10.122        */0.161         my_fpu_double/i_fpu_mul/product_f_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */10.135        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.141        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.148        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.149        */0.161         my_fpu_double/i_fpu_mul/product_a_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */10.158        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.176        */0.161         my_fpu_double/i_fpu_mul/sum_6_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.177        */0.161         my_fpu_double/i_fpu_sub/diff_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */10.189        */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.191        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */10.194        */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.195        */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.204        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.223        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */10.232        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.276        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */10.285        */0.161         my_fpu_double/i_fpu_mul/product_j_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */10.310        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */10.345        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[16]/D    1
CLK(R)->CLK(R)	15.805   */10.347        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */10.350        */0.160         my_fpu_double/i_fpu_add/sum_reg[21]/D    1
CLK(R)->CLK(R)	15.806   */10.352        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[24]/D    1
CLK(R)->CLK(R)	15.806   */10.352        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[25]/D    1
CLK(R)->CLK(R)	15.806   */10.353        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[29]/D    1
CLK(R)->CLK(R)	15.806   */10.353        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[23]/D    1
CLK(R)->CLK(R)	15.806   */10.354        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[6]/D    1
CLK(R)->CLK(R)	15.807   */10.354        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[27]/D    1
CLK(R)->CLK(R)	15.807   */10.356        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[9]/D    1
CLK(R)->CLK(R)	15.806   */10.357        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[44]/D    1
CLK(R)->CLK(R)	15.806   */10.357        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_reg[13]/D    1
CLK(R)->CLK(R)	15.807   */10.357        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[28]/D    1
CLK(R)->CLK(R)	15.807   */10.359        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[8]/D    1
CLK(R)->CLK(R)	15.807   */10.360        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[31]/D    1
CLK(R)->CLK(R)	15.816   */10.362        */0.184         my_fpu_double/i_fpu_exceptions/out_inf_reg[7]/D    1
CLK(R)->CLK(R)	15.807   */10.362        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[21]/D    1
CLK(R)->CLK(R)	15.806   */10.362        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_reg[40]/D    1
CLK(R)->CLK(R)	15.806   */10.362        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_reg[35]/D    1
CLK(R)->CLK(R)	15.807   */10.363        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[22]/D    1
CLK(R)->CLK(R)	15.807   */10.363        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_reg[12]/D    1
CLK(R)->CLK(R)	15.807   */10.363        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[43]/D    1
CLK(R)->CLK(R)	15.807   */10.363        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[39]/D    1
CLK(R)->CLK(R)	15.807   */10.364        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_reg[16]/D    1
CLK(R)->CLK(R)	15.807   */10.364        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[20]/D    1
CLK(R)->CLK(R)	15.807   */10.364        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[38]/D    1
CLK(R)->CLK(R)	15.807   */10.364        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_reg[46]/D    1
CLK(R)->CLK(R)	15.806   */10.364        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_reg[29]/D    1
CLK(R)->CLK(R)	15.807   */10.365        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_reg[3]/D    1
CLK(R)->CLK(R)	15.807   */10.365        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_reg[18]/D    1
CLK(R)->CLK(R)	15.816   */10.365        */0.184         my_fpu_double/i_fpu_exceptions/out_inf_reg[30]/D    1
CLK(R)->CLK(R)	15.816   */10.365        */0.184         my_fpu_double/i_fpu_exceptions/out_inf_reg[5]/D    1
CLK(R)->CLK(R)	15.807   */10.365        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_reg[0]/D    1
CLK(R)->CLK(R)	15.808   */10.366        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[17]/D    1
CLK(R)->CLK(R)	15.807   */10.366        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_reg[48]/D    1
CLK(R)->CLK(R)	15.808   */10.366        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[10]/D    1
CLK(R)->CLK(R)	15.808   */10.367        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[11]/D    1
CLK(R)->CLK(R)	15.807   */10.367        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_reg[23]/D    1
CLK(R)->CLK(R)	15.808   */10.367        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[19]/D    1
CLK(R)->CLK(R)	15.808   */10.368        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[40]/D    1
CLK(R)->CLK(R)	15.808   */10.368        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[15]/D    1
CLK(R)->CLK(R)	15.807   */10.368        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[4]/D    1
CLK(R)->CLK(R)	15.808   */10.368        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[14]/D    1
CLK(R)->CLK(R)	15.808   */10.368        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[45]/D    1
CLK(R)->CLK(R)	15.807   */10.368        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_reg[41]/D    1
CLK(R)->CLK(R)	15.816   */10.368        */0.184         my_fpu_double/i_fpu_exceptions/out_inf_reg[49]/D    1
CLK(R)->CLK(R)	15.808   */10.368        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[47]/D    1
CLK(R)->CLK(R)	15.817   */10.368        */0.183         my_fpu_double/i_fpu_exceptions/out_inf_reg[41]/D    1
CLK(R)->CLK(R)	15.817   */10.369        */0.183         my_fpu_double/i_fpu_exceptions/out_inf_reg[51]/D    1
CLK(R)->CLK(R)	15.808   */10.369        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[21]/D    1
CLK(R)->CLK(R)	15.807   */10.369        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_reg[44]/D    1
CLK(R)->CLK(R)	15.808   */10.370        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[22]/D    1
CLK(R)->CLK(R)	15.808   */10.370        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[39]/D    1
CLK(R)->CLK(R)	15.807   */10.370        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_reg[24]/D    1
CLK(R)->CLK(R)	15.807   */10.370        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_reg[49]/D    1
CLK(R)->CLK(R)	15.817   */10.371        */0.183         my_fpu_double/i_fpu_exceptions/out_inf_reg[50]/D    1
CLK(R)->CLK(R)	15.808   */10.371        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[38]/D    1
CLK(R)->CLK(R)	15.808   */10.371        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[25]/D    1
CLK(R)->CLK(R)	15.808   */10.371        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[34]/D    1
CLK(R)->CLK(R)	15.808   */10.371        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[42]/D    1
CLK(R)->CLK(R)	15.817   */10.372        */0.183         my_fpu_double/i_fpu_exceptions/out_inf_reg[42]/D    1
CLK(R)->CLK(R)	15.808   */10.372        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[28]/D    1
CLK(R)->CLK(R)	15.808   */10.372        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[43]/D    1
CLK(R)->CLK(R)	15.808   */10.373        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[27]/D    1
CLK(R)->CLK(R)	15.815   */10.373        */0.185         my_fpu_double/i_fpu_exceptions/out_inf_reg[33]/D    1
CLK(R)->CLK(R)	15.808   */10.374        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[26]/D    1
CLK(R)->CLK(R)	15.809   */10.375        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[37]/D    1
CLK(R)->CLK(R)	15.813   */10.375        */0.187         my_fpu_double/i_fpu_exceptions/out_inf_reg[10]/D    1
CLK(R)->CLK(R)	15.813   */10.376        */0.187         my_fpu_double/i_fpu_exceptions/out_inf_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */10.378        */0.161         my_fpu_double/i_fpu_mul/product_e_reg[13]/D    1
CLK(R)->CLK(R)	15.813   */10.379        */0.187         my_fpu_double/i_fpu_exceptions/out_inf_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */10.398        */0.161         my_fpu_double/i_fpu_mul/product_f_reg[11]/D    1
CLK(R)->CLK(R)	15.808   */10.416        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */10.416        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[17]/D    1
CLK(R)->CLK(R)	15.808   */10.417        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */10.419        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[17]/D    1
CLK(R)->CLK(R)	15.809   */10.419        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[15]/D    1
CLK(R)->CLK(R)	15.808   */10.419        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[47]/D    1
CLK(R)->CLK(R)	15.809   */10.419        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[14]/D    1
CLK(R)->CLK(R)	15.809   */10.420        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[17]/D    1
CLK(R)->CLK(R)	15.809   */10.421        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */10.421        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[11]/D    1
CLK(R)->CLK(R)	15.808   */10.421        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[41]/D    1
CLK(R)->CLK(R)	15.809   */10.421        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[3]/D    1
CLK(R)->CLK(R)	15.810   */10.422        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[16]/D    1
CLK(R)->CLK(R)	15.809   */10.423        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[22]/D    1
CLK(R)->CLK(R)	15.809   */10.423        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[21]/D    1
CLK(R)->CLK(R)	15.810   */10.423        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[11]/D    1
CLK(R)->CLK(R)	15.809   */10.423        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */10.423        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[43]/D    1
CLK(R)->CLK(R)	15.810   */10.424        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[18]/D    1
CLK(R)->CLK(R)	15.808   */10.424        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[24]/D    1
CLK(R)->CLK(R)	15.809   */10.424        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[27]/D    1
CLK(R)->CLK(R)	15.810   */10.424        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[40]/D    1
CLK(R)->CLK(R)	15.809   */10.424        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[48]/D    1
CLK(R)->CLK(R)	15.810   */10.425        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[10]/D    1
CLK(R)->CLK(R)	15.809   */10.425        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[43]/D    1
CLK(R)->CLK(R)	15.809   */10.425        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[42]/D    1
CLK(R)->CLK(R)	15.810   */10.426        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[39]/D    1
CLK(R)->CLK(R)	15.810   */10.426        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[19]/D    1
CLK(R)->CLK(R)	15.810   */10.428        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[45]/D    1
CLK(R)->CLK(R)	15.810   */10.429        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[28]/D    1
CLK(R)->CLK(R)	15.810   */10.430        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[29]/D    1
CLK(R)->CLK(R)	15.810   */10.430        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[49]/D    1
CLK(R)->CLK(R)	15.811   */10.430        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[23]/D    1
CLK(R)->CLK(R)	15.810   */10.431        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[44]/D    1
CLK(R)->CLK(R)	15.810   */10.431        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[26]/D    1
CLK(R)->CLK(R)	15.810   */10.432        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[25]/D    1
CLK(R)->CLK(R)	15.810   */10.433        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */10.434        */0.161         my_fpu_double/i_fpu_mul/product_a_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */10.434        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[17]/D    1
CLK(R)->CLK(R)	15.904   10.450/*        0.096/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */10.461        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[17]/D    1
CLK(R)->CLK(R)	15.838   */10.462        */0.162         my_fpu_double/i_fpu_sub/diff_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */10.469        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[17]/D    1
CLK(R)->CLK(R)	15.838   */10.473        */0.162         my_fpu_double/i_fpu_mul/sum_1_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */10.474        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[17]/D    1
CLK(R)->CLK(R)	15.922   10.481/*        0.078/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[9]/D    1
CLK(R)->CLK(R)	15.922   10.481/*        0.078/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */10.481        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */10.497        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[11]/D    1
CLK(R)->CLK(R)	15.922   10.501/*        0.078/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */10.514        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */10.514        */0.161         my_fpu_double/i_fpu_add/sum_reg[20]/D    1
CLK(R)->CLK(R)	15.803   */10.520        */0.197         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[37]/D    1
CLK(R)->CLK(R)	15.803   */10.523        */0.197         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[5]/D    1
CLK(R)->CLK(R)	15.803   */10.526        */0.197         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[36]/D    1
CLK(R)->CLK(R)	15.804   */10.526        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[4]/D    1
CLK(R)->CLK(R)	15.804   */10.526        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[8]/D    1
CLK(R)->CLK(R)	15.804   */10.527        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[35]/D    1
CLK(R)->CLK(R)	15.804   */10.527        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[1]/D    1
CLK(R)->CLK(R)	15.804   */10.528        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[7]/D    1
CLK(R)->CLK(R)	15.805   */10.528        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[50]/D    1
CLK(R)->CLK(R)	15.804   */10.528        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[9]/D    1
CLK(R)->CLK(R)	15.804   */10.529        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[34]/D    1
CLK(R)->CLK(R)	15.804   */10.529        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[20]/D    1
CLK(R)->CLK(R)	15.805   */10.529        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[6]/D    1
CLK(R)->CLK(R)	15.898   10.529/*        0.102/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[11]/D    1
CLK(R)->CLK(R)	15.805   */10.531        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[32]/D    1
CLK(R)->CLK(R)	15.805   */10.532        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[2]/D    1
CLK(R)->CLK(R)	15.805   */10.532        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[33]/D    1
CLK(R)->CLK(R)	15.902   10.536/*        0.098/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[10]/D    1
CLK(R)->CLK(R)	15.904   10.540/*        0.096/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */10.547        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[42]/D    1
CLK(R)->CLK(R)	15.903   10.549/*        0.097/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.565        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */10.572        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[10]/D    1
CLK(R)->CLK(R)	15.904   10.601/*        0.096/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.903   10.604/*        0.097/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[15]/D    1
CLK(R)->CLK(R)	15.897   10.604/*        0.103/*         my_fpu_double/i_fpu_exceptions/in_et_zero_reg/D    1
CLK(R)->CLK(R)	15.883   10.605/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[99]/D    1
CLK(R)->CLK(R)	15.883   10.608/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[83]/D    1
CLK(R)->CLK(R)	15.883   10.609/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[102]/D    1
CLK(R)->CLK(R)	15.890   10.609/*        0.110/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[51]/D    1
CLK(R)->CLK(R)	15.883   10.610/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[94]/D    1
CLK(R)->CLK(R)	15.903   10.613/*        0.097/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.884   10.614/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[90]/D    1
CLK(R)->CLK(R)	15.882   10.614/*        0.118/*         my_fpu_double/i_fpu_mul/product_2_reg[70]/D    1
CLK(R)->CLK(R)	15.892   10.616/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[53]/D    1
CLK(R)->CLK(R)	15.884   10.618/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[86]/D    1
CLK(R)->CLK(R)	15.883   10.618/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[100]/D    1
CLK(R)->CLK(R)	15.883   10.619/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[98]/D    1
CLK(R)->CLK(R)	15.883   10.619/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[80]/D    1
CLK(R)->CLK(R)	15.883   10.619/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[103]/D    1
CLK(R)->CLK(R)	15.884   10.619/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[75]/D    1
CLK(R)->CLK(R)	15.883   10.619/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[88]/D    1
CLK(R)->CLK(R)	15.884   10.620/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[78]/D    1
CLK(R)->CLK(R)	15.883   10.620/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[87]/D    1
CLK(R)->CLK(R)	15.883   10.620/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[89]/D    1
CLK(R)->CLK(R)	15.884   10.621/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[105]/D    1
CLK(R)->CLK(R)	15.883   10.621/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[62]/D    1
CLK(R)->CLK(R)	15.884   10.622/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[101]/D    1
CLK(R)->CLK(R)	15.839   */10.622        */0.161         my_fpu_double/i_fpu_mul/product_d_reg[15]/D    1
CLK(R)->CLK(R)	15.883   10.622/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[92]/D    1
CLK(R)->CLK(R)	15.883   10.622/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[85]/D    1
CLK(R)->CLK(R)	15.884   10.623/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[91]/D    1
CLK(R)->CLK(R)	15.884   10.623/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[96]/D    1
CLK(R)->CLK(R)	15.883   10.623/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[74]/D    1
CLK(R)->CLK(R)	15.884   10.624/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[95]/D    1
CLK(R)->CLK(R)	15.883   10.625/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[73]/D    1
CLK(R)->CLK(R)	15.884   10.625/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[97]/D    1
CLK(R)->CLK(R)	15.884   10.626/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[104]/D    1
CLK(R)->CLK(R)	15.884   10.626/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[93]/D    1
CLK(R)->CLK(R)	15.884   10.626/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[84]/D    1
CLK(R)->CLK(R)	15.884   10.627/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[67]/D    1
CLK(R)->CLK(R)	15.884   10.627/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[82]/D    1
CLK(R)->CLK(R)	15.883   10.627/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[60]/D    1
CLK(R)->CLK(R)	15.884   10.628/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[77]/D    1
CLK(R)->CLK(R)	15.884   10.629/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[79]/D    1
CLK(R)->CLK(R)	15.884   10.629/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[81]/D    1
CLK(R)->CLK(R)	15.883   10.630/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[71]/D    1
CLK(R)->CLK(R)	15.884   10.631/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[76]/D    1
CLK(R)->CLK(R)	15.884   10.632/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[72]/D    1
CLK(R)->CLK(R)	15.884   10.633/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[61]/D    1
CLK(R)->CLK(R)	15.884   10.634/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[58]/D    1
CLK(R)->CLK(R)	15.884   10.635/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[68]/D    1
CLK(R)->CLK(R)	15.884   10.636/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[63]/D    1
CLK(R)->CLK(R)	15.884   10.637/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[65]/D    1
CLK(R)->CLK(R)	15.893   10.638/*        0.107/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[52]/D    1
CLK(R)->CLK(R)	15.885   10.641/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[69]/D    1
CLK(R)->CLK(R)	15.884   10.641/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[66]/D    1
CLK(R)->CLK(R)	15.884   10.642/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[64]/D    1
CLK(R)->CLK(R)	15.898   10.655/*        0.102/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */10.656        */0.161         my_fpu_double/i_fpu_mul/product_e_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */10.663        */0.161         my_fpu_double/i_fpu_add/sum_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */10.665        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */10.666        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[41]/D    1
CLK(R)->CLK(R)	15.919   10.674/*        0.081/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */10.678        */0.161         my_fpu_double/i_fpu_mul/product_f_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */10.690        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[10]/D    1
CLK(R)->CLK(R)	15.886   10.694/*        0.114/*         my_fpu_double/i_fpu_mul/product_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */10.695        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */10.696        */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */10.700        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */10.702        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */10.702        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */10.703        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */10.706        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[38]/D    1
CLK(R)->CLK(R)	15.838   */10.707        */0.162         my_fpu_double/i_fpu_sub/diff_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.707        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */10.707        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */10.707        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */10.708        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */10.709        */0.161         my_fpu_double/i_fpu_mul/product_a_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */10.709        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */10.710        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */10.712        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */10.713        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[36]/D    1
CLK(R)->CLK(R)	15.894   10.713/*        0.106/*         my_fpu_double/i_fpu_mul/a_is_zero_reg/D    1
CLK(R)->CLK(R)	15.839   */10.726        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */10.728        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */10.746        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */10.754        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */10.764        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */10.765        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */10.767        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */10.771        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */10.772        */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */10.773        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */10.773        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */10.776        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */10.777        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */10.777        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */10.778        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[36]/D    1
CLK(R)->CLK(R)	15.888   10.781/*        0.112/*         my_fpu_double/i_fpu_exceptions/opa_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.840   */10.781        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */10.782        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[32]/D    1
CLK(R)->CLK(R)	15.875   10.783/*        0.125/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[20]/D    1
CLK(R)->CLK(R)	15.890   10.784/*        0.110/*         my_fpu_double/i_fpu_exceptions/opb_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.840   */10.784        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */10.784        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[33]/D    1
CLK(R)->CLK(R)	15.875   10.785/*        0.125/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */10.785        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[40]/D    1
CLK(R)->CLK(R)	15.876   10.786/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[6]/D    1
CLK(R)->CLK(R)	15.895   10.788/*        0.105/*         my_fpu_double/i_fpu_mul/b_is_zero_reg/D    1
CLK(R)->CLK(R)	15.876   10.789/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */10.789        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[16]/D    1
CLK(R)->CLK(R)	15.876   10.789/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[5]/D    1
CLK(R)->CLK(R)	15.877   10.791/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[7]/D    1
CLK(R)->CLK(R)	15.877   10.793/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[1]/D    1
CLK(R)->CLK(R)	15.877   10.794/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[9]/D    1
CLK(R)->CLK(R)	15.877   10.794/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[30]/D    1
CLK(R)->CLK(R)	15.877   10.794/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[4]/D    1
CLK(R)->CLK(R)	15.877   10.795/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[37]/D    1
CLK(R)->CLK(R)	15.877   10.795/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[36]/D    1
CLK(R)->CLK(R)	15.877   10.795/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[32]/D    1
CLK(R)->CLK(R)	15.877   10.795/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[8]/D    1
CLK(R)->CLK(R)	15.877   10.796/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[31]/D    1
CLK(R)->CLK(R)	15.889   10.799/*        0.111/*         my_fpu_double/i_fpu_exceptions/opb_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.888   10.804/*        0.112/*         my_fpu_double/i_fpu_exceptions/opa_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.885   10.809/*        0.115/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[51]/D    1
CLK(R)->CLK(R)	15.874   10.810/*        0.126/*         my_fpu_double/i_fpu_exceptions/out_1_reg[27]/D    1
CLK(R)->CLK(R)	15.874   10.813/*        0.126/*         my_fpu_double/i_fpu_exceptions/out_2_reg[59]/D    1
CLK(R)->CLK(R)	15.875   10.814/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[62]/D    1
CLK(R)->CLK(R)	15.875   10.816/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[23]/D    1
CLK(R)->CLK(R)	15.875   10.818/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[55]/D    1
CLK(R)->CLK(R)	15.875   10.818/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[58]/D    1
CLK(R)->CLK(R)	15.875   10.819/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[62]/D    1
CLK(R)->CLK(R)	15.876   10.819/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[58]/D    1
CLK(R)->CLK(R)	15.876   10.820/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[54]/D    1
CLK(R)->CLK(R)	15.875   10.821/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[57]/D    1
CLK(R)->CLK(R)	15.876   10.821/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[57]/D    1
CLK(R)->CLK(R)	15.876   10.821/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[25]/D    1
CLK(R)->CLK(R)	15.876   10.821/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[53]/D    1
CLK(R)->CLK(R)	15.876   10.822/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[55]/D    1
CLK(R)->CLK(R)	15.875   10.822/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[56]/D    1
CLK(R)->CLK(R)	15.876   10.822/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[51]/D    1
CLK(R)->CLK(R)	15.875   10.822/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[8]/D    1
CLK(R)->CLK(R)	15.876   10.822/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[9]/D    1
CLK(R)->CLK(R)	15.876   10.822/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[28]/D    1
CLK(R)->CLK(R)	15.876   10.822/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[29]/D    1
CLK(R)->CLK(R)	15.876   10.823/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[59]/D    1
CLK(R)->CLK(R)	15.876   10.823/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[61]/D    1
CLK(R)->CLK(R)	15.875   10.823/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[9]/D    1
CLK(R)->CLK(R)	15.876   10.824/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[8]/D    1
CLK(R)->CLK(R)	15.876   10.824/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[6]/D    1
CLK(R)->CLK(R)	15.876   10.824/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[53]/D    1
CLK(R)->CLK(R)	15.876   10.824/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[24]/D    1
CLK(R)->CLK(R)	15.875   10.824/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[28]/D    1
CLK(R)->CLK(R)	15.875   10.825/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[6]/D    1
CLK(R)->CLK(R)	15.876   10.825/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[50]/D    1
CLK(R)->CLK(R)	15.876   10.825/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[30]/D    1
CLK(R)->CLK(R)	15.877   10.825/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[56]/D    1
CLK(R)->CLK(R)	15.876   10.825/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[60]/D    1
CLK(R)->CLK(R)	15.874   10.825/*        0.126/*         my_fpu_double/i_fpu_exceptions/out_1_reg[20]/D    1
CLK(R)->CLK(R)	15.874   10.825/*        0.126/*         my_fpu_double/i_fpu_exceptions/out_2_reg[49]/D    1
CLK(R)->CLK(R)	15.876   10.825/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[26]/D    1
CLK(R)->CLK(R)	15.877   10.825/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[60]/D    1
CLK(R)->CLK(R)	15.875   10.825/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[24]/D    1
CLK(R)->CLK(R)	15.875   10.826/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[26]/D    1
CLK(R)->CLK(R)	15.876   10.826/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[61]/D    1
CLK(R)->CLK(R)	15.875   10.826/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[22]/D    1
CLK(R)->CLK(R)	15.877   10.826/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[52]/D    1
CLK(R)->CLK(R)	15.876   10.826/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[54]/D    1
CLK(R)->CLK(R)	15.876   10.827/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[41]/D    1
CLK(R)->CLK(R)	15.877   10.827/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[7]/D    1
CLK(R)->CLK(R)	15.875   10.827/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[39]/D    1
CLK(R)->CLK(R)	15.887   10.827/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[19]/D    1
CLK(R)->CLK(R)	15.887   10.827/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[18]/D    1
CLK(R)->CLK(R)	15.876   10.828/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[44]/D    1
CLK(R)->CLK(R)	15.876   10.828/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[25]/D    1
CLK(R)->CLK(R)	15.876   10.828/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[51]/D    1
CLK(R)->CLK(R)	15.876   10.828/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[29]/D    1
CLK(R)->CLK(R)	15.877   10.828/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[52]/D    1
CLK(R)->CLK(R)	15.876   10.828/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[23]/D    1
CLK(R)->CLK(R)	15.876   10.829/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[7]/D    1
CLK(R)->CLK(R)	15.876   10.829/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[49]/D    1
CLK(R)->CLK(R)	15.876   10.829/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[50]/D    1
CLK(R)->CLK(R)	15.887   10.829/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[13]/D    1
CLK(R)->CLK(R)	15.886   10.829/*        0.114/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[1]/D    1
CLK(R)->CLK(R)	15.887   10.829/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[48]/D    1
CLK(R)->CLK(R)	15.877   10.829/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[42]/D    1
CLK(R)->CLK(R)	15.886   10.829/*        0.114/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[36]/D    1
CLK(R)->CLK(R)	15.887   10.829/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[11]/D    1
CLK(R)->CLK(R)	15.876   10.830/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[27]/D    1
CLK(R)->CLK(R)	15.877   10.830/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[5]/D    1
CLK(R)->CLK(R)	15.875   10.830/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[4]/D    1
CLK(R)->CLK(R)	15.875   10.830/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[21]/D    1
CLK(R)->CLK(R)	15.887   10.830/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[17]/D    1
CLK(R)->CLK(R)	15.876   10.830/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[41]/D    1
CLK(R)->CLK(R)	15.887   10.830/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[46]/D    1
CLK(R)->CLK(R)	15.887   10.831/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[45]/D    1
CLK(R)->CLK(R)	15.887   10.831/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[15]/D    1
CLK(R)->CLK(R)	15.875   10.831/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[22]/D    1
CLK(R)->CLK(R)	15.876   10.831/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[31]/D    1
CLK(R)->CLK(R)	15.877   10.831/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[5]/D    1
CLK(R)->CLK(R)	15.887   10.832/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[3]/D    1
CLK(R)->CLK(R)	15.877   10.832/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[30]/D    1
CLK(R)->CLK(R)	15.876   10.833/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[43]/D    1
CLK(R)->CLK(R)	15.887   10.833/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[34]/D    1
CLK(R)->CLK(R)	15.888   10.834/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[16]/D    1
CLK(R)->CLK(R)	15.876   10.834/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[38]/D    1
CLK(R)->CLK(R)	15.876   10.834/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[40]/D    1
CLK(R)->CLK(R)	15.888   10.834/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[12]/D    1
CLK(R)->CLK(R)	15.888   10.834/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[47]/D    1
CLK(R)->CLK(R)	15.887   10.834/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[35]/D    1
CLK(R)->CLK(R)	15.888   10.835/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[14]/D    1
CLK(R)->CLK(R)	15.877   10.835/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[42]/D    1
CLK(R)->CLK(R)	15.876   10.835/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[31]/D    1
CLK(R)->CLK(R)	15.875   10.836/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[20]/D    1
CLK(R)->CLK(R)	15.875   10.837/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[37]/D    1
CLK(R)->CLK(R)	15.876   10.837/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[33]/D    1
CLK(R)->CLK(R)	15.875   10.837/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[39]/D    1
CLK(R)->CLK(R)	15.876   10.837/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[10]/D    1
CLK(R)->CLK(R)	15.876   10.837/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[19]/D    1
CLK(R)->CLK(R)	15.876   10.837/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[46]/D    1
CLK(R)->CLK(R)	15.876   10.837/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[47]/D    1
CLK(R)->CLK(R)	15.876   10.838/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[17]/D    1
CLK(R)->CLK(R)	15.876   10.838/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[43]/D    1
CLK(R)->CLK(R)	15.876   10.838/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[44]/D    1
CLK(R)->CLK(R)	15.876   10.838/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[15]/D    1
CLK(R)->CLK(R)	15.876   10.839/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[18]/D    1
CLK(R)->CLK(R)	15.876   10.839/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[2]/D    1
CLK(R)->CLK(R)	15.889   10.839/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[0]/D    1
CLK(R)->CLK(R)	15.876   10.839/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[48]/D    1
CLK(R)->CLK(R)	15.876   10.840/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[11]/D    1
CLK(R)->CLK(R)	15.875   10.841/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[48]/D    1
CLK(R)->CLK(R)	15.876   10.841/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[21]/D    1
CLK(R)->CLK(R)	15.876   10.841/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[40]/D    1
CLK(R)->CLK(R)	15.877   10.842/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */10.842        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[9]/D    1
CLK(R)->CLK(R)	15.876   10.843/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[3]/D    1
CLK(R)->CLK(R)	15.875   10.843/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[32]/D    1
CLK(R)->CLK(R)	15.876   10.843/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[2]/D    1
CLK(R)->CLK(R)	15.877   10.843/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[45]/D    1
CLK(R)->CLK(R)	15.875   10.843/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[33]/D    1
CLK(R)->CLK(R)	15.877   10.843/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[0]/D    1
CLK(R)->CLK(R)	15.876   10.844/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[38]/D    1
CLK(R)->CLK(R)	15.877   10.844/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[12]/D    1
CLK(R)->CLK(R)	15.876   10.844/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[36]/D    1
CLK(R)->CLK(R)	15.876   10.844/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[10]/D    1
CLK(R)->CLK(R)	15.876   10.844/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[4]/D    1
CLK(R)->CLK(R)	15.876   10.844/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[34]/D    1
CLK(R)->CLK(R)	15.925   10.845/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[27]/D    1
CLK(R)->CLK(R)	15.877   10.845/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[13]/D    1
CLK(R)->CLK(R)	15.877   10.845/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[16]/D    1
CLK(R)->CLK(R)	15.877   10.846/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[14]/D    1
CLK(R)->CLK(R)	15.876   10.846/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[35]/D    1
CLK(R)->CLK(R)	15.876   10.846/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[14]/D    1
CLK(R)->CLK(R)	15.877   10.846/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[1]/D    1
CLK(R)->CLK(R)	15.876   10.847/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[11]/D    1
CLK(R)->CLK(R)	15.876   10.847/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.848        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[9]/D    1
CLK(R)->CLK(R)	15.876   10.849/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[19]/D    1
CLK(R)->CLK(R)	15.876   10.849/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[47]/D    1
CLK(R)->CLK(R)	15.876   10.850/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[45]/D    1
CLK(R)->CLK(R)	15.804   */10.850        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[30]/D    1
CLK(R)->CLK(R)	15.876   10.851/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[36]/D    1
CLK(R)->CLK(R)	15.876   10.851/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[16]/D    1
CLK(R)->CLK(R)	15.876   10.851/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[46]/D    1
CLK(R)->CLK(R)	15.876   10.851/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[15]/D    1
CLK(R)->CLK(R)	15.876   10.852/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[0]/D    1
CLK(R)->CLK(R)	15.875   10.852/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[63]/D    1
CLK(R)->CLK(R)	15.804   */10.852        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[31]/D    1
CLK(R)->CLK(R)	15.876   10.853/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[1]/D    1
CLK(R)->CLK(R)	15.876   10.853/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[3]/D    1
CLK(R)->CLK(R)	15.876   10.853/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[37]/D    1
CLK(R)->CLK(R)	15.877   10.853/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[18]/D    1
CLK(R)->CLK(R)	15.877   10.854/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[17]/D    1
CLK(R)->CLK(R)	15.876   10.854/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[35]/D    1
CLK(R)->CLK(R)	15.877   10.855/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[13]/D    1
CLK(R)->CLK(R)	15.876   10.857/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[63]/D    1
CLK(R)->CLK(R)	15.885   10.857/*        0.115/*         my_fpu_double/i_fpu_exceptions/out_0_reg[51]/D    1
CLK(R)->CLK(R)	15.886   10.857/*        0.114/*         my_fpu_double/i_fpu_exceptions/out_0_reg[25]/D    1
CLK(R)->CLK(R)	15.876   10.858/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[34]/D    1
CLK(R)->CLK(R)	15.886   10.860/*        0.114/*         my_fpu_double/i_fpu_exceptions/out_0_reg[27]/D    1
CLK(R)->CLK(R)	15.887   10.861/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[59]/D    1
CLK(R)->CLK(R)	15.886   10.862/*        0.114/*         my_fpu_double/i_fpu_exceptions/out_0_reg[6]/D    1
CLK(R)->CLK(R)	15.887   10.863/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[58]/D    1
CLK(R)->CLK(R)	15.887   10.863/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[24]/D    1
CLK(R)->CLK(R)	15.887   10.863/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[28]/D    1
CLK(R)->CLK(R)	15.887   10.863/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[52]/D    1
CLK(R)->CLK(R)	15.887   10.864/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[9]/D    1
CLK(R)->CLK(R)	15.887   10.865/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[26]/D    1
CLK(R)->CLK(R)	15.887   10.865/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[61]/D    1
CLK(R)->CLK(R)	15.888   10.866/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[57]/D    1
CLK(R)->CLK(R)	15.887   10.866/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[7]/D    1
CLK(R)->CLK(R)	15.888   10.866/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[56]/D    1
CLK(R)->CLK(R)	15.888   10.866/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[62]/D    1
CLK(R)->CLK(R)	15.888   10.867/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[23]/D    1
CLK(R)->CLK(R)	15.886   10.868/*        0.114/*         my_fpu_double/i_fpu_exceptions/out_0_reg[20]/D    1
CLK(R)->CLK(R)	15.888   10.868/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[5]/D    1
CLK(R)->CLK(R)	15.888   10.868/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[55]/D    1
CLK(R)->CLK(R)	15.886   10.869/*        0.114/*         my_fpu_double/i_fpu_exceptions/out_0_reg[22]/D    1
CLK(R)->CLK(R)	15.887   10.869/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[30]/D    1
CLK(R)->CLK(R)	15.888   10.869/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[60]/D    1
CLK(R)->CLK(R)	15.803   */10.869        */0.197         my_fpu_double/i_fpu_exceptions/NaN_output_reg[54]/D    1
CLK(R)->CLK(R)	15.886   10.870/*        0.114/*         my_fpu_double/i_fpu_exceptions/out_0_reg[11]/D    1
CLK(R)->CLK(R)	15.889   10.870/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[53]/D    1
CLK(R)->CLK(R)	15.889   10.871/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[54]/D    1
CLK(R)->CLK(R)	15.889   10.873/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[29]/D    1
CLK(R)->CLK(R)	15.888   10.873/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[42]/D    1
CLK(R)->CLK(R)	15.886   10.873/*        0.114/*         my_fpu_double/i_fpu_exceptions/out_0_reg[40]/D    1
CLK(R)->CLK(R)	15.889   10.874/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[8]/D    1
CLK(R)->CLK(R)	15.804   */10.874        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_reg[53]/D    1
CLK(R)->CLK(R)	15.804   */10.874        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_reg[55]/D    1
CLK(R)->CLK(R)	15.804   */10.874        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_reg[59]/D    1
CLK(R)->CLK(R)	15.804   */10.874        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_reg[58]/D    1
CLK(R)->CLK(R)	15.888   10.874/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[43]/D    1
CLK(R)->CLK(R)	15.888   10.875/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[50]/D    1
CLK(R)->CLK(R)	15.887   10.875/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[19]/D    1
CLK(R)->CLK(R)	15.896   10.876/*        0.104/*         my_fpu_double/i_fpu_exceptions/opb_inf_reg/D    1
CLK(R)->CLK(R)	15.804   */10.876        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_reg[56]/D    1
CLK(R)->CLK(R)	15.804   */10.877        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_reg[61]/D    1
CLK(R)->CLK(R)	15.889   10.877/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[49]/D    1
CLK(R)->CLK(R)	15.889   10.877/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[44]/D    1
CLK(R)->CLK(R)	15.889   10.878/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[41]/D    1
CLK(R)->CLK(R)	15.887   10.878/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[38]/D    1
CLK(R)->CLK(R)	15.805   */10.878        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[57]/D    1
CLK(R)->CLK(R)	15.889   10.879/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[31]/D    1
CLK(R)->CLK(R)	15.886   10.879/*        0.114/*         my_fpu_double/i_fpu_exceptions/out_0_reg[37]/D    1
CLK(R)->CLK(R)	15.887   10.879/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[4]/D    1
CLK(R)->CLK(R)	15.809   */10.879        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[60]/D    1
CLK(R)->CLK(R)	15.888   10.879/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[18]/D    1
CLK(R)->CLK(R)	15.888   10.880/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[39]/D    1
CLK(R)->CLK(R)	15.889   10.880/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[21]/D    1
CLK(R)->CLK(R)	15.887   10.881/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[2]/D    1
CLK(R)->CLK(R)	15.888   10.882/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[10]/D    1
CLK(R)->CLK(R)	15.810   */10.883        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[52]/D    1
CLK(R)->CLK(R)	15.886   10.883/*        0.114/*         my_fpu_double/i_fpu_exceptions/out_0_reg[48]/D    1
CLK(R)->CLK(R)	15.807   */10.884        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_reg[50]/D    1
CLK(R)->CLK(R)	15.811   */10.884        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_reg[62]/D    1
CLK(R)->CLK(R)	15.889   10.885/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[17]/D    1
CLK(R)->CLK(R)	15.888   10.885/*        0.112/*         my_fpu_double/i_fpu_mul/exponent_et_zero_reg/D    1
CLK(R)->CLK(R)	15.897   10.885/*        0.103/*         my_fpu_double/i_fpu_exceptions/opa_inf_reg/D    1
CLK(R)->CLK(R)	15.887   10.886/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[33]/D    1
CLK(R)->CLK(R)	15.888   10.886/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[32]/D    1
CLK(R)->CLK(R)	15.887   10.888/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[46]/D    1
CLK(R)->CLK(R)	15.887   10.888/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[15]/D    1
CLK(R)->CLK(R)	15.887   10.889/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[12]/D    1
CLK(R)->CLK(R)	15.925   10.889/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[27]/D    1
CLK(R)->CLK(R)	15.887   10.890/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[35]/D    1
CLK(R)->CLK(R)	15.887   10.890/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[3]/D    1
CLK(R)->CLK(R)	15.888   10.891/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[13]/D    1
CLK(R)->CLK(R)	15.888   10.892/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[16]/D    1
CLK(R)->CLK(R)	15.888   10.892/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[45]/D    1
CLK(R)->CLK(R)	15.888   10.893/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[0]/D    1
CLK(R)->CLK(R)	15.888   10.895/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[34]/D    1
CLK(R)->CLK(R)	15.889   10.895/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[1]/D    1
CLK(R)->CLK(R)	15.889   10.896/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[36]/D    1
CLK(R)->CLK(R)	15.889   10.896/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */10.897        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[39]/D    1
CLK(R)->CLK(R)	15.889   10.897/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */10.902        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */10.934        */0.161         my_fpu_double/i_fpu_mul/product_e_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */10.940        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */10.956        */0.160         my_fpu_double/i_fpu_add/sum_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.959        */0.161         my_fpu_double/i_fpu_mul/product_f_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */10.964        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */10.966        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */10.970        */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[15]/D    1
CLK(R)->CLK(R)	15.838   */10.984        */0.162         my_fpu_double/i_fpu_mul/sum_2_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */10.990        */0.161         my_fpu_double/i_fpu_mul/product_a_reg[10]/D    1
CLK(R)->CLK(R)	15.838   */10.996        */0.162         my_fpu_double/i_fpu_sub/diff_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */11.007        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[38]/D    1
CLK(R)->CLK(R)	15.890   11.010/*        0.110/*         my_fpu_double/i_fpu_exceptions/opb_SNaN_reg/D    1
CLK(R)->CLK(R)	15.890   11.011/*        0.110/*         my_fpu_double/i_fpu_exceptions/opb_QNaN_reg/D    1
CLK(R)->CLK(R)	15.885   11.012/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[54]/D    1
CLK(R)->CLK(R)	15.889   11.014/*        0.111/*         my_fpu_double/i_fpu_exceptions/opa_QNaN_reg/D    1
CLK(R)->CLK(R)	15.890   11.015/*        0.110/*         my_fpu_double/i_fpu_exceptions/opa_SNaN_reg/D    1
CLK(R)->CLK(R)	15.839   */11.017        */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */11.018        */0.161         my_fpu_double/i_fpu_mul/sum_6_reg[15]/D    1
CLK(R)->CLK(R)	15.838   */11.018        */0.162         my_fpu_double/i_fpu_mul/product_b_reg[24]/D    1
CLK(R)->CLK(R)	15.883   11.020/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[52]/D    1
CLK(R)->CLK(R)	15.884   11.020/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[59]/D    1
CLK(R)->CLK(R)	15.885   11.021/*        0.115/*         my_fpu_double/i_fpu_mul/product_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.883   11.021/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[33]/D    1
CLK(R)->CLK(R)	15.884   11.023/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[53]/D    1
CLK(R)->CLK(R)	15.884   11.025/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[51]/D    1
CLK(R)->CLK(R)	15.883   11.025/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[37]/D    1
CLK(R)->CLK(R)	15.884   11.026/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[46]/D    1
CLK(R)->CLK(R)	15.884   11.026/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[44]/D    1
CLK(R)->CLK(R)	15.884   11.027/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[43]/D    1
CLK(R)->CLK(R)	15.839   */11.027        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[22]/D    1
CLK(R)->CLK(R)	15.884   11.027/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[50]/D    1
CLK(R)->CLK(R)	15.884   11.028/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[27]/D    1
CLK(R)->CLK(R)	15.884   11.028/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[35]/D    1
CLK(R)->CLK(R)	15.885   11.028/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[56]/D    1
CLK(R)->CLK(R)	15.884   11.028/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[30]/D    1
CLK(R)->CLK(R)	15.885   11.029/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[57]/D    1
CLK(R)->CLK(R)	15.839   */11.029        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */11.029        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[26]/D    1
CLK(R)->CLK(R)	15.885   11.029/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[48]/D    1
CLK(R)->CLK(R)	15.884   11.029/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[42]/D    1
CLK(R)->CLK(R)	15.884   11.030/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[40]/D    1
CLK(R)->CLK(R)	15.885   11.030/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[47]/D    1
CLK(R)->CLK(R)	15.884   11.030/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[32]/D    1
CLK(R)->CLK(R)	15.884   11.030/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[31]/D    1
CLK(R)->CLK(R)	15.884   11.030/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[15]/D    1
CLK(R)->CLK(R)	15.884   11.030/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */11.030        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */11.031        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[20]/D    1
CLK(R)->CLK(R)	15.885   11.031/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[49]/D    1
CLK(R)->CLK(R)	15.885   11.031/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[41]/D    1
CLK(R)->CLK(R)	15.883   11.032/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[21]/D    1
CLK(R)->CLK(R)	15.885   11.032/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[29]/D    1
CLK(R)->CLK(R)	15.884   11.032/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[34]/D    1
CLK(R)->CLK(R)	15.885   11.032/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[45]/D    1
CLK(R)->CLK(R)	15.839   */11.032        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[23]/D    1
CLK(R)->CLK(R)	15.885   11.032/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[39]/D    1
CLK(R)->CLK(R)	15.886   11.033/*        0.114/*         my_fpu_double/i_fpu_mul/product_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.885   11.034/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[36]/D    1
CLK(R)->CLK(R)	15.883   11.034/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[55]/D    1
CLK(R)->CLK(R)	15.884   11.035/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[25]/D    1
CLK(R)->CLK(R)	15.885   11.036/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[38]/D    1
CLK(R)->CLK(R)	15.883   11.036/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[23]/D    1
CLK(R)->CLK(R)	15.885   11.037/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */11.037        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[15]/D    1
CLK(R)->CLK(R)	15.884   11.039/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[22]/D    1
CLK(R)->CLK(R)	15.883   11.040/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[12]/D    1
CLK(R)->CLK(R)	15.885   11.040/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[14]/D    1
CLK(R)->CLK(R)	15.884   11.041/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[11]/D    1
CLK(R)->CLK(R)	15.884   11.041/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[24]/D    1
CLK(R)->CLK(R)	15.883   11.041/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[19]/D    1
CLK(R)->CLK(R)	15.882   11.041/*        0.118/*         my_fpu_double/i_fpu_mul/product_2_reg[6]/D    1
CLK(R)->CLK(R)	15.884   11.042/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[17]/D    1
CLK(R)->CLK(R)	15.884   11.043/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[20]/D    1
CLK(R)->CLK(R)	15.884   11.043/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[16]/D    1
CLK(R)->CLK(R)	15.883   11.043/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[10]/D    1
CLK(R)->CLK(R)	15.884   11.044/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[18]/D    1
CLK(R)->CLK(R)	15.883   11.047/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[9]/D    1
CLK(R)->CLK(R)	15.885   11.049/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */11.051        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */11.051        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[15]/D    1
CLK(R)->CLK(R)	15.884   11.052/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[7]/D    1
CLK(R)->CLK(R)	15.883   11.054/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[1]/D    1
CLK(R)->CLK(R)	15.884   11.056/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[8]/D    1
CLK(R)->CLK(R)	15.883   11.056/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[2]/D    1
CLK(R)->CLK(R)	15.884   11.060/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[5]/D    1
CLK(R)->CLK(R)	15.884   11.060/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[4]/D    1
CLK(R)->CLK(R)	15.884   11.065/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[0]/D    1
CLK(R)->CLK(R)	15.884   11.066/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */11.071        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */11.075        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */11.084        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[26]/D    1
CLK(R)->CLK(R)	15.881   11.084/*        0.119/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */11.086        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */11.090        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */11.092        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */11.094        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */11.096        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */11.098        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[21]/D    1
CLK(R)->CLK(R)	15.799   */11.104        */0.201         my_fpu_double/i_fpu_add/mantissa_small_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */11.108        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[19]/D    1
CLK(R)->CLK(R)	15.798   */11.116        */0.202         my_fpu_double/i_fpu_add/mantissa_large_reg[23]/D    1
CLK(R)->CLK(R)	15.799   */11.116        */0.201         my_fpu_double/i_fpu_add/mantissa_small_reg[13]/D    1
CLK(R)->CLK(R)	15.799   */11.117        */0.201         my_fpu_double/i_fpu_add/mantissa_large_reg[7]/D    1
CLK(R)->CLK(R)	15.800   */11.121        */0.200         my_fpu_double/i_fpu_add/mantissa_small_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */11.121        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[8]/D    1
CLK(R)->CLK(R)	15.800   */11.122        */0.200         my_fpu_double/i_fpu_add/mantissa_small_reg[16]/D    1
CLK(R)->CLK(R)	15.800   */11.122        */0.200         my_fpu_double/i_fpu_add/mantissa_small_reg[19]/D    1
CLK(R)->CLK(R)	15.800   */11.122        */0.200         my_fpu_double/i_fpu_add/mantissa_large_reg[17]/D    1
CLK(R)->CLK(R)	15.800   */11.123        */0.200         my_fpu_double/i_fpu_add/mantissa_small_reg[17]/D    1
CLK(R)->CLK(R)	15.800   */11.123        */0.200         my_fpu_double/i_fpu_add/mantissa_small_reg[15]/D    1
CLK(R)->CLK(R)	15.800   */11.123        */0.200         my_fpu_double/i_fpu_add/mantissa_large_reg[16]/D    1
CLK(R)->CLK(R)	15.800   */11.123        */0.200         my_fpu_double/i_fpu_add/mantissa_large_reg[14]/D    1
CLK(R)->CLK(R)	15.800   */11.123        */0.200         my_fpu_double/i_fpu_add/mantissa_large_reg[3]/D    1
CLK(R)->CLK(R)	15.800   */11.124        */0.200         my_fpu_double/i_fpu_add/mantissa_large_reg[18]/D    1
CLK(R)->CLK(R)	15.800   */11.124        */0.200         my_fpu_double/i_fpu_add/mantissa_small_reg[21]/D    1
CLK(R)->CLK(R)	15.800   */11.124        */0.200         my_fpu_double/i_fpu_add/mantissa_large_reg[19]/D    1
CLK(R)->CLK(R)	15.800   */11.124        */0.200         my_fpu_double/i_fpu_add/mantissa_large_reg[0]/D    1
CLK(R)->CLK(R)	15.800   */11.124        */0.200         my_fpu_double/i_fpu_add/mantissa_small_reg[18]/D    1
CLK(R)->CLK(R)	15.800   */11.125        */0.200         my_fpu_double/i_fpu_add/mantissa_large_reg[25]/D    1
CLK(R)->CLK(R)	15.800   */11.125        */0.200         my_fpu_double/i_fpu_add/mantissa_large_reg[9]/D    1
CLK(R)->CLK(R)	15.800   */11.125        */0.200         my_fpu_double/i_fpu_add/mantissa_small_reg[7]/D    1
CLK(R)->CLK(R)	15.800   */11.127        */0.200         my_fpu_double/i_fpu_add/mantissa_large_reg[11]/D    1
CLK(R)->CLK(R)	15.801   */11.127        */0.199         my_fpu_double/i_fpu_add/mantissa_large_reg[13]/D    1
CLK(R)->CLK(R)	15.800   */11.127        */0.200         my_fpu_double/i_fpu_add/mantissa_small_reg[25]/D    1
CLK(R)->CLK(R)	15.801   */11.127        */0.199         my_fpu_double/i_fpu_add/mantissa_large_reg[15]/D    1
CLK(R)->CLK(R)	15.801   */11.127        */0.199         my_fpu_double/i_fpu_add/mantissa_large_reg[21]/D    1
CLK(R)->CLK(R)	15.800   */11.127        */0.200         my_fpu_double/i_fpu_add/mantissa_small_reg[4]/D    1
CLK(R)->CLK(R)	15.801   */11.128        */0.199         my_fpu_double/i_fpu_add/mantissa_large_reg[10]/D    1
CLK(R)->CLK(R)	15.801   */11.128        */0.199         my_fpu_double/i_fpu_add/mantissa_large_reg[8]/D    1
CLK(R)->CLK(R)	15.801   */11.128        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[23]/D    1
CLK(R)->CLK(R)	15.800   */11.129        */0.200         my_fpu_double/i_fpu_add/mantissa_small_reg[1]/D    1
CLK(R)->CLK(R)	15.801   */11.129        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[22]/D    1
CLK(R)->CLK(R)	15.801   */11.129        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[9]/D    1
CLK(R)->CLK(R)	15.801   */11.129        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[6]/D    1
CLK(R)->CLK(R)	15.801   */11.129        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[10]/D    1
CLK(R)->CLK(R)	15.801   */11.129        */0.199         my_fpu_double/i_fpu_add/mantissa_large_reg[20]/D    1
CLK(R)->CLK(R)	15.800   */11.129        */0.200         my_fpu_double/i_fpu_add/mantissa_large_reg[1]/D    1
CLK(R)->CLK(R)	15.800   */11.130        */0.200         my_fpu_double/i_fpu_add/mantissa_small_reg[5]/D    1
CLK(R)->CLK(R)	15.801   */11.130        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[12]/D    1
CLK(R)->CLK(R)	15.801   */11.130        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[11]/D    1
CLK(R)->CLK(R)	15.801   */11.130        */0.199         my_fpu_double/i_fpu_add/mantissa_large_reg[6]/D    1
CLK(R)->CLK(R)	15.801   */11.130        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[8]/D    1
CLK(R)->CLK(R)	15.801   */11.131        */0.199         my_fpu_double/i_fpu_add/mantissa_large_reg[5]/D    1
CLK(R)->CLK(R)	15.802   */11.131        */0.198         my_fpu_double/i_fpu_add/mantissa_small_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */11.131        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[37]/D    1
CLK(R)->CLK(R)	15.890   11.131/*        0.110/*         my_fpu_double/i_fpu_exceptions/SNaN_trigger_reg/D    1
CLK(R)->CLK(R)	15.801   */11.131        */0.199         my_fpu_double/i_fpu_add/mantissa_large_reg[4]/D    1
CLK(R)->CLK(R)	15.801   */11.132        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[3]/D    1
CLK(R)->CLK(R)	15.802   */11.132        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[22]/D    1
CLK(R)->CLK(R)	15.802   */11.132        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[12]/D    1
CLK(R)->CLK(R)	15.801   */11.133        */0.199         my_fpu_double/i_fpu_add/mantissa_large_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */11.134        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[8]/D    1
CLK(R)->CLK(R)	15.801   */11.135        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[2]/D    1
CLK(R)->CLK(R)	15.889   11.142/*        0.111/*         my_fpu_double/i_fpu_exceptions/sub_inf_reg/D    1
CLK(R)->CLK(R)	15.890   11.144/*        0.110/*         my_fpu_double/i_fpu_exceptions/add_inf_reg/D    1
CLK(R)->CLK(R)	15.888   11.173/*        0.112/*         my_fpu_double/i_fpu_exceptions/inexact_trigger_reg/D    1
CLK(R)->CLK(R)	15.839   */11.178        */0.161         my_fpu_double/i_fpu_mul/product_d_reg[13]/D    1
CLK(R)->CLK(R)	15.888   11.184/*        0.112/*         my_fpu_double/i_fpu_exceptions/round_to_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.888   11.188/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[46]/D    1
CLK(R)->CLK(R)	15.888   11.190/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[43]/D    1
CLK(R)->CLK(R)	15.888   11.190/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[54]/D    1
CLK(R)->CLK(R)	15.890   11.191/*        0.110/*         my_fpu_double/i_fpu_exceptions/round_to_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.889   11.193/*        0.111/*         my_fpu_double/i_fpu_exceptions/round_to_zero_reg/D    1
CLK(R)->CLK(R)	15.800   */11.196        */0.200         my_fpu_double/i_fpu_exceptions/NaN_out_trigger_reg/D    1
CLK(R)->CLK(R)	15.891   11.197/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[44]/D    1
CLK(R)->CLK(R)	15.891   11.197/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[45]/D    1
CLK(R)->CLK(R)	15.891   11.199/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[41]/D    1
CLK(R)->CLK(R)	15.891   11.199/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[39]/D    1
CLK(R)->CLK(R)	15.891   11.200/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[40]/D    1
CLK(R)->CLK(R)	15.891   11.201/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[42]/D    1
CLK(R)->CLK(R)	15.875   11.204/*        0.125/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[24]/D    1
CLK(R)->CLK(R)	15.875   11.207/*        0.125/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[38]/D    1
CLK(R)->CLK(R)	15.876   11.209/*        0.124/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[26]/D    1
CLK(R)->CLK(R)	15.877   11.214/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[27]/D    1
CLK(R)->CLK(R)	15.877   11.215/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[30]/D    1
CLK(R)->CLK(R)	15.877   11.216/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[25]/D    1
CLK(R)->CLK(R)	15.877   11.216/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[28]/D    1
CLK(R)->CLK(R)	15.877   11.217/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[23]/D    1
CLK(R)->CLK(R)	15.877   11.217/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[31]/D    1
CLK(R)->CLK(R)	15.877   11.219/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */11.222        */0.161         my_fpu_double/i_fpu_mul/product_e_reg[10]/D    1
CLK(R)->CLK(R)	15.902   11.227/*        0.098/*         my_fpu_double/i_fpu_exceptions/invalid_reg/D    1
CLK(R)->CLK(R)	15.839   */11.227        */0.161         my_fpu_double/i_fpu_add/sum_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */11.230        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[14]/D    1
CLK(R)->CLK(R)	15.893   11.238/*        0.107/*         my_fpu_double/i_fpu_exceptions/enable_trigger_reg/D    1
CLK(R)->CLK(R)	15.839   */11.242        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[36]/D    1
CLK(R)->CLK(R)	15.838   */11.245        */0.162         my_fpu_double/i_fpu_exceptions/ex_enable_reg/D    1
CLK(R)->CLK(R)	15.839   */11.245        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[8]/D    1
CLK(R)->CLK(R)	15.838   */11.246        */0.162         my_fpu_double/i_fpu_exceptions/exception_reg/D    1
CLK(R)->CLK(R)	15.840   */11.248        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */11.250        */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */11.252        */0.161         my_fpu_double/i_fpu_exceptions/overflow_reg/D    1
CLK(R)->CLK(R)	15.839   */11.253        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[63]/D    1
CLK(R)->CLK(R)	15.839   */11.253        */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */11.254        */0.161         my_fpu_double/i_fpu_exceptions/inexact_reg/D    1
CLK(R)->CLK(R)	15.839   */11.254        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[45]/D    1
CLK(R)->CLK(R)	15.839   */11.255        */0.161         my_fpu_double/i_fpu_exceptions/underflow_reg/D    1
CLK(R)->CLK(R)	15.839   */11.257        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */11.257        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */11.258        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[47]/D    1
CLK(R)->CLK(R)	15.916   11.258/*        0.084/*         my_fpu_double/i_fpu_sub/diff_1_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */11.258        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */11.259        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[12]/D    1
CLK(R)->CLK(R)	15.838   */11.259        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[1]/D    1
CLK(R)->CLK(R)	15.839   */11.259        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */11.259        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */11.259        */0.161         my_fpu_double/i_fpu_mul/product_a_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */11.259        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */11.260        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */11.261        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */11.261        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[16]/D    1
CLK(R)->CLK(R)	15.838   */11.262        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */11.262        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */11.262        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[36]/D    1
CLK(R)->CLK(R)	15.838   */11.262        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[32]/D    1
CLK(R)->CLK(R)	15.838   */11.263        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[4]/D    1
CLK(R)->CLK(R)	15.838   */11.263        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */11.266        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[37]/D    1
CLK(R)->CLK(R)	15.838   */11.267        */0.162         my_fpu_double/i_fpu_sub/diff_reg[16]/D    1
CLK(R)->CLK(R)	15.838   */11.270        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[39]/D    1
CLK(R)->CLK(R)	15.838   */11.271        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */11.273        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[38]/D    1
CLK(R)->CLK(R)	15.838   */11.274        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */11.278        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */11.279        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */11.280        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */11.280        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[19]/D    1
CLK(R)->CLK(R)	15.838   */11.280        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */11.283        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[43]/D    1
CLK(R)->CLK(R)	15.839   */11.283        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */11.287        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */11.288        */0.161         my_fpu_double/i_fpu_mul/sum_6_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.294/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.922   11.298/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */11.302        */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[14]/D    1
CLK(R)->CLK(R)	15.924   11.307/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.924   11.308/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.924   11.308/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.924   11.310/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_2_reg[11]/D    1
CLK(R)->CLK(R)	15.924   11.311/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.924   11.311/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.925   11.311/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.838   */11.311        */0.162         my_fpu_double/i_fpu_mul/sum_1_reg[14]/D    1
CLK(R)->CLK(R)	15.925   11.311/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.924   11.312/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.925   11.313/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */11.316        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */11.324        */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */11.341        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */11.355        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */11.360        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[35]/D    1
CLK(R)->CLK(R)	15.910   11.371/*        0.090/*         my_fpu_double/i_fpu_sub/diff_1_reg[50]/D    1
CLK(R)->CLK(R)	15.877   11.373/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[3]/D    1
CLK(R)->CLK(R)	15.874   11.374/*        0.126/*         my_fpu_double/i_fpu_sub/diff_1_reg[2]/D    1
CLK(R)->CLK(R)	15.909   11.377/*        0.091/*         my_fpu_double/i_fpu_sub/diff_1_reg[46]/D    1
CLK(R)->CLK(R)	15.877   11.393/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[1]/D    1
CLK(R)->CLK(R)	15.885   11.395/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */11.398        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[7]/D    1
CLK(R)->CLK(R)	15.885   11.398/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[16]/D    1
CLK(R)->CLK(R)	15.910   11.400/*        0.090/*         my_fpu_double/i_fpu_sub/diff_1_reg[49]/D    1
CLK(R)->CLK(R)	15.912   11.401/*        0.088/*         my_fpu_double/i_fpu_sub/diff_1_reg[40]/D    1
CLK(R)->CLK(R)	15.911   11.403/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[44]/D    1
CLK(R)->CLK(R)	15.925   11.405/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */11.409        */0.161         my_fpu_double/i_fpu_mul/product_j_reg[7]/D    1
CLK(R)->CLK(R)	15.911   11.410/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[43]/D    1
CLK(R)->CLK(R)	15.911   11.414/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[47]/D    1
CLK(R)->CLK(R)	15.919   11.418/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[13]/D    1
CLK(R)->CLK(R)	15.900   11.418/*        0.100/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[50]/D    1
CLK(R)->CLK(R)	15.918   11.419/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[17]/D    1
CLK(R)->CLK(R)	15.918   11.419/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[50]/D    1
CLK(R)->CLK(R)	15.918   11.420/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[11]/D    1
CLK(R)->CLK(R)	15.918   11.421/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[44]/D    1
CLK(R)->CLK(R)	15.919   11.421/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[18]/D    1
CLK(R)->CLK(R)	15.918   11.421/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[46]/D    1
CLK(R)->CLK(R)	15.919   11.422/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[10]/D    1
CLK(R)->CLK(R)	15.918   11.423/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[2]/D    1
CLK(R)->CLK(R)	15.910   11.423/*        0.090/*         my_fpu_double/i_fpu_sub/diff_1_reg[45]/D    1
CLK(R)->CLK(R)	15.911   11.423/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[41]/D    1
CLK(R)->CLK(R)	15.919   11.424/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[12]/D    1
CLK(R)->CLK(R)	15.918   11.424/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[47]/D    1
CLK(R)->CLK(R)	15.918   11.424/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[34]/D    1
CLK(R)->CLK(R)	15.919   11.425/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[16]/D    1
CLK(R)->CLK(R)	15.911   11.425/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[42]/D    1
CLK(R)->CLK(R)	15.919   11.426/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[43]/D    1
CLK(R)->CLK(R)	15.919   11.426/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[48]/D    1
CLK(R)->CLK(R)	15.919   11.426/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[42]/D    1
CLK(R)->CLK(R)	15.919   11.426/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[15]/D    1
CLK(R)->CLK(R)	15.919   11.427/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[36]/D    1
CLK(R)->CLK(R)	15.919   11.427/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[33]/D    1
CLK(R)->CLK(R)	15.919   11.427/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[49]/D    1
CLK(R)->CLK(R)	15.919   11.427/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[45]/D    1
CLK(R)->CLK(R)	15.919   11.427/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[14]/D    1
CLK(R)->CLK(R)	15.919   11.428/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[35]/D    1
CLK(R)->CLK(R)	15.919   11.429/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[4]/D    1
CLK(R)->CLK(R)	15.919   11.432/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[0]/D    1
CLK(R)->CLK(R)	15.919   11.432/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[19]/D    1
CLK(R)->CLK(R)	15.918   11.434/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[8]/D    1
CLK(R)->CLK(R)	15.919   11.435/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[38]/D    1
CLK(R)->CLK(R)	15.919   11.435/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[3]/D    1
CLK(R)->CLK(R)	15.919   11.435/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[32]/D    1
CLK(R)->CLK(R)	15.919   11.435/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[76]/D    1
CLK(R)->CLK(R)	15.919   11.435/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[1]/D    1
CLK(R)->CLK(R)	15.918   11.437/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[83]/D    1
CLK(R)->CLK(R)	15.919   11.437/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[37]/D    1
CLK(R)->CLK(R)	15.919   11.438/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[20]/D    1
CLK(R)->CLK(R)	15.924   11.439/*        0.076/*         my_fpu_double/i_fpu_mul/product_c_reg[16]/D    1
CLK(R)->CLK(R)	15.919   11.440/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[9]/D    1
CLK(R)->CLK(R)	15.919   11.440/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[5]/D    1
CLK(R)->CLK(R)	15.919   11.442/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[51]/D    1
CLK(R)->CLK(R)	15.918   11.443/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[81]/D    1
CLK(R)->CLK(R)	15.918   11.443/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[98]/D    1
CLK(R)->CLK(R)	15.919   11.443/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[7]/D    1
CLK(R)->CLK(R)	15.919   11.443/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[6]/D    1
CLK(R)->CLK(R)	15.919   11.444/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[82]/D    1
CLK(R)->CLK(R)	15.919   11.444/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[79]/D    1
CLK(R)->CLK(R)	15.918   11.444/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[78]/D    1
CLK(R)->CLK(R)	15.919   11.444/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[75]/D    1
CLK(R)->CLK(R)	15.910   11.445/*        0.090/*         my_fpu_double/i_fpu_sub/diff_1_reg[39]/D    1
CLK(R)->CLK(R)	15.919   11.447/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[80]/D    1
CLK(R)->CLK(R)	15.884   11.447/*        0.116/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[19]/D    1
CLK(R)->CLK(R)	15.924   11.448/*        0.076/*         my_fpu_double/i_fpu_mul/product_b_reg[17]/D    1
CLK(R)->CLK(R)	15.919   11.450/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[77]/D    1
CLK(R)->CLK(R)	15.803   */11.451        */0.197         my_fpu_double/i_fpu_exceptions/out_inf_reg[56]/D    1
CLK(R)->CLK(R)	15.804   */11.452        */0.196         my_fpu_double/i_fpu_exceptions/out_inf_reg[59]/D    1
CLK(R)->CLK(R)	15.803   */11.452        */0.197         my_fpu_double/i_fpu_exceptions/out_inf_reg[62]/D    1
CLK(R)->CLK(R)	15.885   11.452/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[21]/D    1
CLK(R)->CLK(R)	15.885   11.453/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[20]/D    1
CLK(R)->CLK(R)	15.804   */11.453        */0.196         my_fpu_double/i_fpu_exceptions/out_inf_reg[61]/D    1
CLK(R)->CLK(R)	15.919   11.453/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[74]/D    1
CLK(R)->CLK(R)	15.804   */11.454        */0.196         my_fpu_double/i_fpu_exceptions/out_inf_reg[53]/D    1
CLK(R)->CLK(R)	15.804   */11.454        */0.196         my_fpu_double/i_fpu_exceptions/out_inf_reg[55]/D    1
CLK(R)->CLK(R)	15.804   */11.454        */0.196         my_fpu_double/i_fpu_exceptions/out_inf_reg[58]/D    1
CLK(R)->CLK(R)	15.804   */11.454        */0.196         my_fpu_double/i_fpu_exceptions/out_inf_reg[60]/D    1
CLK(R)->CLK(R)	15.804   */11.454        */0.196         my_fpu_double/i_fpu_exceptions/out_inf_reg[54]/D    1
CLK(R)->CLK(R)	15.919   11.456/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[67]/D    1
CLK(R)->CLK(R)	15.919   11.456/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[97]/D    1
CLK(R)->CLK(R)	15.805   */11.456        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[57]/D    1
CLK(R)->CLK(R)	15.919   11.457/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[68]/D    1
CLK(R)->CLK(R)	15.920   11.459/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[99]/D    1
CLK(R)->CLK(R)	15.839   */11.460        */0.161         my_fpu_double/i_fpu_mul/product_d_reg[12]/D    1
CLK(R)->CLK(R)	15.919   11.465/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[66]/D    1
CLK(R)->CLK(R)	15.919   11.465/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[104]/D    1
CLK(R)->CLK(R)	15.919   11.465/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[41]/D    1
CLK(R)->CLK(R)	15.920   11.467/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[64]/D    1
CLK(R)->CLK(R)	15.919   11.468/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[28]/D    1
CLK(R)->CLK(R)	15.919   11.469/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[31]/D    1
CLK(R)->CLK(R)	15.919   11.471/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[40]/D    1
CLK(R)->CLK(R)	15.919   11.471/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[39]/D    1
CLK(R)->CLK(R)	15.919   11.471/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[52]/D    1
CLK(R)->CLK(R)	15.919   11.471/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[30]/D    1
CLK(R)->CLK(R)	15.919   11.475/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */11.475        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[34]/D    1
CLK(R)->CLK(R)	15.919   11.476/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[29]/D    1
CLK(R)->CLK(R)	15.902   11.476/*        0.098/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[18]/D    1
CLK(R)->CLK(R)	15.919   11.476/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[21]/D    1
CLK(R)->CLK(R)	15.814   */11.482        */0.186         my_fpu_double/i_fpu_sub/subtrahend_reg[41]/D    1
CLK(R)->CLK(R)	15.814   */11.486        */0.186         my_fpu_double/i_fpu_sub/subtrahend_reg[39]/D    1
CLK(R)->CLK(R)	15.814   */11.486        */0.186         my_fpu_double/i_fpu_sub/subtrahend_reg[45]/D    1
CLK(R)->CLK(R)	15.814   */11.487        */0.186         my_fpu_double/i_fpu_sub/subtrahend_reg[40]/D    1
CLK(R)->CLK(R)	15.814   */11.488        */0.186         my_fpu_double/i_fpu_sub/subtrahend_reg[29]/D    1
CLK(R)->CLK(R)	15.808   */11.488        */0.192         my_fpu_double/i_fpu_sub/subtrahend_reg[18]/D    1
CLK(R)->CLK(R)	15.815   */11.489        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[47]/D    1
CLK(R)->CLK(R)	15.815   */11.489        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[37]/D    1
CLK(R)->CLK(R)	15.815   */11.489        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[42]/D    1
CLK(R)->CLK(R)	15.815   */11.490        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[38]/D    1
CLK(R)->CLK(R)	15.815   */11.490        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[46]/D    1
CLK(R)->CLK(R)	15.815   */11.490        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[28]/D    1
CLK(R)->CLK(R)	15.810   */11.491        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[50]/D    1
CLK(R)->CLK(R)	15.815   */11.491        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[48]/D    1
CLK(R)->CLK(R)	15.815   */11.491        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[43]/D    1
CLK(R)->CLK(R)	15.815   */11.491        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[30]/D    1
CLK(R)->CLK(R)	15.815   */11.492        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[36]/D    1
CLK(R)->CLK(R)	15.815   */11.492        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[35]/D    1
CLK(R)->CLK(R)	15.815   */11.492        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[27]/D    1
CLK(R)->CLK(R)	15.809   */11.492        */0.191         my_fpu_double/i_fpu_sub/subtrahend_reg[24]/D    1
CLK(R)->CLK(R)	15.815   */11.492        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[33]/D    1
CLK(R)->CLK(R)	15.815   */11.493        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[34]/D    1
CLK(R)->CLK(R)	15.809   */11.493        */0.191         my_fpu_double/i_fpu_sub/subtrahend_reg[51]/D    1
CLK(R)->CLK(R)	15.815   */11.493        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[49]/D    1
CLK(R)->CLK(R)	15.809   */11.493        */0.191         my_fpu_double/i_fpu_sub/small_is_nonzero_reg/D    1
CLK(R)->CLK(R)	15.815   */11.493        */0.185         my_fpu_double/i_fpu_sub/subtrahend_reg[32]/D    1
CLK(R)->CLK(R)	15.810   */11.494        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[25]/D    1
CLK(R)->CLK(R)	15.816   */11.494        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[44]/D    1
CLK(R)->CLK(R)	15.810   */11.495        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[21]/D    1
CLK(R)->CLK(R)	15.810   */11.495        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[52]/D    1
CLK(R)->CLK(R)	15.810   */11.495        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[20]/D    1
CLK(R)->CLK(R)	15.810   */11.495        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[22]/D    1
CLK(R)->CLK(R)	15.816   */11.496        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[31]/D    1
CLK(R)->CLK(R)	15.809   */11.496        */0.191         my_fpu_double/i_fpu_sub/subtrahend_reg[17]/D    1
CLK(R)->CLK(R)	15.810   */11.497        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[54]/D    1
CLK(R)->CLK(R)	15.810   */11.497        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[19]/D    1
CLK(R)->CLK(R)	15.810   */11.497        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[14]/D    1
CLK(R)->CLK(R)	15.810   */11.498        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[23]/D    1
CLK(R)->CLK(R)	15.925   11.498/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[16]/D    1
CLK(R)->CLK(R)	15.816   */11.498        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[26]/D    1
CLK(R)->CLK(R)	15.810   */11.500        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[16]/D    1
CLK(R)->CLK(R)	15.810   */11.500        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[13]/D    1
CLK(R)->CLK(R)	15.809   */11.501        */0.191         my_fpu_double/i_fpu_sub/subtrahend_reg[9]/D    1
CLK(R)->CLK(R)	15.811   */11.501        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[53]/D    1
CLK(R)->CLK(R)	15.810   */11.501        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[15]/D    1
CLK(R)->CLK(R)	15.810   */11.502        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[11]/D    1
CLK(R)->CLK(R)	15.810   */11.502        */0.190         my_fpu_double/i_fpu_sub/minuend_reg[31]/D    1
CLK(R)->CLK(R)	15.809   */11.503        */0.191         my_fpu_double/i_fpu_sub/subtrahend_reg[10]/D    1
CLK(R)->CLK(R)	15.810   */11.503        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.505        */0.161         my_fpu_double/i_fpu_mul/product_e_reg[9]/D    1
CLK(R)->CLK(R)	15.810   */11.506        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */11.506        */0.161         my_fpu_double/i_fpu_add/sum_reg[16]/D    1
CLK(R)->CLK(R)	15.811   */11.510        */0.189         my_fpu_double/i_fpu_exceptions/out_inf_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */11.512        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */11.514        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */11.516        */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[13]/D    1
CLK(R)->CLK(R)	15.874   11.522/*        0.126/*         my_fpu_double/i_fpu_add/mantissa_small_reg[28]/D    1
CLK(R)->CLK(R)	15.874   11.522/*        0.126/*         my_fpu_double/i_fpu_add/mantissa_small_reg[48]/D    1
CLK(R)->CLK(R)	15.875   11.525/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[45]/D    1
CLK(R)->CLK(R)	15.874   11.525/*        0.126/*         my_fpu_double/i_fpu_add/mantissa_small_reg[41]/D    1
CLK(R)->CLK(R)	15.875   11.525/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */11.526        */0.161         my_fpu_double/i_fpu_mul/product_f_reg[7]/D    1
CLK(R)->CLK(R)	15.875   11.527/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_large_reg[47]/D    1
CLK(R)->CLK(R)	15.875   11.528/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[46]/D    1
CLK(R)->CLK(R)	15.875   11.528/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[47]/D    1
CLK(R)->CLK(R)	15.876   11.528/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[51]/D    1
CLK(R)->CLK(R)	15.875   11.528/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[27]/D    1
CLK(R)->CLK(R)	15.875   11.529/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_large_reg[45]/D    1
CLK(R)->CLK(R)	15.875   11.530/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_large_reg[27]/D    1
CLK(R)->CLK(R)	15.875   11.530/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[49]/D    1
CLK(R)->CLK(R)	15.876   11.530/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[50]/D    1
CLK(R)->CLK(R)	15.876   11.531/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[26]/D    1
CLK(R)->CLK(R)	15.875   11.531/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[40]/D    1
CLK(R)->CLK(R)	15.876   11.531/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[48]/D    1
CLK(R)->CLK(R)	15.876   11.531/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[24]/D    1
CLK(R)->CLK(R)	15.876   11.532/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[24]/D    1
CLK(R)->CLK(R)	15.875   11.532/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[42]/D    1
CLK(R)->CLK(R)	15.875   11.532/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[43]/D    1
CLK(R)->CLK(R)	15.875   11.533/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[30]/D    1
CLK(R)->CLK(R)	15.876   11.533/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[49]/D    1
CLK(R)->CLK(R)	15.875   11.533/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[35]/D    1
CLK(R)->CLK(R)	15.877   11.533/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[51]/D    1
CLK(R)->CLK(R)	15.877   11.534/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[50]/D    1
CLK(R)->CLK(R)	15.876   11.534/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[39]/D    1
CLK(R)->CLK(R)	15.875   11.535/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_large_reg[36]/D    1
CLK(R)->CLK(R)	15.876   11.536/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[41]/D    1
CLK(R)->CLK(R)	15.876   11.536/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[46]/D    1
CLK(R)->CLK(R)	15.876   11.536/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */11.537        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[7]/D    1
CLK(R)->CLK(R)	15.876   11.538/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[28]/D    1
CLK(R)->CLK(R)	15.877   11.538/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[39]/D    1
CLK(R)->CLK(R)	15.876   11.539/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[40]/D    1
CLK(R)->CLK(R)	15.876   11.539/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[42]/D    1
CLK(R)->CLK(R)	15.876   11.539/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[44]/D    1
CLK(R)->CLK(R)	15.876   11.539/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[30]/D    1
CLK(R)->CLK(R)	15.876   11.539/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[43]/D    1
CLK(R)->CLK(R)	15.840   */11.540        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[8]/D    1
CLK(R)->CLK(R)	15.876   11.540/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[44]/D    1
CLK(R)->CLK(R)	15.876   11.540/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[29]/D    1
CLK(R)->CLK(R)	15.875   11.542/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[33]/D    1
CLK(R)->CLK(R)	15.876   11.542/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[37]/D    1
CLK(R)->CLK(R)	15.876   11.543/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[37]/D    1
CLK(R)->CLK(R)	15.876   11.544/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[35]/D    1
CLK(R)->CLK(R)	15.876   11.544/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[34]/D    1
CLK(R)->CLK(R)	15.876   11.546/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[38]/D    1
CLK(R)->CLK(R)	15.876   11.546/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[33]/D    1
CLK(R)->CLK(R)	15.876   11.546/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[38]/D    1
CLK(R)->CLK(R)	15.876   11.546/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[36]/D    1
CLK(R)->CLK(R)	15.875   11.548/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_large_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */11.549        */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[13]/D    1
CLK(R)->CLK(R)	15.876   11.549/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[32]/D    1
CLK(R)->CLK(R)	15.876   11.551/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[34]/D    1
CLK(R)->CLK(R)	15.876   11.552/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[32]/D    1
CLK(R)->CLK(R)	15.875   11.553/*        0.125/*         my_fpu_double/i_fpu_add/exponent_large_reg[2]/D    1
CLK(R)->CLK(R)	15.875   11.553/*        0.125/*         my_fpu_double/i_fpu_add/exponent_small_reg[3]/D    1
CLK(R)->CLK(R)	15.877   11.555/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */11.556        */0.161         my_fpu_double/i_fpu_mul/sum_6_reg[13]/D    1
CLK(R)->CLK(R)	15.876   11.557/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[1]/D    1
CLK(R)->CLK(R)	15.876   11.558/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */11.558        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[15]/D    1
CLK(R)->CLK(R)	15.876   11.559/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[0]/D    1
CLK(R)->CLK(R)	15.876   11.560/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */11.560        */0.161         my_fpu_double/i_fpu_sub/diff_reg[15]/D    1
CLK(R)->CLK(R)	15.876   11.561/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */11.561        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[13]/D    1
CLK(R)->CLK(R)	15.876   11.562/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[1]/D    1
CLK(R)->CLK(R)	15.875   11.563/*        0.125/*         my_fpu_double/i_fpu_add/exponent_small_reg[4]/D    1
CLK(R)->CLK(R)	15.876   11.563/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[3]/D    1
CLK(R)->CLK(R)	15.876   11.566/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */11.584        */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */11.596        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */11.599        */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */11.603        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[33]/D    1
CLK(R)->CLK(R)	15.877   11.622/*        0.123/*         my_fpu_double/i_fpu_mul/product_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.887   11.623/*        0.113/*         my_fpu_double/i_fpu_exceptions/opa_et_zero_reg/D    1
CLK(R)->CLK(R)	15.839   */11.624        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[13]/D    1
CLK(R)->CLK(R)	15.888   11.626/*        0.112/*         my_fpu_double/i_fpu_exceptions/opb_et_zero_reg/D    1
CLK(R)->CLK(R)	15.839   */11.633        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[7]/D    1
CLK(R)->CLK(R)	15.887   11.644/*        0.113/*         my_fpu_double/i_fpu_mul/sign_reg/D    1
CLK(R)->CLK(R)	15.889   11.648/*        0.111/*         my_fpu_double/i_fpu_mul/a_is_norm_reg/D    1
CLK(R)->CLK(R)	15.888   11.648/*        0.112/*         my_fpu_double/i_fpu_mul/product_lsb_reg/D    1
CLK(R)->CLK(R)	15.885   11.650/*        0.115/*         my_fpu_double/i_fpu_mul/product_reg[19]/D    1
CLK(R)->CLK(R)	15.890   11.654/*        0.110/*         my_fpu_double/i_fpu_mul/b_is_norm_reg/D    1
CLK(R)->CLK(R)	15.886   11.655/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[20]/D    1
CLK(R)->CLK(R)	15.889   11.655/*        0.111/*         my_fpu_double/i_fpu_mul/in_zero_reg/D    1
CLK(R)->CLK(R)	15.886   11.658/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[11]/D    1
CLK(R)->CLK(R)	15.903   11.658/*        0.097/*         my_fpu_double/i_fpu_add/exponent_reg[7]/D    1
CLK(R)->CLK(R)	15.903   11.658/*        0.097/*         my_fpu_double/i_fpu_add/exponent_reg[4]/D    1
CLK(R)->CLK(R)	15.886   11.658/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[13]/D    1
CLK(R)->CLK(R)	15.902   11.659/*        0.098/*         my_fpu_double/i_fpu_add/exponent_reg[5]/D    1
CLK(R)->CLK(R)	15.886   11.659/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[23]/D    1
CLK(R)->CLK(R)	15.904   11.659/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[10]/D    1
CLK(R)->CLK(R)	15.903   11.659/*        0.097/*         my_fpu_double/i_fpu_add/exponent_reg[8]/D    1
CLK(R)->CLK(R)	15.903   11.660/*        0.097/*         my_fpu_double/i_fpu_add/exponent_reg[3]/D    1
CLK(R)->CLK(R)	15.886   11.661/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[18]/D    1
CLK(R)->CLK(R)	15.904   11.661/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[2]/D    1
CLK(R)->CLK(R)	15.903   11.661/*        0.097/*         my_fpu_double/i_fpu_add/exponent_reg[0]/D    1
CLK(R)->CLK(R)	15.886   11.661/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[16]/D    1
CLK(R)->CLK(R)	15.903   11.661/*        0.097/*         my_fpu_double/i_fpu_add/exponent_reg[9]/D    1
CLK(R)->CLK(R)	15.886   11.662/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[21]/D    1
CLK(R)->CLK(R)	15.903   11.662/*        0.097/*         my_fpu_double/i_fpu_add/exponent_reg[1]/D    1
CLK(R)->CLK(R)	15.905   11.663/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[6]/D    1
CLK(R)->CLK(R)	15.887   11.663/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[17]/D    1
CLK(R)->CLK(R)	15.887   11.665/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[12]/D    1
CLK(R)->CLK(R)	15.886   11.665/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[27]/D    1
CLK(R)->CLK(R)	15.887   11.665/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[15]/D    1
CLK(R)->CLK(R)	15.887   11.667/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[24]/D    1
CLK(R)->CLK(R)	15.887   11.667/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[22]/D    1
CLK(R)->CLK(R)	15.886   11.668/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[33]/D    1
CLK(R)->CLK(R)	15.887   11.669/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[25]/D    1
CLK(R)->CLK(R)	15.887   11.669/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[26]/D    1
CLK(R)->CLK(R)	15.886   11.669/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[29]/D    1
CLK(R)->CLK(R)	15.888   11.669/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[14]/D    1
CLK(R)->CLK(R)	15.886   11.670/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[37]/D    1
CLK(R)->CLK(R)	15.887   11.670/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[28]/D    1
CLK(R)->CLK(R)	15.886   11.673/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[35]/D    1
CLK(R)->CLK(R)	15.887   11.673/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[30]/D    1
CLK(R)->CLK(R)	15.886   11.673/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[32]/D    1
CLK(R)->CLK(R)	15.887   11.673/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */11.675        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[6]/D    1
CLK(R)->CLK(R)	15.886   11.675/*        0.114/*         my_fpu_double/i_fpu_mul/product_reg[39]/D    1
CLK(R)->CLK(R)	15.920   11.676/*        0.080/*         my_fpu_double/i_fpu_add/small_add_reg[15]/D    1
CLK(R)->CLK(R)	15.887   11.676/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[31]/D    1
CLK(R)->CLK(R)	15.887   11.678/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[38]/D    1
CLK(R)->CLK(R)	15.920   11.678/*        0.080/*         my_fpu_double/i_fpu_add/small_add_reg[11]/D    1
CLK(R)->CLK(R)	15.887   11.679/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[36]/D    1
CLK(R)->CLK(R)	15.920   11.679/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.920   11.680/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[17]/D    1
CLK(R)->CLK(R)	15.920   11.681/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */11.681        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[13]/D    1
CLK(R)->CLK(R)	15.887   11.683/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[40]/D    1
CLK(R)->CLK(R)	15.920   11.685/*        0.080/*         my_fpu_double/i_fpu_add/sum_reg[14]/D    1
CLK(R)->CLK(R)	15.920   11.685/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[19]/D    1
CLK(R)->CLK(R)	15.921   11.685/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[12]/D    1
CLK(R)->CLK(R)	15.920   11.685/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.920   11.687/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[15]/D    1
CLK(R)->CLK(R)	15.921   11.687/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.687/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[18]/D    1
CLK(R)->CLK(R)	15.920   11.687/*        0.080/*         my_fpu_double/i_fpu_add/sum_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.687        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[14]/D    1
CLK(R)->CLK(R)	15.920   11.687/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[22]/D    1
CLK(R)->CLK(R)	15.920   11.688/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[16]/D    1
CLK(R)->CLK(R)	15.920   11.688/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[9]/D    1
CLK(R)->CLK(R)	15.920   11.688/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.688/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[10]/D    1
CLK(R)->CLK(R)	15.920   11.688/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[18]/D    1
CLK(R)->CLK(R)	15.838   */11.688        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[20]/D    1
CLK(R)->CLK(R)	15.838   */11.688        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[41]/D    1
CLK(R)->CLK(R)	15.838   */11.688        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */11.689        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[21]/D    1
CLK(R)->CLK(R)	15.920   11.689/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[11]/D    1
CLK(R)->CLK(R)	15.920   11.689/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[12]/D    1
CLK(R)->CLK(R)	15.921   11.689/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[10]/D    1
CLK(R)->CLK(R)	15.920   11.689/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[13]/D    1
CLK(R)->CLK(R)	15.921   11.689/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[16]/D    1
CLK(R)->CLK(R)	15.920   11.690/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[19]/D    1
CLK(R)->CLK(R)	15.838   */11.690        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */11.690        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */11.690        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[49]/D    1
CLK(R)->CLK(R)	15.921   11.690/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[16]/D    1
CLK(R)->CLK(R)	15.921   11.690/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[9]/D    1
CLK(R)->CLK(R)	15.838   */11.690        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[62]/D    1
CLK(R)->CLK(R)	15.921   11.690/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[8]/D    1
CLK(R)->CLK(R)	15.885   11.690/*        0.115/*         my_fpu_double/i_fpu_mul/product_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */11.690        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[27]/D    1
CLK(R)->CLK(R)	15.838   */11.690        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[55]/D    1
CLK(R)->CLK(R)	15.839   */11.691        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[29]/D    1
CLK(R)->CLK(R)	15.921   11.691/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */11.691        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[42]/D    1
CLK(R)->CLK(R)	15.921   11.691/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[10]/D    1
CLK(R)->CLK(R)	15.921   11.691/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[20]/D    1
CLK(R)->CLK(R)	15.838   */11.691        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[56]/D    1
CLK(R)->CLK(R)	15.839   */11.691        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[44]/D    1
CLK(R)->CLK(R)	15.920   11.691/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[21]/D    1
CLK(R)->CLK(R)	15.921   11.691/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[13]/D    1
CLK(R)->CLK(R)	15.921   11.691/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */11.691        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */11.692        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */11.692        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[8]/D    1
CLK(R)->CLK(R)	15.838   */11.692        */0.162         my_fpu_double/i_fpu_exceptions/out_fp_reg[61]/D    1
CLK(R)->CLK(R)	15.921   11.692/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[11]/D    1
CLK(R)->CLK(R)	15.921   11.692/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */11.692        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */11.692        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */11.692        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[58]/D    1
CLK(R)->CLK(R)	15.839   */11.692        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */11.693        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[30]/D    1
CLK(R)->CLK(R)	15.921   11.693/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[13]/D    1
CLK(R)->CLK(R)	15.921   11.693/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */11.693        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */11.694        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[60]/D    1
CLK(R)->CLK(R)	15.839   */11.694        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */11.694        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */11.694        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[54]/D    1
CLK(R)->CLK(R)	15.921   11.694/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */11.695        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */11.695        */0.161         my_fpu_double/i_fpu_mul/product_j_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */11.696        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */11.696        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[57]/D    1
CLK(R)->CLK(R)	15.839   */11.696        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[59]/D    1
CLK(R)->CLK(R)	15.921   11.696/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */11.697        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[52]/D    1
CLK(R)->CLK(R)	15.922   11.711/*        0.078/*         my_fpu_double/i_fpu_sub/diff_1_reg[37]/D    1
CLK(R)->CLK(R)	15.918   11.712/*        0.082/*         my_fpu_double/i_fpu_add/sum_2_reg[14]/D    1
CLK(R)->CLK(R)	15.918   11.715/*        0.082/*         my_fpu_double/i_fpu_add/sum_2_reg[24]/D    1
CLK(R)->CLK(R)	15.918   11.717/*        0.082/*         my_fpu_double/i_fpu_add/sum_2_reg[18]/D    1
CLK(R)->CLK(R)	15.919   11.720/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[20]/D    1
CLK(R)->CLK(R)	15.918   11.721/*        0.082/*         my_fpu_double/i_fpu_add/sum_2_reg[52]/D    1
CLK(R)->CLK(R)	15.919   11.721/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[11]/D    1
CLK(R)->CLK(R)	15.918   11.721/*        0.082/*         my_fpu_double/i_fpu_add/sum_2_reg[10]/D    1
CLK(R)->CLK(R)	15.918   11.722/*        0.082/*         my_fpu_double/i_fpu_add/sum_2_reg[2]/D    1
CLK(R)->CLK(R)	15.919   11.722/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[17]/D    1
CLK(R)->CLK(R)	15.919   11.723/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[12]/D    1
CLK(R)->CLK(R)	15.920   11.723/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[15]/D    1
CLK(R)->CLK(R)	15.919   11.723/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[35]/D    1
CLK(R)->CLK(R)	15.919   11.723/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[13]/D    1
CLK(R)->CLK(R)	15.918   11.723/*        0.082/*         my_fpu_double/i_fpu_add/sum_2_reg[5]/D    1
CLK(R)->CLK(R)	15.919   11.723/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[21]/D    1
CLK(R)->CLK(R)	15.919   11.723/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[43]/D    1
CLK(R)->CLK(R)	15.919   11.724/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */11.724        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[32]/D    1
CLK(R)->CLK(R)	15.919   11.724/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[29]/D    1
CLK(R)->CLK(R)	15.918   11.724/*        0.082/*         my_fpu_double/i_fpu_add/sum_2_reg[50]/D    1
CLK(R)->CLK(R)	15.918   11.724/*        0.082/*         my_fpu_double/i_fpu_add/sum_2_reg[28]/D    1
CLK(R)->CLK(R)	15.918   11.724/*        0.082/*         my_fpu_double/i_fpu_add/sum_2_reg[51]/D    1
CLK(R)->CLK(R)	15.919   11.725/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[32]/D    1
CLK(R)->CLK(R)	15.920   11.725/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[33]/D    1
CLK(R)->CLK(R)	15.919   11.725/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[9]/D    1
CLK(R)->CLK(R)	15.919   11.726/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[3]/D    1
CLK(R)->CLK(R)	15.920   11.726/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[19]/D    1
CLK(R)->CLK(R)	15.920   11.726/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[16]/D    1
CLK(R)->CLK(R)	15.919   11.727/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[30]/D    1
CLK(R)->CLK(R)	15.919   11.727/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[44]/D    1
CLK(R)->CLK(R)	15.918   11.727/*        0.082/*         my_fpu_double/i_fpu_add/sum_2_reg[53]/D    1
CLK(R)->CLK(R)	15.919   11.727/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[6]/D    1
CLK(R)->CLK(R)	15.919   11.727/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[37]/D    1
CLK(R)->CLK(R)	15.919   11.727/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[34]/D    1
CLK(R)->CLK(R)	15.919   11.727/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[45]/D    1
CLK(R)->CLK(R)	15.919   11.727/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[39]/D    1
CLK(R)->CLK(R)	15.919   11.728/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[22]/D    1
CLK(R)->CLK(R)	15.920   11.728/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[8]/D    1
CLK(R)->CLK(R)	15.920   11.728/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[7]/D    1
CLK(R)->CLK(R)	15.920   11.729/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[23]/D    1
CLK(R)->CLK(R)	15.919   11.729/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[46]/D    1
CLK(R)->CLK(R)	15.920   11.729/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[38]/D    1
CLK(R)->CLK(R)	15.919   11.729/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[31]/D    1
CLK(R)->CLK(R)	15.920   11.729/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[40]/D    1
CLK(R)->CLK(R)	15.919   11.730/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[42]/D    1
CLK(R)->CLK(R)	15.919   11.730/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[41]/D    1
CLK(R)->CLK(R)	15.919   11.731/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[49]/D    1
CLK(R)->CLK(R)	15.920   11.731/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[27]/D    1
CLK(R)->CLK(R)	15.920   11.731/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[0]/D    1
CLK(R)->CLK(R)	15.919   11.731/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[54]/D    1
CLK(R)->CLK(R)	15.919   11.731/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */11.732        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[12]/D    1
CLK(R)->CLK(R)	15.919   11.732/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[1]/D    1
CLK(R)->CLK(R)	15.920   11.732/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[4]/D    1
CLK(R)->CLK(R)	15.919   11.733/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[47]/D    1
CLK(R)->CLK(R)	15.839   */11.734        */0.161         my_fpu_double/i_fpu_mul/product_d_reg[11]/D    1
CLK(R)->CLK(R)	15.923   11.734/*        0.077/*         my_fpu_double/i_fpu_sub/diff_1_reg[38]/D    1
CLK(R)->CLK(R)	15.920   11.734/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[25]/D    1
CLK(R)->CLK(R)	15.920   11.735/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */11.784        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */11.800        */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.802        */0.161         my_fpu_double/i_fpu_mul/product_f_reg[6]/D    1
CLK(R)->CLK(R)	15.875   11.803/*        0.125/*         my_fpu_double/i_fpu_sub/diff_1_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */11.804        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[13]/D    1
CLK(R)->CLK(R)	15.875   11.805/*        0.125/*         my_fpu_double/i_fpu_sub/diff_1_reg[13]/D    1
CLK(R)->CLK(R)	15.924   11.808/*        0.076/*         my_fpu_double/i_fpu_mul/product_c_reg[11]/D    1
CLK(R)->CLK(R)	15.877   11.813/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[11]/D    1
CLK(R)->CLK(R)	15.877   11.814/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */11.815        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[14]/D    1
CLK(R)->CLK(R)	15.877   11.815/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */11.817        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.818        */0.161         my_fpu_double/i_fpu_mul/product_a_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */11.818        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.825        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */11.825        */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[12]/D    1
CLK(R)->CLK(R)	15.838   */11.827        */0.162         my_fpu_double/i_fpu_sub/diff_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */11.835        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.836        */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.848        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.848        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[31]/D    1
CLK(R)->CLK(R)	15.923   11.850/*        0.077/*         my_fpu_double/i_fpu_mul/product_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */11.872        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[12]/D    1
CLK(R)->CLK(R)	15.888   11.872/*        0.112/*         my_fpu_double/i_fpu_exceptions/overflow_trigger_reg/D    1
CLK(R)->CLK(R)	15.839   */11.884        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */11.894        */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[12]/D    1
CLK(R)->CLK(R)	15.875   11.894/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[44]/D    1
CLK(R)->CLK(R)	15.875   11.897/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[37]/D    1
CLK(R)->CLK(R)	15.875   11.897/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[46]/D    1
CLK(R)->CLK(R)	15.875   11.897/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[46]/D    1
CLK(R)->CLK(R)	15.875   11.898/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[43]/D    1
CLK(R)->CLK(R)	15.875   11.898/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[34]/D    1
CLK(R)->CLK(R)	15.876   11.898/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[41]/D    1
CLK(R)->CLK(R)	15.876   11.900/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[45]/D    1
CLK(R)->CLK(R)	15.875   11.900/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[32]/D    1
CLK(R)->CLK(R)	15.876   11.900/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[41]/D    1
CLK(R)->CLK(R)	15.876   11.901/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[44]/D    1
CLK(R)->CLK(R)	15.876   11.901/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[38]/D    1
CLK(R)->CLK(R)	15.876   11.901/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[37]/D    1
CLK(R)->CLK(R)	15.876   11.901/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[42]/D    1
CLK(R)->CLK(R)	15.839   */11.902        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[12]/D    1
CLK(R)->CLK(R)	15.876   11.902/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[38]/D    1
CLK(R)->CLK(R)	15.876   11.902/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[35]/D    1
CLK(R)->CLK(R)	15.876   11.902/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[40]/D    1
CLK(R)->CLK(R)	15.876   11.904/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[42]/D    1
CLK(R)->CLK(R)	15.877   11.904/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[45]/D    1
CLK(R)->CLK(R)	15.877   11.905/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[43]/D    1
CLK(R)->CLK(R)	15.876   11.905/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[34]/D    1
CLK(R)->CLK(R)	15.877   11.905/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[39]/D    1
CLK(R)->CLK(R)	15.875   11.905/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */11.905        */0.161         my_fpu_double/i_fpu_mul/exponent_terms_reg[11]/D    1
CLK(R)->CLK(R)	15.877   11.906/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[35]/D    1
CLK(R)->CLK(R)	15.877   11.906/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[40]/D    1
CLK(R)->CLK(R)	15.876   11.906/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[27]/D    1
CLK(R)->CLK(R)	15.877   11.906/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[47]/D    1
CLK(R)->CLK(R)	15.876   11.906/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[31]/D    1
CLK(R)->CLK(R)	15.875   11.907/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[26]/D    1
CLK(R)->CLK(R)	15.876   11.907/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[30]/D    1
CLK(R)->CLK(R)	15.876   11.907/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[29]/D    1
CLK(R)->CLK(R)	15.877   11.907/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */11.908        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[6]/D    1
CLK(R)->CLK(R)	15.877   11.908/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[47]/D    1
CLK(R)->CLK(R)	15.876   11.908/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[33]/D    1
CLK(R)->CLK(R)	15.876   11.910/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[27]/D    1
CLK(R)->CLK(R)	15.877   11.910/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[39]/D    1
CLK(R)->CLK(R)	15.875   11.911/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[25]/D    1
CLK(R)->CLK(R)	15.877   11.911/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[36]/D    1
CLK(R)->CLK(R)	15.877   11.912/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[29]/D    1
CLK(R)->CLK(R)	15.877   11.912/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[31]/D    1
CLK(R)->CLK(R)	15.877   11.912/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[30]/D    1
CLK(R)->CLK(R)	15.876   11.912/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[28]/D    1
CLK(R)->CLK(R)	15.875   11.913/*        0.125/*         my_fpu_double/i_fpu_exceptions/inf_round_down_trigger_reg/D    1
CLK(R)->CLK(R)	15.875   11.913/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[49]/D    1
CLK(R)->CLK(R)	15.876   11.913/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[48]/D    1
CLK(R)->CLK(R)	15.877   11.914/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[33]/D    1
CLK(R)->CLK(R)	15.876   11.914/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[24]/D    1
CLK(R)->CLK(R)	15.877   11.915/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[28]/D    1
CLK(R)->CLK(R)	15.876   11.916/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[26]/D    1
CLK(R)->CLK(R)	15.877   11.919/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[48]/D    1
CLK(R)->CLK(R)	15.876   11.920/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[50]/D    1
CLK(R)->CLK(R)	15.877   11.920/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[25]/D    1
CLK(R)->CLK(R)	15.877   11.920/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[24]/D    1
CLK(R)->CLK(R)	15.876   11.921/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[49]/D    1
CLK(R)->CLK(R)	15.875   11.921/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[13]/D    1
CLK(R)->CLK(R)	15.877   11.921/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[51]/D    1
CLK(R)->CLK(R)	15.876   11.922/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[12]/D    1
CLK(R)->CLK(R)	15.877   11.922/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[51]/D    1
CLK(R)->CLK(R)	15.877   11.922/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[14]/D    1
CLK(R)->CLK(R)	15.876   11.923/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[15]/D    1
CLK(R)->CLK(R)	15.876   11.924/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[14]/D    1
CLK(R)->CLK(R)	15.875   11.924/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[17]/D    1
CLK(R)->CLK(R)	15.876   11.925/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[12]/D    1
CLK(R)->CLK(R)	15.876   11.925/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[13]/D    1
CLK(R)->CLK(R)	15.877   11.925/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[50]/D    1
CLK(R)->CLK(R)	15.876   11.926/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[17]/D    1
CLK(R)->CLK(R)	15.874   11.927/*        0.126/*         my_fpu_double/i_fpu_add/exponent_large_reg[4]/D    1
CLK(R)->CLK(R)	15.877   11.928/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[15]/D    1
CLK(R)->CLK(R)	15.876   11.928/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[10]/D    1
CLK(R)->CLK(R)	15.876   11.932/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[11]/D    1
CLK(R)->CLK(R)	15.877   11.932/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[16]/D    1
CLK(R)->CLK(R)	15.875   11.933/*        0.125/*         my_fpu_double/i_fpu_add/exponent_small_reg[9]/D    1
CLK(R)->CLK(R)	15.876   11.933/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[11]/D    1
CLK(R)->CLK(R)	15.877   11.933/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[10]/D    1
CLK(R)->CLK(R)	15.875   11.934/*        0.125/*         my_fpu_double/i_fpu_add/exponent_large_reg[9]/D    1
CLK(R)->CLK(R)	15.875   11.934/*        0.125/*         my_fpu_double/i_fpu_add/exponent_large_reg[6]/D    1
CLK(R)->CLK(R)	15.876   11.935/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[8]/D    1
CLK(R)->CLK(R)	15.876   11.937/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[10]/D    1
CLK(R)->CLK(R)	15.876   11.937/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[10]/D    1
CLK(R)->CLK(R)	15.876   11.938/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[7]/D    1
CLK(R)->CLK(R)	15.876   11.938/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[8]/D    1
CLK(R)->CLK(R)	15.876   11.941/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[6]/D    1
CLK(R)->CLK(R)	15.877   11.943/*        0.123/*         my_fpu_double/i_fpu_add/exponent_small_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */11.956        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[5]/D    1
CLK(R)->CLK(R)	15.923   11.957/*        0.077/*         my_fpu_double/i_fpu_mul/product_b_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */11.963        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */11.964        */0.161         my_fpu_double/i_fpu_mul/product_j_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */11.993        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[10]/D    1
CLK(R)->CLK(R)	15.917   11.997/*        0.083/*         my_fpu_double/i_fpu_mul/product_5_reg[73]/D    1
CLK(R)->CLK(R)	15.886   11.998/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[30]/D    1
CLK(R)->CLK(R)	15.885   11.998/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[23]/D    1
CLK(R)->CLK(R)	15.886   12.000/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[27]/D    1
CLK(R)->CLK(R)	15.891   12.003/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[49]/D    1
CLK(R)->CLK(R)	15.918   12.003/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[63]/D    1
CLK(R)->CLK(R)	15.918   12.003/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[96]/D    1
CLK(R)->CLK(R)	15.892   12.004/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[35]/D    1
CLK(R)->CLK(R)	15.892   12.005/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[34]/D    1
CLK(R)->CLK(R)	15.885   12.006/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[28]/D    1
CLK(R)->CLK(R)	15.885   12.006/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[31]/D    1
CLK(R)->CLK(R)	15.918   12.008/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[92]/D    1
CLK(R)->CLK(R)	15.918   12.008/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[103]/D    1
CLK(R)->CLK(R)	15.919   12.009/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[95]/D    1
CLK(R)->CLK(R)	15.917   12.009/*        0.083/*         my_fpu_double/i_fpu_mul/product_5_reg[58]/D    1
CLK(R)->CLK(R)	15.885   12.009/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[24]/D    1
CLK(R)->CLK(R)	15.893   12.010/*        0.107/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[33]/D    1
CLK(R)->CLK(R)	15.918   12.011/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[90]/D    1
CLK(R)->CLK(R)	15.919   12.011/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[100]/D    1
CLK(R)->CLK(R)	15.919   12.012/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[71]/D    1
CLK(R)->CLK(R)	15.894   12.012/*        0.106/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[48]/D    1
CLK(R)->CLK(R)	15.918   12.012/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[65]/D    1
CLK(R)->CLK(R)	15.919   12.012/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[101]/D    1
CLK(R)->CLK(R)	15.919   12.013/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[72]/D    1
CLK(R)->CLK(R)	15.918   12.013/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[91]/D    1
CLK(R)->CLK(R)	15.885   12.013/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[16]/D    1
CLK(R)->CLK(R)	15.918   12.013/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[102]/D    1
CLK(R)->CLK(R)	15.918   12.013/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[93]/D    1
CLK(R)->CLK(R)	15.895   12.014/*        0.105/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[47]/D    1
CLK(R)->CLK(R)	15.919   12.014/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[84]/D    1
CLK(R)->CLK(R)	15.919   12.015/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[70]/D    1
CLK(R)->CLK(R)	15.919   12.015/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[94]/D    1
CLK(R)->CLK(R)	15.919   12.016/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[85]/D    1
CLK(R)->CLK(R)	15.919   12.016/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[69]/D    1
CLK(R)->CLK(R)	15.839   */12.017        */0.161         my_fpu_double/i_fpu_mul/product_d_reg[10]/D    1
CLK(R)->CLK(R)	15.919   12.017/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[61]/D    1
CLK(R)->CLK(R)	15.919   12.017/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[62]/D    1
CLK(R)->CLK(R)	15.919   12.019/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[60]/D    1
CLK(R)->CLK(R)	15.885   12.019/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[26]/D    1
CLK(R)->CLK(R)	15.918   12.019/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[88]/D    1
CLK(R)->CLK(R)	15.919   12.020/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[59]/D    1
CLK(R)->CLK(R)	15.918   12.020/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[54]/D    1
CLK(R)->CLK(R)	15.919   12.020/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[86]/D    1
CLK(R)->CLK(R)	15.918   12.021/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[56]/D    1
CLK(R)->CLK(R)	15.919   12.022/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[53]/D    1
CLK(R)->CLK(R)	15.919   12.022/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[24]/D    1
CLK(R)->CLK(R)	15.919   12.022/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[87]/D    1
CLK(R)->CLK(R)	15.886   12.023/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[25]/D    1
CLK(R)->CLK(R)	15.920   12.023/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[105]/D    1
CLK(R)->CLK(R)	15.919   12.023/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[89]/D    1
CLK(R)->CLK(R)	15.896   12.023/*        0.104/*         my_fpu_double/i_fpu_sub/diff_1_reg[33]/D    1
CLK(R)->CLK(R)	15.919   12.023/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[55]/D    1
CLK(R)->CLK(R)	15.885   12.023/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[4]/D    1
CLK(R)->CLK(R)	15.885   12.024/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[29]/D    1
CLK(R)->CLK(R)	15.919   12.025/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[22]/D    1
CLK(R)->CLK(R)	15.920   12.025/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[25]/D    1
CLK(R)->CLK(R)	15.919   12.025/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[57]/D    1
CLK(R)->CLK(R)	15.920   12.026/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[23]/D    1
CLK(R)->CLK(R)	15.897   12.027/*        0.103/*         my_fpu_double/i_fpu_sub/diff_1_reg[32]/D    1
CLK(R)->CLK(R)	15.897   12.028/*        0.103/*         my_fpu_double/i_fpu_sub/diff_1_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */12.029        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[10]/D    1
CLK(R)->CLK(R)	15.920   12.029/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[26]/D    1
CLK(R)->CLK(R)	15.897   12.032/*        0.103/*         my_fpu_double/i_fpu_sub/diff_1_reg[36]/D    1
CLK(R)->CLK(R)	15.896   12.032/*        0.104/*         my_fpu_double/i_fpu_sub/diff_1_reg[35]/D    1
CLK(R)->CLK(R)	15.805   */12.034        */0.195         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[26]/D    1
CLK(R)->CLK(R)	15.806   */12.035        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[23]/D    1
CLK(R)->CLK(R)	15.810   */12.037        */0.190         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[57]/D    1
CLK(R)->CLK(R)	15.806   */12.037        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[25]/D    1
CLK(R)->CLK(R)	15.810   */12.037        */0.190         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[60]/D    1
CLK(R)->CLK(R)	15.806   */12.038        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[6]/D    1
CLK(R)->CLK(R)	15.810   */12.039        */0.190         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[53]/D    1
CLK(R)->CLK(R)	15.810   */12.039        */0.190         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[58]/D    1
CLK(R)->CLK(R)	15.810   */12.039        */0.190         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[55]/D    1
CLK(R)->CLK(R)	15.806   */12.040        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[9]/D    1
CLK(R)->CLK(R)	15.810   */12.040        */0.190         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[54]/D    1
CLK(R)->CLK(R)	15.806   */12.040        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[29]/D    1
CLK(R)->CLK(R)	15.810   */12.040        */0.190         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[61]/D    1
CLK(R)->CLK(R)	15.807   */12.040        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[27]/D    1
CLK(R)->CLK(R)	15.810   */12.041        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[58]/D    1
CLK(R)->CLK(R)	15.810   */12.041        */0.190         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[62]/D    1
CLK(R)->CLK(R)	15.807   */12.041        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[24]/D    1
CLK(R)->CLK(R)	15.810   */12.042        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[55]/D    1
CLK(R)->CLK(R)	15.807   */12.043        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[8]/D    1
CLK(R)->CLK(R)	15.810   */12.043        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[57]/D    1
CLK(R)->CLK(R)	15.811   */12.043        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[59]/D    1
CLK(R)->CLK(R)	15.810   */12.043        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[54]/D    1
CLK(R)->CLK(R)	15.807   */12.043        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[28]/D    1
CLK(R)->CLK(R)	15.811   */12.043        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[56]/D    1
CLK(R)->CLK(R)	15.811   */12.043        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[56]/D    1
CLK(R)->CLK(R)	15.807   */12.043        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[60]/D    1
CLK(R)->CLK(R)	15.811   */12.044        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[59]/D    1
CLK(R)->CLK(R)	15.811   */12.046        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[53]/D    1
CLK(R)->CLK(R)	15.816   */12.051        */0.184         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[62]/D    1
CLK(R)->CLK(R)	15.816   */12.052        */0.184         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[61]/D    1
CLK(R)->CLK(R)	15.816   */12.054        */0.184         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[52]/D    1
CLK(R)->CLK(R)	15.883   12.055/*        0.117/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.806   */12.056        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[44]/D    1
CLK(R)->CLK(R)	15.816   */12.057        */0.184         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[7]/D    1
CLK(R)->CLK(R)	15.816   */12.057        */0.184         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[51]/D    1
CLK(R)->CLK(R)	15.806   */12.059        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[22]/D    1
CLK(R)->CLK(R)	15.816   */12.060        */0.184         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */12.062        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[7]/D    1
CLK(R)->CLK(R)	15.807   */12.063        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[31]/D    1
CLK(R)->CLK(R)	15.807   */12.064        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[43]/D    1
CLK(R)->CLK(R)	15.919   12.064/*        0.081/*         my_fpu_double/i_fpu_sub/diff_1_reg[14]/D    1
CLK(R)->CLK(R)	15.807   */12.065        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[21]/D    1
CLK(R)->CLK(R)	15.817   */12.066        */0.183         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[42]/D    1
CLK(R)->CLK(R)	15.817   */12.066        */0.183         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[30]/D    1
CLK(R)->CLK(R)	15.816   */12.067        */0.184         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[50]/D    1
CLK(R)->CLK(R)	15.806   */12.067        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[39]/D    1
CLK(R)->CLK(R)	15.919   12.067/*        0.081/*         my_fpu_double/i_fpu_sub/diff_1_reg[15]/D    1
CLK(R)->CLK(R)	15.817   */12.067        */0.183         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[41]/D    1
CLK(R)->CLK(R)	15.809   */12.067        */0.191         my_fpu_double/i_fpu_sub/minuend_reg[28]/D    1
CLK(R)->CLK(R)	15.920   12.067/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[8]/D    1
CLK(R)->CLK(R)	15.807   */12.068        */0.193         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[51]/D    1
CLK(R)->CLK(R)	15.883   12.068/*        0.117/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.919   12.068/*        0.081/*         my_fpu_double/i_fpu_sub/diff_1_reg[12]/D    1
CLK(R)->CLK(R)	15.807   */12.068        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[20]/D    1
CLK(R)->CLK(R)	15.809   */12.068        */0.191         my_fpu_double/i_fpu_sub/minuend_reg[27]/D    1
CLK(R)->CLK(R)	15.884   12.069/*        0.116/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.809   */12.069        */0.191         my_fpu_double/i_fpu_sub/subtrahend_reg[3]/D    1
CLK(R)->CLK(R)	15.806   */12.069        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[38]/D    1
CLK(R)->CLK(R)	15.809   */12.070        */0.191         my_fpu_double/i_fpu_sub/minuend_reg[46]/D    1
CLK(R)->CLK(R)	15.817   */12.070        */0.183         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[49]/D    1
CLK(R)->CLK(R)	15.839   */12.070        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[29]/D    1
CLK(R)->CLK(R)	15.809   */12.071        */0.191         my_fpu_double/i_fpu_sub/minuend_reg[12]/D    1
CLK(R)->CLK(R)	15.813   */12.071        */0.187         my_fpu_double/i_fpu_sub/minuend_reg[19]/D    1
CLK(R)->CLK(R)	15.809   */12.071        */0.191         my_fpu_double/i_fpu_sub/minuend_reg[13]/D    1
CLK(R)->CLK(R)	15.809   */12.072        */0.191         my_fpu_double/i_fpu_sub/minuend_reg[14]/D    1
CLK(R)->CLK(R)	15.810   */12.072        */0.190         my_fpu_double/i_fpu_sub/minuend_reg[30]/D    1
CLK(R)->CLK(R)	15.807   */12.073        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[40]/D    1
CLK(R)->CLK(R)	15.814   */12.074        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[41]/D    1
CLK(R)->CLK(R)	15.810   */12.074        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[7]/D    1
CLK(R)->CLK(R)	15.810   */12.074        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[4]/D    1
CLK(R)->CLK(R)	15.807   */12.074        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[4]/D    1
CLK(R)->CLK(R)	15.810   */12.074        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[2]/D    1
CLK(R)->CLK(R)	15.813   */12.074        */0.187         my_fpu_double/i_fpu_sub/minuend_reg[50]/D    1
CLK(R)->CLK(R)	15.810   */12.074        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[5]/D    1
CLK(R)->CLK(R)	15.813   */12.074        */0.187         my_fpu_double/i_fpu_sub/minuend_reg[36]/D    1
CLK(R)->CLK(R)	15.810   */12.075        */0.190         my_fpu_double/i_fpu_sub/minuend_reg[26]/D    1
CLK(R)->CLK(R)	15.814   */12.075        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[45]/D    1
CLK(R)->CLK(R)	15.810   */12.075        */0.190         my_fpu_double/i_fpu_sub/minuend_reg[29]/D    1
CLK(R)->CLK(R)	15.813   */12.075        */0.187         my_fpu_double/i_fpu_sub/minuend_reg[34]/D    1
CLK(R)->CLK(R)	15.810   */12.075        */0.190         my_fpu_double/i_fpu_sub/subtrahend_reg[6]/D    1
CLK(R)->CLK(R)	15.815   */12.075        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[47]/D    1
CLK(R)->CLK(R)	15.813   */12.075        */0.187         my_fpu_double/i_fpu_sub/minuend_reg[33]/D    1
CLK(R)->CLK(R)	15.817   */12.075        */0.183         my_fpu_double/i_fpu_sub/minuend_reg[49]/D    1
CLK(R)->CLK(R)	15.813   */12.076        */0.187         my_fpu_double/i_fpu_sub/minuend_reg[25]/D    1
CLK(R)->CLK(R)	15.814   */12.076        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[37]/D    1
CLK(R)->CLK(R)	15.810   */12.076        */0.190         my_fpu_double/i_fpu_sub/minuend_reg[15]/D    1
CLK(R)->CLK(R)	15.889   12.076/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[49]/D    1
CLK(R)->CLK(R)	15.815   */12.077        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[43]/D    1
CLK(R)->CLK(R)	15.815   */12.078        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[42]/D    1
CLK(R)->CLK(R)	15.813   */12.078        */0.187         my_fpu_double/i_fpu_sub/minuend_reg[32]/D    1
CLK(R)->CLK(R)	15.815   */12.079        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[39]/D    1
CLK(R)->CLK(R)	15.814   */12.079        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[16]/D    1
CLK(R)->CLK(R)	15.888   12.079/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[45]/D    1
CLK(R)->CLK(R)	15.814   */12.080        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[17]/D    1
CLK(R)->CLK(R)	15.888   12.080/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[44]/D    1
CLK(R)->CLK(R)	15.814   */12.080        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[38]/D    1
CLK(R)->CLK(R)	15.813   */12.080        */0.187         my_fpu_double/i_fpu_sub/minuend_reg[18]/D    1
CLK(R)->CLK(R)	15.818   */12.080        */0.182         my_fpu_double/i_fpu_sub/minuend_reg[44]/D    1
CLK(R)->CLK(R)	15.814   */12.080        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[24]/D    1
CLK(R)->CLK(R)	15.818   */12.081        */0.182         my_fpu_double/i_fpu_sub/minuend_reg[48]/D    1
CLK(R)->CLK(R)	15.819   */12.081        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[40]/D    1
CLK(R)->CLK(R)	15.814   */12.081        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[21]/D    1
CLK(R)->CLK(R)	15.813   */12.082        */0.187         my_fpu_double/i_fpu_sub/minuend_reg[23]/D    1
CLK(R)->CLK(R)	15.890   12.082/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[56]/D    1
CLK(R)->CLK(R)	15.889   12.084/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[41]/D    1
CLK(R)->CLK(R)	15.812   */12.084        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[10]/D    1
CLK(R)->CLK(R)	15.889   12.084/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[46]/D    1
CLK(R)->CLK(R)	15.889   12.084/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[60]/D    1
CLK(R)->CLK(R)	15.817   */12.084        */0.183         my_fpu_double/i_fpu_sub/minuend_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */12.085        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[9]/D    1
CLK(R)->CLK(R)	15.890   12.085/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[53]/D    1
CLK(R)->CLK(R)	15.812   */12.085        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[32]/D    1
CLK(R)->CLK(R)	15.890   12.085/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[58]/D    1
CLK(R)->CLK(R)	15.891   12.085/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[51]/D    1
CLK(R)->CLK(R)	15.890   12.086/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[69]/D    1
CLK(R)->CLK(R)	15.890   12.086/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[64]/D    1
CLK(R)->CLK(R)	15.890   12.087/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[63]/D    1
CLK(R)->CLK(R)	15.818   */12.087        */0.182         my_fpu_double/i_fpu_sub/minuend_reg[51]/D    1
CLK(R)->CLK(R)	15.890   12.087/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[42]/D    1
CLK(R)->CLK(R)	15.892   12.087/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[48]/D    1
CLK(R)->CLK(R)	15.818   */12.088        */0.182         my_fpu_double/i_fpu_sub/minuend_reg[22]/D    1
CLK(R)->CLK(R)	15.892   12.088/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[47]/D    1
CLK(R)->CLK(R)	15.890   12.088/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[43]/D    1
CLK(R)->CLK(R)	15.891   12.088/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[62]/D    1
CLK(R)->CLK(R)	15.818   */12.089        */0.182         my_fpu_double/i_fpu_sub/minuend_reg[11]/D    1
CLK(R)->CLK(R)	15.813   */12.089        */0.187         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[2]/D    1
CLK(R)->CLK(R)	15.892   12.089/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[54]/D    1
CLK(R)->CLK(R)	15.891   12.089/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[61]/D    1
CLK(R)->CLK(R)	15.890   12.089/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[70]/D    1
CLK(R)->CLK(R)	15.892   12.091/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[57]/D    1
CLK(R)->CLK(R)	15.815   */12.091        */0.185         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[50]/D    1
CLK(R)->CLK(R)	15.890   12.091/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[71]/D    1
CLK(R)->CLK(R)	15.893   12.091/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[50]/D    1
CLK(R)->CLK(R)	15.892   12.092/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[67]/D    1
CLK(R)->CLK(R)	15.893   12.092/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[52]/D    1
CLK(R)->CLK(R)	15.813   */12.092        */0.187         my_fpu_double/i_fpu_sub/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.892   12.092/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[65]/D    1
CLK(R)->CLK(R)	15.890   12.092/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[74]/D    1
CLK(R)->CLK(R)	15.818   */12.092        */0.182         my_fpu_double/i_fpu_sub/minuend_reg[5]/D    1
CLK(R)->CLK(R)	15.890   12.092/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[75]/D    1
CLK(R)->CLK(R)	15.818   */12.092        */0.182         my_fpu_double/i_fpu_sub/minuend_reg[35]/D    1
CLK(R)->CLK(R)	15.890   12.093/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[78]/D    1
CLK(R)->CLK(R)	15.891   12.093/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[68]/D    1
CLK(R)->CLK(R)	15.892   12.093/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[59]/D    1
CLK(R)->CLK(R)	15.839   */12.093        */0.161         my_fpu_double/i_fpu_mul/product_f_reg[5]/D    1
CLK(R)->CLK(R)	15.893   12.093/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[55]/D    1
CLK(R)->CLK(R)	15.813   */12.093        */0.187         my_fpu_double/i_fpu_sub/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.891   12.094/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[72]/D    1
CLK(R)->CLK(R)	15.892   12.094/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[66]/D    1
CLK(R)->CLK(R)	15.891   12.094/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[73]/D    1
CLK(R)->CLK(R)	15.819   */12.094        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[20]/D    1
CLK(R)->CLK(R)	15.891   12.096/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[76]/D    1
CLK(R)->CLK(R)	15.814   */12.097        */0.186         my_fpu_double/i_fpu_sub/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.814   */12.098        */0.186         my_fpu_double/i_fpu_sub/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.839   */12.100        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[11]/D    1
CLK(R)->CLK(R)	15.892   12.101/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[77]/D    1
CLK(R)->CLK(R)	15.814   */12.101        */0.186         my_fpu_double/i_fpu_sub/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.891   12.101/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[83]/D    1
CLK(R)->CLK(R)	15.815   */12.101        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.815   */12.102        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.891   12.102/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[84]/D    1
CLK(R)->CLK(R)	15.890   12.102/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[86]/D    1
CLK(R)->CLK(R)	15.892   12.103/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[79]/D    1
CLK(R)->CLK(R)	15.815   */12.103        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.892   12.103/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[80]/D    1
CLK(R)->CLK(R)	15.815   */12.103        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.817   */12.103        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */12.103        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[5]/D    1
CLK(R)->CLK(R)	15.815   */12.104        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.888   12.104/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[95]/D    1
CLK(R)->CLK(R)	15.892   12.105/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[82]/D    1
CLK(R)->CLK(R)	15.889   12.105/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[100]/D    1
CLK(R)->CLK(R)	15.815   */12.105        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.893   12.105/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[81]/D    1
CLK(R)->CLK(R)	15.815   */12.105        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.892   12.106/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[87]/D    1
CLK(R)->CLK(R)	15.892   12.106/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[85]/D    1
CLK(R)->CLK(R)	15.815   */12.107        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.815   */12.107        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */12.107        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[6]/D    1
CLK(R)->CLK(R)	15.815   */12.107        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.889   12.107/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[101]/D    1
CLK(R)->CLK(R)	15.891   12.107/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[91]/D    1
CLK(R)->CLK(R)	15.839   */12.107        */0.161         my_fpu_double/i_fpu_mul/exponent_3_reg[11]/D    1
CLK(R)->CLK(R)	15.817   */12.107        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.817   */12.107        */0.183         my_fpu_double/i_fpu_sub/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.816   */12.108        */0.184         my_fpu_double/i_fpu_sub/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.818   */12.108        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */12.108        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */12.109        */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[11]/D    1
CLK(R)->CLK(R)	15.818   */12.109        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.818   */12.109        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.817   */12.109        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.818   */12.109        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.818   */12.109        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.818   */12.110        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.818   */12.110        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.818   */12.110        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.818   */12.110        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.818   */12.111        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.818   */12.111        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.818   */12.111        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.818   */12.111        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.818   */12.111        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.818   */12.111        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.818   */12.112        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.892   12.112/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[88]/D    1
CLK(R)->CLK(R)	15.892   12.112/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[92]/D    1
CLK(R)->CLK(R)	15.892   12.112/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[89]/D    1
CLK(R)->CLK(R)	15.818   */12.112        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.818   */12.113        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.818   */12.113        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.818   */12.113        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.892   12.114/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[90]/D    1
CLK(R)->CLK(R)	15.892   12.114/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[93]/D    1
CLK(R)->CLK(R)	15.889   12.114/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[97]/D    1
CLK(R)->CLK(R)	15.818   */12.115        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.819   */12.115        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.891   12.115/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[99]/D    1
CLK(R)->CLK(R)	15.817   */12.115        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.818   */12.115        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.818   */12.115        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.891   12.116/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[96]/D    1
CLK(R)->CLK(R)	15.817   */12.117        */0.183         my_fpu_double/i_fpu_sub/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.818   */12.117        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.817   */12.118        */0.183         my_fpu_double/i_fpu_sub/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */12.119        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[11]/D    1
CLK(R)->CLK(R)	15.817   */12.120        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */12.120        */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[11]/D    1
CLK(R)->CLK(R)	15.893   12.121/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[94]/D    1
CLK(R)->CLK(R)	15.819   */12.121        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.891   12.121/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[102]/D    1
CLK(R)->CLK(R)	15.891   12.122/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[104]/D    1
CLK(R)->CLK(R)	15.891   12.123/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[105]/D    1
CLK(R)->CLK(R)	15.818   */12.123        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.892   12.124/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[98]/D    1
CLK(R)->CLK(R)	15.817   */12.124        */0.183         my_fpu_double/i_fpu_sub/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.818   */12.125        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.817   */12.125        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.814   */12.126        */0.186         my_fpu_double/i_fpu_sub/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.813   */12.127        */0.187         my_fpu_double/i_fpu_sub/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.896   12.127/*        0.104/*         my_fpu_double/i_fpu_exceptions/div_inf_by_inf_reg/D    1
CLK(R)->CLK(R)	15.817   */12.127        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.814   */12.128        */0.186         my_fpu_double/i_fpu_sub/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.817   */12.128        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.814   */12.128        */0.186         my_fpu_double/i_fpu_sub/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.818   */12.128        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.814   */12.129        */0.186         my_fpu_double/i_fpu_sub/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.814   */12.129        */0.186         my_fpu_double/i_fpu_sub/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.897   12.129/*        0.103/*         my_fpu_double/i_fpu_exceptions/div_by_0_reg/D    1
CLK(R)->CLK(R)	15.919   12.130/*        0.081/*         my_fpu_double/i_fpu_add/small_shift_reg[28]/D    1
CLK(R)->CLK(R)	15.921   12.130/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.922   12.131/*        0.078/*         my_fpu_double/i_fpu_exceptions/out_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.814   */12.132        */0.186         my_fpu_double/i_fpu_sub/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */12.132        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[11]/D    1
CLK(R)->CLK(R)	15.893   12.132/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[103]/D    1
CLK(R)->CLK(R)	15.813   */12.133        */0.187         my_fpu_double/i_fpu_sub/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.920   12.133/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.890   12.133/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[10]/D    1
CLK(R)->CLK(R)	15.896   12.134/*        0.104/*         my_fpu_double/i_fpu_exceptions/div_0_by_0_reg/D    1
CLK(R)->CLK(R)	15.918   12.135/*        0.082/*         my_fpu_double/i_fpu_add/small_shift_3_reg[53]/D    1
CLK(R)->CLK(R)	15.814   */12.136        */0.186         my_fpu_double/i_fpu_sub/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.897   12.137/*        0.103/*         my_fpu_double/i_fpu_exceptions/div_by_inf_reg/D    1
CLK(R)->CLK(R)	15.814   */12.137        */0.186         my_fpu_double/i_fpu_sub/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.897   12.137/*        0.103/*         my_fpu_double/i_fpu_exceptions/div_inf_reg/D    1
CLK(R)->CLK(R)	15.919   12.137/*        0.081/*         my_fpu_double/i_fpu_add/sum_3_reg[28]/D    1
CLK(R)->CLK(R)	15.920   12.138/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[50]/D    1
CLK(R)->CLK(R)	15.920   12.139/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[50]/D    1
CLK(R)->CLK(R)	15.920   12.140/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[51]/D    1
CLK(R)->CLK(R)	15.920   12.140/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[27]/D    1
CLK(R)->CLK(R)	15.920   12.140/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[46]/D    1
CLK(R)->CLK(R)	15.920   12.141/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[51]/D    1
CLK(R)->CLK(R)	15.920   12.141/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[27]/D    1
CLK(R)->CLK(R)	15.897   12.142/*        0.103/*         my_fpu_double/i_fpu_exceptions/div_uf_reg/D    1
CLK(R)->CLK(R)	15.920   12.142/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[52]/D    1
CLK(R)->CLK(R)	15.920   12.142/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[52]/D    1
CLK(R)->CLK(R)	15.920   12.142/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[48]/D    1
CLK(R)->CLK(R)	15.920   12.142/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[29]/D    1
CLK(R)->CLK(R)	15.920   12.142/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[52]/D    1
CLK(R)->CLK(R)	15.920   12.143/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[48]/D    1
CLK(R)->CLK(R)	15.920   12.143/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[50]/D    1
CLK(R)->CLK(R)	15.920   12.143/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[49]/D    1
CLK(R)->CLK(R)	15.920   12.143/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.143/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[51]/D    1
CLK(R)->CLK(R)	15.920   12.144/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[49]/D    1
CLK(R)->CLK(R)	15.920   12.144/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[49]/D    1
CLK(R)->CLK(R)	15.920   12.144/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.920   12.144/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[53]/D    1
CLK(R)->CLK(R)	15.920   12.144/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.144/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.920   12.144/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[47]/D    1
CLK(R)->CLK(R)	15.919   12.144/*        0.081/*         my_fpu_double/i_fpu_add/small_shift_reg[40]/D    1
CLK(R)->CLK(R)	15.920   12.144/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[49]/D    1
CLK(R)->CLK(R)	15.920   12.145/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[53]/D    1
CLK(R)->CLK(R)	15.920   12.145/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[27]/D    1
CLK(R)->CLK(R)	15.920   12.145/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[54]/D    1
CLK(R)->CLK(R)	15.920   12.145/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[54]/D    1
CLK(R)->CLK(R)	15.920   12.146/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[55]/D    1
CLK(R)->CLK(R)	15.920   12.146/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[50]/D    1
CLK(R)->CLK(R)	15.920   12.146/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[52]/D    1
CLK(R)->CLK(R)	15.920   12.146/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[53]/D    1
CLK(R)->CLK(R)	15.919   12.146/*        0.081/*         my_fpu_double/i_fpu_add/small_shift_reg[43]/D    1
CLK(R)->CLK(R)	15.920   12.147/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[41]/D    1
CLK(R)->CLK(R)	15.920   12.147/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[45]/D    1
CLK(R)->CLK(R)	15.920   12.147/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[38]/D    1
CLK(R)->CLK(R)	15.921   12.147/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[28]/D    1
CLK(R)->CLK(R)	15.920   12.148/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[44]/D    1
CLK(R)->CLK(R)	15.920   12.148/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[45]/D    1
CLK(R)->CLK(R)	15.920   12.148/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[54]/D    1
CLK(R)->CLK(R)	15.920   12.148/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[51]/D    1
CLK(R)->CLK(R)	15.920   12.149/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[46]/D    1
CLK(R)->CLK(R)	15.920   12.149/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[36]/D    1
CLK(R)->CLK(R)	15.920   12.149/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[43]/D    1
CLK(R)->CLK(R)	15.920   12.150/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[41]/D    1
CLK(R)->CLK(R)	15.920   12.150/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[48]/D    1
CLK(R)->CLK(R)	15.920   12.150/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[29]/D    1
CLK(R)->CLK(R)	15.920   12.151/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[47]/D    1
CLK(R)->CLK(R)	15.920   12.151/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[39]/D    1
CLK(R)->CLK(R)	15.920   12.151/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[46]/D    1
CLK(R)->CLK(R)	15.920   12.151/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[42]/D    1
CLK(R)->CLK(R)	15.920   12.152/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[42]/D    1
CLK(R)->CLK(R)	15.920   12.154/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[47]/D    1
CLK(R)->CLK(R)	15.839   */12.154        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */12.155        */0.161         my_fpu_double/i_fpu_sub/diff_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.164/*        0.079/*         my_fpu_double/i_fpu_sub/diff_1_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.167/*        0.079/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.169/*        0.079/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */12.170        */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */12.170        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[11]/D    1
CLK(R)->CLK(R)	15.919   12.171/*        0.081/*         my_fpu_double/i_fpu_add/sum_3_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.173/*        0.078/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[37]/D    1
CLK(R)->CLK(R)	15.920   12.174/*        0.080/*         my_fpu_double/i_fpu_add/sum_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.174/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[14]/D    1
CLK(R)->CLK(R)	15.919   12.175/*        0.081/*         my_fpu_double/i_fpu_add/sum_3_reg[25]/D    1
CLK(R)->CLK(R)	15.920   12.175/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[9]/D    1
CLK(R)->CLK(R)	15.920   12.176/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[16]/D    1
CLK(R)->CLK(R)	15.920   12.176/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[15]/D    1
CLK(R)->CLK(R)	15.920   12.177/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.177/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.177/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.178/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[7]/D    1
CLK(R)->CLK(R)	15.920   12.179/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[12]/D    1
CLK(R)->CLK(R)	15.920   12.179/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.180/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[26]/D    1
CLK(R)->CLK(R)	15.920   12.180/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.181/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[9]/D    1
CLK(R)->CLK(R)	15.920   12.181/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.182/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.182/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.182/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.182/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.182/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.182/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.182/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.182/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */12.183        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[28]/D    1
CLK(R)->CLK(R)	15.921   12.183/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.183/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[17]/D    1
CLK(R)->CLK(R)	15.920   12.183/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.184/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.184/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.184/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.184/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.184/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.184/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.184/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.184/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.185/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.185/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.185/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.186/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[20]/D    1
CLK(R)->CLK(R)	15.920   12.187/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.187/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.187/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.187/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.187/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.187/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.187/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */12.187        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.188/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.188/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.188/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.189/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.190/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.190/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.190/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.190/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.190/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[26]/D    1
CLK(R)->CLK(R)	15.921   12.191/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.192/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */12.192        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[5]/D    1
CLK(R)->CLK(R)	15.920   12.193/*        0.080/*         my_fpu_double/i_fpu_add/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.194/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[54]/D    1
CLK(R)->CLK(R)	15.921   12.195/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.195/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.830   */12.195        */0.170         my_fpu_double/i_fpu_round/sum_round_2_reg[28]/D    1
CLK(R)->CLK(R)	15.921   12.195/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.195/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.195/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.196/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.196/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.197/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.197/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.197/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.197/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.197/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.197/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.198/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.198/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[37]/D    1
CLK(R)->CLK(R)	15.920   12.198/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.198/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.198/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[43]/D    1
CLK(R)->CLK(R)	15.919   12.199/*        0.081/*         my_fpu_double/i_fpu_add/small_shift_3_reg[34]/D    1
CLK(R)->CLK(R)	15.921   12.199/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[37]/D    1
CLK(R)->CLK(R)	15.922   12.199/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.920   12.199/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.200/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.200/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.201/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.201/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.201/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.201/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.202/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[42]/D    1
CLK(R)->CLK(R)	15.921   12.202/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[31]/D    1
CLK(R)->CLK(R)	15.920   12.202/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.921   12.203/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[33]/D    1
CLK(R)->CLK(R)	15.921   12.203/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.203/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.203/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.203/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.831   */12.203        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[27]/D    1
CLK(R)->CLK(R)	15.921   12.204/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[30]/D    1
CLK(R)->CLK(R)	15.831   */12.204        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.204/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.204/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.204/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[37]/D    1
CLK(R)->CLK(R)	15.831   */12.204        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[48]/D    1
CLK(R)->CLK(R)	15.920   12.204/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.831   */12.204        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[18]/D    1
CLK(R)->CLK(R)	15.831   */12.205        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.205/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.205/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.205/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.205/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.831   */12.205        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[17]/D    1
CLK(R)->CLK(R)	15.920   12.206/*        0.080/*         my_fpu_double/i_fpu_add/small_add_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.206/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[40]/D    1
CLK(R)->CLK(R)	15.831   */12.206        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[13]/D    1
CLK(R)->CLK(R)	15.922   12.206/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[41]/D    1
CLK(R)->CLK(R)	15.831   */12.206        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[19]/D    1
CLK(R)->CLK(R)	15.831   */12.206        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[12]/D    1
CLK(R)->CLK(R)	15.831   */12.207        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[16]/D    1
CLK(R)->CLK(R)	15.921   12.207/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.208/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.921   12.208/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.921   12.208/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.208/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.920   12.208/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.208/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.208/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.831   */12.208        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[15]/D    1
CLK(R)->CLK(R)	15.921   12.209/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.920   12.209/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.920   12.209/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.920   12.209/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.922   12.209/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.921   12.209/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[34]/D    1
CLK(R)->CLK(R)	15.831   */12.209        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[21]/D    1
CLK(R)->CLK(R)	15.922   12.209/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[32]/D    1
CLK(R)->CLK(R)	15.920   12.209/*        0.080/*         my_fpu_double/i_fpu_add/small_add_reg[53]/D    1
CLK(R)->CLK(R)	15.920   12.209/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.922   12.210/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.921   12.210/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[33]/D    1
CLK(R)->CLK(R)	15.921   12.210/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.210/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[33]/D    1
CLK(R)->CLK(R)	15.920   12.210/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.210/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.921   12.210/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[38]/D    1
CLK(R)->CLK(R)	15.832   */12.210        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[20]/D    1
CLK(R)->CLK(R)	15.920   12.210/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.922   12.210/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.210/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.888   12.210/*        0.112/*         my_fpu_double/i_fpu_exceptions/mul_0_by_inf_reg/D    1
CLK(R)->CLK(R)	15.919   12.211/*        0.081/*         my_fpu_double/i_fpu_add/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.211/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.211/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.920   12.211/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.920   12.211/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.211/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.211/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.921   12.211/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.920   12.211/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.831   */12.211        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[22]/D    1
CLK(R)->CLK(R)	15.920   12.212/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.212/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.212/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.831   */12.212        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.212/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.921   12.212/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.212/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.920   12.212/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[36]/D    1
CLK(R)->CLK(R)	15.920   12.212/*        0.080/*         my_fpu_double/i_fpu_add/small_add_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.212/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.920   12.213/*        0.080/*         my_fpu_double/i_fpu_add/small_add_reg[29]/D    1
CLK(R)->CLK(R)	15.831   */12.213        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[45]/D    1
CLK(R)->CLK(R)	15.920   12.213/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.920   12.213/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.920   12.213/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.922   12.213/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.920   12.213/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.920   12.213/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */12.213        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[9]/D    1
CLK(R)->CLK(R)	15.831   */12.214        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.214/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.831   */12.214        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.214/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.214/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.920   12.214/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.919   12.214/*        0.081/*         my_fpu_double/i_fpu_add/small_add_reg[17]/D    1
CLK(R)->CLK(R)	15.920   12.214/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.214/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[35]/D    1
CLK(R)->CLK(R)	15.920   12.214/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.920   12.214/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.214/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.832   */12.214        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.214/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.921   12.215/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.831   */12.215        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.215/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[28]/D    1
CLK(R)->CLK(R)	15.920   12.215/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.215/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[52]/D    1
CLK(R)->CLK(R)	15.921   12.215/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[36]/D    1
CLK(R)->CLK(R)	15.921   12.215/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.920   12.215/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.215/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.832   */12.215        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[26]/D    1
CLK(R)->CLK(R)	15.921   12.216/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[27]/D    1
CLK(R)->CLK(R)	15.920   12.216/*        0.080/*         my_fpu_double/i_fpu_add/small_add_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.216/*        0.080/*         my_fpu_double/i_fpu_add/small_add_reg[2]/D    1
CLK(R)->CLK(R)	15.831   */12.216        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.216/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.921   12.216/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.216/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.921   12.216/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[27]/D    1
CLK(R)->CLK(R)	15.921   12.216/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.920   12.216/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.216/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.921   12.216/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.922   12.216/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.922   12.217/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.217/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.217/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.832   */12.217        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[46]/D    1
CLK(R)->CLK(R)	15.920   12.217/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.831   */12.218        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.218/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.920   12.218/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.218/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.218/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[22]/D    1
CLK(R)->CLK(R)	15.920   12.218/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.218/*        0.080/*         my_fpu_double/i_fpu_add/small_add_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.218/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[11]/D    1
CLK(R)->CLK(R)	15.920   12.218/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.218/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.218/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.921   12.219/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.219/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[6]/D    1
CLK(R)->CLK(R)	15.920   12.219/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.219/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.219/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.219/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.220/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[13]/D    1
CLK(R)->CLK(R)	15.920   12.220/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.220/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[50]/D    1
CLK(R)->CLK(R)	15.921   12.220/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.220/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.220/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.221/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.221/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.221/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[28]/D    1
CLK(R)->CLK(R)	15.895   12.221/*        0.105/*         my_fpu_double/i_fpu_exceptions/multiply_reg/D    1
CLK(R)->CLK(R)	15.920   12.221/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.221/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.221/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.221/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.221/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.221/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.221/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.221/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.221/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[45]/D    1
CLK(R)->CLK(R)	15.920   12.222/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.222/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.222/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.222/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.222/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.897   12.222/*        0.103/*         my_fpu_double/i_fpu_exceptions/divide_reg/D    1
CLK(R)->CLK(R)	15.921   12.222/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.222/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[42]/D    1
CLK(R)->CLK(R)	15.921   12.222/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[51]/D    1
CLK(R)->CLK(R)	15.921   12.222/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.223/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.223/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.223/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[49]/D    1
CLK(R)->CLK(R)	15.921   12.223/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[40]/D    1
CLK(R)->CLK(R)	15.896   12.223/*        0.104/*         my_fpu_double/i_fpu_exceptions/subtract_reg/D    1
CLK(R)->CLK(R)	15.920   12.224/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.224/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.224/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.224/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[20]/D    1
CLK(R)->CLK(R)	15.920   12.224/*        0.080/*         my_fpu_double/i_fpu_add/small_add_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.224/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.224/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.224/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[37]/D    1
CLK(R)->CLK(R)	15.921   12.224/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.224/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.225/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.225/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.896   12.225/*        0.104/*         my_fpu_double/i_fpu_exceptions/add_reg/D    1
CLK(R)->CLK(R)	15.921   12.225/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.225/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.225/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.226/*        0.079/*         my_fpu_double/i_fpu_add/exponent_diff_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.226/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.226/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.226/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.226/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[18]/D    1
CLK(R)->CLK(R)	15.922   12.226/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.226/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.227/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[43]/D    1
CLK(R)->CLK(R)	15.925   12.227/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.228/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.228/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[16]/D    1
CLK(R)->CLK(R)	15.921   12.228/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[26]/D    1
CLK(R)->CLK(R)	15.921   12.230/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[24]/D    1
CLK(R)->CLK(R)	15.875   12.230/*        0.125/*         my_fpu_double/i_fpu_sub/diff_1_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.231/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[26]/D    1
CLK(R)->CLK(R)	15.897   12.232/*        0.103/*         my_fpu_double/i_fpu_exceptions/mul_uf_reg/D    1
CLK(R)->CLK(R)	15.921   12.234/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.234/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.234/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.236/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */12.237        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[4]/D    1
CLK(R)->CLK(R)	15.923   12.239/*        0.077/*         my_fpu_double/i_fpu_add/exponent_diff_reg[4]/D    1
CLK(R)->CLK(R)	15.924   12.240/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[0]/D    1
CLK(R)->CLK(R)	15.923   12.241/*        0.077/*         my_fpu_double/i_fpu_add/exponent_diff_reg[2]/D    1
CLK(R)->CLK(R)	15.877   12.243/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.245/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[3]/D    1
CLK(R)->CLK(R)	15.923   12.247/*        0.077/*         my_fpu_double/i_fpu_add/exponent_diff_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.250/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.250/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */12.251        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[4]/D    1
CLK(R)->CLK(R)	15.924   12.251/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.251/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.252/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[7]/D    1
CLK(R)->CLK(R)	15.924   12.253/*        0.076/*         my_fpu_double/i_fpu_add/sign_reg/D    1
CLK(R)->CLK(R)	15.876   12.258/*        0.124/*         my_fpu_double/i_fpu_sub/diff_1_reg[7]/D    1
CLK(R)->CLK(R)	15.896   12.262/*        0.104/*         my_fpu_double/i_fpu_exceptions/mul_inf_reg/D    1
CLK(R)->CLK(R)	15.920   12.265/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */12.266        */0.161         my_fpu_double/i_fpu_mul/exponent_terms_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */12.277        */0.161         my_fpu_double/i_fpu_mul/exponent_3_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.277/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[1]/D    1
CLK(R)->CLK(R)	15.920   12.279/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.284/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[5]/D    1
CLK(R)->CLK(R)	15.923   12.285/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.287/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[7]/D    1
CLK(R)->CLK(R)	15.920   12.290/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.290/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.293/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[33]/D    1
CLK(R)->CLK(R)	15.920   12.293/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */12.301        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[27]/D    1
CLK(R)->CLK(R)	15.874   12.304/*        0.126/*         my_fpu_double/i_fpu_mul/product_6_reg[46]/D    1
CLK(R)->CLK(R)	15.840   */12.305        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[9]/D    1
CLK(R)->CLK(R)	15.875   12.305/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[18]/D    1
CLK(R)->CLK(R)	15.920   12.306/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[9]/D    1
CLK(R)->CLK(R)	15.874   12.306/*        0.126/*         my_fpu_double/i_fpu_mul/product_6_reg[12]/D    1
CLK(R)->CLK(R)	15.875   12.307/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[43]/D    1
CLK(R)->CLK(R)	15.876   12.308/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[23]/D    1
CLK(R)->CLK(R)	15.876   12.309/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[19]/D    1
CLK(R)->CLK(R)	15.874   12.309/*        0.126/*         my_fpu_double/i_fpu_mul/product_6_reg[36]/D    1
CLK(R)->CLK(R)	15.875   12.309/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[44]/D    1
CLK(R)->CLK(R)	15.924   12.309/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_5_reg[8]/D    1
CLK(R)->CLK(R)	15.874   12.310/*        0.126/*         my_fpu_double/i_fpu_mul/product_6_reg[30]/D    1
CLK(R)->CLK(R)	15.875   12.310/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[45]/D    1
CLK(R)->CLK(R)	15.875   12.310/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[15]/D    1
CLK(R)->CLK(R)	15.875   12.310/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[14]/D    1
CLK(R)->CLK(R)	15.875   12.310/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[8]/D    1
CLK(R)->CLK(R)	15.876   12.310/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[3]/D    1
CLK(R)->CLK(R)	15.875   12.311/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[11]/D    1
CLK(R)->CLK(R)	15.875   12.311/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[13]/D    1
CLK(R)->CLK(R)	15.875   12.311/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[42]/D    1
CLK(R)->CLK(R)	15.875   12.311/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[17]/D    1
CLK(R)->CLK(R)	15.875   12.311/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[16]/D    1
CLK(R)->CLK(R)	15.876   12.311/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[23]/D    1
CLK(R)->CLK(R)	15.876   12.311/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[22]/D    1
CLK(R)->CLK(R)	15.876   12.312/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[9]/D    1
CLK(R)->CLK(R)	15.876   12.312/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[20]/D    1
CLK(R)->CLK(R)	15.875   12.312/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[47]/D    1
CLK(R)->CLK(R)	15.876   12.312/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[22]/D    1
CLK(R)->CLK(R)	15.875   12.312/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[48]/D    1
CLK(R)->CLK(R)	15.877   12.312/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[21]/D    1
CLK(R)->CLK(R)	15.877   12.312/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[21]/D    1
CLK(R)->CLK(R)	15.875   12.313/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[49]/D    1
CLK(R)->CLK(R)	15.875   12.313/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.313/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_5_reg[3]/D    1
CLK(R)->CLK(R)	15.875   12.313/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[33]/D    1
CLK(R)->CLK(R)	15.924   12.313/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_5_reg[7]/D    1
CLK(R)->CLK(R)	15.875   12.313/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[35]/D    1
CLK(R)->CLK(R)	15.877   12.313/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[16]/D    1
CLK(R)->CLK(R)	15.877   12.313/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[18]/D    1
CLK(R)->CLK(R)	15.875   12.314/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[7]/D    1
CLK(R)->CLK(R)	15.875   12.314/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[31]/D    1
CLK(R)->CLK(R)	15.875   12.314/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[0]/D    1
CLK(R)->CLK(R)	15.924   12.315/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_5_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.315/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[20]/D    1
CLK(R)->CLK(R)	15.875   12.315/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[32]/D    1
CLK(R)->CLK(R)	15.875   12.315/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[6]/D    1
CLK(R)->CLK(R)	15.925   12.315/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[0]/D    1
CLK(R)->CLK(R)	15.924   12.315/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_5_reg[11]/D    1
CLK(R)->CLK(R)	15.875   12.315/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[10]/D    1
CLK(R)->CLK(R)	15.876   12.315/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.315/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[19]/D    1
CLK(R)->CLK(R)	15.875   12.315/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[37]/D    1
CLK(R)->CLK(R)	15.875   12.315/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.315/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_5_reg[2]/D    1
CLK(R)->CLK(R)	15.925   12.315/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[6]/D    1
CLK(R)->CLK(R)	15.875   12.315/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[50]/D    1
CLK(R)->CLK(R)	15.875   12.316/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[51]/D    1
CLK(R)->CLK(R)	15.876   12.316/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[41]/D    1
CLK(R)->CLK(R)	15.874   12.316/*        0.126/*         my_fpu_double/i_fpu_mul/product_6_reg[28]/D    1
CLK(R)->CLK(R)	15.875   12.316/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[1]/D    1
CLK(R)->CLK(R)	15.875   12.316/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[39]/D    1
CLK(R)->CLK(R)	15.875   12.316/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[20]/D    1
CLK(R)->CLK(R)	15.875   12.316/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[18]/D    1
CLK(R)->CLK(R)	15.875   12.316/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[38]/D    1
CLK(R)->CLK(R)	15.874   12.317/*        0.126/*         my_fpu_double/i_fpu_mul/product_6_reg[29]/D    1
CLK(R)->CLK(R)	15.876   12.317/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[1]/D    1
CLK(R)->CLK(R)	15.875   12.317/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[40]/D    1
CLK(R)->CLK(R)	15.877   12.317/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[2]/D    1
CLK(R)->CLK(R)	15.925   12.317/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[9]/D    1
CLK(R)->CLK(R)	15.876   12.317/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[8]/D    1
CLK(R)->CLK(R)	15.875   12.317/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[5]/D    1
CLK(R)->CLK(R)	15.925   12.317/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[10]/D    1
CLK(R)->CLK(R)	15.925   12.317/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[1]/D    1
CLK(R)->CLK(R)	15.875   12.317/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.318/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[9]/D    1
CLK(R)->CLK(R)	15.875   12.318/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[34]/D    1
CLK(R)->CLK(R)	15.874   12.318/*        0.126/*         my_fpu_double/i_fpu_sub/exponent_large_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.318/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[29]/D    1
CLK(R)->CLK(R)	15.925   12.318/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[4]/D    1
CLK(R)->CLK(R)	15.876   12.318/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[2]/D    1
CLK(R)->CLK(R)	15.876   12.320/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[4]/D    1
CLK(R)->CLK(R)	15.876   12.320/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[2]/D    1
CLK(R)->CLK(R)	15.877   12.321/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[3]/D    1
CLK(R)->CLK(R)	15.876   12.321/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[19]/D    1
CLK(R)->CLK(R)	15.920   12.321/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[19]/D    1
CLK(R)->CLK(R)	15.876   12.322/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[6]/D    1
CLK(R)->CLK(R)	15.877   12.322/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[1]/D    1
CLK(R)->CLK(R)	15.876   12.322/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[0]/D    1
CLK(R)->CLK(R)	15.873   12.322/*        0.127/*         my_fpu_double/i_fpu_sub/exponent_large_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.322/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[0]/D    1
CLK(R)->CLK(R)	15.877   12.323/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[4]/D    1
CLK(R)->CLK(R)	15.876   12.323/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[5]/D    1
CLK(R)->CLK(R)	15.924   12.324/*        0.076/*         my_fpu_double/i_fpu_mul/mul_b_reg[40]/D    1
CLK(R)->CLK(R)	15.877   12.324/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[7]/D    1
CLK(R)->CLK(R)	15.875   12.324/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[27]/D    1
CLK(R)->CLK(R)	15.877   12.325/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.326/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[6]/D    1
CLK(R)->CLK(R)	15.876   12.326/*        0.124/*         my_fpu_double/i_fpu_sub/exponent_small_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.326/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.327/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[1]/D    1
CLK(R)->CLK(R)	15.924   12.329/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */12.329        */0.161         my_fpu_double/i_fpu_sub/diff_reg[12]/D    1
CLK(R)->CLK(R)	15.876   12.330/*        0.124/*         my_fpu_double/i_fpu_sub/exponent_large_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.331/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.331/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[35]/D    1
CLK(R)->CLK(R)	15.875   12.331/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[21]/D    1
CLK(R)->CLK(R)	15.877   12.331/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[2]/D    1
CLK(R)->CLK(R)	15.924   12.332/*        0.076/*         my_fpu_double/i_fpu_mul/mul_b_reg[47]/D    1
CLK(R)->CLK(R)	15.876   12.333/*        0.124/*         my_fpu_double/i_fpu_sub/exponent_large_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.333/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[2]/D    1
CLK(R)->CLK(R)	15.925   12.333/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[46]/D    1
CLK(R)->CLK(R)	15.877   12.335/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[0]/D    1
CLK(R)->CLK(R)	15.883   12.335/*        0.117/*         my_fpu_double/i_fpu_mul/product_6_reg[104]/D    1
CLK(R)->CLK(R)	15.877   12.340/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.340/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.341/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.341/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[10]/D    1
CLK(R)->CLK(R)	15.901   12.341/*        0.099/*         my_fpu_double/i_fpu_sub/diff_1_reg[53]/D    1
CLK(R)->CLK(R)	15.877   12.341/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[6]/D    1
CLK(R)->CLK(R)	15.883   12.342/*        0.117/*         my_fpu_double/i_fpu_mul/product_6_reg[100]/D    1
CLK(R)->CLK(R)	15.877   12.343/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[6]/D    1
CLK(R)->CLK(R)	15.883   12.343/*        0.117/*         my_fpu_double/i_fpu_mul/product_6_reg[74]/D    1
CLK(R)->CLK(R)	15.884   12.344/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[81]/D    1
CLK(R)->CLK(R)	15.876   12.344/*        0.124/*         my_fpu_double/i_fpu_sub/exponent_large_reg[7]/D    1
CLK(R)->CLK(R)	15.884   12.344/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[96]/D    1
CLK(R)->CLK(R)	15.883   12.344/*        0.117/*         my_fpu_double/i_fpu_mul/product_6_reg[95]/D    1
CLK(R)->CLK(R)	15.839   */12.345        */0.161         my_fpu_double/i_fpu_mul/product_e_reg[6]/D    1
CLK(R)->CLK(R)	15.884   12.345/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[77]/D    1
CLK(R)->CLK(R)	15.884   12.345/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[76]/D    1
CLK(R)->CLK(R)	15.884   12.345/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[80]/D    1
CLK(R)->CLK(R)	15.884   12.345/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[79]/D    1
CLK(R)->CLK(R)	15.839   */12.345        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[7]/D    1
CLK(R)->CLK(R)	15.925   12.346/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[37]/D    1
CLK(R)->CLK(R)	15.877   12.348/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[7]/D    1
CLK(R)->CLK(R)	15.883   12.348/*        0.117/*         my_fpu_double/i_fpu_mul/product_6_reg[64]/D    1
CLK(R)->CLK(R)	15.884   12.348/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[97]/D    1
CLK(R)->CLK(R)	15.884   12.349/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[94]/D    1
CLK(R)->CLK(R)	15.877   12.349/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[8]/D    1
CLK(R)->CLK(R)	15.877   12.349/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.349/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[36]/D    1
CLK(R)->CLK(R)	15.884   12.349/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[78]/D    1
CLK(R)->CLK(R)	15.919   12.349/*        0.081/*         my_fpu_double/i_fpu_mul/product_1_reg[17]/D    1
CLK(R)->CLK(R)	15.884   12.349/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[73]/D    1
CLK(R)->CLK(R)	15.877   12.350/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[9]/D    1
CLK(R)->CLK(R)	15.884   12.350/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[72]/D    1
CLK(R)->CLK(R)	15.885   12.350/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[82]/D    1
CLK(R)->CLK(R)	15.885   12.350/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[75]/D    1
CLK(R)->CLK(R)	15.884   12.350/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[71]/D    1
CLK(R)->CLK(R)	15.884   12.350/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[93]/D    1
CLK(R)->CLK(R)	15.885   12.351/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[83]/D    1
CLK(R)->CLK(R)	15.885   12.351/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[99]/D    1
CLK(R)->CLK(R)	15.924   12.351/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[30]/D    1
CLK(R)->CLK(R)	15.883   12.351/*        0.117/*         my_fpu_double/i_fpu_mul/product_6_reg[89]/D    1
CLK(R)->CLK(R)	15.884   12.351/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[84]/D    1
CLK(R)->CLK(R)	15.884   12.351/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[70]/D    1
CLK(R)->CLK(R)	15.885   12.352/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[98]/D    1
CLK(R)->CLK(R)	15.884   12.352/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[65]/D    1
CLK(R)->CLK(R)	15.885   12.352/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[101]/D    1
CLK(R)->CLK(R)	15.877   12.352/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.352/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[16]/D    1
CLK(R)->CLK(R)	15.884   12.353/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[66]/D    1
CLK(R)->CLK(R)	15.885   12.353/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[103]/D    1
CLK(R)->CLK(R)	15.885   12.353/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[69]/D    1
CLK(R)->CLK(R)	15.885   12.354/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[102]/D    1
CLK(R)->CLK(R)	15.884   12.354/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[87]/D    1
CLK(R)->CLK(R)	15.923   12.354/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[18]/D    1
CLK(R)->CLK(R)	15.884   12.355/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[60]/D    1
CLK(R)->CLK(R)	15.884   12.355/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[86]/D    1
CLK(R)->CLK(R)	15.885   12.355/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[68]/D    1
CLK(R)->CLK(R)	15.925   12.355/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[31]/D    1
CLK(R)->CLK(R)	15.884   12.356/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[59]/D    1
CLK(R)->CLK(R)	15.884   12.356/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[63]/D    1
CLK(R)->CLK(R)	15.920   12.356/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[20]/D    1
CLK(R)->CLK(R)	15.884   12.357/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[88]/D    1
CLK(R)->CLK(R)	15.922   12.357/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[13]/D    1
CLK(R)->CLK(R)	15.885   12.358/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[67]/D    1
CLK(R)->CLK(R)	15.884   12.358/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[85]/D    1
CLK(R)->CLK(R)	15.885   12.358/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[92]/D    1
CLK(R)->CLK(R)	15.922   12.359/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[22]/D    1
CLK(R)->CLK(R)	15.924   12.359/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[27]/D    1
CLK(R)->CLK(R)	15.924   12.359/*        0.076/*         my_fpu_double/i_fpu_mul/sum_2_reg[10]/D    1
CLK(R)->CLK(R)	15.884   12.360/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[62]/D    1
CLK(R)->CLK(R)	15.885   12.360/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[91]/D    1
CLK(R)->CLK(R)	15.920   12.360/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[70]/D    1
CLK(R)->CLK(R)	15.839   */12.360        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[10]/D    1
CLK(R)->CLK(R)	15.920   12.361/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[10]/D    1
CLK(R)->CLK(R)	15.885   12.361/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[90]/D    1
CLK(R)->CLK(R)	15.923   12.362/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[9]/D    1
CLK(R)->CLK(R)	15.885   12.362/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[61]/D    1
CLK(R)->CLK(R)	15.924   12.362/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.363/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[65]/D    1
CLK(R)->CLK(R)	15.885   12.363/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[58]/D    1
CLK(R)->CLK(R)	15.922   12.363/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[34]/D    1
CLK(R)->CLK(R)	15.924   12.364/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[26]/D    1
CLK(R)->CLK(R)	15.920   12.364/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[55]/D    1
CLK(R)->CLK(R)	15.920   12.364/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[63]/D    1
CLK(R)->CLK(R)	15.885   12.365/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[21]/D    1
CLK(R)->CLK(R)	15.924   12.365/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[40]/D    1
CLK(R)->CLK(R)	15.924   12.365/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[39]/D    1
CLK(R)->CLK(R)	15.920   12.365/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.367/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[62]/D    1
CLK(R)->CLK(R)	15.920   12.367/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[57]/D    1
CLK(R)->CLK(R)	15.921   12.367/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[12]/D    1
CLK(R)->CLK(R)	15.923   12.367/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[23]/D    1
CLK(R)->CLK(R)	15.920   12.368/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[95]/D    1
CLK(R)->CLK(R)	15.839   */12.368        */0.161         my_fpu_double/i_fpu_mul/product_f_reg[4]/D    1
CLK(R)->CLK(R)	15.924   12.368/*        0.076/*         my_fpu_double/i_fpu_mul/sum_2_reg[7]/D    1
CLK(R)->CLK(R)	15.924   12.368/*        0.076/*         my_fpu_double/i_fpu_mul/sum_2_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.370/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[69]/D    1
CLK(R)->CLK(R)	15.921   12.370/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[61]/D    1
CLK(R)->CLK(R)	15.920   12.370/*        0.080/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.370/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[58]/D    1
CLK(R)->CLK(R)	15.921   12.370/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[67]/D    1
CLK(R)->CLK(R)	15.921   12.371/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[72]/D    1
CLK(R)->CLK(R)	15.921   12.371/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[105]/D    1
CLK(R)->CLK(R)	15.921   12.371/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[68]/D    1
CLK(R)->CLK(R)	15.921   12.371/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.371/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[59]/D    1
CLK(R)->CLK(R)	15.921   12.371/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[96]/D    1
CLK(R)->CLK(R)	15.921   12.371/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[74]/D    1
CLK(R)->CLK(R)	15.921   12.372/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[60]/D    1
CLK(R)->CLK(R)	15.921   12.372/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[73]/D    1
CLK(R)->CLK(R)	15.921   12.372/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.372/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[102]/D    1
CLK(R)->CLK(R)	15.922   12.372/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[71]/D    1
CLK(R)->CLK(R)	15.920   12.373/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[87]/D    1
CLK(R)->CLK(R)	15.921   12.373/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[77]/D    1
CLK(R)->CLK(R)	15.921   12.373/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[98]/D    1
CLK(R)->CLK(R)	15.921   12.373/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[104]/D    1
CLK(R)->CLK(R)	15.921   12.373/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[76]/D    1
CLK(R)->CLK(R)	15.840   */12.373        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.374/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[99]/D    1
CLK(R)->CLK(R)	15.921   12.374/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[101]/D    1
CLK(R)->CLK(R)	15.921   12.374/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[103]/D    1
CLK(R)->CLK(R)	15.921   12.374/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[92]/D    1
CLK(R)->CLK(R)	15.921   12.374/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[97]/D    1
CLK(R)->CLK(R)	15.922   12.375/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[75]/D    1
CLK(R)->CLK(R)	15.921   12.376/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[88]/D    1
CLK(R)->CLK(R)	15.922   12.376/*        0.078/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.376/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[85]/D    1
CLK(R)->CLK(R)	15.921   12.376/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[100]/D    1
CLK(R)->CLK(R)	15.921   12.376/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.376/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[89]/D    1
CLK(R)->CLK(R)	15.921   12.377/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[94]/D    1
CLK(R)->CLK(R)	15.921   12.377/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[91]/D    1
CLK(R)->CLK(R)	15.921   12.377/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[84]/D    1
CLK(R)->CLK(R)	15.921   12.377/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[82]/D    1
CLK(R)->CLK(R)	15.921   12.377/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[90]/D    1
CLK(R)->CLK(R)	15.921   12.377/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[83]/D    1
CLK(R)->CLK(R)	15.921   12.377/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[80]/D    1
CLK(R)->CLK(R)	15.875   12.378/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.378/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[86]/D    1
CLK(R)->CLK(R)	15.921   12.378/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[93]/D    1
CLK(R)->CLK(R)	15.921   12.380/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[81]/D    1
CLK(R)->CLK(R)	15.922   12.380/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.380/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[78]/D    1
CLK(R)->CLK(R)	15.924   12.381/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */12.381        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.383/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[79]/D    1
CLK(R)->CLK(R)	15.839   */12.388        */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */12.390        */0.161         my_fpu_double/i_fpu_mul/sum_6_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */12.391        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[4]/D    1
CLK(R)->CLK(R)	15.920   12.393/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[0]/D    1
CLK(R)->CLK(R)	15.923   12.394/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[21]/D    1
CLK(R)->CLK(R)	15.923   12.394/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[25]/D    1
CLK(R)->CLK(R)	15.922   12.395/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[35]/D    1
CLK(R)->CLK(R)	15.926   12.400/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[39]/D    1
CLK(R)->CLK(R)	15.923   12.400/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.401/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[15]/D    1
CLK(R)->CLK(R)	15.926   12.403/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[45]/D    1
CLK(R)->CLK(R)	15.894   12.403/*        0.106/*         my_fpu_double/i_fpu_sub/diff_1_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */12.404        */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[10]/D    1
CLK(R)->CLK(R)	15.895   12.404/*        0.105/*         my_fpu_double/i_fpu_sub/diff_1_reg[51]/D    1
CLK(R)->CLK(R)	15.840   */12.405        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */12.409        */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[10]/D    1
CLK(R)->CLK(R)	15.896   12.415/*        0.104/*         my_fpu_double/i_fpu_sub/diff_1_reg[54]/D    1
CLK(R)->CLK(R)	15.888   12.415/*        0.112/*         my_fpu_double/i_fpu_mul/product_6_reg[105]/D    1
CLK(R)->CLK(R)	15.891   12.417/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */12.418        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */12.422        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[17]/D    1
CLK(R)->CLK(R)	15.838   */12.423        */0.162         my_fpu_double/i_fpu_round/round_out_reg[63]/D    1
CLK(R)->CLK(R)	15.839   */12.425        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */12.425        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */12.426        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */12.427        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[18]/D    1
CLK(R)->CLK(R)	15.924   12.427/*        0.076/*         my_fpu_double/i_fpu_mul/product_c_reg[3]/D    1
CLK(R)->CLK(R)	15.838   */12.428        */0.162         my_fpu_double/i_fpu_round/sum_round_reg[23]/D    1
CLK(R)->CLK(R)	15.838   */12.428        */0.162         my_fpu_double/i_fpu_round/sum_round_reg[25]/D    1
CLK(R)->CLK(R)	15.838   */12.428        */0.162         my_fpu_double/i_fpu_round/sum_round_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */12.428        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */12.429        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */12.429        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[15]/D    1
CLK(R)->CLK(R)	15.925   12.430/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */12.431        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */12.431        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[10]/D    1
CLK(R)->CLK(R)	15.925   12.432/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[1]/D    1
CLK(R)->CLK(R)	15.925   12.433/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[4]/D    1
CLK(R)->CLK(R)	15.925   12.434/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */12.435        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[22]/D    1
CLK(R)->CLK(R)	15.925   12.436/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[5]/D    1
CLK(R)->CLK(R)	15.889   12.439/*        0.111/*         my_fpu_double/i_fpu_exceptions/a_NaN_reg/D    1
CLK(R)->CLK(R)	15.887   12.444/*        0.113/*         my_fpu_double/i_fpu_exceptions/addsub_inf_invalid_reg/D    1
CLK(R)->CLK(R)	15.889   12.446/*        0.111/*         my_fpu_double/i_fpu_exceptions/SNaN_input_reg/D    1
CLK(R)->CLK(R)	15.889   12.448/*        0.111/*         my_fpu_double/i_fpu_exceptions/except_trigger_reg/D    1
CLK(R)->CLK(R)	15.890   12.449/*        0.110/*         my_fpu_double/i_fpu_exceptions/NaN_input_reg/D    1
CLK(R)->CLK(R)	15.839   */12.450        */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[10]/D    1
CLK(R)->CLK(R)	15.890   12.451/*        0.110/*         my_fpu_double/i_fpu_exceptions/invalid_trigger_reg/D    1
CLK(R)->CLK(R)	15.890   12.453/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_inf_trigger_reg/D    1
CLK(R)->CLK(R)	15.890   12.454/*        0.110/*         my_fpu_double/i_fpu_exceptions/underflow_trigger_reg/D    1
CLK(R)->CLK(R)	15.839   */12.457        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[10]/D    1
CLK(R)->CLK(R)	15.816   */12.459        */0.184         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[14]/D    1
CLK(R)->CLK(R)	15.887   12.459/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[63]/D    1
CLK(R)->CLK(R)	15.816   */12.460        */0.184         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[16]/D    1
CLK(R)->CLK(R)	15.817   */12.463        */0.183         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[12]/D    1
CLK(R)->CLK(R)	15.888   12.464/*        0.112/*         my_fpu_double/i_fpu_exceptions/addsub_inf_reg/D    1
CLK(R)->CLK(R)	15.817   */12.465        */0.183         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */12.465        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[4]/D    1
CLK(R)->CLK(R)	15.817   */12.467        */0.183         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */12.467        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[3]/D    1
CLK(R)->CLK(R)	15.816   */12.467        */0.184         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[37]/D    1
CLK(R)->CLK(R)	15.817   */12.468        */0.183         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[15]/D    1
CLK(R)->CLK(R)	15.817   */12.469        */0.183         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[3]/D    1
CLK(R)->CLK(R)	15.817   */12.470        */0.183         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[1]/D    1
CLK(R)->CLK(R)	15.817   */12.470        */0.183         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */12.474        */0.161         my_fpu_double/i_fpu_mul/exponent_3_reg[7]/D    1
CLK(R)->CLK(R)	15.919   12.478/*        0.081/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.919   12.478/*        0.081/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.919   12.480/*        0.081/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.922   12.482/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[64]/D    1
CLK(R)->CLK(R)	15.920   12.482/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.919   12.483/*        0.081/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.920   12.483/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.920   12.484/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.920   12.484/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.920   12.485/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.920   12.485/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.919   12.485/*        0.081/*         my_fpu_double/i_fpu_mul/mul_b_reg[1]/D    1
CLK(R)->CLK(R)	15.920   12.486/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.920   12.486/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.920   12.486/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.922   12.487/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[66]/D    1
CLK(R)->CLK(R)	15.920   12.487/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.487/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.920   12.488/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.488/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.488/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.921   12.489/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.920   12.489/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.920   12.489/*        0.080/*         my_fpu_double/i_fpu_mul/mul_b_reg[5]/D    1
CLK(R)->CLK(R)	15.920   12.489/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.920   12.489/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.489/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.920   12.490/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.490/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.924   12.491/*        0.076/*         my_fpu_double/i_fpu_mul/mul_b_reg[19]/D    1
CLK(R)->CLK(R)	15.920   12.491/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.491/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.492/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.920   12.492/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.492/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.493/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.920   12.494/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.921   12.494/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.495/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.495/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.919   12.495/*        0.081/*         my_fpu_double/i_fpu_sub/diff_1_reg[18]/D    1
CLK(R)->CLK(R)	15.920   12.495/*        0.080/*         my_fpu_double/i_fpu_mul/mul_b_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.495/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[17]/D    1
CLK(R)->CLK(R)	15.920   12.496/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[49]/D    1
CLK(R)->CLK(R)	15.924   12.496/*        0.076/*         my_fpu_double/i_fpu_mul/mul_b_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.496/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[0]/D    1
CLK(R)->CLK(R)	15.920   12.496/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.920   12.497/*        0.080/*         my_fpu_double/i_fpu_mul/mul_b_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.497/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.497/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[33]/D    1
CLK(R)->CLK(R)	15.920   12.497/*        0.080/*         my_fpu_double/i_fpu_mul/mul_b_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.497/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.498/*        0.080/*         my_fpu_double/i_fpu_mul/mul_a_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.498/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_4_reg[11]/D    1
CLK(R)->CLK(R)	15.919   12.498/*        0.081/*         my_fpu_double/i_fpu_sub/diff_1_reg[20]/D    1
CLK(R)->CLK(R)	15.920   12.498/*        0.080/*         my_fpu_double/i_fpu_mul/mul_a_reg[4]/D    1
CLK(R)->CLK(R)	15.920   12.498/*        0.080/*         my_fpu_double/i_fpu_mul/mul_b_reg[10]/D    1
CLK(R)->CLK(R)	15.920   12.498/*        0.080/*         my_fpu_double/i_fpu_mul/mul_b_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.499/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[11]/D    1
CLK(R)->CLK(R)	15.920   12.499/*        0.080/*         my_fpu_double/i_fpu_mul/mul_a_reg[0]/D    1
CLK(R)->CLK(R)	15.808   */12.499        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[33]/D    1
CLK(R)->CLK(R)	15.838   */12.499        */0.162         my_fpu_double/i_fpu_sub/diff_reg[11]/D    1
CLK(R)->CLK(R)	15.920   12.500/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.500/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[17]/D    1
CLK(R)->CLK(R)	15.885   12.500/*        0.115/*         my_fpu_double/i_fpu_sub/diff_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.501/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[12]/D    1
CLK(R)->CLK(R)	15.813   */12.502        */0.187         my_fpu_double/i_fpu_mul/product_6_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.503/*        0.079/*         my_fpu_double/i_fpu_mul/mul_a_reg[1]/D    1
CLK(R)->CLK(R)	15.813   */12.503        */0.187         my_fpu_double/i_fpu_mul/product_6_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.503/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.504/*        0.076/*         my_fpu_double/i_fpu_mul/mul_b_reg[21]/D    1
CLK(R)->CLK(R)	15.920   12.504/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_4_reg[8]/D    1
CLK(R)->CLK(R)	15.813   */12.504        */0.187         my_fpu_double/i_fpu_mul/product_6_reg[25]/D    1
CLK(R)->CLK(R)	15.920   12.505/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_4_reg[7]/D    1
CLK(R)->CLK(R)	15.920   12.505/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_4_reg[6]/D    1
CLK(R)->CLK(R)	15.812   */12.505        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[11]/D    1
CLK(R)->CLK(R)	15.920   12.505/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[48]/D    1
CLK(R)->CLK(R)	15.814   */12.505        */0.186         my_fpu_double/i_fpu_mul/product_6_reg[24]/D    1
CLK(R)->CLK(R)	15.925   12.506/*        0.075/*         my_fpu_double/i_fpu_mul/mul_a_reg[5]/D    1
CLK(R)->CLK(R)	15.920   12.506/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_4_reg[10]/D    1
CLK(R)->CLK(R)	15.812   */12.506        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[19]/D    1
CLK(R)->CLK(R)	15.812   */12.506        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[46]/D    1
CLK(R)->CLK(R)	15.812   */12.506        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[45]/D    1
CLK(R)->CLK(R)	15.920   12.506/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_4_reg[5]/D    1
CLK(R)->CLK(R)	15.812   */12.506        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[47]/D    1
CLK(R)->CLK(R)	15.920   12.506/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_4_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.506/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_4_reg[1]/D    1
CLK(R)->CLK(R)	15.813   */12.507        */0.187         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[18]/D    1
CLK(R)->CLK(R)	15.812   */12.507        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[48]/D    1
CLK(R)->CLK(R)	15.813   */12.508        */0.187         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[17]/D    1
CLK(R)->CLK(R)	15.920   12.508/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_4_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.508/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_4_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.508/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[9]/D    1
CLK(R)->CLK(R)	15.807   */12.509        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[35]/D    1
CLK(R)->CLK(R)	15.808   */12.509        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[34]/D    1
CLK(R)->CLK(R)	15.920   12.509/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_4_reg[4]/D    1
CLK(R)->CLK(R)	15.920   12.509/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[56]/D    1
CLK(R)->CLK(R)	15.921   12.524/*        0.079/*         my_fpu_double/i_fpu_add/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.896   12.525/*        0.104/*         my_fpu_double/i_fpu_round/sum_final_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.525/*        0.079/*         my_fpu_double/i_fpu_add/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.527/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.528/*        0.079/*         my_fpu_double/i_fpu_add/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.529/*        0.079/*         my_fpu_double/i_fpu_add/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.531/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.924   12.531/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[42]/D    1
CLK(R)->CLK(R)	15.921   12.532/*        0.079/*         my_fpu_double/i_fpu_add/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.897   12.532/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.532/*        0.079/*         my_fpu_double/i_fpu_add/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.532/*        0.079/*         my_fpu_double/i_fpu_add/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.532/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.534/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */12.536        */0.161         my_fpu_double/i_fpu_mul/exponent_terms_reg[8]/D    1
CLK(R)->CLK(R)	15.896   12.537/*        0.104/*         my_fpu_double/i_fpu_round/sum_final_reg[32]/D    1
CLK(R)->CLK(R)	15.923   12.538/*        0.077/*         my_fpu_double/i_fpu_mul/product_b_reg[1]/D    1
CLK(R)->CLK(R)	15.898   12.538/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[7]/D    1
CLK(R)->CLK(R)	15.896   12.539/*        0.104/*         my_fpu_double/i_fpu_round/sum_final_reg[10]/D    1
CLK(R)->CLK(R)	15.896   12.539/*        0.104/*         my_fpu_double/i_fpu_round/sum_final_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */12.539        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[3]/D    1
CLK(R)->CLK(R)	15.924   12.540/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[43]/D    1
CLK(R)->CLK(R)	15.921   12.540/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[51]/D    1
CLK(R)->CLK(R)	15.920   12.543/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[47]/D    1
CLK(R)->CLK(R)	15.920   12.544/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[54]/D    1
CLK(R)->CLK(R)	15.896   12.545/*        0.104/*         my_fpu_double/i_fpu_round/sum_final_reg[9]/D    1
CLK(R)->CLK(R)	15.898   12.546/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */12.546        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[6]/D    1
CLK(R)->CLK(R)	15.898   12.546/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[52]/D    1
CLK(R)->CLK(R)	15.895   12.546/*        0.105/*         my_fpu_double/i_fpu_round/exponent_round_reg[6]/D    1
CLK(R)->CLK(R)	15.900   12.546/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[42]/D    1
CLK(R)->CLK(R)	15.920   12.548/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[50]/D    1
CLK(R)->CLK(R)	15.897   12.549/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[51]/D    1
CLK(R)->CLK(R)	15.897   12.549/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[43]/D    1
CLK(R)->CLK(R)	15.920   12.550/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[53]/D    1
CLK(R)->CLK(R)	15.896   12.550/*        0.104/*         my_fpu_double/i_fpu_round/sum_final_reg[44]/D    1
CLK(R)->CLK(R)	15.897   12.550/*        0.103/*         my_fpu_double/i_fpu_round/exponent_round_reg[10]/D    1
CLK(R)->CLK(R)	15.897   12.551/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[33]/D    1
CLK(R)->CLK(R)	15.924   12.552/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[44]/D    1
CLK(R)->CLK(R)	15.897   12.553/*        0.103/*         my_fpu_double/i_fpu_round/exponent_round_reg[1]/D    1
CLK(R)->CLK(R)	15.896   12.553/*        0.104/*         my_fpu_double/i_fpu_round/exponent_round_reg[2]/D    1
CLK(R)->CLK(R)	15.897   12.555/*        0.103/*         my_fpu_double/i_fpu_round/exponent_round_reg[7]/D    1
CLK(R)->CLK(R)	15.897   12.555/*        0.103/*         my_fpu_double/i_fpu_round/exponent_round_reg[11]/D    1
CLK(R)->CLK(R)	15.897   12.555/*        0.103/*         my_fpu_double/i_fpu_round/exponent_round_reg[9]/D    1
CLK(R)->CLK(R)	15.900   12.556/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[40]/D    1
CLK(R)->CLK(R)	15.897   12.556/*        0.103/*         my_fpu_double/i_fpu_round/exponent_round_reg[8]/D    1
CLK(R)->CLK(R)	15.900   12.557/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[41]/D    1
CLK(R)->CLK(R)	15.897   12.558/*        0.103/*         my_fpu_double/i_fpu_round/exponent_round_reg[0]/D    1
CLK(R)->CLK(R)	15.897   12.558/*        0.103/*         my_fpu_double/i_fpu_round/exponent_round_reg[5]/D    1
CLK(R)->CLK(R)	15.897   12.558/*        0.103/*         my_fpu_double/i_fpu_round/exponent_round_reg[4]/D    1
CLK(R)->CLK(R)	15.897   12.558/*        0.103/*         my_fpu_double/i_fpu_round/exponent_round_reg[3]/D    1
CLK(R)->CLK(R)	15.924   12.558/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[45]/D    1
CLK(R)->CLK(R)	15.922   12.562/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[52]/D    1
CLK(R)->CLK(R)	15.897   12.562/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[45]/D    1
CLK(R)->CLK(R)	15.920   12.564/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[46]/D    1
CLK(R)->CLK(R)	15.896   12.564/*        0.104/*         my_fpu_double/i_fpu_round/sum_final_reg[23]/D    1
CLK(R)->CLK(R)	15.904   12.565/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[36]/D    1
CLK(R)->CLK(R)	15.900   12.565/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[50]/D    1
CLK(R)->CLK(R)	15.903   12.565/*        0.097/*         my_fpu_double/i_fpu_round/sum_final_reg[5]/D    1
CLK(R)->CLK(R)	15.899   12.567/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[49]/D    1
CLK(R)->CLK(R)	15.895   12.567/*        0.105/*         my_fpu_double/i_fpu_round/sum_final_reg[30]/D    1
CLK(R)->CLK(R)	15.806   */12.568        */0.194         my_fpu_double/i_fpu_mul/product_reg[3]/D    1
CLK(R)->CLK(R)	15.904   12.568/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[38]/D    1
CLK(R)->CLK(R)	15.897   12.568/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[31]/D    1
CLK(R)->CLK(R)	15.897   12.569/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[46]/D    1
CLK(R)->CLK(R)	15.885   12.569/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[40]/D    1
CLK(R)->CLK(R)	15.904   12.569/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[37]/D    1
CLK(R)->CLK(R)	15.900   12.570/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[12]/D    1
CLK(R)->CLK(R)	15.896   12.570/*        0.104/*         my_fpu_double/i_fpu_round/sum_final_reg[47]/D    1
CLK(R)->CLK(R)	15.896   12.570/*        0.104/*         my_fpu_double/i_fpu_round/sum_final_reg[27]/D    1
CLK(R)->CLK(R)	15.807   */12.570        */0.193         my_fpu_double/i_fpu_mul/product_reg[9]/D    1
CLK(R)->CLK(R)	15.898   12.570/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[24]/D    1
CLK(R)->CLK(R)	15.903   12.571/*        0.097/*         my_fpu_double/i_fpu_round/sum_final_reg[35]/D    1
CLK(R)->CLK(R)	15.886   12.571/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[45]/D    1
CLK(R)->CLK(R)	15.897   12.571/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[29]/D    1
CLK(R)->CLK(R)	15.886   12.571/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[17]/D    1
CLK(R)->CLK(R)	15.896   12.571/*        0.104/*         my_fpu_double/i_fpu_round/sum_final_reg[25]/D    1
CLK(R)->CLK(R)	15.886   12.572/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[43]/D    1
CLK(R)->CLK(R)	15.807   */12.572        */0.193         my_fpu_double/i_fpu_mul/product_reg[1]/D    1
CLK(R)->CLK(R)	15.886   12.572/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[24]/D    1
CLK(R)->CLK(R)	15.897   12.572/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[21]/D    1
CLK(R)->CLK(R)	15.886   12.572/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[20]/D    1
CLK(R)->CLK(R)	15.896   12.573/*        0.104/*         my_fpu_double/i_fpu_round/sum_final_reg[28]/D    1
CLK(R)->CLK(R)	15.886   12.573/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[21]/D    1
CLK(R)->CLK(R)	15.886   12.573/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[9]/D    1
CLK(R)->CLK(R)	15.886   12.573/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[37]/D    1
CLK(R)->CLK(R)	15.886   12.573/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[32]/D    1
CLK(R)->CLK(R)	15.897   12.574/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[22]/D    1
CLK(R)->CLK(R)	15.886   12.574/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[33]/D    1
CLK(R)->CLK(R)	15.808   */12.575        */0.192         my_fpu_double/i_fpu_mul/product_reg[8]/D    1
CLK(R)->CLK(R)	15.896   12.575/*        0.104/*         my_fpu_double/i_fpu_round/sum_final_reg[26]/D    1
CLK(R)->CLK(R)	15.899   12.575/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[18]/D    1
CLK(R)->CLK(R)	15.897   12.575/*        0.103/*         my_fpu_double/i_fpu_sub/sign_reg/D    1
CLK(R)->CLK(R)	15.904   12.575/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[6]/D    1
CLK(R)->CLK(R)	15.808   */12.575        */0.192         my_fpu_double/i_fpu_mul/product_reg[6]/D    1
CLK(R)->CLK(R)	15.899   12.575/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[14]/D    1
CLK(R)->CLK(R)	15.886   12.575/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[31]/D    1
CLK(R)->CLK(R)	15.898   12.575/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[15]/D    1
CLK(R)->CLK(R)	15.808   */12.575        */0.192         my_fpu_double/i_fpu_mul/product_reg[4]/D    1
CLK(R)->CLK(R)	15.886   12.576/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[10]/D    1
CLK(R)->CLK(R)	15.808   */12.576        */0.192         my_fpu_double/i_fpu_mul/product_reg[0]/D    1
CLK(R)->CLK(R)	15.886   12.576/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[22]/D    1
CLK(R)->CLK(R)	15.808   */12.576        */0.192         my_fpu_double/i_fpu_mul/product_reg[7]/D    1
CLK(R)->CLK(R)	15.886   12.576/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[19]/D    1
CLK(R)->CLK(R)	15.808   */12.576        */0.192         my_fpu_double/i_fpu_mul/product_reg[5]/D    1
CLK(R)->CLK(R)	15.808   */12.576        */0.192         my_fpu_double/i_fpu_mul/product_reg[2]/D    1
CLK(R)->CLK(R)	15.898   12.576/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[20]/D    1
CLK(R)->CLK(R)	15.886   12.577/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[36]/D    1
CLK(R)->CLK(R)	15.887   12.577/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[44]/D    1
CLK(R)->CLK(R)	15.886   12.577/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[30]/D    1
CLK(R)->CLK(R)	15.886   12.577/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[28]/D    1
CLK(R)->CLK(R)	15.900   12.578/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[16]/D    1
CLK(R)->CLK(R)	15.887   12.578/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[7]/D    1
CLK(R)->CLK(R)	15.887   12.578/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[8]/D    1
CLK(R)->CLK(R)	15.887   12.578/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[25]/D    1
CLK(R)->CLK(R)	15.887   12.579/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[34]/D    1
CLK(R)->CLK(R)	15.887   12.579/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[11]/D    1
CLK(R)->CLK(R)	15.887   12.579/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[14]/D    1
CLK(R)->CLK(R)	15.887   12.579/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[27]/D    1
CLK(R)->CLK(R)	15.899   12.579/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[48]/D    1
CLK(R)->CLK(R)	15.808   */12.579        */0.192         my_fpu_double/i_fpu_mul/product_reg[10]/D    1
CLK(R)->CLK(R)	15.899   12.580/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[13]/D    1
CLK(R)->CLK(R)	15.887   12.580/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[18]/D    1
CLK(R)->CLK(R)	15.887   12.580/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13]/D    1
CLK(R)->CLK(R)	15.904   12.580/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[39]/D    1
CLK(R)->CLK(R)	15.887   12.580/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[46]/D    1
CLK(R)->CLK(R)	15.899   12.580/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[17]/D    1
CLK(R)->CLK(R)	15.886   12.580/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[49]/D    1
CLK(R)->CLK(R)	15.887   12.581/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[35]/D    1
CLK(R)->CLK(R)	15.887   12.581/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[42]/D    1
CLK(R)->CLK(R)	15.887   12.581/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[23]/D    1
CLK(R)->CLK(R)	15.887   12.581/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[15]/D    1
CLK(R)->CLK(R)	15.887   12.581/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[16]/D    1
CLK(R)->CLK(R)	15.886   12.581/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[4]/D    1
CLK(R)->CLK(R)	15.888   12.581/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[41]/D    1
CLK(R)->CLK(R)	15.900   12.581/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[19]/D    1
CLK(R)->CLK(R)	15.887   12.582/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */12.582        */0.161         my_fpu_double/i_fpu_mul/product_d_reg[8]/D    1
CLK(R)->CLK(R)	15.887   12.582/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[38]/D    1
CLK(R)->CLK(R)	15.905   12.582/*        0.095/*         my_fpu_double/i_fpu_round/sum_final_reg[4]/D    1
CLK(R)->CLK(R)	15.888   12.583/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[12]/D    1
CLK(R)->CLK(R)	15.888   12.584/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[29]/D    1
CLK(R)->CLK(R)	15.886   12.584/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[5]/D    1
CLK(R)->CLK(R)	15.888   12.584/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[26]/D    1
CLK(R)->CLK(R)	15.887   12.584/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[39]/D    1
CLK(R)->CLK(R)	15.886   12.584/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[2]/D    1
CLK(R)->CLK(R)	15.830   */12.585        */0.170         my_fpu_double/i_fpu_round/sum_round_2_reg[2]/D    1
CLK(R)->CLK(R)	15.905   12.586/*        0.095/*         my_fpu_double/i_fpu_round/sum_final_reg[3]/D    1
CLK(R)->CLK(R)	15.887   12.586/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[47]/D    1
CLK(R)->CLK(R)	15.886   12.586/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[52]/D    1
CLK(R)->CLK(R)	15.886   12.587/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[54]/D    1
CLK(R)->CLK(R)	15.888   12.587/*        0.112/*         my_fpu_double/i_fpu_sub/minuend_reg[10]/D    1
CLK(R)->CLK(R)	15.887   12.587/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[48]/D    1
CLK(R)->CLK(R)	15.887   12.589/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[53]/D    1
CLK(R)->CLK(R)	15.887   12.590/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[3]/D    1
CLK(R)->CLK(R)	15.904   12.591/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[2]/D    1
CLK(R)->CLK(R)	15.891   12.591/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[0]/D    1
CLK(R)->CLK(R)	15.889   12.592/*        0.111/*         my_fpu_double/i_fpu_sub/minuend_reg[53]/D    1
CLK(R)->CLK(R)	15.888   12.592/*        0.112/*         my_fpu_double/i_fpu_sub/minuend_reg[52]/D    1
CLK(R)->CLK(R)	15.830   */12.595        */0.170         my_fpu_double/i_fpu_round/sum_round_2_reg[37]/D    1
CLK(R)->CLK(R)	15.888   12.596/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[1]/D    1
CLK(R)->CLK(R)	15.830   */12.596        */0.170         my_fpu_double/i_fpu_round/sum_round_2_reg[4]/D    1
CLK(R)->CLK(R)	15.890   12.597/*        0.110/*         my_fpu_double/i_fpu_sub/minuend_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */12.598        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[3]/D    1
CLK(R)->CLK(R)	15.889   12.598/*        0.111/*         my_fpu_double/i_fpu_sub/minuend_reg[8]/D    1
CLK(R)->CLK(R)	15.890   12.599/*        0.110/*         my_fpu_double/i_fpu_sub/minuend_reg[3]/D    1
CLK(R)->CLK(R)	15.890   12.599/*        0.110/*         my_fpu_double/i_fpu_sub/minuend_reg[2]/D    1
CLK(R)->CLK(R)	15.888   12.600/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[51]/D    1
CLK(R)->CLK(R)	15.831   */12.602        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[36]/D    1
CLK(R)->CLK(R)	15.923   12.602/*        0.077/*         my_fpu_double/i_fpu_sub/diff_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.890   12.604/*        0.110/*         my_fpu_double/i_fpu_sub/minuend_reg[9]/D    1
CLK(R)->CLK(R)	15.831   */12.607        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[38]/D    1
CLK(R)->CLK(R)	15.892   12.607/*        0.108/*         my_fpu_double/i_fpu_sub/minuend_reg[7]/D    1
CLK(R)->CLK(R)	15.831   */12.608        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[39]/D    1
CLK(R)->CLK(R)	15.831   */12.609        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[3]/D    1
CLK(R)->CLK(R)	15.831   */12.610        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[11]/D    1
CLK(R)->CLK(R)	15.831   */12.610        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[6]/D    1
CLK(R)->CLK(R)	15.831   */12.611        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[42]/D    1
CLK(R)->CLK(R)	15.886   12.611/*        0.114/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.831   */12.612        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[41]/D    1
CLK(R)->CLK(R)	15.832   */12.612        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[5]/D    1
CLK(R)->CLK(R)	15.887   12.613/*        0.113/*         my_fpu_double/i_fpu_sub/minuend_reg[54]/D    1
CLK(R)->CLK(R)	15.831   */12.613        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[50]/D    1
CLK(R)->CLK(R)	15.886   12.613/*        0.114/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.831   */12.614        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[53]/D    1
CLK(R)->CLK(R)	15.831   */12.614        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[43]/D    1
CLK(R)->CLK(R)	15.831   */12.614        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */12.615        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[8]/D    1
CLK(R)->CLK(R)	15.832   */12.615        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[40]/D    1
CLK(R)->CLK(R)	15.832   */12.615        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[34]/D    1
CLK(R)->CLK(R)	15.887   12.615/*        0.113/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.887   12.616/*        0.113/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.832   */12.617        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[35]/D    1
CLK(R)->CLK(R)	15.887   12.617/*        0.113/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.887   12.617/*        0.113/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.887   12.617/*        0.113/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.887   12.618/*        0.113/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.887   12.618/*        0.113/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.888   12.618/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.831   */12.618        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[52]/D    1
CLK(R)->CLK(R)	15.888   12.618/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.888   12.618/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.888   12.619/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.888   12.619/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.887   12.620/*        0.113/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.831   */12.620        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[8]/D    1
CLK(R)->CLK(R)	15.832   */12.620        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[49]/D    1
CLK(R)->CLK(R)	15.888   12.620/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.888   12.620/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */12.620        */0.161         my_fpu_double/i_fpu_mul/product_e_reg[5]/D    1
CLK(R)->CLK(R)	15.887   12.621/*        0.113/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.887   12.621/*        0.113/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.888   12.621/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.886   12.621/*        0.114/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.889   12.621/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */12.621        */0.161         my_fpu_double/i_fpu_mul/product_4_reg[105]/D    1
CLK(R)->CLK(R)	15.889   12.622/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.888   12.622/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.889   12.622/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.888   12.623/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.889   12.623/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.889   12.623/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.888   12.623/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.887   12.624/*        0.113/*         my_fpu_double/i_fpu_sub/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.887   12.624/*        0.113/*         my_fpu_double/i_fpu_sub/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.832   */12.624        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[51]/D    1
CLK(R)->CLK(R)	15.889   12.624/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.887   12.624/*        0.113/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.887   12.625/*        0.113/*         my_fpu_double/i_fpu_sub/expa_et_expb_reg/D    1
CLK(R)->CLK(R)	15.832   */12.625        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[9]/D    1
CLK(R)->CLK(R)	15.889   12.626/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.888   12.626/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.887   12.626/*        0.113/*         my_fpu_double/i_fpu_sub/expa_gt_expb_reg/D    1
CLK(R)->CLK(R)	15.888   12.626/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.889   12.627/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.831   */12.627        */0.169         my_fpu_double/i_fpu_round/exponent_final_2_reg[11]/D    1
CLK(R)->CLK(R)	15.888   12.627/*        0.112/*         my_fpu_double/i_fpu_sub/mana_gtet_manb_reg/D    1
CLK(R)->CLK(R)	15.839   */12.627        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[9]/D    1
CLK(R)->CLK(R)	15.832   */12.627        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[33]/D    1
CLK(R)->CLK(R)	15.832   */12.627        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[10]/D    1
CLK(R)->CLK(R)	15.831   */12.628        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[32]/D    1
CLK(R)->CLK(R)	15.888   12.629/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */12.630        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[9]/D    1
CLK(R)->CLK(R)	15.890   12.631/*        0.110/*         my_fpu_double/i_fpu_add/denorm_to_norm_reg/D    1
CLK(R)->CLK(R)	15.918   12.631/*        0.082/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[1]/D    1
CLK(R)->CLK(R)	15.890   12.632/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.889   12.632/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.888   12.632/*        0.112/*         my_fpu_double/i_fpu_sub/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.888   12.633/*        0.112/*         my_fpu_double/i_fpu_sub/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.918   12.633/*        0.082/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[7]/D    1
CLK(R)->CLK(R)	15.919   12.637/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[5]/D    1
CLK(R)->CLK(R)	15.919   12.637/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[0]/D    1
CLK(R)->CLK(R)	15.918   12.637/*        0.082/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[8]/D    1
CLK(R)->CLK(R)	15.919   12.638/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[6]/D    1
CLK(R)->CLK(R)	15.918   12.638/*        0.082/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[2]/D    1
CLK(R)->CLK(R)	15.923   12.638/*        0.077/*         my_fpu_double/opb_reg_reg[11]/D    1
CLK(R)->CLK(R)	15.918   12.639/*        0.082/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[10]/D    1
CLK(R)->CLK(R)	15.919   12.639/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[9]/D    1
CLK(R)->CLK(R)	15.923   12.640/*        0.077/*         my_fpu_double/opa_reg_reg[40]/D    1
CLK(R)->CLK(R)	15.923   12.640/*        0.077/*         my_fpu_double/opa_reg_reg[16]/D    1
CLK(R)->CLK(R)	15.919   12.640/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[4]/D    1
CLK(R)->CLK(R)	15.923   12.641/*        0.077/*         my_fpu_double/opa_reg_reg[47]/D    1
CLK(R)->CLK(R)	15.919   12.642/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[3]/D    1
CLK(R)->CLK(R)	15.923   12.642/*        0.077/*         my_fpu_double/opb_reg_reg[43]/D    1
CLK(R)->CLK(R)	15.923   12.644/*        0.077/*         my_fpu_double/opa_reg_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */12.644        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[5]/D    1
CLK(R)->CLK(R)	15.923   12.644/*        0.077/*         my_fpu_double/opb_reg_reg[39]/D    1
CLK(R)->CLK(R)	15.923   12.644/*        0.077/*         my_fpu_double/opa_reg_reg[12]/D    1
CLK(R)->CLK(R)	15.923   12.645/*        0.077/*         my_fpu_double/opa_reg_reg[44]/D    1
CLK(R)->CLK(R)	15.923   12.645/*        0.077/*         my_fpu_double/opa_reg_reg[41]/D    1
CLK(R)->CLK(R)	15.923   12.645/*        0.077/*         my_fpu_double/opb_reg_reg[42]/D    1
CLK(R)->CLK(R)	15.923   12.645/*        0.077/*         my_fpu_double/opa_reg_reg[11]/D    1
CLK(R)->CLK(R)	15.923   12.646/*        0.077/*         my_fpu_double/opb_reg_reg[10]/D    1
CLK(R)->CLK(R)	15.923   12.647/*        0.077/*         my_fpu_double/opb_reg_reg[7]/D    1
CLK(R)->CLK(R)	15.923   12.647/*        0.077/*         my_fpu_double/opb_reg_reg[45]/D    1
CLK(R)->CLK(R)	15.923   12.648/*        0.077/*         my_fpu_double/opa_reg_reg[15]/D    1
CLK(R)->CLK(R)	15.924   12.648/*        0.076/*         my_fpu_double/opa_reg_reg[48]/D    1
CLK(R)->CLK(R)	15.923   12.648/*        0.077/*         my_fpu_double/opa_reg_reg[13]/D    1
CLK(R)->CLK(R)	15.924   12.648/*        0.076/*         my_fpu_double/opa_reg_reg[7]/D    1
CLK(R)->CLK(R)	15.923   12.648/*        0.077/*         my_fpu_double/opa_reg_reg[9]/D    1
CLK(R)->CLK(R)	15.923   12.648/*        0.077/*         my_fpu_double/opa_reg_reg[17]/D    1
CLK(R)->CLK(R)	15.923   12.648/*        0.077/*         my_fpu_double/opb_reg_reg[13]/D    1
CLK(R)->CLK(R)	15.923   12.649/*        0.077/*         my_fpu_double/opb_reg_reg[3]/D    1
CLK(R)->CLK(R)	15.923   12.649/*        0.077/*         my_fpu_double/opa_reg_reg[14]/D    1
CLK(R)->CLK(R)	15.923   12.649/*        0.077/*         my_fpu_double/opb_reg_reg[47]/D    1
CLK(R)->CLK(R)	15.924   12.649/*        0.076/*         my_fpu_double/opa_reg_reg[39]/D    1
CLK(R)->CLK(R)	15.924   12.649/*        0.076/*         my_fpu_double/opa_reg_reg[8]/D    1
CLK(R)->CLK(R)	15.923   12.649/*        0.077/*         my_fpu_double/opb_reg_reg[15]/D    1
CLK(R)->CLK(R)	15.923   12.650/*        0.077/*         my_fpu_double/opa_reg_reg[43]/D    1
CLK(R)->CLK(R)	15.923   12.650/*        0.077/*         my_fpu_double/opa_reg_reg[46]/D    1
CLK(R)->CLK(R)	15.924   12.650/*        0.076/*         my_fpu_double/opb_reg_reg[9]/D    1
CLK(R)->CLK(R)	15.923   12.650/*        0.077/*         my_fpu_double/opb_reg_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.650/*        0.076/*         my_fpu_double/opb_reg_reg[14]/D    1
CLK(R)->CLK(R)	15.923   12.650/*        0.077/*         my_fpu_double/opa_reg_reg[38]/D    1
CLK(R)->CLK(R)	15.923   12.650/*        0.077/*         my_fpu_double/opb_reg_reg[12]/D    1
CLK(R)->CLK(R)	15.923   12.650/*        0.077/*         my_fpu_double/opb_reg_reg[44]/D    1
CLK(R)->CLK(R)	15.923   12.651/*        0.077/*         my_fpu_double/opa_reg_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.651/*        0.076/*         my_fpu_double/opb_reg_reg[40]/D    1
CLK(R)->CLK(R)	15.923   12.651/*        0.077/*         my_fpu_double/opb_reg_reg[16]/D    1
CLK(R)->CLK(R)	15.923   12.651/*        0.077/*         my_fpu_double/opb_reg_reg[41]/D    1
CLK(R)->CLK(R)	15.924   12.651/*        0.076/*         my_fpu_double/opb_reg_reg[35]/D    1
CLK(R)->CLK(R)	15.924   12.652/*        0.076/*         my_fpu_double/opa_reg_reg[3]/D    1
CLK(R)->CLK(R)	15.924   12.652/*        0.076/*         my_fpu_double/opb_reg_reg[46]/D    1
CLK(R)->CLK(R)	15.923   12.652/*        0.077/*         my_fpu_double/opb_reg_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.652/*        0.076/*         my_fpu_double/opa_reg_reg[42]/D    1
CLK(R)->CLK(R)	15.924   12.652/*        0.076/*         my_fpu_double/opa_reg_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.653/*        0.076/*         my_fpu_double/opb_reg_reg[50]/D    1
CLK(R)->CLK(R)	15.924   12.653/*        0.076/*         my_fpu_double/opa_reg_reg[35]/D    1
CLK(R)->CLK(R)	15.923   12.653/*        0.077/*         my_fpu_double/opb_reg_reg[49]/D    1
CLK(R)->CLK(R)	15.924   12.653/*        0.076/*         my_fpu_double/opb_reg_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */12.654        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[4]/D    1
CLK(R)->CLK(R)	15.924   12.654/*        0.076/*         my_fpu_double/opa_reg_reg[18]/D    1
CLK(R)->CLK(R)	15.923   12.654/*        0.077/*         my_fpu_double/opb_reg_reg[17]/D    1
CLK(R)->CLK(R)	15.924   12.654/*        0.076/*         my_fpu_double/opb_reg_reg[48]/D    1
CLK(R)->CLK(R)	15.923   12.655/*        0.077/*         my_fpu_double/opa_reg_reg[50]/D    1
CLK(R)->CLK(R)	15.923   12.655/*        0.077/*         my_fpu_double/opa_reg_reg[19]/D    1
CLK(R)->CLK(R)	15.924   12.657/*        0.076/*         my_fpu_double/opb_reg_reg[18]/D    1
CLK(R)->CLK(R)	15.877   12.657/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[19]/D    1
CLK(R)->CLK(R)	15.874   12.657/*        0.126/*         my_fpu_double/i_fpu_sub/diff_2_reg[46]/D    1
CLK(R)->CLK(R)	15.923   12.658/*        0.077/*         my_fpu_double/opa_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */12.658        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.659/*        0.076/*         my_fpu_double/opa_reg_reg[49]/D    1
CLK(R)->CLK(R)	15.924   12.659/*        0.076/*         my_fpu_double/opa_reg_reg[51]/D    1
CLK(R)->CLK(R)	15.924   12.660/*        0.076/*         my_fpu_double/opb_reg_reg[19]/D    1
CLK(R)->CLK(R)	15.876   12.661/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[10]/D    1
CLK(R)->CLK(R)	15.874   12.661/*        0.126/*         my_fpu_double/i_fpu_sub/diff_2_reg[45]/D    1
CLK(R)->CLK(R)	15.923   12.661/*        0.077/*         my_fpu_double/opb_reg_reg[51]/D    1
CLK(R)->CLK(R)	15.876   12.662/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[8]/D    1
CLK(R)->CLK(R)	15.923   12.663/*        0.077/*         my_fpu_double/opb_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.876   12.663/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[31]/D    1
CLK(R)->CLK(R)	15.876   12.663/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[11]/D    1
CLK(R)->CLK(R)	15.875   12.663/*        0.125/*         my_fpu_double/i_fpu_sub/diff_2_reg[47]/D    1
CLK(R)->CLK(R)	15.876   12.663/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[30]/D    1
CLK(R)->CLK(R)	15.876   12.663/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[24]/D    1
CLK(R)->CLK(R)	15.924   12.664/*        0.076/*         my_fpu_double/opb_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.923   12.664/*        0.077/*         my_fpu_double/opa_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.839   */12.664        */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[9]/D    1
CLK(R)->CLK(R)	15.876   12.664/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[28]/D    1
CLK(R)->CLK(R)	15.876   12.665/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[5]/D    1
CLK(R)->CLK(R)	15.875   12.665/*        0.125/*         my_fpu_double/i_fpu_sub/diff_2_reg[43]/D    1
CLK(R)->CLK(R)	15.876   12.665/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[0]/D    1
CLK(R)->CLK(R)	15.875   12.665/*        0.125/*         my_fpu_double/i_fpu_sub/diff_2_reg[41]/D    1
CLK(R)->CLK(R)	15.876   12.666/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[35]/D    1
CLK(R)->CLK(R)	15.877   12.666/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.667/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[6]/D    1
CLK(R)->CLK(R)	15.877   12.667/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[26]/D    1
CLK(R)->CLK(R)	15.877   12.667/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[23]/D    1
CLK(R)->CLK(R)	15.877   12.668/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */12.668        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.668/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[1]/D    1
CLK(R)->CLK(R)	15.876   12.668/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[40]/D    1
CLK(R)->CLK(R)	15.877   12.669/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[12]/D    1
CLK(R)->CLK(R)	15.877   12.669/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[27]/D    1
CLK(R)->CLK(R)	15.877   12.669/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[32]/D    1
CLK(R)->CLK(R)	15.877   12.669/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[33]/D    1
CLK(R)->CLK(R)	15.877   12.669/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.669/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[29]/D    1
CLK(R)->CLK(R)	15.877   12.670/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[9]/D    1
CLK(R)->CLK(R)	15.877   12.670/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[34]/D    1
CLK(R)->CLK(R)	15.877   12.670/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[25]/D    1
CLK(R)->CLK(R)	15.877   12.671/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[3]/D    1
CLK(R)->CLK(R)	15.876   12.672/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[42]/D    1
CLK(R)->CLK(R)	15.876   12.672/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[36]/D    1
CLK(R)->CLK(R)	15.876   12.673/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[37]/D    1
CLK(R)->CLK(R)	15.876   12.673/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[44]/D    1
CLK(R)->CLK(R)	15.877   12.674/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[39]/D    1
CLK(R)->CLK(R)	15.876   12.674/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[53]/D    1
CLK(R)->CLK(R)	15.877   12.676/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */12.677        */0.161         my_fpu_double/i_fpu_mul/sum_6_reg[9]/D    1
CLK(R)->CLK(R)	15.876   12.677/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[13]/D    1
CLK(R)->CLK(R)	15.876   12.678/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[22]/D    1
CLK(R)->CLK(R)	15.877   12.678/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[49]/D    1
CLK(R)->CLK(R)	15.876   12.680/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[16]/D    1
CLK(R)->CLK(R)	15.877   12.681/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[50]/D    1
CLK(R)->CLK(R)	15.877   12.681/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[48]/D    1
CLK(R)->CLK(R)	15.877   12.681/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[51]/D    1
CLK(R)->CLK(R)	15.877   12.682/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[52]/D    1
CLK(R)->CLK(R)	15.922   12.682/*        0.078/*         my_fpu_double/i_fpu_mul/sum_8_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.683/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[14]/D    1
CLK(R)->CLK(R)	15.877   12.684/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[21]/D    1
CLK(R)->CLK(R)	15.877   12.685/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[15]/D    1
CLK(R)->CLK(R)	15.876   12.685/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[17]/D    1
CLK(R)->CLK(R)	15.877   12.685/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */12.686        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[9]/D    1
CLK(R)->CLK(R)	15.877   12.690/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[18]/D    1
CLK(R)->CLK(R)	15.877   12.690/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */12.700        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[9]/D    1
CLK(R)->CLK(R)	15.892   12.702/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.703/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[102]/D    1
CLK(R)->CLK(R)	15.923   12.707/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[90]/D    1
CLK(R)->CLK(R)	15.921   12.711/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[73]/D    1
CLK(R)->CLK(R)	15.921   12.712/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[100]/D    1
CLK(R)->CLK(R)	15.924   12.712/*        0.076/*         my_fpu_double/i_fpu_mul/product_j_reg[0]/D    1
CLK(R)->CLK(R)	15.923   12.714/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[91]/D    1
CLK(R)->CLK(R)	15.885   12.714/*        0.115/*         my_fpu_double/i_fpu_sub/diff_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.715/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[96]/D    1
CLK(R)->CLK(R)	15.924   12.715/*        0.076/*         my_fpu_double/i_fpu_mul/product_j_reg[2]/D    1
CLK(R)->CLK(R)	15.924   12.715/*        0.076/*         my_fpu_double/i_fpu_mul/product_j_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.717/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[95]/D    1
CLK(R)->CLK(R)	15.921   12.719/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[84]/D    1
CLK(R)->CLK(R)	15.922   12.719/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[103]/D    1
CLK(R)->CLK(R)	15.921   12.720/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[101]/D    1
CLK(R)->CLK(R)	15.922   12.720/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[72]/D    1
CLK(R)->CLK(R)	15.920   12.722/*        0.080/*         my_fpu_double/i_fpu_add/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.722/*        0.080/*         my_fpu_double/i_fpu_add/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.722/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[93]/D    1
CLK(R)->CLK(R)	15.920   12.722/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[43]/D    1
CLK(R)->CLK(R)	15.920   12.722/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[34]/D    1
CLK(R)->CLK(R)	15.920   12.723/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.723/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[34]/D    1
CLK(R)->CLK(R)	15.923   12.724/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[87]/D    1
CLK(R)->CLK(R)	15.923   12.724/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[86]/D    1
CLK(R)->CLK(R)	15.920   12.724/*        0.080/*         my_fpu_double/i_fpu_add/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.724/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.725/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.920   12.725/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[44]/D    1
CLK(R)->CLK(R)	15.922   12.725/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.726/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.726/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.726/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[37]/D    1
CLK(R)->CLK(R)	15.920   12.726/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[55]/D    1
CLK(R)->CLK(R)	15.921   12.727/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[42]/D    1
CLK(R)->CLK(R)	15.921   12.727/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.728/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[33]/D    1
CLK(R)->CLK(R)	15.921   12.728/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.728/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.728/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.921   12.728/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.728/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.728/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.729/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[54]/D    1
CLK(R)->CLK(R)	15.921   12.729/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.729/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[39]/D    1
CLK(R)->CLK(R)	15.922   12.730/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[38]/D    1
CLK(R)->CLK(R)	15.921   12.730/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[36]/D    1
CLK(R)->CLK(R)	15.922   12.730/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.730/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.730/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.730/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.731/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[34]/D    1
CLK(R)->CLK(R)	15.921   12.731/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[36]/D    1
CLK(R)->CLK(R)	15.922   12.731/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.884   12.731/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[52]/D    1
CLK(R)->CLK(R)	15.922   12.731/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.732/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.732/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.733/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[85]/D    1
CLK(R)->CLK(R)	15.921   12.734/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[71]/D    1
CLK(R)->CLK(R)	15.921   12.734/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[38]/D    1
CLK(R)->CLK(R)	15.885   12.735/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[53]/D    1
CLK(R)->CLK(R)	15.885   12.735/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[57]/D    1
CLK(R)->CLK(R)	15.885   12.736/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[54]/D    1
CLK(R)->CLK(R)	15.885   12.737/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[55]/D    1
CLK(R)->CLK(R)	15.885   12.737/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[56]/D    1
CLK(R)->CLK(R)	15.921   12.738/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.739/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */12.740        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.740/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[70]/D    1
CLK(R)->CLK(R)	15.921   12.742/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[78]/D    1
CLK(R)->CLK(R)	15.921   12.746/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[79]/D    1
CLK(R)->CLK(R)	15.921   12.748/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[77]/D    1
CLK(R)->CLK(R)	15.923   12.750/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[89]/D    1
CLK(R)->CLK(R)	15.923   12.750/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[92]/D    1
CLK(R)->CLK(R)	15.921   12.751/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[76]/D    1
CLK(R)->CLK(R)	15.924   12.751/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[88]/D    1
CLK(R)->CLK(R)	15.921   12.751/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[104]/D    1
CLK(R)->CLK(R)	15.922   12.751/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[68]/D    1
CLK(R)->CLK(R)	15.921   12.753/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[64]/D    1
CLK(R)->CLK(R)	15.922   12.756/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[80]/D    1
CLK(R)->CLK(R)	15.922   12.757/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[97]/D    1
CLK(R)->CLK(R)	15.921   12.757/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[74]/D    1
CLK(R)->CLK(R)	15.923   12.759/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[94]/D    1
CLK(R)->CLK(R)	15.876   12.759/*        0.124/*         my_fpu_double/i_fpu_sub/diff_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.760/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[82]/D    1
CLK(R)->CLK(R)	15.922   12.762/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[98]/D    1
CLK(R)->CLK(R)	15.922   12.763/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[81]/D    1
CLK(R)->CLK(R)	15.921   12.771/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[65]/D    1
CLK(R)->CLK(R)	15.921   12.772/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[83]/D    1
CLK(R)->CLK(R)	15.922   12.773/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[75]/D    1
CLK(R)->CLK(R)	15.884   12.773/*        0.116/*         my_fpu_double/i_fpu_sub/diff_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.923   12.783/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[69]/D    1
CLK(R)->CLK(R)	15.839   */12.783        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */12.786        */0.161         my_fpu_double/i_fpu_sub/diff_reg[10]/D    1
CLK(R)->CLK(R)	15.923   12.790/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[99]/D    1
CLK(R)->CLK(R)	15.923   12.791/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[67]/D    1
CLK(R)->CLK(R)	15.923   12.792/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[66]/D    1
CLK(R)->CLK(R)	15.839   */12.813        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */12.814        */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */12.814        */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */12.817        */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */12.821        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[7]/D    1
CLK(R)->CLK(R)	15.809   */12.826        */0.191         my_fpu_double/i_fpu_add/small_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.839   */12.826        */0.161         my_fpu_double/i_fpu_mul/product_3_reg[104]/D    1
CLK(R)->CLK(R)	15.839   */12.827        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[3]/D    1
CLK(R)->CLK(R)	15.905   12.829/*        0.095/*         my_fpu_double/i_fpu_sub/diffshift_et_55_reg/D    1
CLK(R)->CLK(R)	15.839   */12.830        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */12.831        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */12.832        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */12.833        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */12.833        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */12.833        */0.160         my_fpu_double/i_fpu_mul/product_3_reg[105]/D    1
CLK(R)->CLK(R)	15.839   */12.835        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */12.835        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */12.837        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */12.838        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */12.838        */0.161         my_fpu_double/i_fpu_mul/product_3_reg[102]/D    1
CLK(R)->CLK(R)	15.840   */12.840        */0.160         my_fpu_double/i_fpu_mul/product_3_reg[103]/D    1
CLK(R)->CLK(R)	15.840   */12.844        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */12.844        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */12.847        */0.161         my_fpu_double/i_fpu_round/exponent_final_reg[11]/D    1
CLK(R)->CLK(R)	15.920   12.854/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_1_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.855/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_3_reg[0]/D    1
CLK(R)->CLK(R)	15.920   12.855/*        0.080/*         my_fpu_double/i_fpu_mul/sum_0_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.857/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_1_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.857/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_1_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.857/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_1_reg[4]/D    1
CLK(R)->CLK(R)	15.920   12.858/*        0.080/*         my_fpu_double/i_fpu_mul/sum_0_reg[4]/D    1
CLK(R)->CLK(R)	15.920   12.858/*        0.080/*         my_fpu_double/i_fpu_mul/sum_0_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.859/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.859/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.859/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.861/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.862/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_gt_expoffset_reg/D    1
CLK(R)->CLK(R)	15.839   */12.863        */0.161         my_fpu_double/i_fpu_mul/product_d_reg[7]/D    1
CLK(R)->CLK(R)	15.927   12.867/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[52]/D    1
CLK(R)->CLK(R)	15.920   12.873/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_under_reg[5]/D    1
CLK(R)->CLK(R)	15.920   12.880/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_under_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */12.881        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.881/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.882/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */12.882        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.886/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.886/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.887/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[62]/D    1
CLK(R)->CLK(R)	15.925   12.890/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[50]/D    1
CLK(R)->CLK(R)	15.920   12.894/*        0.080/*         my_fpu_double/i_fpu_mul/sum_8_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */12.894        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[1]/D    1
CLK(R)->CLK(R)	15.923   12.894/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_under_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.898/*        0.079/*         my_fpu_double/i_fpu_mul/sum_8_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.899/*        0.079/*         my_fpu_double/i_fpu_mul/sum_8_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.902/*        0.079/*         my_fpu_double/i_fpu_mul/sum_8_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.905/*        0.078/*         my_fpu_double/i_fpu_mul/sum_8_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.908/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[82]/D    1
CLK(R)->CLK(R)	15.839   */12.909        */0.161         my_fpu_double/i_fpu_mul/exponent_3_reg[4]/D    1
CLK(R)->CLK(R)	15.920   12.909/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[67]/D    1
CLK(R)->CLK(R)	15.921   12.910/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[97]/D    1
CLK(R)->CLK(R)	15.840   */12.912        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.912/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[77]/D    1
CLK(R)->CLK(R)	15.921   12.913/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[74]/D    1
CLK(R)->CLK(R)	15.839   */12.913        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.913/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[98]/D    1
CLK(R)->CLK(R)	15.921   12.914/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[75]/D    1
CLK(R)->CLK(R)	15.921   12.914/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[83]/D    1
CLK(R)->CLK(R)	15.921   12.914/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[68]/D    1
CLK(R)->CLK(R)	15.921   12.916/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[71]/D    1
CLK(R)->CLK(R)	15.921   12.916/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[96]/D    1
CLK(R)->CLK(R)	15.921   12.916/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[76]/D    1
CLK(R)->CLK(R)	15.921   12.916/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[100]/D    1
CLK(R)->CLK(R)	15.922   12.918/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[99]/D    1
CLK(R)->CLK(R)	15.921   12.918/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[84]/D    1
CLK(R)->CLK(R)	15.922   12.918/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[64]/D    1
CLK(R)->CLK(R)	15.839   */12.919        */0.161         my_fpu_double/i_fpu_mul/product_f_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.919/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[72]/D    1
CLK(R)->CLK(R)	15.921   12.919/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[95]/D    1
CLK(R)->CLK(R)	15.921   12.920/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[101]/D    1
CLK(R)->CLK(R)	15.840   */12.922        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.922/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[73]/D    1
CLK(R)->CLK(R)	15.921   12.926/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[70]/D    1
CLK(R)->CLK(R)	15.924   12.939/*        0.076/*         my_fpu_double/i_fpu_add/large_norm_small_denorm_reg[0]/D    1
CLK(R)->CLK(R)	15.919   12.944/*        0.081/*         my_fpu_double/i_fpu_mul/mul_b_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */12.945        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */12.948        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */12.956        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.959/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.962/*        0.079/*         my_fpu_double/i_fpu_mul/mul_a_reg[50]/D    1
CLK(R)->CLK(R)	15.922   12.962/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.962/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.964/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[49]/D    1
CLK(R)->CLK(R)	15.922   12.964/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[47]/D    1
CLK(R)->CLK(R)	15.922   12.965/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.965/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.965/*        0.078/*         my_fpu_double/i_fpu_mul/sum_2_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.966/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[45]/D    1
CLK(R)->CLK(R)	15.922   12.966/*        0.078/*         my_fpu_double/i_fpu_mul/sum_2_reg[4]/D    1
CLK(R)->CLK(R)	15.925   12.966/*        0.075/*         my_fpu_double/i_fpu_mul/mul_a_reg[46]/D    1
CLK(R)->CLK(R)	15.922   12.966/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[51]/D    1
CLK(R)->CLK(R)	15.922   12.966/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[43]/D    1
CLK(R)->CLK(R)	15.926   12.967/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[51]/D    1
CLK(R)->CLK(R)	15.923   12.968/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[44]/D    1
CLK(R)->CLK(R)	15.922   12.968/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.969/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.889   12.969/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[7]/D    1
CLK(R)->CLK(R)	15.926   12.969/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[48]/D    1
CLK(R)->CLK(R)	15.922   12.969/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.922   12.969/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[42]/D    1
CLK(R)->CLK(R)	15.926   12.969/*        0.074/*         my_fpu_double/i_fpu_mul/mul_a_reg[49]/D    1
CLK(R)->CLK(R)	15.926   12.970/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.970/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.922   12.970/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.922   12.971/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.921   12.971/*        0.079/*         my_fpu_double/i_fpu_mul/mul_a_reg[39]/D    1
CLK(R)->CLK(R)	15.922   12.971/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.923   12.971/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.971/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.920   12.972/*        0.080/*         my_fpu_double/i_fpu_mul/sum_7_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.972/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[37]/D    1
CLK(R)->CLK(R)	15.922   12.972/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.972/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.972/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.922   12.972/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.922   12.972/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.922   12.973/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.923   12.973/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[41]/D    1
CLK(R)->CLK(R)	15.923   12.973/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.923   12.974/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.923   12.974/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.922   12.974/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.922   12.974/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.923   12.974/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.922   12.974/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.923   12.974/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[28]/D    1
CLK(R)->CLK(R)	15.923   12.974/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.925   12.975/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[41]/D    1
CLK(R)->CLK(R)	15.923   12.975/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.923   12.975/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.975/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[38]/D    1
CLK(R)->CLK(R)	15.923   12.975/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.922   12.975/*        0.078/*         my_fpu_double/i_fpu_mul/sum_1_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.975/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.920   12.975/*        0.080/*         my_fpu_double/i_fpu_mul/sum_7_reg[5]/D    1
CLK(R)->CLK(R)	15.923   12.976/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.920   12.976/*        0.080/*         my_fpu_double/i_fpu_mul/sum_7_reg[0]/D    1
CLK(R)->CLK(R)	15.923   12.976/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.922   12.977/*        0.078/*         my_fpu_double/i_fpu_mul/sum_2_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.977/*        0.078/*         my_fpu_double/i_fpu_mul/sum_2_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.977/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[4]/D    1
CLK(R)->CLK(R)	15.920   12.977/*        0.080/*         my_fpu_double/i_fpu_mul/sum_7_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.977/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.922   12.977/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.923   12.977/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.921   12.977/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[6]/D    1
CLK(R)->CLK(R)	15.905   12.978/*        0.095/*         my_fpu_double/i_fpu_sub/exponent_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.978/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[31]/D    1
CLK(R)->CLK(R)	15.905   12.978/*        0.095/*         my_fpu_double/i_fpu_sub/exponent_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.978/*        0.078/*         my_fpu_double/i_fpu_mul/sum_1_reg[3]/D    1
CLK(R)->CLK(R)	15.926   12.978/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[29]/D    1
CLK(R)->CLK(R)	15.922   12.978/*        0.078/*         my_fpu_double/i_fpu_mul/sum_1_reg[4]/D    1
CLK(R)->CLK(R)	15.926   12.978/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[36]/D    1
CLK(R)->CLK(R)	15.925   12.978/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[43]/D    1
CLK(R)->CLK(R)	15.922   12.978/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[48]/D    1
CLK(R)->CLK(R)	15.926   12.979/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[28]/D    1
CLK(R)->CLK(R)	15.925   12.979/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[42]/D    1
CLK(R)->CLK(R)	15.925   12.979/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.979/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.979/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[24]/D    1
CLK(R)->CLK(R)	15.923   12.980/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.980/*        0.078/*         my_fpu_double/i_fpu_mul/sum_1_reg[5]/D    1
CLK(R)->CLK(R)	15.905   12.980/*        0.095/*         my_fpu_double/i_fpu_sub/exponent_reg[9]/D    1
CLK(R)->CLK(R)	15.923   12.980/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.980/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.980/*        0.078/*         my_fpu_double/i_fpu_mul/sum_1_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.980/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.926   12.980/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[27]/D    1
CLK(R)->CLK(R)	15.922   12.980/*        0.078/*         my_fpu_double/i_fpu_mul/product_a_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.980/*        0.078/*         my_fpu_double/i_fpu_mul/sum_1_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */12.980        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[8]/D    1
CLK(R)->CLK(R)	15.904   12.981/*        0.096/*         my_fpu_double/i_fpu_sub/exponent_reg[2]/D    1
CLK(R)->CLK(R)	15.923   12.981/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[36]/D    1
CLK(R)->CLK(R)	15.923   12.981/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[32]/D    1
CLK(R)->CLK(R)	15.923   12.981/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[6]/D    1
CLK(R)->CLK(R)	15.923   12.982/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[29]/D    1
CLK(R)->CLK(R)	15.922   12.982/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[25]/D    1
CLK(R)->CLK(R)	15.923   12.982/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[27]/D    1
CLK(R)->CLK(R)	15.923   12.982/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[2]/D    1
CLK(R)->CLK(R)	15.923   12.982/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.903   12.983/*        0.097/*         my_fpu_double/i_fpu_sub/exponent_reg[1]/D    1
CLK(R)->CLK(R)	15.905   12.983/*        0.095/*         my_fpu_double/i_fpu_sub/exponent_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.983/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.905   12.983/*        0.095/*         my_fpu_double/i_fpu_sub/exponent_reg[5]/D    1
CLK(R)->CLK(R)	15.923   12.983/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[30]/D    1
CLK(R)->CLK(R)	15.923   12.983/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[30]/D    1
CLK(R)->CLK(R)	15.904   12.983/*        0.096/*         my_fpu_double/i_fpu_sub/exponent_reg[4]/D    1
CLK(R)->CLK(R)	15.923   12.984/*        0.077/*         my_fpu_double/i_fpu_mul/product_a_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.984/*        0.078/*         my_fpu_double/i_fpu_mul/sum_0_reg[5]/D    1
CLK(R)->CLK(R)	15.926   12.985/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[37]/D    1
CLK(R)->CLK(R)	15.922   12.985/*        0.078/*         my_fpu_double/i_fpu_mul/sum_0_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.985/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.985/*        0.078/*         my_fpu_double/i_fpu_mul/sum_4_reg[0]/D    1
CLK(R)->CLK(R)	15.923   12.986/*        0.077/*         my_fpu_double/i_fpu_mul/product_a_reg[2]/D    1
CLK(R)->CLK(R)	15.905   12.986/*        0.095/*         my_fpu_double/i_fpu_sub/exponent_reg[7]/D    1
CLK(R)->CLK(R)	15.926   12.986/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[24]/D    1
CLK(R)->CLK(R)	15.926   12.987/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[31]/D    1
CLK(R)->CLK(R)	15.923   12.987/*        0.077/*         my_fpu_double/i_fpu_mul/sum_4_reg[1]/D    1
CLK(R)->CLK(R)	15.926   12.987/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.988/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.905   12.989/*        0.095/*         my_fpu_double/i_fpu_sub/exponent_reg[8]/D    1
CLK(R)->CLK(R)	15.890   12.989/*        0.110/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[5]/D    1
CLK(R)->CLK(R)	15.890   12.990/*        0.110/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[2]/D    1
CLK(R)->CLK(R)	15.926   12.990/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[25]/D    1
CLK(R)->CLK(R)	15.923   12.990/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.924   12.991/*        0.076/*         my_fpu_double/i_fpu_mul/product_d_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.991/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.923   12.992/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.906   12.992/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[10]/D    1
CLK(R)->CLK(R)	15.922   12.992/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.891   12.992/*        0.109/*         my_fpu_double/i_fpu_sub/a_gtet_b_reg/D    1
CLK(R)->CLK(R)	15.839   */12.992        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[0]/D    1
CLK(R)->CLK(R)	15.924   12.994/*        0.076/*         my_fpu_double/i_fpu_mul/product_e_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.994/*        0.080/*         my_fpu_double/i_fpu_mul/sum_5_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.995/*        0.080/*         my_fpu_double/i_fpu_mul/sum_7_reg[7]/D    1
CLK(R)->CLK(R)	15.924   12.996/*        0.076/*         my_fpu_double/i_fpu_mul/product_c_reg[0]/D    1
CLK(R)->CLK(R)	15.888   12.996/*        0.112/*         my_fpu_double/i_fpu_sub/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.920   12.996/*        0.080/*         my_fpu_double/i_fpu_mul/sum_5_reg[3]/D    1
CLK(R)->CLK(R)	15.888   12.997/*        0.112/*         my_fpu_double/i_fpu_sub/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.998/*        0.076/*         my_fpu_double/i_fpu_mul/sum_3_reg[6]/D    1
CLK(R)->CLK(R)	15.893   12.999/*        0.107/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[3]/D    1
CLK(R)->CLK(R)	15.888   12.999/*        0.112/*         my_fpu_double/i_fpu_sub/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.921   13.000/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[4]/D    1
CLK(R)->CLK(R)	15.924   13.000/*        0.076/*         my_fpu_double/i_fpu_mul/sum_3_reg[4]/D    1
CLK(R)->CLK(R)	15.925   13.000/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[1]/D    1
CLK(R)->CLK(R)	15.920   13.000/*        0.080/*         my_fpu_double/i_fpu_mul/sum_5_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.000/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_1_reg[6]/D    1
CLK(R)->CLK(R)	15.924   13.000/*        0.076/*         my_fpu_double/i_fpu_mul/product_e_reg[3]/D    1
CLK(R)->CLK(R)	15.925   13.001/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.001/*        0.076/*         my_fpu_double/i_fpu_mul/sum_3_reg[2]/D    1
CLK(R)->CLK(R)	15.889   13.002/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.925   13.002/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.002/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_1_reg[11]/D    1
CLK(R)->CLK(R)	15.889   13.002/*        0.111/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[4]/D    1
CLK(R)->CLK(R)	15.889   13.002/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.889   13.003/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.890   13.003/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.893   13.003/*        0.107/*         my_fpu_double/i_fpu_sub/small_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.925   13.003/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[5]/D    1
CLK(R)->CLK(R)	15.890   13.004/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.925   13.004/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.006/*        0.076/*         my_fpu_double/i_fpu_mul/product_h_reg[2]/D    1
CLK(R)->CLK(R)	15.889   13.006/*        0.111/*         my_fpu_double/i_fpu_sub/large_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.924   13.006/*        0.076/*         my_fpu_double/i_fpu_mul/product_d_reg[4]/D    1
CLK(R)->CLK(R)	15.925   13.007/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[0]/D    1
CLK(R)->CLK(R)	15.891   13.007/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.921   13.008/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[6]/D    1
CLK(R)->CLK(R)	15.890   13.008/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.890   13.008/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[6]/D    1
CLK(R)->CLK(R)	15.891   13.008/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.891   13.008/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.892   13.009/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.009/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.009/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[23]/D    1
CLK(R)->CLK(R)	15.922   13.009/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.892   13.009/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.922   13.010/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[22]/D    1
CLK(R)->CLK(R)	15.922   13.010/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[19]/D    1
CLK(R)->CLK(R)	15.922   13.010/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.922   13.010/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[27]/D    1
CLK(R)->CLK(R)	15.922   13.011/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[69]/D    1
CLK(R)->CLK(R)	15.922   13.011/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.893   13.011/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.924   13.011/*        0.076/*         my_fpu_double/i_fpu_mul/product_d_reg[3]/D    1
CLK(R)->CLK(R)	15.892   13.011/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.011/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.893   13.011/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.893   13.011/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.891   13.011/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.892   13.012/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.892   13.012/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.893   13.012/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.012/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.892   13.012/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.012/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[9]/D    1
CLK(R)->CLK(R)	15.891   13.012/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.012/*        0.076/*         my_fpu_double/i_fpu_mul/product_d_reg[5]/D    1
CLK(R)->CLK(R)	15.892   13.012/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.013/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.923   13.013/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.924   13.013/*        0.076/*         my_fpu_double/i_fpu_mul/product_d_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.013/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[15]/D    1
CLK(R)->CLK(R)	15.893   13.013/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.925   13.013/*        0.075/*         my_fpu_double/i_fpu_mul/product_h_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.013/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[21]/D    1
CLK(R)->CLK(R)	15.924   13.013/*        0.076/*         my_fpu_double/i_fpu_mul/product_h_reg[0]/D    1
CLK(R)->CLK(R)	15.892   13.013/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.014/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.923   13.014/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[92]/D    1
CLK(R)->CLK(R)	15.892   13.014/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.014/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.923   13.014/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.892   13.014/*        0.108/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[1]/D    1
CLK(R)->CLK(R)	15.925   13.014/*        0.075/*         my_fpu_double/i_fpu_mul/product_e_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.014/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.922   13.014/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[65]/D    1
CLK(R)->CLK(R)	15.923   13.014/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.015/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[16]/D    1
CLK(R)->CLK(R)	15.923   13.015/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.923   13.015/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[18]/D    1
CLK(R)->CLK(R)	15.923   13.015/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.924   13.015/*        0.076/*         my_fpu_double/i_fpu_mul/product_d_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.015/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[94]/D    1
CLK(R)->CLK(R)	15.923   13.015/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.923   13.015/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.015/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.922   13.015/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[85]/D    1
CLK(R)->CLK(R)	15.923   13.016/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.016/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.923   13.016/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.923   13.016/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.923   13.016/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[12]/D    1
CLK(R)->CLK(R)	15.925   13.016/*        0.075/*         my_fpu_double/i_fpu_mul/sum_0_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.016/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.927   13.016/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.017/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[21]/D    1
CLK(R)->CLK(R)	15.923   13.017/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[27]/D    1
CLK(R)->CLK(R)	15.925   13.017/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.017/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.927   13.017/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[22]/D    1
CLK(R)->CLK(R)	15.925   13.017/*        0.075/*         my_fpu_double/i_fpu_mul/product_e_reg[0]/D    1
CLK(R)->CLK(R)	15.920   13.017/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[79]/D    1
CLK(R)->CLK(R)	15.923   13.017/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.018/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[29]/D    1
CLK(R)->CLK(R)	15.925   13.018/*        0.075/*         my_fpu_double/i_fpu_mul/sum_5_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.018/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[13]/D    1
CLK(R)->CLK(R)	15.926   13.018/*        0.074/*         my_fpu_double/i_fpu_mul/mul_a_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.018/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[29]/D    1
CLK(R)->CLK(R)	15.927   13.018/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.018/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[62]/D    1
CLK(R)->CLK(R)	15.923   13.018/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.923   13.019/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[15]/D    1
CLK(R)->CLK(R)	15.923   13.019/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[63]/D    1
CLK(R)->CLK(R)	15.923   13.019/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[60]/D    1
CLK(R)->CLK(R)	15.923   13.019/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[21]/D    1
CLK(R)->CLK(R)	15.922   13.019/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[6]/D    1
CLK(R)->CLK(R)	15.924   13.020/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.927   13.020/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[14]/D    1
CLK(R)->CLK(R)	15.923   13.020/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[55]/D    1
CLK(R)->CLK(R)	15.927   13.020/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[17]/D    1
CLK(R)->CLK(R)	15.923   13.020/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.021/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[23]/D    1
CLK(R)->CLK(R)	15.923   13.021/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.021/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[91]/D    1
CLK(R)->CLK(R)	15.923   13.021/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.021/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.021/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[56]/D    1
CLK(R)->CLK(R)	15.926   13.021/*        0.074/*         my_fpu_double/i_fpu_mul/mul_a_reg[11]/D    1
CLK(R)->CLK(R)	15.925   13.021/*        0.075/*         my_fpu_double/i_fpu_mul/product_f_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.021/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.021/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.021/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.021/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[56]/D    1
CLK(R)->CLK(R)	15.923   13.021/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.022/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.022/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.022/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[93]/D    1
CLK(R)->CLK(R)	15.923   13.022/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[61]/D    1
CLK(R)->CLK(R)	15.923   13.023/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[55]/D    1
CLK(R)->CLK(R)	15.923   13.023/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[23]/D    1
CLK(R)->CLK(R)	15.923   13.023/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[57]/D    1
CLK(R)->CLK(R)	15.923   13.023/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[57]/D    1
CLK(R)->CLK(R)	15.923   13.023/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[60]/D    1
CLK(R)->CLK(R)	15.924   13.023/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[63]/D    1
CLK(R)->CLK(R)	15.921   13.023/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[7]/D    1
CLK(R)->CLK(R)	15.922   13.023/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[14]/D    1
CLK(R)->CLK(R)	15.923   13.023/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[58]/D    1
CLK(R)->CLK(R)	15.923   13.024/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[58]/D    1
CLK(R)->CLK(R)	15.923   13.024/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[87]/D    1
CLK(R)->CLK(R)	15.922   13.024/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.024/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.024/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[88]/D    1
CLK(R)->CLK(R)	15.923   13.024/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[61]/D    1
CLK(R)->CLK(R)	15.923   13.024/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[53]/D    1
CLK(R)->CLK(R)	15.923   13.025/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[90]/D    1
CLK(R)->CLK(R)	15.839   */13.025        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.025/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[89]/D    1
CLK(R)->CLK(R)	15.924   13.025/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_under_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.025/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[53]/D    1
CLK(R)->CLK(R)	15.925   13.025/*        0.075/*         my_fpu_double/i_fpu_mul/product_f_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.026/*        0.077/*         my_fpu_double/i_fpu_mul/sum_6_reg[1]/D    1
CLK(R)->CLK(R)	15.922   13.026/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.026/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[16]/D    1
CLK(R)->CLK(R)	15.922   13.026/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.923   13.026/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[59]/D    1
CLK(R)->CLK(R)	15.922   13.026/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[9]/D    1
CLK(R)->CLK(R)	15.924   13.026/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[0]/D    1
CLK(R)->CLK(R)	15.922   13.027/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[9]/D    1
CLK(R)->CLK(R)	15.924   13.027/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[59]/D    1
CLK(R)->CLK(R)	15.922   13.027/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[6]/D    1
CLK(R)->CLK(R)	15.922   13.027/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.027/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[86]/D    1
CLK(R)->CLK(R)	15.925   13.027/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[10]/D    1
CLK(R)->CLK(R)	15.922   13.028/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[39]/D    1
CLK(R)->CLK(R)	15.922   13.028/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.922   13.028/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[78]/D    1
CLK(R)->CLK(R)	15.923   13.028/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[41]/D    1
CLK(R)->CLK(R)	15.922   13.028/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[80]/D    1
CLK(R)->CLK(R)	15.925   13.028/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[11]/D    1
CLK(R)->CLK(R)	15.925   13.028/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.029/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[3]/D    1
CLK(R)->CLK(R)	15.925   13.029/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.029/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.029/*        0.077/*         my_fpu_double/i_fpu_mul/sum_6_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.029/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.029/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.030/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[39]/D    1
CLK(R)->CLK(R)	15.923   13.031/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.031/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[40]/D    1
CLK(R)->CLK(R)	15.923   13.032/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[40]/D    1
CLK(R)->CLK(R)	15.922   13.032/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[81]/D    1
CLK(R)->CLK(R)	15.923   13.032/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[30]/D    1
CLK(R)->CLK(R)	15.923   13.032/*        0.077/*         my_fpu_double/i_fpu_mul/sum_6_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.032/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[1]/D    1
CLK(R)->CLK(R)	15.925   13.032/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.032/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.033/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.033/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.033/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[51]/D    1
CLK(R)->CLK(R)	15.923   13.033/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[33]/D    1
CLK(R)->CLK(R)	15.924   13.033/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.033/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.033/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.033/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[30]/D    1
CLK(R)->CLK(R)	15.924   13.034/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.924   13.034/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.034/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[38]/D    1
CLK(R)->CLK(R)	15.923   13.034/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[41]/D    1
CLK(R)->CLK(R)	15.924   13.034/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.034/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[6]/D    1
CLK(R)->CLK(R)	15.924   13.034/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[38]/D    1
CLK(R)->CLK(R)	15.924   13.034/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.035/*        0.077/*         my_fpu_double/i_fpu_mul/sum_6_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.035/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[52]/D    1
CLK(R)->CLK(R)	15.923   13.035/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[5]/D    1
CLK(R)->CLK(R)	15.924   13.035/*        0.076/*         my_fpu_double/i_fpu_mul/sum_6_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.035/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.035/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.036/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[52]/D    1
CLK(R)->CLK(R)	15.924   13.036/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[32]/D    1
CLK(R)->CLK(R)	15.924   13.037/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[51]/D    1
CLK(R)->CLK(R)	15.923   13.037/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[66]/D    1
CLK(R)->CLK(R)	15.924   13.038/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[31]/D    1
CLK(R)->CLK(R)	15.921   13.038/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[35]/D    1
CLK(R)->CLK(R)	15.925   13.039/*        0.075/*         my_fpu_double/i_fpu_mul/sum_5_reg[7]/D    1
CLK(R)->CLK(R)	15.919   13.040/*        0.081/*         my_fpu_double/i_fpu_mul/product_3_reg[34]/D    1
CLK(R)->CLK(R)	15.925   13.043/*        0.075/*         my_fpu_double/i_fpu_mul/sum_6_reg[7]/D    1
CLK(R)->CLK(R)	15.919   13.044/*        0.081/*         my_fpu_double/i_fpu_mul/product_3_reg[46]/D    1
CLK(R)->CLK(R)	15.920   13.045/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[44]/D    1
CLK(R)->CLK(R)	15.925   13.046/*        0.075/*         my_fpu_double/i_fpu_mul/sum_6_reg[6]/D    1
CLK(R)->CLK(R)	15.925   13.046/*        0.075/*         my_fpu_double/i_fpu_mul/sum_6_reg[5]/D    1
CLK(R)->CLK(R)	15.919   13.047/*        0.081/*         my_fpu_double/i_fpu_mul/product_3_reg[14]/D    1
CLK(R)->CLK(R)	15.926   13.048/*        0.074/*         my_fpu_double/i_fpu_mul/product_i_reg[0]/D    1
CLK(R)->CLK(R)	15.920   13.049/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[47]/D    1
CLK(R)->CLK(R)	15.920   13.049/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[48]/D    1
CLK(R)->CLK(R)	15.919   13.050/*        0.081/*         my_fpu_double/i_fpu_mul/product_3_reg[11]/D    1
CLK(R)->CLK(R)	15.920   13.051/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[45]/D    1
CLK(R)->CLK(R)	15.920   13.051/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[12]/D    1
CLK(R)->CLK(R)	15.920   13.053/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[45]/D    1
CLK(R)->CLK(R)	15.920   13.053/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[2]/D    1
CLK(R)->CLK(R)	15.920   13.053/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[36]/D    1
CLK(R)->CLK(R)	15.920   13.053/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[50]/D    1
CLK(R)->CLK(R)	15.838   */13.053        */0.162         my_fpu_double/i_fpu_sub/diff_reg[9]/D    1
CLK(R)->CLK(R)	15.920   13.053/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[44]/D    1
CLK(R)->CLK(R)	15.920   13.053/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[17]/D    1
CLK(R)->CLK(R)	15.921   13.053/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[46]/D    1
CLK(R)->CLK(R)	15.925   13.053/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[4]/D    1
CLK(R)->CLK(R)	15.920   13.053/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[36]/D    1
CLK(R)->CLK(R)	15.925   13.054/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[3]/D    1
CLK(R)->CLK(R)	15.920   13.054/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[34]/D    1
CLK(R)->CLK(R)	15.920   13.054/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[16]/D    1
CLK(R)->CLK(R)	15.925   13.054/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[5]/D    1
CLK(R)->CLK(R)	15.920   13.054/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[42]/D    1
CLK(R)->CLK(R)	15.925   13.055/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.055/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[47]/D    1
CLK(R)->CLK(R)	15.921   13.055/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[43]/D    1
CLK(R)->CLK(R)	15.920   13.055/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[35]/D    1
CLK(R)->CLK(R)	15.920   13.056/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[18]/D    1
CLK(R)->CLK(R)	15.921   13.056/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[43]/D    1
CLK(R)->CLK(R)	15.921   13.056/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[48]/D    1
CLK(R)->CLK(R)	15.921   13.056/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[49]/D    1
CLK(R)->CLK(R)	15.921   13.056/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[5]/D    1
CLK(R)->CLK(R)	15.921   13.056/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[50]/D    1
CLK(R)->CLK(R)	15.920   13.056/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[15]/D    1
CLK(R)->CLK(R)	15.921   13.057/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[49]/D    1
CLK(R)->CLK(R)	15.920   13.057/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[13]/D    1
CLK(R)->CLK(R)	15.921   13.057/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[15]/D    1
CLK(R)->CLK(R)	15.921   13.057/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[17]/D    1
CLK(R)->CLK(R)	15.920   13.057/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[18]/D    1
CLK(R)->CLK(R)	15.921   13.057/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[14]/D    1
CLK(R)->CLK(R)	15.921   13.058/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[42]/D    1
CLK(R)->CLK(R)	15.920   13.059/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[11]/D    1
CLK(R)->CLK(R)	15.921   13.059/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.059/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[13]/D    1
CLK(R)->CLK(R)	15.921   13.060/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[12]/D    1
CLK(R)->CLK(R)	15.921   13.060/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[16]/D    1
CLK(R)->CLK(R)	15.921   13.061/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[0]/D    1
CLK(R)->CLK(R)	15.922   13.061/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.921   13.061/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[10]/D    1
CLK(R)->CLK(R)	15.921   13.063/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[4]/D    1
CLK(R)->CLK(R)	15.921   13.063/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[19]/D    1
CLK(R)->CLK(R)	15.923   13.064/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.922   13.064/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.922   13.064/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.922   13.064/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.922   13.065/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.922   13.065/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.922   13.065/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.921   13.065/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[0]/D    1
CLK(R)->CLK(R)	15.922   13.066/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.922   13.066/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.922   13.066/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.891   13.067/*        0.109/*         my_fpu_double/i_fpu_add/large_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.922   13.067/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.067/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.921   13.067/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[1]/D    1
CLK(R)->CLK(R)	15.922   13.067/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.922   13.067/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.068/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.922   13.068/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.922   13.068/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_3_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.068/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.068/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.922   13.068/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_1_reg[9]/D    1
CLK(R)->CLK(R)	15.892   13.068/*        0.108/*         my_fpu_double/i_fpu_add/small_shift_3_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.068/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.922   13.068/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.069/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.072/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_3_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.074/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_1_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.074/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[19]/D    1
CLK(R)->CLK(R)	15.924   13.074/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_3_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.075/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_1_reg[7]/D    1
CLK(R)->CLK(R)	15.924   13.076/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_1_reg[10]/D    1
CLK(R)->CLK(R)	15.924   13.076/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_gt_prodshift_reg/D    1
CLK(R)->CLK(R)	15.924   13.079/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[33]/D    1
CLK(R)->CLK(R)	15.924   13.080/*        0.076/*         my_fpu_double/i_fpu_mul/sum_4_reg[7]/D    1
CLK(R)->CLK(R)	15.924   13.081/*        0.076/*         my_fpu_double/i_fpu_mul/sum_4_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.082/*        0.076/*         my_fpu_double/i_fpu_mul/mul_b_reg[52]/D    1
CLK(R)->CLK(R)	15.812   */13.082        */0.188         my_fpu_double/i_fpu_sub/diff_2_reg[54]/D    1
CLK(R)->CLK(R)	15.924   13.082/*        0.076/*         my_fpu_double/i_fpu_mul/sum_4_reg[2]/D    1
CLK(R)->CLK(R)	15.924   13.083/*        0.076/*         my_fpu_double/i_fpu_mul/sum_4_reg[5]/D    1
CLK(R)->CLK(R)	15.924   13.085/*        0.076/*         my_fpu_double/i_fpu_mul/sum_4_reg[6]/D    1
CLK(R)->CLK(R)	15.924   13.085/*        0.076/*         my_fpu_double/i_fpu_mul/sum_4_reg[4]/D    1
CLK(R)->CLK(R)	15.924   13.100/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[5]/D    1
CLK(R)->CLK(R)	15.924   13.100/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[3]/D    1
CLK(R)->CLK(R)	15.925   13.100/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.101/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[2]/D    1
CLK(R)->CLK(R)	15.925   13.101/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[4]/D    1
CLK(R)->CLK(R)	15.817   */13.180        */0.183         my_fpu_double/i_fpu_sub/diffshift_gt_exponent_reg/D    1
CLK(R)->CLK(R)	15.818   */13.189        */0.182         my_fpu_double/i_fpu_sub/large_norm_small_denorm_reg/D    1
CLK(R)->CLK(R)	15.817   */13.199        */0.183         my_fpu_double/i_fpu_sub/diff_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */13.205        */0.161         my_fpu_double/i_fpu_round/round_out_reg[60]/D    1
CLK(R)->CLK(R)	15.839   */13.205        */0.161         my_fpu_double/i_fpu_round/round_out_reg[59]/D    1
CLK(R)->CLK(R)	15.839   */13.206        */0.161         my_fpu_double/i_fpu_round/round_out_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */13.209        */0.161         my_fpu_double/i_fpu_round/exponent_final_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */13.209        */0.161         my_fpu_double/i_fpu_round/round_out_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */13.210        */0.161         my_fpu_double/i_fpu_round/exponent_final_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */13.210        */0.161         my_fpu_double/i_fpu_round/exponent_final_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */13.210        */0.161         my_fpu_double/i_fpu_round/exponent_final_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */13.211        */0.161         my_fpu_double/i_fpu_round/exponent_final_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */13.211        */0.161         my_fpu_double/i_fpu_round/round_out_reg[56]/D    1
CLK(R)->CLK(R)	15.840   */13.212        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */13.212        */0.161         my_fpu_double/i_fpu_round/exponent_final_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */13.212        */0.160         my_fpu_double/i_fpu_round/round_out_reg[58]/D    1
CLK(R)->CLK(R)	15.840   */13.212        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */13.212        */0.161         my_fpu_double/i_fpu_round/exponent_final_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */13.213        */0.160         my_fpu_double/i_fpu_round/round_out_reg[55]/D    1
CLK(R)->CLK(R)	15.839   */13.213        */0.161         my_fpu_double/i_fpu_round/round_out_reg[62]/D    1
CLK(R)->CLK(R)	15.840   */13.213        */0.160         my_fpu_double/i_fpu_round/round_out_reg[61]/D    1
CLK(R)->CLK(R)	15.840   */13.213        */0.160         my_fpu_double/i_fpu_round/round_out_reg[57]/D    1
CLK(R)->CLK(R)	15.840   */13.214        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */13.215        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.215/*        0.077/*         my_fpu_double/opb_reg_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */13.216        */0.160         my_fpu_double/i_fpu_round/round_out_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.218/*        0.077/*         my_fpu_double/opa_reg_reg[21]/D    1
CLK(R)->CLK(R)	15.923   13.220/*        0.077/*         my_fpu_double/opb_reg_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.221/*        0.077/*         my_fpu_double/opa_reg_reg[23]/D    1
CLK(R)->CLK(R)	15.923   13.221/*        0.077/*         my_fpu_double/opa_reg_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.222/*        0.077/*         my_fpu_double/opa_reg_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.223/*        0.077/*         my_fpu_double/opa_reg_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.225/*        0.077/*         my_fpu_double/opb_reg_reg[33]/D    1
CLK(R)->CLK(R)	15.923   13.225/*        0.077/*         my_fpu_double/opb_reg_reg[28]/D    1
CLK(R)->CLK(R)	15.924   13.225/*        0.076/*         my_fpu_double/opb_reg_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.225/*        0.077/*         my_fpu_double/opb_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.225/*        0.077/*         my_fpu_double/opb_reg_reg[23]/D    1
CLK(R)->CLK(R)	15.923   13.225/*        0.077/*         my_fpu_double/opa_reg_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.226/*        0.077/*         my_fpu_double/opb_reg_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.226/*        0.077/*         my_fpu_double/opb_reg_reg[37]/D    1
CLK(R)->CLK(R)	15.924   13.226/*        0.076/*         my_fpu_double/opb_reg_reg[21]/D    1
CLK(R)->CLK(R)	15.923   13.226/*        0.077/*         my_fpu_double/opa_reg_reg[34]/D    1
CLK(R)->CLK(R)	15.923   13.226/*        0.077/*         my_fpu_double/opa_reg_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.226/*        0.077/*         my_fpu_double/opa_reg_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.226/*        0.077/*         my_fpu_double/opb_reg_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.227/*        0.077/*         my_fpu_double/opa_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.227/*        0.077/*         my_fpu_double/opb_reg_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.227/*        0.077/*         my_fpu_double/opa_reg_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.227/*        0.077/*         my_fpu_double/opb_reg_reg[34]/D    1
CLK(R)->CLK(R)	15.923   13.227/*        0.077/*         my_fpu_double/opb_reg_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.228/*        0.077/*         my_fpu_double/opa_reg_reg[37]/D    1
CLK(R)->CLK(R)	15.924   13.228/*        0.076/*         my_fpu_double/opa_reg_reg[33]/D    1
CLK(R)->CLK(R)	15.923   13.229/*        0.077/*         my_fpu_double/opb_reg_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.229/*        0.077/*         my_fpu_double/opb_reg_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.229/*        0.077/*         my_fpu_double/opa_reg_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.229/*        0.077/*         my_fpu_double/opa_reg_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.230/*        0.077/*         my_fpu_double/opa_reg_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.230/*        0.077/*         my_fpu_double/opa_reg_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.231/*        0.077/*         my_fpu_double/opb_reg_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.233/*        0.077/*         my_fpu_double/opa_reg_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.237/*        0.077/*         my_fpu_double/opb_reg_reg[26]/D    1
CLK(R)->CLK(R)	15.922   13.237/*        0.078/*         my_fpu_double/opa_reg_reg[30]/D    1
CLK(R)->CLK(R)	15.923   13.238/*        0.077/*         my_fpu_double/opb_reg_reg[55]/D    1
CLK(R)->CLK(R)	15.923   13.238/*        0.077/*         my_fpu_double/opb_reg_reg[30]/D    1
CLK(R)->CLK(R)	15.923   13.241/*        0.077/*         my_fpu_double/opa_reg_reg[52]/D    1
CLK(R)->CLK(R)	15.923   13.241/*        0.077/*         my_fpu_double/opa_reg_reg[55]/D    1
CLK(R)->CLK(R)	15.923   13.241/*        0.077/*         my_fpu_double/opb_reg_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.242/*        0.077/*         my_fpu_double/opa_reg_reg[61]/D    1
CLK(R)->CLK(R)	15.923   13.242/*        0.077/*         my_fpu_double/opa_reg_reg[56]/D    1
CLK(R)->CLK(R)	15.922   13.244/*        0.078/*         my_fpu_double/opa_reg_reg[62]/D    1
CLK(R)->CLK(R)	15.923   13.244/*        0.077/*         my_fpu_double/opb_reg_reg[60]/D    1
CLK(R)->CLK(R)	15.923   13.245/*        0.077/*         my_fpu_double/opb_reg_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.245/*        0.077/*         my_fpu_double/opa_reg_reg[53]/D    1
CLK(R)->CLK(R)	15.923   13.245/*        0.077/*         my_fpu_double/opb_reg_reg[53]/D    1
CLK(R)->CLK(R)	15.923   13.246/*        0.077/*         my_fpu_double/opb_reg_reg[59]/D    1
CLK(R)->CLK(R)	15.923   13.247/*        0.077/*         my_fpu_double/opa_reg_reg[57]/D    1
CLK(R)->CLK(R)	15.923   13.247/*        0.077/*         my_fpu_double/opa_reg_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.247/*        0.077/*         my_fpu_double/opb_reg_reg[52]/D    1
CLK(R)->CLK(R)	15.923   13.247/*        0.077/*         my_fpu_double/opa_reg_reg[60]/D    1
CLK(R)->CLK(R)	15.924   13.247/*        0.076/*         my_fpu_double/opa_reg_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.248/*        0.077/*         my_fpu_double/opa_reg_reg[59]/D    1
CLK(R)->CLK(R)	15.923   13.248/*        0.077/*         my_fpu_double/opb_reg_reg[56]/D    1
CLK(R)->CLK(R)	15.923   13.251/*        0.077/*         my_fpu_double/opa_reg_reg[58]/D    1
CLK(R)->CLK(R)	15.923   13.252/*        0.077/*         my_fpu_double/opb_reg_reg[57]/D    1
CLK(R)->CLK(R)	15.923   13.253/*        0.077/*         my_fpu_double/opb_reg_reg[58]/D    1
CLK(R)->CLK(R)	15.923   13.254/*        0.077/*         my_fpu_double/opb_reg_reg[61]/D    1
CLK(R)->CLK(R)	15.923   13.260/*        0.077/*         my_fpu_double/opb_reg_reg[62]/D    1
CLK(R)->CLK(R)	15.921   13.282/*        0.079/*         my_fpu_double/out_fp_reg[57]/D    1
CLK(R)->CLK(R)	15.922   13.282/*        0.078/*         my_fpu_double/out_fp_reg[25]/D    1
CLK(R)->CLK(R)	15.922   13.282/*        0.078/*         my_fpu_double/out_fp_reg[60]/D    1
CLK(R)->CLK(R)	15.922   13.285/*        0.078/*         my_fpu_double/out_fp_reg[23]/D    1
CLK(R)->CLK(R)	15.922   13.286/*        0.078/*         my_fpu_double/out_fp_reg[58]/D    1
CLK(R)->CLK(R)	15.922   13.286/*        0.078/*         my_fpu_double/out_fp_reg[56]/D    1
CLK(R)->CLK(R)	15.922   13.286/*        0.078/*         my_fpu_double/out_fp_reg[52]/D    1
CLK(R)->CLK(R)	15.922   13.286/*        0.078/*         my_fpu_double/out_fp_reg[30]/D    1
CLK(R)->CLK(R)	15.922   13.286/*        0.078/*         my_fpu_double/out_fp_reg[27]/D    1
CLK(R)->CLK(R)	15.922   13.287/*        0.078/*         my_fpu_double/out_fp_reg[22]/D    1
CLK(R)->CLK(R)	15.922   13.287/*        0.078/*         my_fpu_double/out_fp_reg[62]/D    1
CLK(R)->CLK(R)	15.922   13.287/*        0.078/*         my_fpu_double/out_fp_reg[61]/D    1
CLK(R)->CLK(R)	15.922   13.287/*        0.078/*         my_fpu_double/out_fp_reg[55]/D    1
CLK(R)->CLK(R)	15.922   13.287/*        0.078/*         my_fpu_double/out_fp_reg[54]/D    1
CLK(R)->CLK(R)	15.922   13.288/*        0.078/*         my_fpu_double/out_fp_reg[28]/D    1
CLK(R)->CLK(R)	15.922   13.288/*        0.078/*         my_fpu_double/out_fp_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.288/*        0.077/*         my_fpu_double/out_fp_reg[59]/D    1
CLK(R)->CLK(R)	15.922   13.289/*        0.078/*         my_fpu_double/out_fp_reg[41]/D    1
CLK(R)->CLK(R)	15.921   13.289/*        0.079/*         my_fpu_double/out_fp_reg[31]/D    1
CLK(R)->CLK(R)	15.922   13.290/*        0.078/*         my_fpu_double/out_fp_reg[42]/D    1
CLK(R)->CLK(R)	15.922   13.290/*        0.078/*         my_fpu_double/out_fp_reg[8]/D    1
CLK(R)->CLK(R)	15.922   13.290/*        0.078/*         my_fpu_double/out_fp_reg[51]/D    1
CLK(R)->CLK(R)	15.922   13.290/*        0.078/*         my_fpu_double/out_fp_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.290/*        0.077/*         my_fpu_double/out_fp_reg[26]/D    1
CLK(R)->CLK(R)	15.922   13.290/*        0.078/*         my_fpu_double/out_fp_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.291/*        0.077/*         my_fpu_double/out_fp_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.291/*        0.077/*         my_fpu_double/out_fp_reg[53]/D    1
CLK(R)->CLK(R)	15.922   13.291/*        0.078/*         my_fpu_double/out_fp_reg[7]/D    1
CLK(R)->CLK(R)	15.922   13.291/*        0.078/*         my_fpu_double/out_fp_reg[44]/D    1
CLK(R)->CLK(R)	15.922   13.291/*        0.078/*         my_fpu_double/out_fp_reg[21]/D    1
CLK(R)->CLK(R)	15.922   13.291/*        0.078/*         my_fpu_double/out_fp_reg[49]/D    1
CLK(R)->CLK(R)	15.922   13.292/*        0.078/*         my_fpu_double/out_fp_reg[6]/D    1
CLK(R)->CLK(R)	15.922   13.293/*        0.078/*         my_fpu_double/out_fp_reg[19]/D    1
CLK(R)->CLK(R)	15.922   13.295/*        0.078/*         my_fpu_double/out_fp_reg[20]/D    1
CLK(R)->CLK(R)	15.922   13.295/*        0.078/*         my_fpu_double/out_fp_reg[50]/D    1
CLK(R)->CLK(R)	15.922   13.297/*        0.078/*         my_fpu_double/out_fp_reg[17]/D    1
CLK(R)->CLK(R)	15.923   13.298/*        0.077/*         my_fpu_double/out_fp_reg[40]/D    1
CLK(R)->CLK(R)	15.920   13.299/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[6]/D    1
CLK(R)->CLK(R)	15.922   13.300/*        0.078/*         my_fpu_double/out_fp_reg[18]/D    1
CLK(R)->CLK(R)	15.919   13.300/*        0.081/*         my_fpu_double/i_fpu_sub/diff_reg[8]/D    1
CLK(R)->CLK(R)	15.921   13.300/*        0.079/*         my_fpu_double/out_fp_reg[37]/D    1
CLK(R)->CLK(R)	15.922   13.301/*        0.078/*         my_fpu_double/out_fp_reg[11]/D    1
CLK(R)->CLK(R)	15.922   13.301/*        0.078/*         my_fpu_double/out_fp_reg[39]/D    1
CLK(R)->CLK(R)	15.923   13.302/*        0.077/*         my_fpu_double/out_fp_reg[43]/D    1
CLK(R)->CLK(R)	15.922   13.303/*        0.078/*         my_fpu_double/out_fp_reg[10]/D    1
CLK(R)->CLK(R)	15.920   13.306/*        0.080/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[4]/D    1
CLK(R)->CLK(R)	15.922   13.306/*        0.078/*         my_fpu_double/out_fp_reg[38]/D    1
CLK(R)->CLK(R)	15.920   13.307/*        0.080/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[0]/D    1
CLK(R)->CLK(R)	15.922   13.307/*        0.078/*         my_fpu_double/out_fp_reg[48]/D    1
CLK(R)->CLK(R)	15.920   13.307/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[7]/D    1
CLK(R)->CLK(R)	15.921   13.309/*        0.079/*         my_fpu_double/out_fp_reg[32]/D    1
CLK(R)->CLK(R)	15.920   13.310/*        0.080/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[2]/D    1
CLK(R)->CLK(R)	15.920   13.310/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[5]/D    1
CLK(R)->CLK(R)	15.922   13.310/*        0.078/*         my_fpu_double/out_fp_reg[47]/D    1
CLK(R)->CLK(R)	15.921   13.310/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[5]/D    1
CLK(R)->CLK(R)	15.922   13.310/*        0.078/*         my_fpu_double/out_fp_reg[1]/D    1
CLK(R)->CLK(R)	15.920   13.310/*        0.080/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[3]/D    1
CLK(R)->CLK(R)	15.922   13.311/*        0.078/*         my_fpu_double/out_fp_reg[45]/D    1
CLK(R)->CLK(R)	15.921   13.311/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[1]/D    1
CLK(R)->CLK(R)	15.920   13.311/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[1]/D    1
CLK(R)->CLK(R)	15.921   13.311/*        0.079/*         my_fpu_double/out_fp_reg[15]/D    1
CLK(R)->CLK(R)	15.923   13.312/*        0.077/*         my_fpu_double/out_fp_reg[4]/D    1
CLK(R)->CLK(R)	15.920   13.312/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[3]/D    1
CLK(R)->CLK(R)	15.920   13.312/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[4]/D    1
CLK(R)->CLK(R)	15.922   13.312/*        0.078/*         my_fpu_double/out_fp_reg[35]/D    1
CLK(R)->CLK(R)	15.922   13.312/*        0.078/*         my_fpu_double/out_fp_reg[33]/D    1
CLK(R)->CLK(R)	15.922   13.315/*        0.078/*         my_fpu_double/out_fp_reg[14]/D    1
CLK(R)->CLK(R)	15.922   13.315/*        0.078/*         my_fpu_double/out_fp_reg[13]/D    1
CLK(R)->CLK(R)	15.922   13.315/*        0.078/*         my_fpu_double/out_fp_reg[63]/D    1
CLK(R)->CLK(R)	15.922   13.315/*        0.078/*         my_fpu_double/out_fp_reg[16]/D    1
CLK(R)->CLK(R)	15.922   13.315/*        0.078/*         my_fpu_double/out_fp_reg[34]/D    1
CLK(R)->CLK(R)	15.919   13.317/*        0.081/*         my_fpu_double/i_fpu_sub/diff_reg[2]/D    1
CLK(R)->CLK(R)	15.922   13.317/*        0.078/*         my_fpu_double/out_fp_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.318/*        0.077/*         my_fpu_double/out_fp_reg[2]/D    1
CLK(R)->CLK(R)	15.922   13.318/*        0.078/*         my_fpu_double/out_fp_reg[12]/D    1
CLK(R)->CLK(R)	15.923   13.318/*        0.077/*         my_fpu_double/out_fp_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.318/*        0.077/*         my_fpu_double/out_fp_reg[46]/D    1
CLK(R)->CLK(R)	15.922   13.319/*        0.078/*         my_fpu_double/out_fp_reg[36]/D    1
CLK(R)->CLK(R)	15.921   13.324/*        0.079/*         my_fpu_double/i_fpu_sub/diff_reg[0]/D    1
CLK(R)->CLK(R)	15.920   13.325/*        0.080/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[0]/D    1
CLK(R)->CLK(R)	15.809   */13.553        */0.191         my_fpu_double/i_fpu_round/round_out_reg[23]/D    1
CLK(R)->CLK(R)	15.807   */13.556        */0.193         my_fpu_double/i_fpu_round/round_out_reg[21]/D    1
CLK(R)->CLK(R)	15.809   */13.557        */0.191         my_fpu_double/i_fpu_round/round_out_reg[30]/D    1
CLK(R)->CLK(R)	15.809   */13.558        */0.191         my_fpu_double/i_fpu_round/round_out_reg[26]/D    1
CLK(R)->CLK(R)	15.809   */13.558        */0.191         my_fpu_double/i_fpu_round/round_out_reg[29]/D    1
CLK(R)->CLK(R)	15.809   */13.558        */0.191         my_fpu_double/i_fpu_round/round_out_reg[28]/D    1
CLK(R)->CLK(R)	15.809   */13.559        */0.191         my_fpu_double/i_fpu_round/round_out_reg[24]/D    1
CLK(R)->CLK(R)	15.810   */13.559        */0.190         my_fpu_double/i_fpu_round/round_out_reg[25]/D    1
CLK(R)->CLK(R)	15.808   */13.559        */0.192         my_fpu_double/i_fpu_round/round_out_reg[20]/D    1
CLK(R)->CLK(R)	15.809   */13.561        */0.191         my_fpu_double/i_fpu_round/round_out_reg[8]/D    1
CLK(R)->CLK(R)	15.810   */13.561        */0.190         my_fpu_double/i_fpu_round/round_out_reg[27]/D    1
CLK(R)->CLK(R)	15.810   */13.562        */0.190         my_fpu_double/i_fpu_round/round_out_reg[9]/D    1
CLK(R)->CLK(R)	15.809   */13.563        */0.191         my_fpu_double/i_fpu_round/round_out_reg[41]/D    1
CLK(R)->CLK(R)	15.809   */13.564        */0.191         my_fpu_double/i_fpu_round/round_out_reg[7]/D    1
CLK(R)->CLK(R)	15.809   */13.565        */0.191         my_fpu_double/i_fpu_round/round_out_reg[6]/D    1
CLK(R)->CLK(R)	15.810   */13.566        */0.190         my_fpu_double/i_fpu_round/round_out_reg[5]/D    1
CLK(R)->CLK(R)	15.809   */13.566        */0.191         my_fpu_double/i_fpu_round/round_out_reg[44]/D    1
CLK(R)->CLK(R)	15.809   */13.567        */0.191         my_fpu_double/i_fpu_round/round_out_reg[49]/D    1
CLK(R)->CLK(R)	15.810   */13.568        */0.190         my_fpu_double/i_fpu_round/round_out_reg[22]/D    1
CLK(R)->CLK(R)	15.809   */13.569        */0.191         my_fpu_double/i_fpu_round/round_out_reg[42]/D    1
CLK(R)->CLK(R)	15.809   */13.571        */0.191         my_fpu_double/i_fpu_round/round_out_reg[51]/D    1
CLK(R)->CLK(R)	15.809   */13.572        */0.191         my_fpu_double/i_fpu_round/round_out_reg[43]/D    1
CLK(R)->CLK(R)	15.810   */13.576        */0.190         my_fpu_double/i_fpu_round/round_out_reg[50]/D    1
CLK(R)->CLK(R)	15.810   */13.576        */0.190         my_fpu_double/i_fpu_round/round_out_reg[31]/D    1
CLK(R)->CLK(R)	15.809   */13.580        */0.191         my_fpu_double/i_fpu_round/round_out_reg[18]/D    1
CLK(R)->CLK(R)	15.809   */13.580        */0.191         my_fpu_double/i_fpu_round/round_out_reg[19]/D    1
CLK(R)->CLK(R)	15.809   */13.585        */0.191         my_fpu_double/i_fpu_round/round_out_reg[40]/D    1
CLK(R)->CLK(R)	15.816   */13.625        */0.184         my_fpu_double/addsub_out_reg[14]/D    1
CLK(R)->CLK(R)	15.819   */13.647        */0.181         my_fpu_double/addsub_out_reg[22]/D    1
CLK(R)->CLK(R)	15.819   */13.661        */0.181         my_fpu_double/addsub_out_reg[23]/D    1
CLK(R)->CLK(R)	15.820   */13.671        */0.180         my_fpu_double/addsub_out_reg[24]/D    1
CLK(R)->CLK(R)	15.821   */13.682        */0.179         my_fpu_double/addsub_out_reg[12]/D    1
CLK(R)->CLK(R)	15.820   */13.682        */0.180         my_fpu_double/addsub_out_reg[21]/D    1
CLK(R)->CLK(R)	15.820   */13.693        */0.180         my_fpu_double/addsub_out_reg[19]/D    1
CLK(R)->CLK(R)	15.820   */13.699        */0.180         my_fpu_double/addsub_out_reg[7]/D    1
CLK(R)->CLK(R)	15.821   */13.700        */0.179         my_fpu_double/addsub_out_reg[16]/D    1
CLK(R)->CLK(R)	15.822   */13.710        */0.178         my_fpu_double/addsub_out_reg[28]/D    1
CLK(R)->CLK(R)	15.822   */13.718        */0.178         my_fpu_double/addsub_out_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */13.721        */0.160         my_fpu_double/i_fpu_add/sum_2_reg[55]/D    1
CLK(R)->CLK(R)	15.825   */13.725        */0.175         my_fpu_double/addsub_out_reg[11]/D    1
CLK(R)->CLK(R)	15.825   */13.726        */0.175         my_fpu_double/addsub_out_reg[8]/D    1
CLK(R)->CLK(R)	15.824   */13.743        */0.176         my_fpu_double/addsub_out_reg[25]/D    1
CLK(R)->CLK(R)	15.827   */13.748        */0.173         my_fpu_double/addsub_out_reg[20]/D    1
CLK(R)->CLK(R)	15.825   */13.750        */0.175         my_fpu_double/addsub_out_reg[4]/D    1
CLK(R)->CLK(R)	15.827   */13.751        */0.173         my_fpu_double/addsub_out_reg[9]/D    1
CLK(R)->CLK(R)	15.826   */13.751        */0.174         my_fpu_double/addsub_out_reg[51]/D    1
CLK(R)->CLK(R)	15.827   */13.758        */0.173         my_fpu_double/addsub_out_reg[10]/D    1
CLK(R)->CLK(R)	15.825   */13.758        */0.175         my_fpu_double/addsub_out_reg[13]/D    1
CLK(R)->CLK(R)	15.824   */13.759        */0.176         my_fpu_double/addsub_out_reg[17]/D    1
CLK(R)->CLK(R)	15.824   */13.760        */0.176         my_fpu_double/exponent_round_reg[6]/D    1
CLK(R)->CLK(R)	15.825   */13.760        */0.175         my_fpu_double/addsub_out_reg[18]/D    1
CLK(R)->CLK(R)	15.826   */13.765        */0.174         my_fpu_double/addsub_out_reg[1]/D    1
CLK(R)->CLK(R)	15.825   */13.766        */0.175         my_fpu_double/exponent_round_reg[4]/D    1
CLK(R)->CLK(R)	15.826   */13.767        */0.174         my_fpu_double/addsub_out_reg[6]/D    1
CLK(R)->CLK(R)	15.826   */13.769        */0.174         my_fpu_double/addsub_out_reg[5]/D    1
CLK(R)->CLK(R)	15.824   */13.769        */0.176         my_fpu_double/exponent_round_reg[7]/D    1
CLK(R)->CLK(R)	15.827   */13.771        */0.173         my_fpu_double/addsub_out_reg[50]/D    1
CLK(R)->CLK(R)	15.827   */13.772        */0.173         my_fpu_double/addsub_out_reg[52]/D    1
CLK(R)->CLK(R)	15.827   */13.773        */0.173         my_fpu_double/addsub_out_reg[27]/D    1
CLK(R)->CLK(R)	15.829   */13.775        */0.171         my_fpu_double/addsub_out_reg[49]/D    1
CLK(R)->CLK(R)	15.825   */13.777        */0.175         my_fpu_double/exponent_round_reg[8]/D    1
CLK(R)->CLK(R)	15.920   13.779/*        0.080/*         my_fpu_double/fpu_op_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.828   */13.781        */0.172         my_fpu_double/addsub_out_reg[26]/D    1
CLK(R)->CLK(R)	15.921   13.783/*        0.079/*         my_fpu_double/fpu_op_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.921   13.784/*        0.079/*         my_fpu_double/opb_reg_reg[63]/D    1
CLK(R)->CLK(R)	15.921   13.784/*        0.079/*         my_fpu_double/fpu_op_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.784/*        0.079/*         my_fpu_double/opa_reg_reg[63]/D    1
CLK(R)->CLK(R)	15.843   */13.786        */0.157         my_fpu_double/i_fpu_add/small_shift_reg[55]/D    1
CLK(R)->CLK(R)	15.828   */13.787        */0.172         my_fpu_double/addsub_out_reg[48]/D    1
CLK(R)->CLK(R)	15.827   */13.791        */0.173         my_fpu_double/exponent_round_reg[5]/D    1
CLK(R)->CLK(R)	15.826   */13.792        */0.174         my_fpu_double/exponent_round_reg[9]/D    1
CLK(R)->CLK(R)	15.828   */13.792        */0.172         my_fpu_double/addsub_out_reg[3]/D    1
CLK(R)->CLK(R)	15.827   */13.800        */0.173         my_fpu_double/exponent_round_reg[2]/D    1
CLK(R)->CLK(R)	15.827   */13.801        */0.173         my_fpu_double/exponent_round_reg[10]/D    1
CLK(R)->CLK(R)	15.828   */13.801        */0.172         my_fpu_double/addsub_out_reg[46]/D    1
CLK(R)->CLK(R)	15.828   */13.801        */0.172         my_fpu_double/addsub_out_reg[47]/D    1
CLK(R)->CLK(R)	15.829   */13.804        */0.171         my_fpu_double/addsub_out_reg[2]/D    1
CLK(R)->CLK(R)	15.831   */13.806        */0.169         my_fpu_double/addsub_out_reg[0]/D    1
CLK(R)->CLK(R)	15.829   */13.808        */0.171         my_fpu_double/addsub_out_reg[45]/D    1
CLK(R)->CLK(R)	15.830   */13.809        */0.170         my_fpu_double/addsub_out_reg[30]/D    1
CLK(R)->CLK(R)	15.828   */13.813        */0.172         my_fpu_double/exponent_round_reg[1]/D    1
CLK(R)->CLK(R)	15.830   */13.817        */0.170         my_fpu_double/addsub_out_reg[41]/D    1
CLK(R)->CLK(R)	15.830   */13.821        */0.170         my_fpu_double/exponent_round_reg[0]/D    1
CLK(R)->CLK(R)	15.922   13.822/*        0.078/*         my_fpu_double/op_enable_reg/D    1
CLK(R)->CLK(R)	15.831   */13.823        */0.169         my_fpu_double/addsub_out_reg[53]/D    1
CLK(R)->CLK(R)	15.830   */13.824        */0.170         my_fpu_double/addsub_out_reg[29]/D    1
CLK(R)->CLK(R)	15.924   13.824/*        0.076/*         my_fpu_double/rmode_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.889   13.825/*        0.111/*         my_fpu_double/i_fpu_round/round_out_reg[35]/D    1
CLK(R)->CLK(R)	15.924   13.825/*        0.076/*         my_fpu_double/rmode_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.831   */13.826        */0.169         my_fpu_double/addsub_out_reg[54]/D    1
CLK(R)->CLK(R)	15.829   */13.827        */0.171         my_fpu_double/exponent_round_reg[3]/D    1
CLK(R)->CLK(R)	15.890   13.827/*        0.110/*         my_fpu_double/i_fpu_round/round_out_reg[0]/D    1
CLK(R)->CLK(R)	15.890   13.829/*        0.110/*         my_fpu_double/i_fpu_round/round_out_reg[3]/D    1
CLK(R)->CLK(R)	15.890   13.829/*        0.110/*         my_fpu_double/i_fpu_round/round_out_reg[13]/D    1
CLK(R)->CLK(R)	15.890   13.831/*        0.110/*         my_fpu_double/i_fpu_round/round_out_reg[16]/D    1
CLK(R)->CLK(R)	15.890   13.831/*        0.110/*         my_fpu_double/i_fpu_round/round_out_reg[12]/D    1
CLK(R)->CLK(R)	15.890   13.832/*        0.110/*         my_fpu_double/i_fpu_round/round_out_reg[4]/D    1
CLK(R)->CLK(R)	15.891   13.832/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[34]/D    1
CLK(R)->CLK(R)	15.889   13.832/*        0.111/*         my_fpu_double/i_fpu_round/round_out_reg[39]/D    1
CLK(R)->CLK(R)	15.891   13.833/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[1]/D    1
CLK(R)->CLK(R)	15.891   13.833/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[2]/D    1
CLK(R)->CLK(R)	15.891   13.833/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[36]/D    1
CLK(R)->CLK(R)	15.890   13.834/*        0.110/*         my_fpu_double/i_fpu_round/round_out_reg[17]/D    1
CLK(R)->CLK(R)	15.891   13.835/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[38]/D    1
CLK(R)->CLK(R)	15.891   13.836/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[32]/D    1
CLK(R)->CLK(R)	15.892   13.836/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[37]/D    1
CLK(R)->CLK(R)	15.892   13.836/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[33]/D    1
CLK(R)->CLK(R)	15.891   13.836/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[45]/D    1
CLK(R)->CLK(R)	15.892   13.836/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[15]/D    1
CLK(R)->CLK(R)	15.891   13.837/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[11]/D    1
CLK(R)->CLK(R)	15.891   13.837/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[48]/D    1
CLK(R)->CLK(R)	15.893   13.838/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[14]/D    1
CLK(R)->CLK(R)	15.892   13.839/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[10]/D    1
CLK(R)->CLK(R)	15.892   13.839/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[47]/D    1
CLK(R)->CLK(R)	15.832   */13.839        */0.168         my_fpu_double/addsub_out_reg[39]/D    1
CLK(R)->CLK(R)	15.892   13.839/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[46]/D    1
CLK(R)->CLK(R)	15.831   */13.841        */0.169         my_fpu_double/addsub_out_reg[43]/D    1
CLK(R)->CLK(R)	15.832   */13.845        */0.168         my_fpu_double/addsub_out_reg[42]/D    1
CLK(R)->CLK(R)	15.832   */13.853        */0.168         my_fpu_double/addsub_out_reg[44]/D    1
CLK(R)->CLK(R)	15.834   */13.857        */0.166         my_fpu_double/addsub_out_reg[40]/D    1
CLK(R)->CLK(R)	15.832   */13.861        */0.168         my_fpu_double/addsub_out_reg[31]/D    1
CLK(R)->CLK(R)	15.832   */13.864        */0.168         my_fpu_double/exp_addsub_reg[1]/D    1
CLK(R)->CLK(R)	15.834   */13.864        */0.166         my_fpu_double/addsub_out_reg[37]/D    1
CLK(R)->CLK(R)	15.833   */13.868        */0.167         my_fpu_double/addsub_out_reg[32]/D    1
CLK(R)->CLK(R)	15.834   */13.871        */0.166         my_fpu_double/addsub_out_reg[38]/D    1
CLK(R)->CLK(R)	15.838   */13.879        */0.162         my_fpu_double/mantissa_round_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */13.886        */0.166         my_fpu_double/exp_addsub_reg[0]/D    1
CLK(R)->CLK(R)	15.837   */13.887        */0.163         my_fpu_double/mantissa_round_reg[9]/D    1
CLK(R)->CLK(R)	15.837   */13.888        */0.163         my_fpu_double/mantissa_round_reg[53]/D    1
CLK(R)->CLK(R)	15.838   */13.889        */0.162         my_fpu_double/mantissa_round_reg[28]/D    1
CLK(R)->CLK(R)	15.838   */13.889        */0.162         my_fpu_double/mantissa_round_reg[15]/D    1
CLK(R)->CLK(R)	15.834   */13.890        */0.166         my_fpu_double/exp_addsub_reg[2]/D    1
CLK(R)->CLK(R)	15.838   */13.890        */0.162         my_fpu_double/mantissa_round_reg[31]/D    1
CLK(R)->CLK(R)	15.838   */13.890        */0.162         my_fpu_double/mantissa_round_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */13.891        */0.161         my_fpu_double/mantissa_round_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */13.891        */0.161         my_fpu_double/mantissa_round_reg[23]/D    1
CLK(R)->CLK(R)	15.838   */13.892        */0.162         my_fpu_double/mantissa_round_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */13.892        */0.161         my_fpu_double/mantissa_round_reg[29]/D    1
CLK(R)->CLK(R)	15.838   */13.892        */0.162         my_fpu_double/mantissa_round_reg[27]/D    1
CLK(R)->CLK(R)	15.835   */13.892        */0.165         my_fpu_double/addsub_out_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */13.894        */0.161         my_fpu_double/mantissa_round_reg[30]/D    1
CLK(R)->CLK(R)	15.838   */13.894        */0.162         my_fpu_double/mantissa_round_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */13.895        */0.161         my_fpu_double/mantissa_round_reg[44]/D    1
CLK(R)->CLK(R)	15.839   */13.895        */0.161         my_fpu_double/mantissa_round_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */13.896        */0.166         my_fpu_double/addsub_out_reg[33]/D    1
CLK(R)->CLK(R)	15.835   */13.896        */0.165         my_fpu_double/addsub_out_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */13.896        */0.161         my_fpu_double/mantissa_round_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */13.897        */0.161         my_fpu_double/mantissa_round_reg[47]/D    1
CLK(R)->CLK(R)	15.839   */13.897        */0.161         my_fpu_double/mantissa_round_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */13.897        */0.161         my_fpu_double/mantissa_round_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */13.897        */0.161         my_fpu_double/mantissa_round_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */13.898        */0.161         my_fpu_double/mantissa_round_reg[45]/D    1
CLK(R)->CLK(R)	15.839   */13.898        */0.161         my_fpu_double/mantissa_round_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */13.899        */0.161         my_fpu_double/mantissa_round_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */13.899        */0.161         my_fpu_double/mantissa_round_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */13.900        */0.161         my_fpu_double/mantissa_round_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */13.900        */0.161         my_fpu_double/mantissa_round_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */13.900        */0.161         my_fpu_double/mantissa_round_reg[46]/D    1
CLK(R)->CLK(R)	15.836   */13.900        */0.164         my_fpu_double/exp_addsub_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */13.900        */0.161         my_fpu_double/mantissa_round_reg[42]/D    1
CLK(R)->CLK(R)	15.839   */13.901        */0.161         my_fpu_double/mantissa_round_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */13.901        */0.161         my_fpu_double/mantissa_round_reg[49]/D    1
CLK(R)->CLK(R)	15.839   */13.901        */0.161         my_fpu_double/mantissa_round_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */13.901        */0.161         my_fpu_double/mantissa_round_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */13.903        */0.161         my_fpu_double/mantissa_round_reg[43]/D    1
CLK(R)->CLK(R)	15.839   */13.904        */0.161         my_fpu_double/mantissa_round_reg[11]/D    1
CLK(R)->CLK(R)	15.835   */13.904        */0.165         my_fpu_double/exp_addsub_reg[4]/D    1
CLK(R)->CLK(R)	15.835   */13.904        */0.165         my_fpu_double/addsub_out_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */13.905        */0.161         my_fpu_double/mantissa_round_reg[50]/D    1
CLK(R)->CLK(R)	15.838   */13.905        */0.162         my_fpu_double/mantissa_round_reg[7]/D    1
CLK(R)->CLK(R)	15.835   */13.906        */0.165         my_fpu_double/exp_addsub_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */13.906        */0.161         my_fpu_double/mantissa_round_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */13.907        */0.161         my_fpu_double/mantissa_round_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */13.907        */0.161         my_fpu_double/mantissa_round_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */13.908        */0.161         my_fpu_double/mantissa_round_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */13.909        */0.161         my_fpu_double/mantissa_round_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */13.914        */0.161         my_fpu_double/mantissa_round_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */13.914        */0.161         my_fpu_double/mantissa_round_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */13.915        */0.161         my_fpu_double/mantissa_round_reg[6]/D    1
CLK(R)->CLK(R)	15.837   */13.916        */0.163         my_fpu_double/exp_addsub_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */13.916        */0.161         my_fpu_double/mantissa_round_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */13.917        */0.161         my_fpu_double/mantissa_round_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */13.918        */0.161         my_fpu_double/mantissa_round_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */13.918        */0.161         my_fpu_double/mantissa_round_reg[36]/D    1
CLK(R)->CLK(R)	15.837   */13.919        */0.163         my_fpu_double/exp_addsub_reg[7]/D    1
CLK(R)->CLK(R)	15.837   */13.921        */0.163         my_fpu_double/exp_addsub_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */13.921        */0.161         my_fpu_double/mantissa_round_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */13.922        */0.161         my_fpu_double/mantissa_round_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */13.923        */0.161         my_fpu_double/mantissa_round_reg[37]/D    1
CLK(R)->CLK(R)	15.838   */13.925        */0.162         my_fpu_double/mantissa_round_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */13.926        */0.161         my_fpu_double/mantissa_round_reg[2]/D    1
CLK(R)->CLK(R)	15.837   */13.927        */0.163         my_fpu_double/exp_addsub_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */13.932        */0.161         my_fpu_double/mantissa_round_reg[1]/D    1
CLK(R)->CLK(R)	15.839   */13.933        */0.161         my_fpu_double/sign_round_reg/D    1
CLK(R)->CLK(R)	15.924   13.971/*        0.076/*         my_fpu_double/underflow_reg/D    1
CLK(R)->CLK(R)	15.924   13.971/*        0.076/*         my_fpu_double/exception_reg/D    1
CLK(R)->CLK(R)	15.838   */13.977        */0.162         my_fpu_double/exponent_round_reg[11]/D    1
CLK(R)->CLK(R)	15.924   13.979/*        0.076/*         my_fpu_double/invalid_reg/D    1
CLK(R)->CLK(R)	15.925   13.979/*        0.075/*         my_fpu_double/overflow_reg/D    1
CLK(R)->CLK(R)	15.925   13.981/*        0.075/*         my_fpu_double/inexact_reg/D    1
CLK(R)->CLK(R)	15.924   14.064/*        0.076/*         my_fpu_double/count_ready_reg[5]/D    1
CLK(R)->CLK(R)	15.925   14.065/*        0.075/*         my_fpu_double/count_ready_reg[4]/D    1
CLK(R)->CLK(R)	15.925   14.066/*        0.075/*         my_fpu_double/count_ready_reg[1]/D    1
CLK(R)->CLK(R)	15.925   14.067/*        0.075/*         my_fpu_double/count_ready_reg[6]/D    1
CLK(R)->CLK(R)	15.925   14.067/*        0.075/*         my_fpu_double/count_ready_reg[3]/D    1
CLK(R)->CLK(R)	15.925   14.068/*        0.075/*         my_fpu_double/count_ready_reg[2]/D    1
CLK(R)->CLK(R)	15.926   14.069/*        0.074/*         my_fpu_double/count_ready_reg[0]/D    1
CLK(R)->CLK(R)	15.828   */14.105        */0.172         my_fpu_double/ready_2_reg/D    1
CLK(R)->CLK(R)	15.909   14.119/*        0.091/*         my_fpu_double/ready_sig_reg/D    1
CLK(R)->CLK(R)	15.752   */14.137        */0.248         my_fpu_double/count_cycles_reg[3]/D    1
CLK(R)->CLK(R)	15.837   */14.313        */0.163         my_fpu_double/addsub_sign_reg/D    1
CLK(R)->CLK(R)	15.837   */14.315        */0.163         my_fpu_double/exp_addsub_reg[10]/D    1
CLK(R)->CLK(R)	15.925   14.507/*        0.075/*         my_fpu_double/mantissa_round_reg[55]/D    1
CLK(R)->CLK(R)	15.809   */14.510        */0.191         my_fpu_double/count_cycles_reg[4]/D    1
CLK(R)->CLK(R)	15.844   14.569/*        0.156/*         my_fpu_double/count_cycles_reg[2]/D    1
CLK(R)->CLK(R)	15.925   14.579/*        0.075/*         my_fpu_double/addsub_out_reg[55]/D    1
CLK(R)->CLK(R)	15.889   14.843/*        0.111/*         my_fpu_double/sub_enable_reg/D    1
CLK(R)->CLK(R)	15.839   */14.884        */0.161         my_fpu_double/add_enable_reg/D    1
CLK(R)->CLK(R)	15.841   */14.885        */0.159         my_fpu_double/mul_enable_reg/D    1
CLK(R)->CLK(R)	15.843   */14.903        */0.157         my_fpu_double/enable_reg_1_reg/D    1
CLK(R)->CLK(R)	15.844   */14.910        */0.156         my_fpu_double/enable_reg_reg/D    1
CLK(R)->CLK(R)	15.841   */14.919        */0.159         my_fpu_double/count_cycles_reg[0]/D    1
