// Seed: 1684361580
module module_0 (
    output tri id_0,
    input wor id_1,
    output tri0 id_2,
    input supply1 id_3,
    output wor id_4,
    output wor id_5,
    output supply1 id_6,
    input wire id_7
    , id_11,
    output supply1 id_8,
    input uwire id_9
);
  wire id_12;
  assign module_1.type_21 = 0;
  wire id_13;
  assign id_0 = 1;
  assign id_5 = 1;
  wire id_14;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    output uwire id_2,
    output uwire id_3,
    output wire  id_4,
    input  tri0  id_5,
    output uwire id_6,
    input  tri0  id_7,
    input  tri0  id_8,
    output wire  id_9,
    input  uwire id_10,
    input  uwire id_11,
    input  wor   id_12,
    input  tri0  id_13,
    output wor   id_14,
    input  uwire id_15,
    input  tri1  id_16
);
  wire id_18;
  or primCall (id_2, id_13, id_1, id_7, id_8, id_11, id_15, id_12);
  module_0 modCall_1 (
      id_4,
      id_16,
      id_6,
      id_16,
      id_2,
      id_3,
      id_4,
      id_10,
      id_6,
      id_10
  );
endmodule
