余三码
1位十进制数
是否是合数

(1) 真值表

输入：用余3码表示的1位十进制数
输出：1表示是合数，0表示不是合数

| 十进制数字符号 | D3    | D2    | D1    | D0    | F   |
| ------- | ----- | ----- | ----- | ----- | --- |
|         | 0     | 0     | 0     | 0     | d   |
|         | 0     | 0     | 0     | 1     | d   |
|         | 0     | 0     | 1     | 0     | d   |
| **0**   | **0** | **0** | **1** | **1** | 0   |
| **1**   | **0** | **1** | **0** | **0** | 0   |
| **2**   | **0** | **1** | **0** | **1** | 0   |
| **3**   | **0** | **1** | **1** | **0** | 0   |
| **4**   | **0** | **1** | **1** | **1** | 1   |
| **5**   | **1** | **0** | **0** | **0** | 0   |
| **6**   | **1** | **0** | **0** | **1** | 1   |
| **7**   | **1** | **0** | **1** | **0** | 0   |
| **8**   | **1** | **0** | **1** | **1** | 1   |
| **9**   | **1** | **1** | **0** | **0** | 1   |
|         | 1     | 1     | 0     | 1     | d   |
|         | 1     | 1     | 1     | 0     | d   |
|         | 1     | 1     | 1     | 1     | d   |

(2) 逻辑表达式

| D3D2 \ D1D0 | 00  | 01    | 11    | 10  |
| ----------- | --- | ----- | ----- | --- |
| 00          | d   | d     |       | d   |
| 01          |     |       | 1     |     |
| 11          | 1   | d     | d     | d   |
| 10          |     | **1** | **1** |     |
$$
F=D_3'D_2D_1D_0+D_3D_2D_1'D_0'+D_3D_2'D_0
$$

(3) 是否会产生险象

逻辑电路图
Verilog HDL代码

![[Pasted image 20250415122133.png]]
![[Pasted image 20250415122144.png]]
![[Pasted image 20250415122156.png]]