
---------- Begin Simulation Statistics ----------
final_tick                               2541829032500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 209248                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744068                       # Number of bytes of host memory used
host_op_rate                                   209246                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.06                       # Real time elapsed on the host
host_tick_rate                              589096831                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198151                       # Number of instructions simulated
sim_ops                                       4198151                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011819                       # Number of seconds simulated
sim_ticks                                 11819187500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.622983                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377846                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846752                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2411                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74675                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803365                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53145                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278887                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225742                       # Number of indirect misses.
system.cpu.branchPred.lookups                  975230                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63867                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26934                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198151                       # Number of instructions committed
system.cpu.committedOps                       4198151                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.627476                       # CPI: cycles per instruction
system.cpu.discardedOps                        188837                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607947                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452539                       # DTB hits
system.cpu.dtb.data_misses                       7706                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406047                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849447                       # DTB read hits
system.cpu.dtb.read_misses                       6916                       # DTB read misses
system.cpu.dtb.write_accesses                  201900                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603092                       # DTB write hits
system.cpu.dtb.write_misses                       790                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18033                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3374024                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027881                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659257                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16731464                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177700                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  954720                       # ITB accesses
system.cpu.itb.fetch_acv                          512                       # ITB acv
system.cpu.itb.fetch_hits                      947512                       # ITB hits
system.cpu.itb.fetch_misses                      7208                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4217     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6080                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14423                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5130                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10913428000     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9035500      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17766500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               883268000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11823498000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902985                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946784                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7987139000     67.55%     67.55% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3836359000     32.45%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23624993                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85451      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542619     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839904     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593006     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198151                       # Class of committed instruction
system.cpu.quiesceCycles                        13382                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6893529                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312914                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22851457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22851457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22851457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22851457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117186.958974                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117186.958974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117186.958974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117186.958974                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13087492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13087492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13087492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13087492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67115.343590                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67115.343590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67115.343590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67115.343590                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22501960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22501960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117197.708333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117197.708333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12887995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12887995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67124.973958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67124.973958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.264964                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539416128000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.264964                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204060                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204060                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128168                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34848                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86547                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34239                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29012                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29012                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40923                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11111744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11111744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6694656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6695089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17818097                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157487                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002788                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052724                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157048     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157487                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820760038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376215500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461977000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5572736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4475648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10048384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5572736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5572736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471499077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378676453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850175530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471499077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471499077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188699265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188699265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188699265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471499077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378676453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038874796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000129168500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406668                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111732                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157006                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121176                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157006                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10387                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2182                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5863                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2013221500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4762327750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13730.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32480.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103921                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80322                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157006                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121176                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.979158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.480310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.696370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34333     42.22%     42.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24321     29.91%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9921     12.20%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4595      5.65%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2364      2.91%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1458      1.79%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          893      1.10%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          610      0.75%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2832      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81327                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.028142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.405327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.797220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1317     17.99%     17.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5519     75.40%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           294      4.02%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.16%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.36%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            7      0.10%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6506     88.88%     88.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      1.23%     90.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              490      6.69%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              170      2.32%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.79%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9383616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7613696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10048384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11819182500                       # Total gap between requests
system.mem_ctrls.avgGap                      42487.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4939136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7613696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417891331.362667679787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376039385.110017061234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644180998.059299826622                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121176                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2504100000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258227750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290524204000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28758.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32291.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2397539.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315416640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167621355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560561400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309446820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5161863570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191735520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7639054185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.326508                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    447788750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10976978750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265350960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141014610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486298260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311545260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5117568300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        229036800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7483223070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.141920                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    543746250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10881021250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11811987500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1627621                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1627621                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1627621                       # number of overall hits
system.cpu.icache.overall_hits::total         1627621                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87138                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87138                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87138                       # number of overall misses
system.cpu.icache.overall_misses::total         87138                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5354682500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5354682500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5354682500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5354682500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1714759                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1714759                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1714759                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1714759                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050816                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050816                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050816                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050816                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61450.601345                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61450.601345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61450.601345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61450.601345                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86547                       # number of writebacks
system.cpu.icache.writebacks::total             86547                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87138                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87138                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87138                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87138                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5267545500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5267545500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5267545500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5267545500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050816                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050816                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050816                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050816                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60450.612821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60450.612821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60450.612821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60450.612821                       # average overall mshr miss latency
system.cpu.icache.replacements                  86547                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1627621                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1627621                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87138                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87138                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5354682500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5354682500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1714759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1714759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050816                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050816                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61450.601345                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61450.601345                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5267545500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5267545500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050816                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050816                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60450.612821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60450.612821                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.804334                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1650659                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86625                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.055227                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.804334                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3516655                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3516655                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313282                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313282                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313282                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313282                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105741                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105741                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105741                       # number of overall misses
system.cpu.dcache.overall_misses::total        105741                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6789752000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6789752000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6789752000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6789752000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419023                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419023                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419023                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419023                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074517                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074517                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074517                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074517                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64211.157451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64211.157451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64211.157451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64211.157451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34672                       # number of writebacks
system.cpu.dcache.writebacks::total             34672                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36689                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36689                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69052                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69052                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4407163000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4407163000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4407163000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4407163000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048662                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048662                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63823.828419                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63823.828419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63823.828419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63823.828419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68908                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3306222500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3306222500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831251                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831251                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059243                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059243                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67136.874061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67136.874061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2681420500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2681420500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66991.967721                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66991.967721                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3483529500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3483529500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61660.846093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61660.846093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725742500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725742500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049383                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049383                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59455.057535                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59455.057535                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10291                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10291                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64571000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64571000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080093                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080093                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72065.848214                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72065.848214                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63675000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63675000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080093                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080093                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71065.848214                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71065.848214                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541829032500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.493455                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1375075                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68908                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.955230                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.493455                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2952594                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2952594                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552338564500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 596964                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748164                       # Number of bytes of host memory used
host_op_rate                                   596958                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.40                       # Real time elapsed on the host
host_tick_rate                              665604158                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7399606                       # Number of instructions simulated
sim_ops                                       7399606                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008251                       # Number of seconds simulated
sim_ticks                                  8250528000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             35.736543                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  194167                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               543329                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1588                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             43755                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            500786                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37222                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          234351                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197129                       # Number of indirect misses.
system.cpu.branchPred.lookups                  626624                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50345                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19323                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2460301                       # Number of instructions committed
system.cpu.committedOps                       2460301                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.660819                       # CPI: cycles per instruction
system.cpu.discardedOps                        113955                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165566                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       824827                       # DTB hits
system.cpu.dtb.data_misses                       3153                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108221                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       483258                       # DTB read hits
system.cpu.dtb.read_misses                       2692                       # DTB read misses
system.cpu.dtb.write_accesses                   57345                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341569                       # DTB write hits
system.cpu.dtb.write_misses                       461                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4645                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1951387                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            568332                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           370662                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12326229                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.150132                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  351713                       # ITB accesses
system.cpu.itb.fetch_acv                          226                       # ITB acv
system.cpu.itb.fetch_hits                      348781                       # ITB hits
system.cpu.itb.fetch_misses                      2932                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.80%      4.80% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.04% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5080     80.03%     85.07% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.46%     87.52% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.56% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.59% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.26%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.34%     96.19% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.54%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6348                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9931                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2305     41.25%     41.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3236     57.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5588                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2302     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2302     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4651                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5906540500     71.59%     71.59% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                67735500      0.82%     72.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9214000      0.11%     72.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2267559000     27.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8251049000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998698                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711372                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832319                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 418                      
system.cpu.kern.mode_good::user                   418                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 418                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.545692                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.706081                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6906011500     83.70%     83.70% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1345037500     16.30%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16387620                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43227      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1522057     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3563      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485382     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339098     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58808      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2460301                       # Class of committed instruction
system.cpu.quiesceCycles                       113436                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4061391                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          227                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        256450                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2667103508                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2667103508                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2667103508                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2667103508                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118443.179146                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118443.179146                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118443.179146                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118443.179146                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           483                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   11                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    43.909091                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1539946193                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1539946193                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1539946193                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1539946193                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68387.343148                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68387.343148                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68387.343148                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68387.343148                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6260475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6260475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115934.722222                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115934.722222                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3560475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3560475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65934.722222                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65934.722222                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2660843033                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2660843033                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118449.209090                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118449.209090                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1536385718                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1536385718                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68393.238871                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68393.238871                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91481                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41716                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72084                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14375                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15387                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15387                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72095                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18241                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       100732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 365919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9227008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9227008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3380800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3383719                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14048423                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130141                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001729                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041544                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  129916     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     225      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130141                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3114000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           724590207                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          184131500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          383023000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4613632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2148672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6762304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4613632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4613632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2669824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2669824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              105661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41716                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41716                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         559192333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         260428423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             819620756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    559192333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        559192333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      323594320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323594320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      323594320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        559192333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        260428423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1143215077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246436500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6927                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6927                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              286684                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106275                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      105662                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113701                       # Number of write requests accepted
system.mem_ctrls.readBursts                    105662                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113701                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5046                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1049                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5172                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1513977750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  503080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3400527750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15047.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33797.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        75                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71738                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78845                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                105662                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113701                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    274                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.759298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.556793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.664417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25799     41.16%     41.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18666     29.78%     70.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7790     12.43%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3581      5.71%     89.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1921      3.07%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1117      1.78%     93.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          637      1.02%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          451      0.72%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2713      4.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62675                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.524181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.763463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.063925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1415     20.43%     20.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              47      0.68%     21.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            172      2.48%     23.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           709     10.24%     33.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3695     53.34%     87.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           488      7.04%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           147      2.12%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            74      1.07%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            46      0.66%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            34      0.49%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            23      0.33%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            17      0.25%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            18      0.26%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            11      0.16%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             6      0.09%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             8      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             4      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.01%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             3      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-123            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6927                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.817347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6036     87.14%     87.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              321      4.63%     91.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              376      5.43%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              119      1.72%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               46      0.66%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.09%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.14%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6927                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6439424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  322944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7209344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6762368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7276864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       780.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       873.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    819.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    881.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8250531000                       # Total gap between requests
system.mem_ctrls.avgGap                      37611.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4299328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2140096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7209344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 521097316.438414633274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 259388974.863184511662                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 873803955.334737420082                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       113701                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2258701750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1141826000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 207855444000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31332.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34010.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1828088.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            255512040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            135788895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           400960980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          311487840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     650903760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3498821310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        221951040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5475425865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.645510                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    543396000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    275340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7432115250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            192037440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102062730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           317480100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          276539940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     650903760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3454066620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        259514880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5252605470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.638706                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    641154250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    275340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7334349500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               173000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117343508                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1169000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1631000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              109500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10449532000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       900212                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           900212                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       900212                       # number of overall hits
system.cpu.icache.overall_hits::total          900212                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72094                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72094                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72094                       # number of overall misses
system.cpu.icache.overall_misses::total         72094                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4666274500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4666274500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4666274500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4666274500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       972306                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       972306                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       972306                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       972306                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.074147                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074147                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.074147                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074147                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64724.866147                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64724.866147                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64724.866147                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64724.866147                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72084                       # number of writebacks
system.cpu.icache.writebacks::total             72084                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72094                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72094                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72094                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72094                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4594180500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4594180500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4594180500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4594180500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.074147                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074147                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.074147                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074147                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63724.866147                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63724.866147                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63724.866147                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63724.866147                       # average overall mshr miss latency
system.cpu.icache.replacements                  72084                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       900212                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          900212                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72094                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72094                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4666274500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4666274500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       972306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       972306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.074147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64724.866147                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64724.866147                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4594180500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4594180500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.074147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63724.866147                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63724.866147                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985325                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1001477                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72605                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.793499                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985325                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2016706                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2016706                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       748880                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           748880                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       748880                       # number of overall hits
system.cpu.dcache.overall_hits::total          748880                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51243                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51243                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51243                       # number of overall misses
system.cpu.dcache.overall_misses::total         51243                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3357308500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3357308500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3357308500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3357308500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       800123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       800123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       800123                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800123                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064044                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064044                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064044                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064044                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65517.407256                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65517.407256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65517.407256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65517.407256                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19252                       # number of writebacks
system.cpu.dcache.writebacks::total             19252                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18227                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18227                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18227                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18227                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33016                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33016                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33016                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33016                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2165136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2165136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2165136000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2165136000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233765500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233765500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041264                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041264                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041264                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041264                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65578.386237                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65578.386237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65578.386237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65578.386237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120435.600206                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120435.600206                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33573                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       448638                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          448638                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1508952000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1508952000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       470043                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       470043                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70495.304835                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70495.304835                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3787                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3787                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17618                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17618                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1243161000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1243161000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233765500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233765500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037482                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037482                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70561.982064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70561.982064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203806.015693                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203806.015693                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29838                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29838                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1848356500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1848356500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330080                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330080                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090396                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090396                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61946.393860                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61946.393860                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15398                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15398                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    921975000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    921975000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046649                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046649                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59876.282634                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59876.282634                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8539                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8539                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          571                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          571                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43612000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43612000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062678                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062678                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76378.283713                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76378.283713                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          571                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          571                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     43041000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     43041000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062678                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062678                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75378.283713                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75378.283713                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8795                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8795                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8795                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8795                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10509532000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              829087                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34597                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.964130                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          837                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1669629                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1669629                       # Number of data accesses

---------- End Simulation Statistics   ----------
