Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "D:/cd/TT FPGA/project/tuan 7/pulse_8LED_CLKfromButton/tb_isim_beh.exe" -prj "D:/cd/TT FPGA/project/tuan 7/pulse_8LED_CLKfromButton/tb_beh.prj" "work.tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 7/pulse_8LED_CLKfromButton/Counter8bs.v" into library work
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 7/pulse_8LED_CLKfromButton/button.v" into library work
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 7/pulse_8LED_CLKfromButton/FSM.v" into library work
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 7/pulse_8LED_CLKfromButton/tb.v" into library work
Analyzing Verilog file "D:/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module button
Compiling module Counter8bs
Compiling module FSM
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable D:/cd/TT FPGA/project/tuan 7/pulse_8LED_CLKfromButton/tb_isim_beh.exe
Fuse Memory Usage: 28264 KB
Fuse CPU Usage: 249 ms
