# Cortex-M Cache Controller \(CMCC\)

The Cortex-M Cache Controller \(CMCC\) is a 4-Way set associative unified cache controller. It integrates a controller, a tag directory, data memory, metadata memory and a configuration interface.

**Using The Library**

At runtime, I/D Cache can be enabled or disabled using the corresponding APIs \(CMCC\_Enable\(I/D\)Cache and CMCC\_Disable\(I/D\)Cache\). When the content of the cache becomes stale, it can be invalidated using the CMCC\_InvalidateAll function.

**Library Interface**

Cortex-M Cache Controller peripheral library provides the following interfaces:

**Functions**

|Name|Description|
|----|-----------|
|CMCC\_Disable|Disable the cortex M cache controller|
|CMCC\_EnableICache|Enables the Instruction cache|
|CMCC\_DisableICache|Disables the Instruction cache|
|CMCC\_EnableDCache|Enables the Data cache|
|CMCC\_DisableDCache|Disables the Data cache|
|CMCC\_InvalidateAll|Invalidates the complete cache|

-   **[CMCC\_InvalidateAll Function](GUID-519E4600-272D-49CF-9F21-839574CD9F7D.md)**  

-   **[CMCC\_EnableICache Function](GUID-DF1316EA-156B-4526-BB7D-C8FEFEC7826A.md)**  

-   **[CMCC\_EnableDCache Function](GUID-A43B05CF-8ABB-4C17-BE93-2AC623C295EA.md)**  

-   **[CMCC\_DisableICache Function](GUID-A20DE0F9-5847-468A-877D-D68C9888B185.md)**  

-   **[CMCC\_DisableDCache Function](GUID-E6184967-CF8F-4B96-9202-A95963C43A80.md)**  

-   **[CMCC\_Disable Function](GUID-DA8E559F-0F86-424B-91F2-2F2264428F17.md)**  


**Parent topic:**[PIC32CX MT Peripheral Libraries](GUID-EEA7836F-956F-4526-BF85-CD488C4CE708.md)

**Parent topic:**[SAM G55 Peripheral Libraries](GUID-E3F1DCC4-CB31-4302-A60B-D2833C5CAD18.md)

