# Generic Register Interface

This repository contains a simple register interface definition as well as protocol adapters from APB, AXI-Lite, and AXI to said interface. Furthermore, it allows to generate a uniform register interface.

## Read Timing

![Read Timing](docs/timing_read.png)

## Write Timing

![Write Timing](docs/timing_write.png)