// BalanceRobotController / Pin definition / Macro header,                                                            /,,,,,,,,,,,,,,,
// Masaaki KUMAGAI ,             2016/1/3                                                            ,,,,,,,,,,,,,,,
#ifndef __BRC_PINDEF          //,                                                            /,,,,,,,,,,,,,,,
#define __BRC_PINDEF          //,                                                            /,,,,,,,,,,,,,,,
                                                                                //,                                                            /,,,,,,,,,,,,,,,
                                                                                //,                                                            /,,,,,,,,,,,,,,,
// PinDef                                                        ,                                                            /,,,No,ID,Port,AN,PPS_In,PPS_Out,Comment,,,,,,
//   1 ComRx            RF4-RP100      CN_COM1_RX                               /,                                                            /,,,1,ComRx,RF4,0,100,_RP100R,CN_COM1_RX,,,,,,
//   2 ComTx            RF5-RP101      CN_COM1_TX                               /,                                                            /,,,2,ComTx,RF5,0,101,_RP101R,CN_COM1_TX,,,,,,
//   3 LEDSW            RD8-RPI72      Omron LED SW Switch                      /,                                                            /,,,3,LEDSW,RD8,0,72,,Omron LED SW Switch,,,,,,
//   4 LEDRed           RD11-RPI75     Omron LED LED1                           /,                                                            /,,,4,LEDRed,RD11,0,75,,Omron LED LED1,,,,,,
//   5 LEDGreen         RD0-RP64       Omron LED LED2                           /,                                                            /,,,5,LEDGreen,RD0,0,64,_RP64R,Omron LED LED2,,,,,,
//   6 CLK1             RE2-RP82       CCN1                                     /,                                                            /,,,6,CLK1,RE2,1,82,_RP82R,CCN1,,,,,,
//   7 CCN10            RE2-RP82       CCN1                                     /,                                                            /,,,7,CCN10,RE2,1,82,_RP82R,CCN1,,,,,,
//   8 CWCCW1           RE3-RPI83      CCN1                                     /,                                                            /,,,8,CWCCW1,RE3,1,83,,CCN1,,,,,,
//   9 CCN11            RE3-RPI83      CCN1                                     /,                                                            /,,,9,CCN11,RE3,1,83,,CCN1,,,,,,
//  10 CLK2             RE0-RP80       CCN1                                     /,                                                            /,,,10,CLK2,RE0,1,80,_RP80R,CCN1,,,,,,
//  11 CCN12            RE0-RP80       CCN1                                     /,                                                            /,,,11,CCN12,RE0,1,80,_RP80R,CCN1,,,,,,
//  12 CWCCW2           RE1-RPI81      CCN1                                     /,                                                            /,,,12,CWCCW2,RE1,1,81,,CCN1,,,,,,
//  13 CCN13            RE1-RPI81      CCN1                                     /,                                                            /,,,13,CCN13,RE1,1,81,,CCN1,,,,,,
//  14 ENABLE12         RB8-RPI40      CCN1                                     /,                                                            /,,,14,ENABLE12,RB8,1,40,,CCN1,,,,,,
//  15 CCN14            RB8-RPI40      CCN1                                     /,                                                            /,,,15,CCN14,RB8,1,40,,CCN1,,,,,,
//  16 DCY12            RB9-RPI41      CCN1                                     /,                                                            /,,,16,DCY12,RB9,1,41,,CCN1,,,,,,
//  17 CCN15            RB9-RPI41      CCN1                                     /,                                                            /,,,17,CCN15,RB9,1,41,,CCN1,,,,,,
//  18 M12              RB10-RPI42     CCN1                                     /,                                                            /,,,18,M12,RB10,1,42,,CCN1,,,,,,
//  19 CCN16            RB10-RPI42     CCN1                                     /,                                                            /,,,19,CCN16,RB10,1,42,,CCN1,,,,,,
//  20 TQ12             RB11-RPI43     CCN1                                     /,                                                            /,,,20,TQ12,RB11,1,43,,CCN1,,,,,,
//  21 CCN17            RB11-RPI43     CCN1                                     /,                                                            /,,,21,CCN17,RB11,1,43,,CCN1,,,,,,
//  22 CLK3             RE4-RP84       CCN2                                     /,                                                            /,,,22,CLK3,RE4,1,84,_RP84R,CCN2,,,,,,
//  23 CCN20            RE4-RP84       CCN2                                     /,                                                            /,,,23,CCN20,RE4,1,84,_RP84R,CCN2,,,,,,
//  24 CWCCW3           RE5-RP85       CCN2                                     /,                                                            /,,,24,CWCCW3,RE5,1,85,_RP85R,CCN2,,,,,,
//  25 CCN21            RE5-RP85       CCN2                                     /,                                                            /,,,25,CCN21,RE5,1,85,_RP85R,CCN2,,,,,,
//  26 CLK4             RG8-RP120      CCN2                                     /,                                                            /,,,26,CLK4,RG8,0,120,_RP120R,CCN2,,,,,,
//  27 CCN22            RG8-RP120      CCN2                                     /,                                                            /,,,27,CCN22,RG8,0,120,_RP120R,CCN2,,,,,,
//  28 CWCCW4           RG9-RPI121     CCN2                                     /,                                                            /,,,28,CWCCW4,RG9,0,121,,CCN2,,,,,,
//  29 CCN23            RG9-RPI121     CCN2                                     /,                                                            /,,,29,CCN23,RG9,0,121,,CCN2,,,,,,
//  30 ENABLE34         RB15-RPI47     CCN2                                     /,                                                            /,,,30,ENABLE34,RB15,1,47,,CCN2,,,,,,
//  31 CCN24            RB15-RPI47     CCN2                                     /,                                                            /,,,31,CCN24,RB15,1,47,,CCN2,,,,,,
//  32 DCY34            RB14-RPI46     CCN2                                     /,                                                            /,,,32,DCY34,RB14,1,46,,CCN2,,,,,,
//  33 CCN25            RB14-RPI46     CCN2                                     /,                                                            /,,,33,CCN25,RB14,1,46,,CCN2,,,,,,
//  34 M34              RB13-RPI45     CCN2                                     /,                                                            /,,,34,M34,RB13,1,45,,CCN2,,,,,,
//  35 CCN26            RB13-RPI45     CCN2                                     /,                                                            /,,,35,CCN26,RB13,1,45,,CCN2,,,,,,
//  36 TQ34             RB12-RPI44     CCN2                                     /,                                                            /,,,36,TQ34,RB12,1,44,,CCN2,,,,,,
//  37 CCN27            RB12-RPI44     CCN2                                     /,                                                            /,,,37,CCN27,RB12,1,44,,CCN2,,,,,,
//  38 CLK5             RE7-RP87       CCN3                                     /,                                                            /,,,38,CLK5,RE7,1,87,_RP87R,CCN3,,,,,,
//  39 CCN30            RE7-RP87       CCN3                                     /,                                                            /,,,39,CCN30,RE7,1,87,_RP87R,CCN3,,,,,,
//  40 CWCCW5           RE6-RPI86      CCN3                                     /,                                                            /,,,40,CWCCW5,RE6,1,86,,CCN3,,,,,,
//  41 CCN31            RE6-RPI86      CCN3                                     /,                                                            /,,,41,CCN31,RE6,1,86,,CCN3,,,,,,
//  42 CLK6             RG6-RP118      CCN3                                     /,                                                            /,,,42,CLK6,RG6,0,118,_RP118R,CCN3,,,,,,
//  43 CCN32            RG6-RP118      CCN3                                     /,                                                            /,,,43,CCN32,RG6,0,118,_RP118R,CCN3,,,,,,
//  44 CWCCW6           RG7-RPI119     CCN3                                     /,                                                            /,,,44,CWCCW6,RG7,0,119,,CCN3,,,,,,
//  45 CCN33            RG7-RPI119     CCN3                                     /,                                                            /,,,45,CCN33,RG7,0,119,,CCN3,,,,,,
//  46 ENABLE56         RD6-RP70       CCN3                                     /,                                                            /,,,46,ENABLE56,RD6,0,70,_RP70R,CCN3,,,,,,
//  47 CCN34            RD6-RP70       CCN3                                     /,                                                            /,,,47,CCN34,RD6,0,70,_RP70R,CCN3,,,,,,
//  48 DCY56            RD5-RP69       CCN3                                     /,                                                            /,,,48,DCY56,RD5,0,69,_RP69R,CCN3,,,,,,
//  49 CCN35            RD5-RP69       CCN3                                     /,                                                            /,,,49,CCN35,RD5,0,69,_RP69R,CCN3,,,,,,
//  50 M56              RD4-RP68       CCN3                                     /,                                                            /,,,50,M56,RD4,0,68,_RP68R,CCN3,,,,,,
//  51 CCN36            RD4-RP68       CCN3                                     /,                                                            /,,,51,CCN36,RD4,0,68,_RP68R,CCN3,,,,,,
//  52 TQ56             RD3-RP67       CCN3                                     /,                                                            /,,,52,TQ56,RD3,0,67,_RP67R,CCN3,,,,,,
//  53 CCN37            RD3-RP67       CCN3                                     /,                                                            /,,,53,CCN37,RD3,0,67,_RP67R,CCN3,,,,,,
//  54 AE10             RB0-RPI32      AextCN1 pin3                             /,                                                            /,,,54,AE10,RB0,1,32,,AextCN1 pin3,,,,,,
//  55 AE11             RB1-RPI33      AextCN1 pin4                             /,                                                            /,,,55,AE11,RB1,1,33,,AextCN1 pin4,,,,,,
//  56 AE12             RB2-RPI34      AextCN1 pin5                             /,                                                            /,,,56,AE12,RB2,1,34,,AextCN1 pin5,,,,,,
//  57 AE20             RB3-RPI35      AextCN2 pin3                             /,                                                            /,,,57,AE20,RB3,1,35,,AextCN2 pin3,,,,,,
//  58 AE21             RB4-RPI36      AextCN2 pin4                             /,                                                            /,,,58,AE21,RB4,1,36,,AextCN2 pin4,,,,,,
//  59 AE22             RB5-RPI37      AextCN2 pin5                             /,                                                            /,,,59,AE22,RB5,1,37,,AextCN2 pin5,,,,,,
//  60 DE11             RF1-RP97       DextCN1 pin1                             /,                                                            /,,,60,DE11,RF1,0,97,_RP97R,DextCN1 pin1,,,,,,
//  61 DE12             RF0-RP96       DextCN1 pin2                             /,                                                            /,,,61,DE12,RF0,0,96,_RP96R,DextCN1 pin2,,,,,,
//  62 DE21             RD2-RP66       DextCN2 pin1                             /,                                                            /,,,62,DE21,RD2,0,66,_RP66R,DextCN2 pin1,,,,,,
//  63 DE22             RD11-RP65      DextCN2 pin2                             /,                                                            /,,,63,DE22,RD11,0,65,_RP65R,DextCN2 pin2,,,,,,
//                                                                              /,                                                            /,,,64,,,,,,,,,,,,
//                                                                              /,                                                            /,,,65,,,,,,,,,,,,
//                                                                              /,                                                            /,,,66,,,,,,,,,,,,
//                                                                              /,                                                            /,,,67,,,,,,,,,,,,
//                                                                              /,                                                            /,,,68,,,,,,,,,,,,
//                                                                              /,                                                            /,,,69,,,,,,,,,,,,
//                                                                              /,                                                            /,,,70,,,,,,,,,,,,
//                                                                              /,                                                            /,,,71,,,,,,,,,,,,
                                                                                //,                                                            /,,,,,,,,,,,,,,,
                                                                                //,                                                            /,,,,,,,,,,,,,,,
                                                                                //,                                                            /,,,,,,,,,,,,,,,
                                                                                //,                                                            /,,,,,,,,,,,,,,,
#define TRIS_IN 1                                                               //,                                                            /,,,1,PORT,1,R,,,,,,,,,
#define TRIS_OUT 0                                                              //,                                                            /,,,2,TRIS,1,TRIS,,,,,,,,,
#define ANSEL_D 0                                                               //,                                                            /,,,3,LAT,1,LAT,,,,,,,,,
#define ANSEL_A 1                                                               //,                                                            /,,,4,RPIN,2,,,,,,,,,,
                                                                                //,                                                            /,,,5,RPOUT,3,,,,,,,,,,
                                                                                //,                                                            /,,,6,ANSEL,4,ANS,,,,,,,,,
// Macro Definitions,                                                            /,Index,No,,,,,,,,,,,,,
                                                                                //,                                                            /,0,,,,,,,,,,,,,,
#define PORT_ComRx                  PORTFbits.RF4                               //,                                                            /,1,1,1,ComRx,RF4,0,100,_RP100R,PORTFbits.RF4,F,4,PORT,1,R,
#define TRIS_ComRx                  TRISFbits.TRISF4                            //,                                                            /,2,1,2,ComRx,RF4,0,100,_RP100R,TRISFbits.TRISF4,F,4,TRIS,1,TRIS,
#define LAT_ComRx                   LATFbits.LATF4                              //,                                                            /,3,1,3,ComRx,RF4,0,100,_RP100R,LATFbits.LATF4,F,4,LAT,1,LAT,
#define RPIN_ComRx                  100                                         //,                                                            /,4,1,4,ComRx,RF4,0,100,_RP100R,100,F,4,RPIN,2,0,
#define RPOUT_ComRx                 _RP100R                                     //,                                                            /,5,1,5,ComRx,RF4,0,100,_RP100R,_RP100R,F,4,RPOUT,3,0,
                                                                                //,                                                            /,6,1,6,ComRx,RF4,0,100,_RP100R,0,F,4,ANSEL,4,ANS,
#define PORT_ComTx                  PORTFbits.RF5                               //,                                                            /,7,2,1,ComTx,RF5,0,101,_RP101R,PORTFbits.RF5,F,5,PORT,1,R,
#define TRIS_ComTx                  TRISFbits.TRISF5                            //,                                                            /,8,2,2,ComTx,RF5,0,101,_RP101R,TRISFbits.TRISF5,F,5,TRIS,1,TRIS,
#define LAT_ComTx                   LATFbits.LATF5                              //,                                                            /,9,2,3,ComTx,RF5,0,101,_RP101R,LATFbits.LATF5,F,5,LAT,1,LAT,
#define RPIN_ComTx                  101                                         //,                                                            /,10,2,4,ComTx,RF5,0,101,_RP101R,101,F,5,RPIN,2,0,
#define RPOUT_ComTx                 _RP101R                                     //,                                                            /,11,2,5,ComTx,RF5,0,101,_RP101R,_RP101R,F,5,RPOUT,3,0,
                                                                                //,                                                            /,12,2,6,ComTx,RF5,0,101,_RP101R,0,F,5,ANSEL,4,ANS,
#define PORT_LEDSW                  PORTDbits.RD8                               //,                                                            /,13,3,1,LEDSW,RD8,0,72,0,PORTDbits.RD8,D,8,PORT,1,R,
#define TRIS_LEDSW                  TRISDbits.TRISD8                            //,                                                            /,14,3,2,LEDSW,RD8,0,72,0,TRISDbits.TRISD8,D,8,TRIS,1,TRIS,
#define LAT_LEDSW                   LATDbits.LATD8                              //,                                                            /,15,3,3,LEDSW,RD8,0,72,0,LATDbits.LATD8,D,8,LAT,1,LAT,
#define RPIN_LEDSW                  72                                          //,                                                            /,16,3,4,LEDSW,RD8,0,72,0,72,D,8,RPIN,2,0,
                                                                                //,                                                            /,17,3,5,LEDSW,RD8,0,72,0,0,D,8,RPOUT,3,0,
                                                                                //,                                                            /,18,3,6,LEDSW,RD8,0,72,0,0,D,8,ANSEL,4,ANS,
#define PORT_LEDRed                 PORTDbits.RD11                              //,                                                            /,19,4,1,LEDRed,RD11,0,75,0,PORTDbits.RD11,D,11,PORT,1,R,
#define TRIS_LEDRed                 TRISDbits.TRISD11                           //,                                                            /,20,4,2,LEDRed,RD11,0,75,0,TRISDbits.TRISD11,D,11,TRIS,1,TRIS,
#define LAT_LEDRed                  LATDbits.LATD11                             //,                                                            /,21,4,3,LEDRed,RD11,0,75,0,LATDbits.LATD11,D,11,LAT,1,LAT,
#define RPIN_LEDRed                 75                                          //,                                                            /,22,4,4,LEDRed,RD11,0,75,0,75,D,11,RPIN,2,0,
                                                                                //,                                                            /,23,4,5,LEDRed,RD11,0,75,0,0,D,11,RPOUT,3,0,
                                                                                //,                                                            /,24,4,6,LEDRed,RD11,0,75,0,0,D,11,ANSEL,4,ANS,
#define PORT_LEDGreen               PORTDbits.RD0                               //,                                                            /,25,5,1,LEDGreen,RD0,0,64,_RP64R,PORTDbits.RD0,D,0,PORT,1,R,
#define TRIS_LEDGreen               TRISDbits.TRISD0                            //,                                                            /,26,5,2,LEDGreen,RD0,0,64,_RP64R,TRISDbits.TRISD0,D,0,TRIS,1,TRIS,
#define LAT_LEDGreen                LATDbits.LATD0                              //,                                                            /,27,5,3,LEDGreen,RD0,0,64,_RP64R,LATDbits.LATD0,D,0,LAT,1,LAT,
#define RPIN_LEDGreen               64                                          //,                                                            /,28,5,4,LEDGreen,RD0,0,64,_RP64R,64,D,0,RPIN,2,0,
#define RPOUT_LEDGreen              _RP64R                                      //,                                                            /,29,5,5,LEDGreen,RD0,0,64,_RP64R,_RP64R,D,0,RPOUT,3,0,
                                                                                //,                                                            /,30,5,6,LEDGreen,RD0,0,64,_RP64R,0,D,0,ANSEL,4,ANS,
#define PORT_CLK1                   PORTEbits.RE2                               //,                                                            /,31,6,1,CLK1,RE2,1,82,_RP82R,PORTEbits.RE2,E,2,PORT,1,R,
#define TRIS_CLK1                   TRISEbits.TRISE2                            //,                                                            /,32,6,2,CLK1,RE2,1,82,_RP82R,TRISEbits.TRISE2,E,2,TRIS,1,TRIS,
#define LAT_CLK1                    LATEbits.LATE2                              //,                                                            /,33,6,3,CLK1,RE2,1,82,_RP82R,LATEbits.LATE2,E,2,LAT,1,LAT,
#define RPIN_CLK1                   82                                          //,                                                            /,34,6,4,CLK1,RE2,1,82,_RP82R,82,E,2,RPIN,2,0,
#define RPOUT_CLK1                  _RP82R                                      //,                                                            /,35,6,5,CLK1,RE2,1,82,_RP82R,_RP82R,E,2,RPOUT,3,0,
#define ANSEL_CLK1                  ANSELEbits.ANSE2                            //,                                                            /,36,6,6,CLK1,RE2,1,82,_RP82R,ANSELEbits.ANSE2,E,2,ANSEL,4,ANS,
#define PORT_CCN10                  PORTEbits.RE2                               //,                                                            /,37,7,1,CCN10,RE2,1,82,_RP82R,PORTEbits.RE2,E,2,PORT,1,R,
#define TRIS_CCN10                  TRISEbits.TRISE2                            //,                                                            /,38,7,2,CCN10,RE2,1,82,_RP82R,TRISEbits.TRISE2,E,2,TRIS,1,TRIS,
#define LAT_CCN10                   LATEbits.LATE2                              //,                                                            /,39,7,3,CCN10,RE2,1,82,_RP82R,LATEbits.LATE2,E,2,LAT,1,LAT,
#define RPIN_CCN10                  82                                          //,                                                            /,40,7,4,CCN10,RE2,1,82,_RP82R,82,E,2,RPIN,2,0,
#define RPOUT_CCN10                 _RP82R                                      //,                                                            /,41,7,5,CCN10,RE2,1,82,_RP82R,_RP82R,E,2,RPOUT,3,0,
#define ANSEL_CCN10                 ANSELEbits.ANSE2                            //,                                                            /,42,7,6,CCN10,RE2,1,82,_RP82R,ANSELEbits.ANSE2,E,2,ANSEL,4,ANS,
#define PORT_CWCCW1                 PORTEbits.RE3                               //,                                                            /,43,8,1,CWCCW1,RE3,1,83,0,PORTEbits.RE3,E,3,PORT,1,R,
#define TRIS_CWCCW1                 TRISEbits.TRISE3                            //,                                                            /,44,8,2,CWCCW1,RE3,1,83,0,TRISEbits.TRISE3,E,3,TRIS,1,TRIS,
#define LAT_CWCCW1                  LATEbits.LATE3                              //,                                                            /,45,8,3,CWCCW1,RE3,1,83,0,LATEbits.LATE3,E,3,LAT,1,LAT,
#define RPIN_CWCCW1                 83                                          //,                                                            /,46,8,4,CWCCW1,RE3,1,83,0,83,E,3,RPIN,2,0,
                                                                                //,                                                            /,47,8,5,CWCCW1,RE3,1,83,0,0,E,3,RPOUT,3,0,
#define ANSEL_CWCCW1                ANSELEbits.ANSE3                            //,                                                            /,48,8,6,CWCCW1,RE3,1,83,0,ANSELEbits.ANSE3,E,3,ANSEL,4,ANS,
#define PORT_CCN11                  PORTEbits.RE3                               //,                                                            /,49,9,1,CCN11,RE3,1,83,0,PORTEbits.RE3,E,3,PORT,1,R,
#define TRIS_CCN11                  TRISEbits.TRISE3                            //,                                                            /,50,9,2,CCN11,RE3,1,83,0,TRISEbits.TRISE3,E,3,TRIS,1,TRIS,
#define LAT_CCN11                   LATEbits.LATE3                              //,                                                            /,51,9,3,CCN11,RE3,1,83,0,LATEbits.LATE3,E,3,LAT,1,LAT,
#define RPIN_CCN11                  83                                          //,                                                            /,52,9,4,CCN11,RE3,1,83,0,83,E,3,RPIN,2,0,
                                                                                //,                                                            /,53,9,5,CCN11,RE3,1,83,0,0,E,3,RPOUT,3,0,
#define ANSEL_CCN11                 ANSELEbits.ANSE3                            //,                                                            /,54,9,6,CCN11,RE3,1,83,0,ANSELEbits.ANSE3,E,3,ANSEL,4,ANS,
#define PORT_CLK2                   PORTEbits.RE0                               //,                                                            /,55,10,1,CLK2,RE0,1,80,_RP80R,PORTEbits.RE0,E,0,PORT,1,R,
#define TRIS_CLK2                   TRISEbits.TRISE0                            //,                                                            /,56,10,2,CLK2,RE0,1,80,_RP80R,TRISEbits.TRISE0,E,0,TRIS,1,TRIS,
#define LAT_CLK2                    LATEbits.LATE0                              //,                                                            /,57,10,3,CLK2,RE0,1,80,_RP80R,LATEbits.LATE0,E,0,LAT,1,LAT,
#define RPIN_CLK2                   80                                          //,                                                            /,58,10,4,CLK2,RE0,1,80,_RP80R,80,E,0,RPIN,2,0,
#define RPOUT_CLK2                  _RP80R                                      //,                                                            /,59,10,5,CLK2,RE0,1,80,_RP80R,_RP80R,E,0,RPOUT,3,0,
#define ANSEL_CLK2                  ANSELEbits.ANSE0                            //,                                                            /,60,10,6,CLK2,RE0,1,80,_RP80R,ANSELEbits.ANSE0,E,0,ANSEL,4,ANS,
#define PORT_CCN12                  PORTEbits.RE0                               //,                                                            /,61,11,1,CCN12,RE0,1,80,_RP80R,PORTEbits.RE0,E,0,PORT,1,R,
#define TRIS_CCN12                  TRISEbits.TRISE0                            //,                                                            /,62,11,2,CCN12,RE0,1,80,_RP80R,TRISEbits.TRISE0,E,0,TRIS,1,TRIS,
#define LAT_CCN12                   LATEbits.LATE0                              //,                                                            /,63,11,3,CCN12,RE0,1,80,_RP80R,LATEbits.LATE0,E,0,LAT,1,LAT,
#define RPIN_CCN12                  80                                          //,                                                            /,64,11,4,CCN12,RE0,1,80,_RP80R,80,E,0,RPIN,2,0,
#define RPOUT_CCN12                 _RP80R                                      //,                                                            /,65,11,5,CCN12,RE0,1,80,_RP80R,_RP80R,E,0,RPOUT,3,0,
#define ANSEL_CCN12                 ANSELEbits.ANSE0                            //,                                                            /,66,11,6,CCN12,RE0,1,80,_RP80R,ANSELEbits.ANSE0,E,0,ANSEL,4,ANS,
#define PORT_CWCCW2                 PORTEbits.RE1                               //,                                                            /,67,12,1,CWCCW2,RE1,1,81,0,PORTEbits.RE1,E,1,PORT,1,R,
#define TRIS_CWCCW2                 TRISEbits.TRISE1                            //,                                                            /,68,12,2,CWCCW2,RE1,1,81,0,TRISEbits.TRISE1,E,1,TRIS,1,TRIS,
#define LAT_CWCCW2                  LATEbits.LATE1                              //,                                                            /,69,12,3,CWCCW2,RE1,1,81,0,LATEbits.LATE1,E,1,LAT,1,LAT,
#define RPIN_CWCCW2                 81                                          //,                                                            /,70,12,4,CWCCW2,RE1,1,81,0,81,E,1,RPIN,2,0,
                                                                                //,                                                            /,71,12,5,CWCCW2,RE1,1,81,0,0,E,1,RPOUT,3,0,
#define ANSEL_CWCCW2                ANSELEbits.ANSE1                            //,                                                            /,72,12,6,CWCCW2,RE1,1,81,0,ANSELEbits.ANSE1,E,1,ANSEL,4,ANS,
#define PORT_CCN13                  PORTEbits.RE1                               //,                                                            /,73,13,1,CCN13,RE1,1,81,0,PORTEbits.RE1,E,1,PORT,1,R,
#define TRIS_CCN13                  TRISEbits.TRISE1                            //,                                                            /,74,13,2,CCN13,RE1,1,81,0,TRISEbits.TRISE1,E,1,TRIS,1,TRIS,
#define LAT_CCN13                   LATEbits.LATE1                              //,                                                            /,75,13,3,CCN13,RE1,1,81,0,LATEbits.LATE1,E,1,LAT,1,LAT,
#define RPIN_CCN13                  81                                          //,                                                            /,76,13,4,CCN13,RE1,1,81,0,81,E,1,RPIN,2,0,
                                                                                //,                                                            /,77,13,5,CCN13,RE1,1,81,0,0,E,1,RPOUT,3,0,
#define ANSEL_CCN13                 ANSELEbits.ANSE1                            //,                                                            /,78,13,6,CCN13,RE1,1,81,0,ANSELEbits.ANSE1,E,1,ANSEL,4,ANS,
#define PORT_ENABLE12               PORTBbits.RB8                               //,                                                            /,79,14,1,ENABLE12,RB8,1,40,0,PORTBbits.RB8,B,8,PORT,1,R,
#define TRIS_ENABLE12               TRISBbits.TRISB8                            //,                                                            /,80,14,2,ENABLE12,RB8,1,40,0,TRISBbits.TRISB8,B,8,TRIS,1,TRIS,
#define LAT_ENABLE12                LATBbits.LATB8                              //,                                                            /,81,14,3,ENABLE12,RB8,1,40,0,LATBbits.LATB8,B,8,LAT,1,LAT,
#define RPIN_ENABLE12               40                                          //,                                                            /,82,14,4,ENABLE12,RB8,1,40,0,40,B,8,RPIN,2,0,
                                                                                //,                                                            /,83,14,5,ENABLE12,RB8,1,40,0,0,B,8,RPOUT,3,0,
#define ANSEL_ENABLE12              ANSELBbits.ANSB8                            //,                                                            /,84,14,6,ENABLE12,RB8,1,40,0,ANSELBbits.ANSB8,B,8,ANSEL,4,ANS,
#define PORT_CCN14                  PORTBbits.RB8                               //,                                                            /,85,15,1,CCN14,RB8,1,40,0,PORTBbits.RB8,B,8,PORT,1,R,
#define TRIS_CCN14                  TRISBbits.TRISB8                            //,                                                            /,86,15,2,CCN14,RB8,1,40,0,TRISBbits.TRISB8,B,8,TRIS,1,TRIS,
#define LAT_CCN14                   LATBbits.LATB8                              //,                                                            /,87,15,3,CCN14,RB8,1,40,0,LATBbits.LATB8,B,8,LAT,1,LAT,
#define RPIN_CCN14                  40                                          //,                                                            /,88,15,4,CCN14,RB8,1,40,0,40,B,8,RPIN,2,0,
                                                                                //,                                                            /,89,15,5,CCN14,RB8,1,40,0,0,B,8,RPOUT,3,0,
#define ANSEL_CCN14                 ANSELBbits.ANSB8                            //,                                                            /,90,15,6,CCN14,RB8,1,40,0,ANSELBbits.ANSB8,B,8,ANSEL,4,ANS,
#define PORT_DCY12                  PORTBbits.RB9                               //,                                                            /,91,16,1,DCY12,RB9,1,41,0,PORTBbits.RB9,B,9,PORT,1,R,
#define TRIS_DCY12                  TRISBbits.TRISB9                            //,                                                            /,92,16,2,DCY12,RB9,1,41,0,TRISBbits.TRISB9,B,9,TRIS,1,TRIS,
#define LAT_DCY12                   LATBbits.LATB9                              //,                                                            /,93,16,3,DCY12,RB9,1,41,0,LATBbits.LATB9,B,9,LAT,1,LAT,
#define RPIN_DCY12                  41                                          //,                                                            /,94,16,4,DCY12,RB9,1,41,0,41,B,9,RPIN,2,0,
                                                                                //,                                                            /,95,16,5,DCY12,RB9,1,41,0,0,B,9,RPOUT,3,0,
#define ANSEL_DCY12                 ANSELBbits.ANSB9                            //,                                                            /,96,16,6,DCY12,RB9,1,41,0,ANSELBbits.ANSB9,B,9,ANSEL,4,ANS,
#define PORT_CCN15                  PORTBbits.RB9                               //,                                                            /,97,17,1,CCN15,RB9,1,41,0,PORTBbits.RB9,B,9,PORT,1,R,
#define TRIS_CCN15                  TRISBbits.TRISB9                            //,                                                            /,98,17,2,CCN15,RB9,1,41,0,TRISBbits.TRISB9,B,9,TRIS,1,TRIS,
#define LAT_CCN15                   LATBbits.LATB9                              //,                                                            /,99,17,3,CCN15,RB9,1,41,0,LATBbits.LATB9,B,9,LAT,1,LAT,
#define RPIN_CCN15                  41                                          //,                                                            /,100,17,4,CCN15,RB9,1,41,0,41,B,9,RPIN,2,0,
                                                                                //,                                                            /,101,17,5,CCN15,RB9,1,41,0,0,B,9,RPOUT,3,0,
#define ANSEL_CCN15                 ANSELBbits.ANSB9                            //,                                                            /,102,17,6,CCN15,RB9,1,41,0,ANSELBbits.ANSB9,B,9,ANSEL,4,ANS,
#define PORT_M12                    PORTBbits.RB10                              //,                                                            /,103,18,1,M12,RB10,1,42,0,PORTBbits.RB10,B,10,PORT,1,R,
#define TRIS_M12                    TRISBbits.TRISB10                           //,                                                            /,104,18,2,M12,RB10,1,42,0,TRISBbits.TRISB10,B,10,TRIS,1,TRIS,
#define LAT_M12                     LATBbits.LATB10                             //,                                                            /,105,18,3,M12,RB10,1,42,0,LATBbits.LATB10,B,10,LAT,1,LAT,
#define RPIN_M12                    42                                          //,                                                            /,106,18,4,M12,RB10,1,42,0,42,B,10,RPIN,2,0,
                                                                                //,                                                            /,107,18,5,M12,RB10,1,42,0,0,B,10,RPOUT,3,0,
#define ANSEL_M12                   ANSELBbits.ANSB10                           //,                                                            /,108,18,6,M12,RB10,1,42,0,ANSELBbits.ANSB10,B,10,ANSEL,4,ANS,
#define PORT_CCN16                  PORTBbits.RB10                              //,                                                            /,109,19,1,CCN16,RB10,1,42,0,PORTBbits.RB10,B,10,PORT,1,R,
#define TRIS_CCN16                  TRISBbits.TRISB10                           //,                                                            /,110,19,2,CCN16,RB10,1,42,0,TRISBbits.TRISB10,B,10,TRIS,1,TRIS,
#define LAT_CCN16                   LATBbits.LATB10                             //,                                                            /,111,19,3,CCN16,RB10,1,42,0,LATBbits.LATB10,B,10,LAT,1,LAT,
#define RPIN_CCN16                  42                                          //,                                                            /,112,19,4,CCN16,RB10,1,42,0,42,B,10,RPIN,2,0,
                                                                                //,                                                            /,113,19,5,CCN16,RB10,1,42,0,0,B,10,RPOUT,3,0,
#define ANSEL_CCN16                 ANSELBbits.ANSB10                           //,                                                            /,114,19,6,CCN16,RB10,1,42,0,ANSELBbits.ANSB10,B,10,ANSEL,4,ANS,
#define PORT_TQ12                   PORTBbits.RB11                              //,                                                            /,115,20,1,TQ12,RB11,1,43,0,PORTBbits.RB11,B,11,PORT,1,R,
#define TRIS_TQ12                   TRISBbits.TRISB11                           //,                                                            /,116,20,2,TQ12,RB11,1,43,0,TRISBbits.TRISB11,B,11,TRIS,1,TRIS,
#define LAT_TQ12                    LATBbits.LATB11                             //,                                                            /,117,20,3,TQ12,RB11,1,43,0,LATBbits.LATB11,B,11,LAT,1,LAT,
#define RPIN_TQ12                   43                                          //,                                                            /,118,20,4,TQ12,RB11,1,43,0,43,B,11,RPIN,2,0,
                                                                                //,                                                            /,119,20,5,TQ12,RB11,1,43,0,0,B,11,RPOUT,3,0,
#define ANSEL_TQ12                  ANSELBbits.ANSB11                           //,                                                            /,120,20,6,TQ12,RB11,1,43,0,ANSELBbits.ANSB11,B,11,ANSEL,4,ANS,
#define PORT_CCN17                  PORTBbits.RB11                              //,                                                            /,121,21,1,CCN17,RB11,1,43,0,PORTBbits.RB11,B,11,PORT,1,R,
#define TRIS_CCN17                  TRISBbits.TRISB11                           //,                                                            /,122,21,2,CCN17,RB11,1,43,0,TRISBbits.TRISB11,B,11,TRIS,1,TRIS,
#define LAT_CCN17                   LATBbits.LATB11                             //,                                                            /,123,21,3,CCN17,RB11,1,43,0,LATBbits.LATB11,B,11,LAT,1,LAT,
#define RPIN_CCN17                  43                                          //,                                                            /,124,21,4,CCN17,RB11,1,43,0,43,B,11,RPIN,2,0,
                                                                                //,                                                            /,125,21,5,CCN17,RB11,1,43,0,0,B,11,RPOUT,3,0,
#define ANSEL_CCN17                 ANSELBbits.ANSB11                           //,                                                            /,126,21,6,CCN17,RB11,1,43,0,ANSELBbits.ANSB11,B,11,ANSEL,4,ANS,
#define PORT_CLK3                   PORTEbits.RE4                               //,                                                            /,127,22,1,CLK3,RE4,1,84,_RP84R,PORTEbits.RE4,E,4,PORT,1,R,
#define TRIS_CLK3                   TRISEbits.TRISE4                            //,                                                            /,128,22,2,CLK3,RE4,1,84,_RP84R,TRISEbits.TRISE4,E,4,TRIS,1,TRIS,
#define LAT_CLK3                    LATEbits.LATE4                              //,                                                            /,129,22,3,CLK3,RE4,1,84,_RP84R,LATEbits.LATE4,E,4,LAT,1,LAT,
#define RPIN_CLK3                   84                                          //,                                                            /,130,22,4,CLK3,RE4,1,84,_RP84R,84,E,4,RPIN,2,0,
#define RPOUT_CLK3                  _RP84R                                      //,                                                            /,131,22,5,CLK3,RE4,1,84,_RP84R,_RP84R,E,4,RPOUT,3,0,
#define ANSEL_CLK3                  ANSELEbits.ANSE4                            //,                                                            /,132,22,6,CLK3,RE4,1,84,_RP84R,ANSELEbits.ANSE4,E,4,ANSEL,4,ANS,
#define PORT_CCN20                  PORTEbits.RE4                               //,                                                            /,133,23,1,CCN20,RE4,1,84,_RP84R,PORTEbits.RE4,E,4,PORT,1,R,
#define TRIS_CCN20                  TRISEbits.TRISE4                            //,                                                            /,134,23,2,CCN20,RE4,1,84,_RP84R,TRISEbits.TRISE4,E,4,TRIS,1,TRIS,
#define LAT_CCN20                   LATEbits.LATE4                              //,                                                            /,135,23,3,CCN20,RE4,1,84,_RP84R,LATEbits.LATE4,E,4,LAT,1,LAT,
#define RPIN_CCN20                  84                                          //,                                                            /,136,23,4,CCN20,RE4,1,84,_RP84R,84,E,4,RPIN,2,0,
#define RPOUT_CCN20                 _RP84R                                      //,                                                            /,137,23,5,CCN20,RE4,1,84,_RP84R,_RP84R,E,4,RPOUT,3,0,
#define ANSEL_CCN20                 ANSELEbits.ANSE4                            //,                                                            /,138,23,6,CCN20,RE4,1,84,_RP84R,ANSELEbits.ANSE4,E,4,ANSEL,4,ANS,
#define PORT_CWCCW3                 PORTEbits.RE5                               //,                                                            /,139,24,1,CWCCW3,RE5,1,85,_RP85R,PORTEbits.RE5,E,5,PORT,1,R,
#define TRIS_CWCCW3                 TRISEbits.TRISE5                            //,                                                            /,140,24,2,CWCCW3,RE5,1,85,_RP85R,TRISEbits.TRISE5,E,5,TRIS,1,TRIS,
#define LAT_CWCCW3                  LATEbits.LATE5                              //,                                                            /,141,24,3,CWCCW3,RE5,1,85,_RP85R,LATEbits.LATE5,E,5,LAT,1,LAT,
#define RPIN_CWCCW3                 85                                          //,                                                            /,142,24,4,CWCCW3,RE5,1,85,_RP85R,85,E,5,RPIN,2,0,
#define RPOUT_CWCCW3                _RP85R                                      //,                                                            /,143,24,5,CWCCW3,RE5,1,85,_RP85R,_RP85R,E,5,RPOUT,3,0,
#define ANSEL_CWCCW3                ANSELEbits.ANSE5                            //,                                                            /,144,24,6,CWCCW3,RE5,1,85,_RP85R,ANSELEbits.ANSE5,E,5,ANSEL,4,ANS,
#define PORT_CCN21                  PORTEbits.RE5                               //,                                                            /,145,25,1,CCN21,RE5,1,85,_RP85R,PORTEbits.RE5,E,5,PORT,1,R,
#define TRIS_CCN21                  TRISEbits.TRISE5                            //,                                                            /,146,25,2,CCN21,RE5,1,85,_RP85R,TRISEbits.TRISE5,E,5,TRIS,1,TRIS,
#define LAT_CCN21                   LATEbits.LATE5                              //,                                                            /,147,25,3,CCN21,RE5,1,85,_RP85R,LATEbits.LATE5,E,5,LAT,1,LAT,
#define RPIN_CCN21                  85                                          //,                                                            /,148,25,4,CCN21,RE5,1,85,_RP85R,85,E,5,RPIN,2,0,
#define RPOUT_CCN21                 _RP85R                                      //,                                                            /,149,25,5,CCN21,RE5,1,85,_RP85R,_RP85R,E,5,RPOUT,3,0,
#define ANSEL_CCN21                 ANSELEbits.ANSE5                            //,                                                            /,150,25,6,CCN21,RE5,1,85,_RP85R,ANSELEbits.ANSE5,E,5,ANSEL,4,ANS,
#define PORT_CLK4                   PORTGbits.RG8                               //,                                                            /,151,26,1,CLK4,RG8,0,120,_RP120R,PORTGbits.RG8,G,8,PORT,1,R,
#define TRIS_CLK4                   TRISGbits.TRISG8                            //,                                                            /,152,26,2,CLK4,RG8,0,120,_RP120R,TRISGbits.TRISG8,G,8,TRIS,1,TRIS,
#define LAT_CLK4                    LATGbits.LATG8                              //,                                                            /,153,26,3,CLK4,RG8,0,120,_RP120R,LATGbits.LATG8,G,8,LAT,1,LAT,
#define RPIN_CLK4                   120                                         //,                                                            /,154,26,4,CLK4,RG8,0,120,_RP120R,120,G,8,RPIN,2,0,
#define RPOUT_CLK4                  _RP120R                                     //,                                                            /,155,26,5,CLK4,RG8,0,120,_RP120R,_RP120R,G,8,RPOUT,3,0,
                                                                                //,                                                            /,156,26,6,CLK4,RG8,0,120,_RP120R,0,G,8,ANSEL,4,ANS,
#define PORT_CCN22                  PORTGbits.RG8                               //,                                                            /,157,27,1,CCN22,RG8,0,120,_RP120R,PORTGbits.RG8,G,8,PORT,1,R,
#define TRIS_CCN22                  TRISGbits.TRISG8                            //,                                                            /,158,27,2,CCN22,RG8,0,120,_RP120R,TRISGbits.TRISG8,G,8,TRIS,1,TRIS,
#define LAT_CCN22                   LATGbits.LATG8                              //,                                                            /,159,27,3,CCN22,RG8,0,120,_RP120R,LATGbits.LATG8,G,8,LAT,1,LAT,
#define RPIN_CCN22                  120                                         //,                                                            /,160,27,4,CCN22,RG8,0,120,_RP120R,120,G,8,RPIN,2,0,
#define RPOUT_CCN22                 _RP120R                                     //,                                                            /,161,27,5,CCN22,RG8,0,120,_RP120R,_RP120R,G,8,RPOUT,3,0,
                                                                                //,                                                            /,162,27,6,CCN22,RG8,0,120,_RP120R,0,G,8,ANSEL,4,ANS,
#define PORT_CWCCW4                 PORTGbits.RG9                               //,                                                            /,163,28,1,CWCCW4,RG9,0,121,0,PORTGbits.RG9,G,9,PORT,1,R,
#define TRIS_CWCCW4                 TRISGbits.TRISG9                            //,                                                            /,164,28,2,CWCCW4,RG9,0,121,0,TRISGbits.TRISG9,G,9,TRIS,1,TRIS,
#define LAT_CWCCW4                  LATGbits.LATG9                              //,                                                            /,165,28,3,CWCCW4,RG9,0,121,0,LATGbits.LATG9,G,9,LAT,1,LAT,
#define RPIN_CWCCW4                 121                                         //,                                                            /,166,28,4,CWCCW4,RG9,0,121,0,121,G,9,RPIN,2,0,
                                                                                //,                                                            /,167,28,5,CWCCW4,RG9,0,121,0,0,G,9,RPOUT,3,0,
                                                                                //,                                                            /,168,28,6,CWCCW4,RG9,0,121,0,0,G,9,ANSEL,4,ANS,
#define PORT_CCN23                  PORTGbits.RG9                               //,                                                            /,169,29,1,CCN23,RG9,0,121,0,PORTGbits.RG9,G,9,PORT,1,R,
#define TRIS_CCN23                  TRISGbits.TRISG9                            //,                                                            /,170,29,2,CCN23,RG9,0,121,0,TRISGbits.TRISG9,G,9,TRIS,1,TRIS,
#define LAT_CCN23                   LATGbits.LATG9                              //,                                                            /,171,29,3,CCN23,RG9,0,121,0,LATGbits.LATG9,G,9,LAT,1,LAT,
#define RPIN_CCN23                  121                                         //,                                                            /,172,29,4,CCN23,RG9,0,121,0,121,G,9,RPIN,2,0,
                                                                                //,                                                            /,173,29,5,CCN23,RG9,0,121,0,0,G,9,RPOUT,3,0,
                                                                                //,                                                            /,174,29,6,CCN23,RG9,0,121,0,0,G,9,ANSEL,4,ANS,
#define PORT_ENABLE34               PORTBbits.RB15                              //,                                                            /,175,30,1,ENABLE34,RB15,1,47,0,PORTBbits.RB15,B,15,PORT,1,R,
#define TRIS_ENABLE34               TRISBbits.TRISB15                           //,                                                            /,176,30,2,ENABLE34,RB15,1,47,0,TRISBbits.TRISB15,B,15,TRIS,1,TRIS,
#define LAT_ENABLE34                LATBbits.LATB15                             //,                                                            /,177,30,3,ENABLE34,RB15,1,47,0,LATBbits.LATB15,B,15,LAT,1,LAT,
#define RPIN_ENABLE34               47                                          //,                                                            /,178,30,4,ENABLE34,RB15,1,47,0,47,B,15,RPIN,2,0,
                                                                                //,                                                            /,179,30,5,ENABLE34,RB15,1,47,0,0,B,15,RPOUT,3,0,
#define ANSEL_ENABLE34              ANSELBbits.ANSB15                           //,                                                            /,180,30,6,ENABLE34,RB15,1,47,0,ANSELBbits.ANSB15,B,15,ANSEL,4,ANS,
#define PORT_CCN24                  PORTBbits.RB15                              //,                                                            /,181,31,1,CCN24,RB15,1,47,0,PORTBbits.RB15,B,15,PORT,1,R,
#define TRIS_CCN24                  TRISBbits.TRISB15                           //,                                                            /,182,31,2,CCN24,RB15,1,47,0,TRISBbits.TRISB15,B,15,TRIS,1,TRIS,
#define LAT_CCN24                   LATBbits.LATB15                             //,                                                            /,183,31,3,CCN24,RB15,1,47,0,LATBbits.LATB15,B,15,LAT,1,LAT,
#define RPIN_CCN24                  47                                          //,                                                            /,184,31,4,CCN24,RB15,1,47,0,47,B,15,RPIN,2,0,
                                                                                //,                                                            /,185,31,5,CCN24,RB15,1,47,0,0,B,15,RPOUT,3,0,
#define ANSEL_CCN24                 ANSELBbits.ANSB15                           //,                                                            /,186,31,6,CCN24,RB15,1,47,0,ANSELBbits.ANSB15,B,15,ANSEL,4,ANS,
#define PORT_DCY34                  PORTBbits.RB14                              //,                                                            /,187,32,1,DCY34,RB14,1,46,0,PORTBbits.RB14,B,14,PORT,1,R,
#define TRIS_DCY34                  TRISBbits.TRISB14                           //,                                                            /,188,32,2,DCY34,RB14,1,46,0,TRISBbits.TRISB14,B,14,TRIS,1,TRIS,
#define LAT_DCY34                   LATBbits.LATB14                             //,                                                            /,189,32,3,DCY34,RB14,1,46,0,LATBbits.LATB14,B,14,LAT,1,LAT,
#define RPIN_DCY34                  46                                          //,                                                            /,190,32,4,DCY34,RB14,1,46,0,46,B,14,RPIN,2,0,
                                                                                //,                                                            /,191,32,5,DCY34,RB14,1,46,0,0,B,14,RPOUT,3,0,
#define ANSEL_DCY34                 ANSELBbits.ANSB14                           //,                                                            /,192,32,6,DCY34,RB14,1,46,0,ANSELBbits.ANSB14,B,14,ANSEL,4,ANS,
#define PORT_CCN25                  PORTBbits.RB14                              //,                                                            /,193,33,1,CCN25,RB14,1,46,0,PORTBbits.RB14,B,14,PORT,1,R,
#define TRIS_CCN25                  TRISBbits.TRISB14                           //,                                                            /,194,33,2,CCN25,RB14,1,46,0,TRISBbits.TRISB14,B,14,TRIS,1,TRIS,
#define LAT_CCN25                   LATBbits.LATB14                             //,                                                            /,195,33,3,CCN25,RB14,1,46,0,LATBbits.LATB14,B,14,LAT,1,LAT,
#define RPIN_CCN25                  46                                          //,                                                            /,196,33,4,CCN25,RB14,1,46,0,46,B,14,RPIN,2,0,
                                                                                //,                                                            /,197,33,5,CCN25,RB14,1,46,0,0,B,14,RPOUT,3,0,
#define ANSEL_CCN25                 ANSELBbits.ANSB14                           //,                                                            /,198,33,6,CCN25,RB14,1,46,0,ANSELBbits.ANSB14,B,14,ANSEL,4,ANS,
#define PORT_M34                    PORTBbits.RB13                              //,                                                            /,199,34,1,M34,RB13,1,45,0,PORTBbits.RB13,B,13,PORT,1,R,
#define TRIS_M34                    TRISBbits.TRISB13                           //,                                                            /,200,34,2,M34,RB13,1,45,0,TRISBbits.TRISB13,B,13,TRIS,1,TRIS,
#define LAT_M34                     LATBbits.LATB13                             //,                                                            /,201,34,3,M34,RB13,1,45,0,LATBbits.LATB13,B,13,LAT,1,LAT,
#define RPIN_M34                    45                                          //,                                                            /,202,34,4,M34,RB13,1,45,0,45,B,13,RPIN,2,0,
                                                                                //,                                                            /,203,34,5,M34,RB13,1,45,0,0,B,13,RPOUT,3,0,
#define ANSEL_M34                   ANSELBbits.ANSB13                           //,                                                            /,204,34,6,M34,RB13,1,45,0,ANSELBbits.ANSB13,B,13,ANSEL,4,ANS,
#define PORT_CCN26                  PORTBbits.RB13                              //,                                                            /,205,35,1,CCN26,RB13,1,45,0,PORTBbits.RB13,B,13,PORT,1,R,
#define TRIS_CCN26                  TRISBbits.TRISB13                           //,                                                            /,206,35,2,CCN26,RB13,1,45,0,TRISBbits.TRISB13,B,13,TRIS,1,TRIS,
#define LAT_CCN26                   LATBbits.LATB13                             //,                                                            /,207,35,3,CCN26,RB13,1,45,0,LATBbits.LATB13,B,13,LAT,1,LAT,
#define RPIN_CCN26                  45                                          //,                                                            /,208,35,4,CCN26,RB13,1,45,0,45,B,13,RPIN,2,0,
                                                                                //,                                                            /,209,35,5,CCN26,RB13,1,45,0,0,B,13,RPOUT,3,0,
#define ANSEL_CCN26                 ANSELBbits.ANSB13                           //,                                                            /,210,35,6,CCN26,RB13,1,45,0,ANSELBbits.ANSB13,B,13,ANSEL,4,ANS,
#define PORT_TQ34                   PORTBbits.RB12                              //,                                                            /,211,36,1,TQ34,RB12,1,44,0,PORTBbits.RB12,B,12,PORT,1,R,
#define TRIS_TQ34                   TRISBbits.TRISB12                           //,                                                            /,212,36,2,TQ34,RB12,1,44,0,TRISBbits.TRISB12,B,12,TRIS,1,TRIS,
#define LAT_TQ34                    LATBbits.LATB12                             //,                                                            /,213,36,3,TQ34,RB12,1,44,0,LATBbits.LATB12,B,12,LAT,1,LAT,
#define RPIN_TQ34                   44                                          //,                                                            /,214,36,4,TQ34,RB12,1,44,0,44,B,12,RPIN,2,0,
                                                                                //,                                                            /,215,36,5,TQ34,RB12,1,44,0,0,B,12,RPOUT,3,0,
#define ANSEL_TQ34                  ANSELBbits.ANSB12                           //,                                                            /,216,36,6,TQ34,RB12,1,44,0,ANSELBbits.ANSB12,B,12,ANSEL,4,ANS,
#define PORT_CCN27                  PORTBbits.RB12                              //,                                                            /,217,37,1,CCN27,RB12,1,44,0,PORTBbits.RB12,B,12,PORT,1,R,
#define TRIS_CCN27                  TRISBbits.TRISB12                           //,                                                            /,218,37,2,CCN27,RB12,1,44,0,TRISBbits.TRISB12,B,12,TRIS,1,TRIS,
#define LAT_CCN27                   LATBbits.LATB12                             //,                                                            /,219,37,3,CCN27,RB12,1,44,0,LATBbits.LATB12,B,12,LAT,1,LAT,
#define RPIN_CCN27                  44                                          //,                                                            /,220,37,4,CCN27,RB12,1,44,0,44,B,12,RPIN,2,0,
                                                                                //,                                                            /,221,37,5,CCN27,RB12,1,44,0,0,B,12,RPOUT,3,0,
#define ANSEL_CCN27                 ANSELBbits.ANSB12                           //,                                                            /,222,37,6,CCN27,RB12,1,44,0,ANSELBbits.ANSB12,B,12,ANSEL,4,ANS,
#define PORT_CLK5                   PORTEbits.RE7                               //,                                                            /,223,38,1,CLK5,RE7,1,87,_RP87R,PORTEbits.RE7,E,7,PORT,1,R,
#define TRIS_CLK5                   TRISEbits.TRISE7                            //,                                                            /,224,38,2,CLK5,RE7,1,87,_RP87R,TRISEbits.TRISE7,E,7,TRIS,1,TRIS,
#define LAT_CLK5                    LATEbits.LATE7                              //,                                                            /,225,38,3,CLK5,RE7,1,87,_RP87R,LATEbits.LATE7,E,7,LAT,1,LAT,
#define RPIN_CLK5                   87                                          //,                                                            /,226,38,4,CLK5,RE7,1,87,_RP87R,87,E,7,RPIN,2,0,
#define RPOUT_CLK5                  _RP87R                                      //,                                                            /,227,38,5,CLK5,RE7,1,87,_RP87R,_RP87R,E,7,RPOUT,3,0,
#define ANSEL_CLK5                  ANSELEbits.ANSE7                            //,                                                            /,228,38,6,CLK5,RE7,1,87,_RP87R,ANSELEbits.ANSE7,E,7,ANSEL,4,ANS,
#define PORT_CCN30                  PORTEbits.RE7                               //,                                                            /,229,39,1,CCN30,RE7,1,87,_RP87R,PORTEbits.RE7,E,7,PORT,1,R,
#define TRIS_CCN30                  TRISEbits.TRISE7                            //,                                                            /,230,39,2,CCN30,RE7,1,87,_RP87R,TRISEbits.TRISE7,E,7,TRIS,1,TRIS,
#define LAT_CCN30                   LATEbits.LATE7                              //,                                                            /,231,39,3,CCN30,RE7,1,87,_RP87R,LATEbits.LATE7,E,7,LAT,1,LAT,
#define RPIN_CCN30                  87                                          //,                                                            /,232,39,4,CCN30,RE7,1,87,_RP87R,87,E,7,RPIN,2,0,
#define RPOUT_CCN30                 _RP87R                                      //,                                                            /,233,39,5,CCN30,RE7,1,87,_RP87R,_RP87R,E,7,RPOUT,3,0,
#define ANSEL_CCN30                 ANSELEbits.ANSE7                            //,                                                            /,234,39,6,CCN30,RE7,1,87,_RP87R,ANSELEbits.ANSE7,E,7,ANSEL,4,ANS,
#define PORT_CWCCW5                 PORTEbits.RE6                               //,                                                            /,235,40,1,CWCCW5,RE6,1,86,0,PORTEbits.RE6,E,6,PORT,1,R,
#define TRIS_CWCCW5                 TRISEbits.TRISE6                            //,                                                            /,236,40,2,CWCCW5,RE6,1,86,0,TRISEbits.TRISE6,E,6,TRIS,1,TRIS,
#define LAT_CWCCW5                  LATEbits.LATE6                              //,                                                            /,237,40,3,CWCCW5,RE6,1,86,0,LATEbits.LATE6,E,6,LAT,1,LAT,
#define RPIN_CWCCW5                 86                                          //,                                                            /,238,40,4,CWCCW5,RE6,1,86,0,86,E,6,RPIN,2,0,
                                                                                //,                                                            /,239,40,5,CWCCW5,RE6,1,86,0,0,E,6,RPOUT,3,0,
#define ANSEL_CWCCW5                ANSELEbits.ANSE6                            //,                                                            /,240,40,6,CWCCW5,RE6,1,86,0,ANSELEbits.ANSE6,E,6,ANSEL,4,ANS,
#define PORT_CCN31                  PORTEbits.RE6                               //,                                                            /,241,41,1,CCN31,RE6,1,86,0,PORTEbits.RE6,E,6,PORT,1,R,
#define TRIS_CCN31                  TRISEbits.TRISE6                            //,                                                            /,242,41,2,CCN31,RE6,1,86,0,TRISEbits.TRISE6,E,6,TRIS,1,TRIS,
#define LAT_CCN31                   LATEbits.LATE6                              //,                                                            /,243,41,3,CCN31,RE6,1,86,0,LATEbits.LATE6,E,6,LAT,1,LAT,
#define RPIN_CCN31                  86                                          //,                                                            /,244,41,4,CCN31,RE6,1,86,0,86,E,6,RPIN,2,0,
                                                                                //,                                                            /,245,41,5,CCN31,RE6,1,86,0,0,E,6,RPOUT,3,0,
#define ANSEL_CCN31                 ANSELEbits.ANSE6                            //,                                                            /,246,41,6,CCN31,RE6,1,86,0,ANSELEbits.ANSE6,E,6,ANSEL,4,ANS,
#define PORT_CLK6                   PORTGbits.RG6                               //,                                                            /,247,42,1,CLK6,RG6,0,118,_RP118R,PORTGbits.RG6,G,6,PORT,1,R,
#define TRIS_CLK6                   TRISGbits.TRISG6                            //,                                                            /,248,42,2,CLK6,RG6,0,118,_RP118R,TRISGbits.TRISG6,G,6,TRIS,1,TRIS,
#define LAT_CLK6                    LATGbits.LATG6                              //,                                                            /,249,42,3,CLK6,RG6,0,118,_RP118R,LATGbits.LATG6,G,6,LAT,1,LAT,
#define RPIN_CLK6                   118                                         //,                                                            /,250,42,4,CLK6,RG6,0,118,_RP118R,118,G,6,RPIN,2,0,
#define RPOUT_CLK6                  _RP118R                                     //,                                                            /,251,42,5,CLK6,RG6,0,118,_RP118R,_RP118R,G,6,RPOUT,3,0,
                                                                                //,                                                            /,252,42,6,CLK6,RG6,0,118,_RP118R,0,G,6,ANSEL,4,ANS,
#define PORT_CCN32                  PORTGbits.RG6                               //,                                                            /,253,43,1,CCN32,RG6,0,118,_RP118R,PORTGbits.RG6,G,6,PORT,1,R,
#define TRIS_CCN32                  TRISGbits.TRISG6                            //,                                                            /,254,43,2,CCN32,RG6,0,118,_RP118R,TRISGbits.TRISG6,G,6,TRIS,1,TRIS,
#define LAT_CCN32                   LATGbits.LATG6                              //,                                                            /,255,43,3,CCN32,RG6,0,118,_RP118R,LATGbits.LATG6,G,6,LAT,1,LAT,
#define RPIN_CCN32                  118                                         //,                                                            /,256,43,4,CCN32,RG6,0,118,_RP118R,118,G,6,RPIN,2,0,
#define RPOUT_CCN32                 _RP118R                                     //,                                                            /,257,43,5,CCN32,RG6,0,118,_RP118R,_RP118R,G,6,RPOUT,3,0,
                                                                                //,                                                            /,258,43,6,CCN32,RG6,0,118,_RP118R,0,G,6,ANSEL,4,ANS,
#define PORT_CWCCW6                 PORTGbits.RG7                               //,                                                            /,259,44,1,CWCCW6,RG7,0,119,0,PORTGbits.RG7,G,7,PORT,1,R,
#define TRIS_CWCCW6                 TRISGbits.TRISG7                            //,                                                            /,260,44,2,CWCCW6,RG7,0,119,0,TRISGbits.TRISG7,G,7,TRIS,1,TRIS,
#define LAT_CWCCW6                  LATGbits.LATG7                              //,                                                            /,261,44,3,CWCCW6,RG7,0,119,0,LATGbits.LATG7,G,7,LAT,1,LAT,
#define RPIN_CWCCW6                 119                                         //,                                                            /,262,44,4,CWCCW6,RG7,0,119,0,119,G,7,RPIN,2,0,
                                                                                //,                                                            /,263,44,5,CWCCW6,RG7,0,119,0,0,G,7,RPOUT,3,0,
                                                                                //,                                                            /,264,44,6,CWCCW6,RG7,0,119,0,0,G,7,ANSEL,4,ANS,
#define PORT_CCN33                  PORTGbits.RG7                               //,                                                            /,265,45,1,CCN33,RG7,0,119,0,PORTGbits.RG7,G,7,PORT,1,R,
#define TRIS_CCN33                  TRISGbits.TRISG7                            //,                                                            /,266,45,2,CCN33,RG7,0,119,0,TRISGbits.TRISG7,G,7,TRIS,1,TRIS,
#define LAT_CCN33                   LATGbits.LATG7                              //,                                                            /,267,45,3,CCN33,RG7,0,119,0,LATGbits.LATG7,G,7,LAT,1,LAT,
#define RPIN_CCN33                  119                                         //,                                                            /,268,45,4,CCN33,RG7,0,119,0,119,G,7,RPIN,2,0,
                                                                                //,                                                            /,269,45,5,CCN33,RG7,0,119,0,0,G,7,RPOUT,3,0,
                                                                                //,                                                            /,270,45,6,CCN33,RG7,0,119,0,0,G,7,ANSEL,4,ANS,
#define PORT_ENABLE56               PORTDbits.RD6                               //,                                                            /,271,46,1,ENABLE56,RD6,0,70,_RP70R,PORTDbits.RD6,D,6,PORT,1,R,
#define TRIS_ENABLE56               TRISDbits.TRISD6                            //,                                                            /,272,46,2,ENABLE56,RD6,0,70,_RP70R,TRISDbits.TRISD6,D,6,TRIS,1,TRIS,
#define LAT_ENABLE56                LATDbits.LATD6                              //,                                                            /,273,46,3,ENABLE56,RD6,0,70,_RP70R,LATDbits.LATD6,D,6,LAT,1,LAT,
#define RPIN_ENABLE56               70                                          //,                                                            /,274,46,4,ENABLE56,RD6,0,70,_RP70R,70,D,6,RPIN,2,0,
#define RPOUT_ENABLE56              _RP70R                                      //,                                                            /,275,46,5,ENABLE56,RD6,0,70,_RP70R,_RP70R,D,6,RPOUT,3,0,
                                                                                //,                                                            /,276,46,6,ENABLE56,RD6,0,70,_RP70R,0,D,6,ANSEL,4,ANS,
#define PORT_CCN34                  PORTDbits.RD6                               //,                                                            /,277,47,1,CCN34,RD6,0,70,_RP70R,PORTDbits.RD6,D,6,PORT,1,R,
#define TRIS_CCN34                  TRISDbits.TRISD6                            //,                                                            /,278,47,2,CCN34,RD6,0,70,_RP70R,TRISDbits.TRISD6,D,6,TRIS,1,TRIS,
#define LAT_CCN34                   LATDbits.LATD6                              //,                                                            /,279,47,3,CCN34,RD6,0,70,_RP70R,LATDbits.LATD6,D,6,LAT,1,LAT,
#define RPIN_CCN34                  70                                          //,                                                            /,280,47,4,CCN34,RD6,0,70,_RP70R,70,D,6,RPIN,2,0,
#define RPOUT_CCN34                 _RP70R                                      //,                                                            /,281,47,5,CCN34,RD6,0,70,_RP70R,_RP70R,D,6,RPOUT,3,0,
                                                                                //,                                                            /,282,47,6,CCN34,RD6,0,70,_RP70R,0,D,6,ANSEL,4,ANS,
#define PORT_DCY56                  PORTDbits.RD5                               //,                                                            /,283,48,1,DCY56,RD5,0,69,_RP69R,PORTDbits.RD5,D,5,PORT,1,R,
#define TRIS_DCY56                  TRISDbits.TRISD5                            //,                                                            /,284,48,2,DCY56,RD5,0,69,_RP69R,TRISDbits.TRISD5,D,5,TRIS,1,TRIS,
#define LAT_DCY56                   LATDbits.LATD5                              //,                                                            /,285,48,3,DCY56,RD5,0,69,_RP69R,LATDbits.LATD5,D,5,LAT,1,LAT,
#define RPIN_DCY56                  69                                          //,                                                            /,286,48,4,DCY56,RD5,0,69,_RP69R,69,D,5,RPIN,2,0,
#define RPOUT_DCY56                 _RP69R                                      //,                                                            /,287,48,5,DCY56,RD5,0,69,_RP69R,_RP69R,D,5,RPOUT,3,0,
                                                                                //,                                                            /,288,48,6,DCY56,RD5,0,69,_RP69R,0,D,5,ANSEL,4,ANS,
#define PORT_CCN35                  PORTDbits.RD5                               //,                                                            /,289,49,1,CCN35,RD5,0,69,_RP69R,PORTDbits.RD5,D,5,PORT,1,R,
#define TRIS_CCN35                  TRISDbits.TRISD5                            //,                                                            /,290,49,2,CCN35,RD5,0,69,_RP69R,TRISDbits.TRISD5,D,5,TRIS,1,TRIS,
#define LAT_CCN35                   LATDbits.LATD5                              //,                                                            /,291,49,3,CCN35,RD5,0,69,_RP69R,LATDbits.LATD5,D,5,LAT,1,LAT,
#define RPIN_CCN35                  69                                          //,                                                            /,292,49,4,CCN35,RD5,0,69,_RP69R,69,D,5,RPIN,2,0,
#define RPOUT_CCN35                 _RP69R                                      //,                                                            /,293,49,5,CCN35,RD5,0,69,_RP69R,_RP69R,D,5,RPOUT,3,0,
                                                                                //,                                                            /,294,49,6,CCN35,RD5,0,69,_RP69R,0,D,5,ANSEL,4,ANS,
#define PORT_M56                    PORTDbits.RD4                               //,                                                            /,295,50,1,M56,RD4,0,68,_RP68R,PORTDbits.RD4,D,4,PORT,1,R,
#define TRIS_M56                    TRISDbits.TRISD4                            //,                                                            /,296,50,2,M56,RD4,0,68,_RP68R,TRISDbits.TRISD4,D,4,TRIS,1,TRIS,
#define LAT_M56                     LATDbits.LATD4                              //,                                                            /,297,50,3,M56,RD4,0,68,_RP68R,LATDbits.LATD4,D,4,LAT,1,LAT,
#define RPIN_M56                    68                                          //,                                                            /,298,50,4,M56,RD4,0,68,_RP68R,68,D,4,RPIN,2,0,
#define RPOUT_M56                   _RP68R                                      //,                                                            /,299,50,5,M56,RD4,0,68,_RP68R,_RP68R,D,4,RPOUT,3,0,
                                                                                //,                                                            /,300,50,6,M56,RD4,0,68,_RP68R,0,D,4,ANSEL,4,ANS,
#define PORT_CCN36                  PORTDbits.RD4                               //,                                                            /,301,51,1,CCN36,RD4,0,68,_RP68R,PORTDbits.RD4,D,4,PORT,1,R,
#define TRIS_CCN36                  TRISDbits.TRISD4                            //,                                                            /,302,51,2,CCN36,RD4,0,68,_RP68R,TRISDbits.TRISD4,D,4,TRIS,1,TRIS,
#define LAT_CCN36                   LATDbits.LATD4                              //,                                                            /,303,51,3,CCN36,RD4,0,68,_RP68R,LATDbits.LATD4,D,4,LAT,1,LAT,
#define RPIN_CCN36                  68                                          //,                                                            /,304,51,4,CCN36,RD4,0,68,_RP68R,68,D,4,RPIN,2,0,
#define RPOUT_CCN36                 _RP68R                                      //,                                                            /,305,51,5,CCN36,RD4,0,68,_RP68R,_RP68R,D,4,RPOUT,3,0,
                                                                                //,                                                            /,306,51,6,CCN36,RD4,0,68,_RP68R,0,D,4,ANSEL,4,ANS,
#define PORT_TQ56                   PORTDbits.RD3                               //,                                                            /,307,52,1,TQ56,RD3,0,67,_RP67R,PORTDbits.RD3,D,3,PORT,1,R,
#define TRIS_TQ56                   TRISDbits.TRISD3                            //,                                                            /,308,52,2,TQ56,RD3,0,67,_RP67R,TRISDbits.TRISD3,D,3,TRIS,1,TRIS,
#define LAT_TQ56                    LATDbits.LATD3                              //,                                                            /,309,52,3,TQ56,RD3,0,67,_RP67R,LATDbits.LATD3,D,3,LAT,1,LAT,
#define RPIN_TQ56                   67                                          //,                                                            /,310,52,4,TQ56,RD3,0,67,_RP67R,67,D,3,RPIN,2,0,
#define RPOUT_TQ56                  _RP67R                                      //,                                                            /,311,52,5,TQ56,RD3,0,67,_RP67R,_RP67R,D,3,RPOUT,3,0,
                                                                                //,                                                            /,312,52,6,TQ56,RD3,0,67,_RP67R,0,D,3,ANSEL,4,ANS,
#define PORT_CCN37                  PORTDbits.RD3                               //,                                                            /,313,53,1,CCN37,RD3,0,67,_RP67R,PORTDbits.RD3,D,3,PORT,1,R,
#define TRIS_CCN37                  TRISDbits.TRISD3                            //,                                                            /,314,53,2,CCN37,RD3,0,67,_RP67R,TRISDbits.TRISD3,D,3,TRIS,1,TRIS,
#define LAT_CCN37                   LATDbits.LATD3                              //,                                                            /,315,53,3,CCN37,RD3,0,67,_RP67R,LATDbits.LATD3,D,3,LAT,1,LAT,
#define RPIN_CCN37                  67                                          //,                                                            /,316,53,4,CCN37,RD3,0,67,_RP67R,67,D,3,RPIN,2,0,
#define RPOUT_CCN37                 _RP67R                                      //,                                                            /,317,53,5,CCN37,RD3,0,67,_RP67R,_RP67R,D,3,RPOUT,3,0,
                                                                                //,                                                            /,318,53,6,CCN37,RD3,0,67,_RP67R,0,D,3,ANSEL,4,ANS,
#define PORT_AE10                   PORTBbits.RB0                               //,                                                            /,319,54,1,AE10,RB0,1,32,0,PORTBbits.RB0,B,0,PORT,1,R,
#define TRIS_AE10                   TRISBbits.TRISB0                            //,                                                            /,320,54,2,AE10,RB0,1,32,0,TRISBbits.TRISB0,B,0,TRIS,1,TRIS,
#define LAT_AE10                    LATBbits.LATB0                              //,                                                            /,321,54,3,AE10,RB0,1,32,0,LATBbits.LATB0,B,0,LAT,1,LAT,
#define RPIN_AE10                   32                                          //,                                                            /,322,54,4,AE10,RB0,1,32,0,32,B,0,RPIN,2,0,
                                                                                //,                                                            /,323,54,5,AE10,RB0,1,32,0,0,B,0,RPOUT,3,0,
#define ANSEL_AE10                  ANSELBbits.ANSB0                            //,                                                            /,324,54,6,AE10,RB0,1,32,0,ANSELBbits.ANSB0,B,0,ANSEL,4,ANS,
#define PORT_AE11                   PORTBbits.RB1                               //,                                                            /,325,55,1,AE11,RB1,1,33,0,PORTBbits.RB1,B,1,PORT,1,R,
#define TRIS_AE11                   TRISBbits.TRISB1                            //,                                                            /,326,55,2,AE11,RB1,1,33,0,TRISBbits.TRISB1,B,1,TRIS,1,TRIS,
#define LAT_AE11                    LATBbits.LATB1                              //,                                                            /,327,55,3,AE11,RB1,1,33,0,LATBbits.LATB1,B,1,LAT,1,LAT,
#define RPIN_AE11                   33                                          //,                                                            /,328,55,4,AE11,RB1,1,33,0,33,B,1,RPIN,2,0,
                                                                                //,                                                            /,329,55,5,AE11,RB1,1,33,0,0,B,1,RPOUT,3,0,
#define ANSEL_AE11                  ANSELBbits.ANSB1                            //,                                                            /,330,55,6,AE11,RB1,1,33,0,ANSELBbits.ANSB1,B,1,ANSEL,4,ANS,
#define PORT_AE12                   PORTBbits.RB2                               //,                                                            /,331,56,1,AE12,RB2,1,34,0,PORTBbits.RB2,B,2,PORT,1,R,
#define TRIS_AE12                   TRISBbits.TRISB2                            //,                                                            /,332,56,2,AE12,RB2,1,34,0,TRISBbits.TRISB2,B,2,TRIS,1,TRIS,
#define LAT_AE12                    LATBbits.LATB2                              //,                                                            /,333,56,3,AE12,RB2,1,34,0,LATBbits.LATB2,B,2,LAT,1,LAT,
#define RPIN_AE12                   34                                          //,                                                            /,334,56,4,AE12,RB2,1,34,0,34,B,2,RPIN,2,0,
                                                                                //,                                                            /,335,56,5,AE12,RB2,1,34,0,0,B,2,RPOUT,3,0,
#define ANSEL_AE12                  ANSELBbits.ANSB2                            //,                                                            /,336,56,6,AE12,RB2,1,34,0,ANSELBbits.ANSB2,B,2,ANSEL,4,ANS,
#define PORT_AE20                   PORTBbits.RB3                               //,                                                            /,337,57,1,AE20,RB3,1,35,0,PORTBbits.RB3,B,3,PORT,1,R,
#define TRIS_AE20                   TRISBbits.TRISB3                            //,                                                            /,338,57,2,AE20,RB3,1,35,0,TRISBbits.TRISB3,B,3,TRIS,1,TRIS,
#define LAT_AE20                    LATBbits.LATB3                              //,                                                            /,339,57,3,AE20,RB3,1,35,0,LATBbits.LATB3,B,3,LAT,1,LAT,
#define RPIN_AE20                   35                                          //,                                                            /,340,57,4,AE20,RB3,1,35,0,35,B,3,RPIN,2,0,
                                                                                //,                                                            /,341,57,5,AE20,RB3,1,35,0,0,B,3,RPOUT,3,0,
#define ANSEL_AE20                  ANSELBbits.ANSB3                            //,                                                            /,342,57,6,AE20,RB3,1,35,0,ANSELBbits.ANSB3,B,3,ANSEL,4,ANS,
#define PORT_AE21                   PORTBbits.RB4                               //,                                                            /,343,58,1,AE21,RB4,1,36,0,PORTBbits.RB4,B,4,PORT,1,R,
#define TRIS_AE21                   TRISBbits.TRISB4                            //,                                                            /,344,58,2,AE21,RB4,1,36,0,TRISBbits.TRISB4,B,4,TRIS,1,TRIS,
#define LAT_AE21                    LATBbits.LATB4                              //,                                                            /,345,58,3,AE21,RB4,1,36,0,LATBbits.LATB4,B,4,LAT,1,LAT,
#define RPIN_AE21                   36                                          //,                                                            /,346,58,4,AE21,RB4,1,36,0,36,B,4,RPIN,2,0,
                                                                                //,                                                            /,347,58,5,AE21,RB4,1,36,0,0,B,4,RPOUT,3,0,
#define ANSEL_AE21                  ANSELBbits.ANSB4                            //,                                                            /,348,58,6,AE21,RB4,1,36,0,ANSELBbits.ANSB4,B,4,ANSEL,4,ANS,
#define PORT_AE22                   PORTBbits.RB5                               //,                                                            /,349,59,1,AE22,RB5,1,37,0,PORTBbits.RB5,B,5,PORT,1,R,
#define TRIS_AE22                   TRISBbits.TRISB5                            //,                                                            /,350,59,2,AE22,RB5,1,37,0,TRISBbits.TRISB5,B,5,TRIS,1,TRIS,
#define LAT_AE22                    LATBbits.LATB5                              //,                                                            /,351,59,3,AE22,RB5,1,37,0,LATBbits.LATB5,B,5,LAT,1,LAT,
#define RPIN_AE22                   37                                          //,                                                            /,352,59,4,AE22,RB5,1,37,0,37,B,5,RPIN,2,0,
                                                                                //,                                                            /,353,59,5,AE22,RB5,1,37,0,0,B,5,RPOUT,3,0,
#define ANSEL_AE22                  ANSELBbits.ANSB5                            //,                                                            /,354,59,6,AE22,RB5,1,37,0,ANSELBbits.ANSB5,B,5,ANSEL,4,ANS,
#define PORT_DE11                   PORTFbits.RF1                               //,                                                            /,355,60,1,DE11,RF1,0,97,_RP97R,PORTFbits.RF1,F,1,PORT,1,R,
#define TRIS_DE11                   TRISFbits.TRISF1                            //,                                                            /,356,60,2,DE11,RF1,0,97,_RP97R,TRISFbits.TRISF1,F,1,TRIS,1,TRIS,
#define LAT_DE11                    LATFbits.LATF1                              //,                                                            /,357,60,3,DE11,RF1,0,97,_RP97R,LATFbits.LATF1,F,1,LAT,1,LAT,
#define RPIN_DE11                   97                                          //,                                                            /,358,60,4,DE11,RF1,0,97,_RP97R,97,F,1,RPIN,2,0,
#define RPOUT_DE11                  _RP97R                                      //,                                                            /,359,60,5,DE11,RF1,0,97,_RP97R,_RP97R,F,1,RPOUT,3,0,
                                                                                //,                                                            /,360,60,6,DE11,RF1,0,97,_RP97R,0,F,1,ANSEL,4,ANS,
#define PORT_DE12                   PORTFbits.RF0                               //,                                                            /,361,61,1,DE12,RF0,0,96,_RP96R,PORTFbits.RF0,F,0,PORT,1,R,
#define TRIS_DE12                   TRISFbits.TRISF0                            //,                                                            /,362,61,2,DE12,RF0,0,96,_RP96R,TRISFbits.TRISF0,F,0,TRIS,1,TRIS,
#define LAT_DE12                    LATFbits.LATF0                              //,                                                            /,363,61,3,DE12,RF0,0,96,_RP96R,LATFbits.LATF0,F,0,LAT,1,LAT,
#define RPIN_DE12                   96                                          //,                                                            /,364,61,4,DE12,RF0,0,96,_RP96R,96,F,0,RPIN,2,0,
#define RPOUT_DE12                  _RP96R                                      //,                                                            /,365,61,5,DE12,RF0,0,96,_RP96R,_RP96R,F,0,RPOUT,3,0,
                                                                                //,                                                            /,366,61,6,DE12,RF0,0,96,_RP96R,0,F,0,ANSEL,4,ANS,
#define PORT_DE21                   PORTDbits.RD2                               //,                                                            /,367,62,1,DE21,RD2,0,66,_RP66R,PORTDbits.RD2,D,2,PORT,1,R,
#define TRIS_DE21                   TRISDbits.TRISD2                            //,                                                            /,368,62,2,DE21,RD2,0,66,_RP66R,TRISDbits.TRISD2,D,2,TRIS,1,TRIS,
#define LAT_DE21                    LATDbits.LATD2                              //,                                                            /,369,62,3,DE21,RD2,0,66,_RP66R,LATDbits.LATD2,D,2,LAT,1,LAT,
#define RPIN_DE21                   66                                          //,                                                            /,370,62,4,DE21,RD2,0,66,_RP66R,66,D,2,RPIN,2,0,
#define RPOUT_DE21                  _RP66R                                      //,                                                            /,371,62,5,DE21,RD2,0,66,_RP66R,_RP66R,D,2,RPOUT,3,0,
                                                                                //,                                                            /,372,62,6,DE21,RD2,0,66,_RP66R,0,D,2,ANSEL,4,ANS,
#define PORT_DE22                   PORTDbits.RD11                              //,                                                            /,373,63,1,DE22,RD11,0,65,_RP65R,PORTDbits.RD11,D,11,PORT,1,R,
#define TRIS_DE22                   TRISDbits.TRISD11                           //,                                                            /,374,63,2,DE22,RD11,0,65,_RP65R,TRISDbits.TRISD11,D,11,TRIS,1,TRIS,
#define LAT_DE22                    LATDbits.LATD11                             //,                                                            /,375,63,3,DE22,RD11,0,65,_RP65R,LATDbits.LATD11,D,11,LAT,1,LAT,
#define RPIN_DE22                   65                                          //,                                                            /,376,63,4,DE22,RD11,0,65,_RP65R,65,D,11,RPIN,2,0,
#define RPOUT_DE22                  _RP65R                                      //,                                                            /,377,63,5,DE22,RD11,0,65,_RP65R,_RP65R,D,11,RPOUT,3,0,
                                                                                //,                                                            /,378,63,6,DE22,RD11,0,65,_RP65R,0,D,11,ANSEL,4,ANS,
                                                                                //,,,,,,,,,,,,,,,,
                                                                                //,,,,,,,,,,,,,,,,
#endif //  __BRC_PINDEF          ,,,,,,,,,,,,,,,,
