// Seed: 735882110
module module_0 (
    output wor id_0,
    output wor id_1,
    input supply1 id_2,
    output wire id_3,
    output tri1 id_4,
    output uwire id_5,
    output supply1 id_6,
    input wor id_7,
    output tri0 id_8,
    output wor id_9,
    input tri id_10,
    input supply1 id_11,
    output uwire id_12
);
  wire id_14;
  supply1 id_15 = 1 * 1 - id_15;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1
);
  wire id_3;
  module_0(
      id_1, id_1, id_0, id_1, id_1, id_1, id_1, id_0, id_1, id_1, id_0, id_0, id_1
  );
endmodule
