# Non_pipelined_risc_processor
This project involves designing and implementing a Non-Pipelined Reduced Instruction Set Computer (RISC) Processor using hardware description languages such as Verilog/VHDL or a simulation environment like ModelSim/Quartus/Xilinx Vivado. 
