|LAB_DESIGN
RESET => reg_reset_rxclk[0].DATAIN
RESET => reg_reset_txclk[0].DATAIN
RESET => reg_reset_fclk[0].DATAIN
RESET => reg_reset_sclk[0].DATAIN
FCLK => FCLK~0.IN4
SCLK => SCLK~0.IN6
SPI3_RX_RFCLK => SPI3_RX_RFCLK~0.IN1
SPI3_RX_RVAL => SPI3_RX_RVAL~0.IN1
SPI3_RX_RDAT[0] => SPI3_RX_RDAT[0]~31.IN1
SPI3_RX_RDAT[1] => SPI3_RX_RDAT[1]~30.IN1
SPI3_RX_RDAT[2] => SPI3_RX_RDAT[2]~29.IN1
SPI3_RX_RDAT[3] => SPI3_RX_RDAT[3]~28.IN1
SPI3_RX_RDAT[4] => SPI3_RX_RDAT[4]~27.IN1
SPI3_RX_RDAT[5] => SPI3_RX_RDAT[5]~26.IN1
SPI3_RX_RDAT[6] => SPI3_RX_RDAT[6]~25.IN1
SPI3_RX_RDAT[7] => SPI3_RX_RDAT[7]~24.IN1
SPI3_RX_RDAT[8] => SPI3_RX_RDAT[8]~23.IN1
SPI3_RX_RDAT[9] => SPI3_RX_RDAT[9]~22.IN1
SPI3_RX_RDAT[10] => SPI3_RX_RDAT[10]~21.IN1
SPI3_RX_RDAT[11] => SPI3_RX_RDAT[11]~20.IN1
SPI3_RX_RDAT[12] => SPI3_RX_RDAT[12]~19.IN1
SPI3_RX_RDAT[13] => SPI3_RX_RDAT[13]~18.IN1
SPI3_RX_RDAT[14] => SPI3_RX_RDAT[14]~17.IN1
SPI3_RX_RDAT[15] => SPI3_RX_RDAT[15]~16.IN1
SPI3_RX_RDAT[16] => SPI3_RX_RDAT[16]~15.IN1
SPI3_RX_RDAT[17] => SPI3_RX_RDAT[17]~14.IN1
SPI3_RX_RDAT[18] => SPI3_RX_RDAT[18]~13.IN1
SPI3_RX_RDAT[19] => SPI3_RX_RDAT[19]~12.IN1
SPI3_RX_RDAT[20] => SPI3_RX_RDAT[20]~11.IN1
SPI3_RX_RDAT[21] => SPI3_RX_RDAT[21]~10.IN1
SPI3_RX_RDAT[22] => SPI3_RX_RDAT[22]~9.IN1
SPI3_RX_RDAT[23] => SPI3_RX_RDAT[23]~8.IN1
SPI3_RX_RDAT[24] => SPI3_RX_RDAT[24]~7.IN1
SPI3_RX_RDAT[25] => SPI3_RX_RDAT[25]~6.IN1
SPI3_RX_RDAT[26] => SPI3_RX_RDAT[26]~5.IN1
SPI3_RX_RDAT[27] => SPI3_RX_RDAT[27]~4.IN1
SPI3_RX_RDAT[28] => SPI3_RX_RDAT[28]~3.IN1
SPI3_RX_RDAT[29] => SPI3_RX_RDAT[29]~2.IN1
SPI3_RX_RDAT[30] => SPI3_RX_RDAT[30]~1.IN1
SPI3_RX_RDAT[31] => SPI3_RX_RDAT[31]~0.IN1
SPI3_RX_RSOP => SPI3_RX_RSOP~0.IN1
SPI3_RX_REOP => SPI3_RX_REOP~0.IN1
SPI3_RX_RERR => SPI3_RX_RERR~0.IN1
SPI3_RX_RMOD[0] => SPI3_RX_RMOD[0]~1.IN1
SPI3_RX_RMOD[1] => SPI3_RX_RMOD[1]~0.IN1
SPI3_RX_RENB <= spi3_rx:iSPI3_RX.a_renb
SPI3_TX_TFCLK => SPI3_TX_TFCLK~0.IN1
SPI3_TX_DTPA => SPI3_TX_DTPA~0.IN1
SPI3_TX_TENB <= spi3_tx:iSPI3_TX.a_tenb
SPI3_TX_TDAT[0] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[1] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[2] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[3] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[4] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[5] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[6] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[7] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[8] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[9] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[10] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[11] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[12] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[13] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[14] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[15] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[16] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[17] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[18] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[19] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[20] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[21] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[22] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[23] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[24] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[25] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[26] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[27] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[28] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[29] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[30] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TDAT[31] <= spi3_tx:iSPI3_TX.a_tdat
SPI3_TX_TSOP <= spi3_tx:iSPI3_TX.a_tsop
SPI3_TX_TEOP <= spi3_tx:iSPI3_TX.a_teop
SPI3_TX_TERR <= spi3_tx:iSPI3_TX.a_terr
SPI3_TX_TMOD[0] <= spi3_tx:iSPI3_TX.a_tmod
SPI3_TX_TMOD[1] <= spi3_tx:iSPI3_TX.a_tmod
FIFOA_AF_N => FIFOA_AF_N~0.IN1
FIFOA_FF_N => FIFOA_FF_N~0.IN1
FIFOA_RST_N <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_RST_N
FIFOA_CS_N <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_CS_N
FIFOA_EN <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_EN
FIFOA_WR <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_WR
FIFOA_DATA[0] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[1] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[2] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[3] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[4] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[5] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[6] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[7] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[8] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[9] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[10] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[11] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[12] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[13] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[14] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[15] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[16] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[17] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[18] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[19] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[20] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[21] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[22] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[23] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[24] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[25] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[26] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[27] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[28] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[29] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[30] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[31] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[32] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[33] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[34] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOA_DATA[35] <= EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL.FIFOA_DATA
FIFOB_AE_N => FIFOB_AE_N~0.IN1
FIFOB_EF_N => FIFOB_EF_N~0.IN1
FIFOB_RST_N <= EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL.FIFOB_RST_N
FIFOB_CS_N <= EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL.FIFOB_CS_N
FIFOB_EN <= EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL.FIFOB_EN
FIFOB_RD_N <= EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL.FIFOB_RD_N
FIFOB_DATA[0] => FIFOB_DATA[0]~35.IN1
FIFOB_DATA[1] => FIFOB_DATA[1]~34.IN1
FIFOB_DATA[2] => FIFOB_DATA[2]~33.IN1
FIFOB_DATA[3] => FIFOB_DATA[3]~32.IN1
FIFOB_DATA[4] => FIFOB_DATA[4]~31.IN1
FIFOB_DATA[5] => FIFOB_DATA[5]~30.IN1
FIFOB_DATA[6] => FIFOB_DATA[6]~29.IN1
FIFOB_DATA[7] => FIFOB_DATA[7]~28.IN1
FIFOB_DATA[8] => FIFOB_DATA[8]~27.IN1
FIFOB_DATA[9] => FIFOB_DATA[9]~26.IN1
FIFOB_DATA[10] => FIFOB_DATA[10]~25.IN1
FIFOB_DATA[11] => FIFOB_DATA[11]~24.IN1
FIFOB_DATA[12] => FIFOB_DATA[12]~23.IN1
FIFOB_DATA[13] => FIFOB_DATA[13]~22.IN1
FIFOB_DATA[14] => FIFOB_DATA[14]~21.IN1
FIFOB_DATA[15] => FIFOB_DATA[15]~20.IN1
FIFOB_DATA[16] => FIFOB_DATA[16]~19.IN1
FIFOB_DATA[17] => FIFOB_DATA[17]~18.IN1
FIFOB_DATA[18] => FIFOB_DATA[18]~17.IN1
FIFOB_DATA[19] => FIFOB_DATA[19]~16.IN1
FIFOB_DATA[20] => FIFOB_DATA[20]~15.IN1
FIFOB_DATA[21] => FIFOB_DATA[21]~14.IN1
FIFOB_DATA[22] => FIFOB_DATA[22]~13.IN1
FIFOB_DATA[23] => FIFOB_DATA[23]~12.IN1
FIFOB_DATA[24] => FIFOB_DATA[24]~11.IN1
FIFOB_DATA[25] => FIFOB_DATA[25]~10.IN1
FIFOB_DATA[26] => FIFOB_DATA[26]~9.IN1
FIFOB_DATA[27] => FIFOB_DATA[27]~8.IN1
FIFOB_DATA[28] => FIFOB_DATA[28]~7.IN1
FIFOB_DATA[29] => FIFOB_DATA[29]~6.IN1
FIFOB_DATA[30] => FIFOB_DATA[30]~5.IN1
FIFOB_DATA[31] => FIFOB_DATA[31]~4.IN1
FIFOB_DATA[32] => FIFOB_DATA[32]~3.IN1
FIFOB_DATA[33] => FIFOB_DATA[33]~2.IN1
FIFOB_DATA[34] => FIFOB_DATA[34]~1.IN1
FIFOB_DATA[35] => FIFOB_DATA[35]~0.IN1
PACKET_ERROR <= PACKET_CHECK:iPACKET_CHECK.ERROR


|LAB_DESIGN|spi3_rx:iSPI3_RX
a_rfclk => a_rfclk~0.IN1
a_rreset_n => a_rreset_n~0.IN1
a_rval => a_rval~0.IN1
a_rdat[0] => a_rdat[0]~31.IN1
a_rdat[1] => a_rdat[1]~30.IN1
a_rdat[2] => a_rdat[2]~29.IN1
a_rdat[3] => a_rdat[3]~28.IN1
a_rdat[4] => a_rdat[4]~27.IN1
a_rdat[5] => a_rdat[5]~26.IN1
a_rdat[6] => a_rdat[6]~25.IN1
a_rdat[7] => a_rdat[7]~24.IN1
a_rdat[8] => a_rdat[8]~23.IN1
a_rdat[9] => a_rdat[9]~22.IN1
a_rdat[10] => a_rdat[10]~21.IN1
a_rdat[11] => a_rdat[11]~20.IN1
a_rdat[12] => a_rdat[12]~19.IN1
a_rdat[13] => a_rdat[13]~18.IN1
a_rdat[14] => a_rdat[14]~17.IN1
a_rdat[15] => a_rdat[15]~16.IN1
a_rdat[16] => a_rdat[16]~15.IN1
a_rdat[17] => a_rdat[17]~14.IN1
a_rdat[18] => a_rdat[18]~13.IN1
a_rdat[19] => a_rdat[19]~12.IN1
a_rdat[20] => a_rdat[20]~11.IN1
a_rdat[21] => a_rdat[21]~10.IN1
a_rdat[22] => a_rdat[22]~9.IN1
a_rdat[23] => a_rdat[23]~8.IN1
a_rdat[24] => a_rdat[24]~7.IN1
a_rdat[25] => a_rdat[25]~6.IN1
a_rdat[26] => a_rdat[26]~5.IN1
a_rdat[27] => a_rdat[27]~4.IN1
a_rdat[28] => a_rdat[28]~3.IN1
a_rdat[29] => a_rdat[29]~2.IN1
a_rdat[30] => a_rdat[30]~1.IN1
a_rdat[31] => a_rdat[31]~0.IN1
a_rsop => a_rsop~0.IN1
a_reop => a_reop~0.IN1
a_rerr => a_rerr~0.IN1
a_rmod[0] => a_rmod[0]~1.IN1
a_rmod[1] => a_rmod[1]~0.IN1
b_clk => b_clk~0.IN1
b_reset_n => b_reset_n~0.IN1
b_ena => b_ena~0.IN1
a_renb <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.rd_outa
b_dav <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.dav_outb1
b_val <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.val_outb1
b_dat[0] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[1] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[2] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[3] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[4] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[5] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[6] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[7] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[8] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[9] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[10] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[11] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[12] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[13] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[14] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[15] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[16] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[17] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[18] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[19] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[20] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[21] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[22] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[23] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[24] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[25] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[26] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[27] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[28] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[29] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[30] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_dat[31] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.data_outb1
b_sop <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.sop_outb1
b_eop <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.eop_outb1
b_err <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.err_outb1
b_mty[0] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.mod_outb1
b_mty[1] <= auk_pac_mrx_mw:auk_pac_mrx_mw_inst.mod_outb1


|LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst
a_fifo_burst[0] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[0]
a_fifo_burst[1] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[1]
a_fifo_burst[2] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[2]
a_fifo_burst[3] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[3]
a_fifo_burst[4] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[4]
a_fifo_burst[5] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[5]
a_fifo_burst[6] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[6]
a_fifo_burst[7] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[7]
a_fifo_burst[8] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[8]
a_fifo_burst[9] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[9]
a_fifo_burst[10] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[10]
a_fifo_burst[11] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[11]
a_fifo_burst[12] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[12]
a_fifo_burst[13] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[13]
a_fifo_burst[14] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[14]
a_fifo_burst[15] => auk_pac_mrx:mrx.pIO_A.FIFO_BURST[15]
a_remote_burst[0] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[0]
a_remote_burst[1] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[1]
a_remote_burst[2] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[2]
a_remote_burst[3] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[3]
a_remote_burst[4] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[4]
a_remote_burst[5] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[5]
a_remote_burst[6] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[6]
a_remote_burst[7] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[7]
a_remote_burst[8] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[8]
a_remote_burst[9] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[9]
a_remote_burst[10] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[10]
a_remote_burst[11] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[11]
a_remote_burst[12] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[12]
a_remote_burst[13] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[13]
a_remote_burst[14] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[14]
a_remote_burst[15] => auk_pac_mrx:mrx.pIO_A.REMOTE_BURST[15]
b1_fifo_burst[0] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[0]
b1_fifo_burst[1] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[1]
b1_fifo_burst[2] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[2]
b1_fifo_burst[3] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[3]
b1_fifo_burst[4] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[4]
b1_fifo_burst[5] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[5]
b1_fifo_burst[6] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[6]
b1_fifo_burst[7] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[7]
b1_fifo_burst[8] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[8]
b1_fifo_burst[9] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[9]
b1_fifo_burst[10] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[10]
b1_fifo_burst[11] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[11]
b1_fifo_burst[12] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[12]
b1_fifo_burst[13] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[13]
b1_fifo_burst[14] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[14]
b1_fifo_burst[15] => auk_pac_mrx:mrx.pIO_B[1].FIFO_BURST[15]
b1_remote_burst[0] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[0]
b1_remote_burst[1] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[1]
b1_remote_burst[2] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[2]
b1_remote_burst[3] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[3]
b1_remote_burst[4] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[4]
b1_remote_burst[5] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[5]
b1_remote_burst[6] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[6]
b1_remote_burst[7] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[7]
b1_remote_burst[8] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[8]
b1_remote_burst[9] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[9]
b1_remote_burst[10] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[10]
b1_remote_burst[11] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[11]
b1_remote_burst[12] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[12]
b1_remote_burst[13] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[13]
b1_remote_burst[14] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[14]
b1_remote_burst[15] => auk_pac_mrx:mrx.pIO_B[1].REMOTE_BURST[15]
b1_full_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[0]
b1_full_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[1]
b1_full_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[2]
b1_full_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[3]
b1_full_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[4]
b1_full_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[5]
b1_full_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[6]
b1_full_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[7]
b1_full_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[8]
b1_full_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[9]
b1_full_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[10]
b1_full_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[11]
b1_full_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[12]
b1_full_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[13]
b1_full_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[14]
b1_full_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[1].FULL_ON_THRESH[15]
b1_full_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[0]
b1_full_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[1]
b1_full_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[2]
b1_full_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[3]
b1_full_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[4]
b1_full_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[5]
b1_full_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[6]
b1_full_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[7]
b1_full_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[8]
b1_full_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[9]
b1_full_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[10]
b1_full_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[11]
b1_full_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[12]
b1_full_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[13]
b1_full_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[14]
b1_full_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[1].FULL_OFF_THRESH[15]
b1_empty_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[0]
b1_empty_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[1]
b1_empty_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[2]
b1_empty_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[3]
b1_empty_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[4]
b1_empty_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[5]
b1_empty_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[6]
b1_empty_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[7]
b1_empty_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[8]
b1_empty_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[9]
b1_empty_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[10]
b1_empty_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[11]
b1_empty_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[12]
b1_empty_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[13]
b1_empty_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[14]
b1_empty_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_ON_THRESH[15]
b1_empty_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[0]
b1_empty_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[1]
b1_empty_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[2]
b1_empty_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[3]
b1_empty_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[4]
b1_empty_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[5]
b1_empty_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[6]
b1_empty_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[7]
b1_empty_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[8]
b1_empty_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[9]
b1_empty_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[10]
b1_empty_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[11]
b1_empty_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[12]
b1_empty_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[13]
b1_empty_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[14]
b1_empty_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[1].EMPTY_OFF_THRESH[15]
b1_master_full_thresh[0] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[0]
b1_master_full_thresh[1] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[1]
b1_master_full_thresh[2] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[2]
b1_master_full_thresh[3] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[3]
b1_master_full_thresh[4] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[4]
b1_master_full_thresh[5] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[5]
b1_master_full_thresh[6] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[6]
b1_master_full_thresh[7] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[7]
b1_master_full_thresh[8] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[8]
b1_master_full_thresh[9] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[9]
b1_master_full_thresh[10] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[10]
b1_master_full_thresh[11] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[11]
b1_master_full_thresh[12] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[12]
b1_master_full_thresh[13] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[13]
b1_master_full_thresh[14] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[14]
b1_master_full_thresh[15] => auk_pac_mrx:mrx.pIO_B[1].MASTER_FULL_THRESH[15]
b2_fifo_burst[0] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[0]
b2_fifo_burst[1] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[1]
b2_fifo_burst[2] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[2]
b2_fifo_burst[3] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[3]
b2_fifo_burst[4] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[4]
b2_fifo_burst[5] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[5]
b2_fifo_burst[6] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[6]
b2_fifo_burst[7] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[7]
b2_fifo_burst[8] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[8]
b2_fifo_burst[9] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[9]
b2_fifo_burst[10] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[10]
b2_fifo_burst[11] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[11]
b2_fifo_burst[12] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[12]
b2_fifo_burst[13] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[13]
b2_fifo_burst[14] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[14]
b2_fifo_burst[15] => auk_pac_mrx:mrx.pIO_B[2].FIFO_BURST[15]
b2_remote_burst[0] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[0]
b2_remote_burst[1] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[1]
b2_remote_burst[2] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[2]
b2_remote_burst[3] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[3]
b2_remote_burst[4] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[4]
b2_remote_burst[5] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[5]
b2_remote_burst[6] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[6]
b2_remote_burst[7] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[7]
b2_remote_burst[8] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[8]
b2_remote_burst[9] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[9]
b2_remote_burst[10] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[10]
b2_remote_burst[11] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[11]
b2_remote_burst[12] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[12]
b2_remote_burst[13] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[13]
b2_remote_burst[14] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[14]
b2_remote_burst[15] => auk_pac_mrx:mrx.pIO_B[2].REMOTE_BURST[15]
b2_full_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[0]
b2_full_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[1]
b2_full_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[2]
b2_full_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[3]
b2_full_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[4]
b2_full_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[5]
b2_full_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[6]
b2_full_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[7]
b2_full_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[8]
b2_full_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[9]
b2_full_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[10]
b2_full_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[11]
b2_full_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[12]
b2_full_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[13]
b2_full_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[14]
b2_full_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[2].FULL_ON_THRESH[15]
b2_full_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[0]
b2_full_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[1]
b2_full_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[2]
b2_full_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[3]
b2_full_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[4]
b2_full_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[5]
b2_full_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[6]
b2_full_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[7]
b2_full_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[8]
b2_full_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[9]
b2_full_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[10]
b2_full_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[11]
b2_full_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[12]
b2_full_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[13]
b2_full_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[14]
b2_full_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[2].FULL_OFF_THRESH[15]
b2_empty_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[0]
b2_empty_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[1]
b2_empty_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[2]
b2_empty_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[3]
b2_empty_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[4]
b2_empty_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[5]
b2_empty_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[6]
b2_empty_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[7]
b2_empty_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[8]
b2_empty_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[9]
b2_empty_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[10]
b2_empty_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[11]
b2_empty_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[12]
b2_empty_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[13]
b2_empty_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[14]
b2_empty_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_ON_THRESH[15]
b2_empty_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[0]
b2_empty_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[1]
b2_empty_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[2]
b2_empty_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[3]
b2_empty_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[4]
b2_empty_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[5]
b2_empty_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[6]
b2_empty_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[7]
b2_empty_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[8]
b2_empty_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[9]
b2_empty_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[10]
b2_empty_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[11]
b2_empty_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[12]
b2_empty_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[13]
b2_empty_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[14]
b2_empty_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[2].EMPTY_OFF_THRESH[15]
b2_master_full_thresh[0] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[0]
b2_master_full_thresh[1] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[1]
b2_master_full_thresh[2] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[2]
b2_master_full_thresh[3] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[3]
b2_master_full_thresh[4] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[4]
b2_master_full_thresh[5] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[5]
b2_master_full_thresh[6] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[6]
b2_master_full_thresh[7] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[7]
b2_master_full_thresh[8] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[8]
b2_master_full_thresh[9] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[9]
b2_master_full_thresh[10] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[10]
b2_master_full_thresh[11] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[11]
b2_master_full_thresh[12] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[12]
b2_master_full_thresh[13] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[13]
b2_master_full_thresh[14] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[14]
b2_master_full_thresh[15] => auk_pac_mrx:mrx.pIO_B[2].MASTER_FULL_THRESH[15]
b3_fifo_burst[0] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[0]
b3_fifo_burst[1] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[1]
b3_fifo_burst[2] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[2]
b3_fifo_burst[3] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[3]
b3_fifo_burst[4] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[4]
b3_fifo_burst[5] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[5]
b3_fifo_burst[6] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[6]
b3_fifo_burst[7] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[7]
b3_fifo_burst[8] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[8]
b3_fifo_burst[9] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[9]
b3_fifo_burst[10] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[10]
b3_fifo_burst[11] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[11]
b3_fifo_burst[12] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[12]
b3_fifo_burst[13] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[13]
b3_fifo_burst[14] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[14]
b3_fifo_burst[15] => auk_pac_mrx:mrx.pIO_B[3].FIFO_BURST[15]
b3_remote_burst[0] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[0]
b3_remote_burst[1] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[1]
b3_remote_burst[2] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[2]
b3_remote_burst[3] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[3]
b3_remote_burst[4] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[4]
b3_remote_burst[5] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[5]
b3_remote_burst[6] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[6]
b3_remote_burst[7] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[7]
b3_remote_burst[8] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[8]
b3_remote_burst[9] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[9]
b3_remote_burst[10] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[10]
b3_remote_burst[11] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[11]
b3_remote_burst[12] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[12]
b3_remote_burst[13] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[13]
b3_remote_burst[14] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[14]
b3_remote_burst[15] => auk_pac_mrx:mrx.pIO_B[3].REMOTE_BURST[15]
b3_full_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[0]
b3_full_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[1]
b3_full_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[2]
b3_full_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[3]
b3_full_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[4]
b3_full_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[5]
b3_full_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[6]
b3_full_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[7]
b3_full_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[8]
b3_full_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[9]
b3_full_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[10]
b3_full_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[11]
b3_full_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[12]
b3_full_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[13]
b3_full_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[14]
b3_full_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[3].FULL_ON_THRESH[15]
b3_full_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[0]
b3_full_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[1]
b3_full_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[2]
b3_full_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[3]
b3_full_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[4]
b3_full_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[5]
b3_full_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[6]
b3_full_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[7]
b3_full_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[8]
b3_full_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[9]
b3_full_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[10]
b3_full_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[11]
b3_full_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[12]
b3_full_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[13]
b3_full_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[14]
b3_full_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[3].FULL_OFF_THRESH[15]
b3_empty_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[0]
b3_empty_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[1]
b3_empty_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[2]
b3_empty_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[3]
b3_empty_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[4]
b3_empty_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[5]
b3_empty_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[6]
b3_empty_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[7]
b3_empty_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[8]
b3_empty_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[9]
b3_empty_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[10]
b3_empty_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[11]
b3_empty_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[12]
b3_empty_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[13]
b3_empty_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[14]
b3_empty_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_ON_THRESH[15]
b3_empty_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[0]
b3_empty_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[1]
b3_empty_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[2]
b3_empty_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[3]
b3_empty_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[4]
b3_empty_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[5]
b3_empty_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[6]
b3_empty_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[7]
b3_empty_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[8]
b3_empty_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[9]
b3_empty_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[10]
b3_empty_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[11]
b3_empty_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[12]
b3_empty_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[13]
b3_empty_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[14]
b3_empty_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[3].EMPTY_OFF_THRESH[15]
b3_master_full_thresh[0] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[0]
b3_master_full_thresh[1] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[1]
b3_master_full_thresh[2] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[2]
b3_master_full_thresh[3] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[3]
b3_master_full_thresh[4] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[4]
b3_master_full_thresh[5] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[5]
b3_master_full_thresh[6] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[6]
b3_master_full_thresh[7] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[7]
b3_master_full_thresh[8] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[8]
b3_master_full_thresh[9] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[9]
b3_master_full_thresh[10] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[10]
b3_master_full_thresh[11] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[11]
b3_master_full_thresh[12] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[12]
b3_master_full_thresh[13] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[13]
b3_master_full_thresh[14] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[14]
b3_master_full_thresh[15] => auk_pac_mrx:mrx.pIO_B[3].MASTER_FULL_THRESH[15]
b4_fifo_burst[0] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[0]
b4_fifo_burst[1] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[1]
b4_fifo_burst[2] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[2]
b4_fifo_burst[3] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[3]
b4_fifo_burst[4] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[4]
b4_fifo_burst[5] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[5]
b4_fifo_burst[6] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[6]
b4_fifo_burst[7] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[7]
b4_fifo_burst[8] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[8]
b4_fifo_burst[9] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[9]
b4_fifo_burst[10] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[10]
b4_fifo_burst[11] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[11]
b4_fifo_burst[12] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[12]
b4_fifo_burst[13] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[13]
b4_fifo_burst[14] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[14]
b4_fifo_burst[15] => auk_pac_mrx:mrx.pIO_B[4].FIFO_BURST[15]
b4_remote_burst[0] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[0]
b4_remote_burst[1] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[1]
b4_remote_burst[2] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[2]
b4_remote_burst[3] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[3]
b4_remote_burst[4] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[4]
b4_remote_burst[5] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[5]
b4_remote_burst[6] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[6]
b4_remote_burst[7] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[7]
b4_remote_burst[8] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[8]
b4_remote_burst[9] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[9]
b4_remote_burst[10] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[10]
b4_remote_burst[11] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[11]
b4_remote_burst[12] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[12]
b4_remote_burst[13] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[13]
b4_remote_burst[14] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[14]
b4_remote_burst[15] => auk_pac_mrx:mrx.pIO_B[4].REMOTE_BURST[15]
b4_full_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[0]
b4_full_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[1]
b4_full_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[2]
b4_full_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[3]
b4_full_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[4]
b4_full_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[5]
b4_full_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[6]
b4_full_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[7]
b4_full_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[8]
b4_full_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[9]
b4_full_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[10]
b4_full_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[11]
b4_full_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[12]
b4_full_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[13]
b4_full_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[14]
b4_full_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[4].FULL_ON_THRESH[15]
b4_full_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[0]
b4_full_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[1]
b4_full_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[2]
b4_full_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[3]
b4_full_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[4]
b4_full_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[5]
b4_full_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[6]
b4_full_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[7]
b4_full_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[8]
b4_full_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[9]
b4_full_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[10]
b4_full_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[11]
b4_full_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[12]
b4_full_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[13]
b4_full_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[14]
b4_full_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[4].FULL_OFF_THRESH[15]
b4_empty_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[0]
b4_empty_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[1]
b4_empty_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[2]
b4_empty_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[3]
b4_empty_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[4]
b4_empty_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[5]
b4_empty_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[6]
b4_empty_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[7]
b4_empty_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[8]
b4_empty_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[9]
b4_empty_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[10]
b4_empty_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[11]
b4_empty_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[12]
b4_empty_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[13]
b4_empty_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[14]
b4_empty_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_ON_THRESH[15]
b4_empty_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[0]
b4_empty_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[1]
b4_empty_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[2]
b4_empty_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[3]
b4_empty_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[4]
b4_empty_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[5]
b4_empty_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[6]
b4_empty_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[7]
b4_empty_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[8]
b4_empty_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[9]
b4_empty_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[10]
b4_empty_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[11]
b4_empty_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[12]
b4_empty_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[13]
b4_empty_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[14]
b4_empty_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[4].EMPTY_OFF_THRESH[15]
b4_master_full_thresh[0] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[0]
b4_master_full_thresh[1] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[1]
b4_master_full_thresh[2] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[2]
b4_master_full_thresh[3] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[3]
b4_master_full_thresh[4] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[4]
b4_master_full_thresh[5] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[5]
b4_master_full_thresh[6] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[6]
b4_master_full_thresh[7] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[7]
b4_master_full_thresh[8] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[8]
b4_master_full_thresh[9] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[9]
b4_master_full_thresh[10] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[10]
b4_master_full_thresh[11] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[11]
b4_master_full_thresh[12] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[12]
b4_master_full_thresh[13] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[13]
b4_master_full_thresh[14] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[14]
b4_master_full_thresh[15] => auk_pac_mrx:mrx.pIO_B[4].MASTER_FULL_THRESH[15]
b5_fifo_burst[0] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[0]
b5_fifo_burst[1] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[1]
b5_fifo_burst[2] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[2]
b5_fifo_burst[3] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[3]
b5_fifo_burst[4] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[4]
b5_fifo_burst[5] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[5]
b5_fifo_burst[6] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[6]
b5_fifo_burst[7] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[7]
b5_fifo_burst[8] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[8]
b5_fifo_burst[9] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[9]
b5_fifo_burst[10] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[10]
b5_fifo_burst[11] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[11]
b5_fifo_burst[12] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[12]
b5_fifo_burst[13] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[13]
b5_fifo_burst[14] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[14]
b5_fifo_burst[15] => auk_pac_mrx:mrx.pIO_B[5].FIFO_BURST[15]
b5_remote_burst[0] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[0]
b5_remote_burst[1] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[1]
b5_remote_burst[2] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[2]
b5_remote_burst[3] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[3]
b5_remote_burst[4] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[4]
b5_remote_burst[5] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[5]
b5_remote_burst[6] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[6]
b5_remote_burst[7] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[7]
b5_remote_burst[8] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[8]
b5_remote_burst[9] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[9]
b5_remote_burst[10] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[10]
b5_remote_burst[11] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[11]
b5_remote_burst[12] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[12]
b5_remote_burst[13] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[13]
b5_remote_burst[14] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[14]
b5_remote_burst[15] => auk_pac_mrx:mrx.pIO_B[5].REMOTE_BURST[15]
b5_full_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[0]
b5_full_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[1]
b5_full_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[2]
b5_full_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[3]
b5_full_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[4]
b5_full_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[5]
b5_full_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[6]
b5_full_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[7]
b5_full_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[8]
b5_full_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[9]
b5_full_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[10]
b5_full_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[11]
b5_full_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[12]
b5_full_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[13]
b5_full_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[14]
b5_full_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[5].FULL_ON_THRESH[15]
b5_full_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[0]
b5_full_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[1]
b5_full_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[2]
b5_full_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[3]
b5_full_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[4]
b5_full_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[5]
b5_full_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[6]
b5_full_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[7]
b5_full_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[8]
b5_full_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[9]
b5_full_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[10]
b5_full_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[11]
b5_full_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[12]
b5_full_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[13]
b5_full_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[14]
b5_full_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[5].FULL_OFF_THRESH[15]
b5_empty_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[0]
b5_empty_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[1]
b5_empty_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[2]
b5_empty_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[3]
b5_empty_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[4]
b5_empty_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[5]
b5_empty_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[6]
b5_empty_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[7]
b5_empty_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[8]
b5_empty_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[9]
b5_empty_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[10]
b5_empty_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[11]
b5_empty_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[12]
b5_empty_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[13]
b5_empty_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[14]
b5_empty_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_ON_THRESH[15]
b5_empty_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[0]
b5_empty_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[1]
b5_empty_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[2]
b5_empty_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[3]
b5_empty_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[4]
b5_empty_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[5]
b5_empty_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[6]
b5_empty_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[7]
b5_empty_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[8]
b5_empty_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[9]
b5_empty_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[10]
b5_empty_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[11]
b5_empty_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[12]
b5_empty_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[13]
b5_empty_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[14]
b5_empty_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[5].EMPTY_OFF_THRESH[15]
b5_master_full_thresh[0] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[0]
b5_master_full_thresh[1] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[1]
b5_master_full_thresh[2] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[2]
b5_master_full_thresh[3] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[3]
b5_master_full_thresh[4] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[4]
b5_master_full_thresh[5] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[5]
b5_master_full_thresh[6] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[6]
b5_master_full_thresh[7] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[7]
b5_master_full_thresh[8] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[8]
b5_master_full_thresh[9] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[9]
b5_master_full_thresh[10] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[10]
b5_master_full_thresh[11] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[11]
b5_master_full_thresh[12] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[12]
b5_master_full_thresh[13] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[13]
b5_master_full_thresh[14] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[14]
b5_master_full_thresh[15] => auk_pac_mrx:mrx.pIO_B[5].MASTER_FULL_THRESH[15]
b6_fifo_burst[0] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[0]
b6_fifo_burst[1] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[1]
b6_fifo_burst[2] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[2]
b6_fifo_burst[3] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[3]
b6_fifo_burst[4] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[4]
b6_fifo_burst[5] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[5]
b6_fifo_burst[6] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[6]
b6_fifo_burst[7] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[7]
b6_fifo_burst[8] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[8]
b6_fifo_burst[9] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[9]
b6_fifo_burst[10] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[10]
b6_fifo_burst[11] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[11]
b6_fifo_burst[12] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[12]
b6_fifo_burst[13] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[13]
b6_fifo_burst[14] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[14]
b6_fifo_burst[15] => auk_pac_mrx:mrx.pIO_B[6].FIFO_BURST[15]
b6_remote_burst[0] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[0]
b6_remote_burst[1] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[1]
b6_remote_burst[2] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[2]
b6_remote_burst[3] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[3]
b6_remote_burst[4] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[4]
b6_remote_burst[5] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[5]
b6_remote_burst[6] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[6]
b6_remote_burst[7] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[7]
b6_remote_burst[8] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[8]
b6_remote_burst[9] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[9]
b6_remote_burst[10] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[10]
b6_remote_burst[11] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[11]
b6_remote_burst[12] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[12]
b6_remote_burst[13] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[13]
b6_remote_burst[14] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[14]
b6_remote_burst[15] => auk_pac_mrx:mrx.pIO_B[6].REMOTE_BURST[15]
b6_full_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[0]
b6_full_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[1]
b6_full_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[2]
b6_full_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[3]
b6_full_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[4]
b6_full_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[5]
b6_full_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[6]
b6_full_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[7]
b6_full_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[8]
b6_full_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[9]
b6_full_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[10]
b6_full_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[11]
b6_full_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[12]
b6_full_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[13]
b6_full_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[14]
b6_full_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[6].FULL_ON_THRESH[15]
b6_full_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[0]
b6_full_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[1]
b6_full_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[2]
b6_full_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[3]
b6_full_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[4]
b6_full_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[5]
b6_full_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[6]
b6_full_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[7]
b6_full_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[8]
b6_full_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[9]
b6_full_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[10]
b6_full_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[11]
b6_full_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[12]
b6_full_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[13]
b6_full_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[14]
b6_full_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[6].FULL_OFF_THRESH[15]
b6_empty_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[0]
b6_empty_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[1]
b6_empty_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[2]
b6_empty_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[3]
b6_empty_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[4]
b6_empty_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[5]
b6_empty_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[6]
b6_empty_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[7]
b6_empty_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[8]
b6_empty_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[9]
b6_empty_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[10]
b6_empty_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[11]
b6_empty_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[12]
b6_empty_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[13]
b6_empty_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[14]
b6_empty_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_ON_THRESH[15]
b6_empty_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[0]
b6_empty_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[1]
b6_empty_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[2]
b6_empty_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[3]
b6_empty_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[4]
b6_empty_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[5]
b6_empty_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[6]
b6_empty_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[7]
b6_empty_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[8]
b6_empty_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[9]
b6_empty_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[10]
b6_empty_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[11]
b6_empty_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[12]
b6_empty_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[13]
b6_empty_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[14]
b6_empty_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[6].EMPTY_OFF_THRESH[15]
b6_master_full_thresh[0] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[0]
b6_master_full_thresh[1] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[1]
b6_master_full_thresh[2] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[2]
b6_master_full_thresh[3] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[3]
b6_master_full_thresh[4] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[4]
b6_master_full_thresh[5] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[5]
b6_master_full_thresh[6] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[6]
b6_master_full_thresh[7] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[7]
b6_master_full_thresh[8] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[8]
b6_master_full_thresh[9] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[9]
b6_master_full_thresh[10] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[10]
b6_master_full_thresh[11] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[11]
b6_master_full_thresh[12] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[12]
b6_master_full_thresh[13] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[13]
b6_master_full_thresh[14] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[14]
b6_master_full_thresh[15] => auk_pac_mrx:mrx.pIO_B[6].MASTER_FULL_THRESH[15]
b7_fifo_burst[0] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[0]
b7_fifo_burst[1] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[1]
b7_fifo_burst[2] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[2]
b7_fifo_burst[3] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[3]
b7_fifo_burst[4] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[4]
b7_fifo_burst[5] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[5]
b7_fifo_burst[6] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[6]
b7_fifo_burst[7] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[7]
b7_fifo_burst[8] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[8]
b7_fifo_burst[9] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[9]
b7_fifo_burst[10] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[10]
b7_fifo_burst[11] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[11]
b7_fifo_burst[12] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[12]
b7_fifo_burst[13] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[13]
b7_fifo_burst[14] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[14]
b7_fifo_burst[15] => auk_pac_mrx:mrx.pIO_B[7].FIFO_BURST[15]
b7_remote_burst[0] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[0]
b7_remote_burst[1] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[1]
b7_remote_burst[2] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[2]
b7_remote_burst[3] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[3]
b7_remote_burst[4] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[4]
b7_remote_burst[5] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[5]
b7_remote_burst[6] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[6]
b7_remote_burst[7] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[7]
b7_remote_burst[8] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[8]
b7_remote_burst[9] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[9]
b7_remote_burst[10] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[10]
b7_remote_burst[11] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[11]
b7_remote_burst[12] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[12]
b7_remote_burst[13] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[13]
b7_remote_burst[14] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[14]
b7_remote_burst[15] => auk_pac_mrx:mrx.pIO_B[7].REMOTE_BURST[15]
b7_full_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[0]
b7_full_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[1]
b7_full_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[2]
b7_full_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[3]
b7_full_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[4]
b7_full_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[5]
b7_full_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[6]
b7_full_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[7]
b7_full_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[8]
b7_full_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[9]
b7_full_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[10]
b7_full_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[11]
b7_full_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[12]
b7_full_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[13]
b7_full_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[14]
b7_full_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[7].FULL_ON_THRESH[15]
b7_full_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[0]
b7_full_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[1]
b7_full_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[2]
b7_full_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[3]
b7_full_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[4]
b7_full_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[5]
b7_full_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[6]
b7_full_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[7]
b7_full_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[8]
b7_full_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[9]
b7_full_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[10]
b7_full_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[11]
b7_full_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[12]
b7_full_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[13]
b7_full_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[14]
b7_full_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[7].FULL_OFF_THRESH[15]
b7_empty_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[0]
b7_empty_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[1]
b7_empty_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[2]
b7_empty_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[3]
b7_empty_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[4]
b7_empty_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[5]
b7_empty_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[6]
b7_empty_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[7]
b7_empty_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[8]
b7_empty_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[9]
b7_empty_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[10]
b7_empty_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[11]
b7_empty_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[12]
b7_empty_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[13]
b7_empty_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[14]
b7_empty_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_ON_THRESH[15]
b7_empty_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[0]
b7_empty_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[1]
b7_empty_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[2]
b7_empty_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[3]
b7_empty_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[4]
b7_empty_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[5]
b7_empty_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[6]
b7_empty_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[7]
b7_empty_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[8]
b7_empty_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[9]
b7_empty_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[10]
b7_empty_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[11]
b7_empty_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[12]
b7_empty_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[13]
b7_empty_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[14]
b7_empty_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[7].EMPTY_OFF_THRESH[15]
b7_master_full_thresh[0] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[0]
b7_master_full_thresh[1] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[1]
b7_master_full_thresh[2] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[2]
b7_master_full_thresh[3] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[3]
b7_master_full_thresh[4] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[4]
b7_master_full_thresh[5] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[5]
b7_master_full_thresh[6] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[6]
b7_master_full_thresh[7] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[7]
b7_master_full_thresh[8] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[8]
b7_master_full_thresh[9] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[9]
b7_master_full_thresh[10] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[10]
b7_master_full_thresh[11] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[11]
b7_master_full_thresh[12] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[12]
b7_master_full_thresh[13] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[13]
b7_master_full_thresh[14] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[14]
b7_master_full_thresh[15] => auk_pac_mrx:mrx.pIO_B[7].MASTER_FULL_THRESH[15]
b8_fifo_burst[0] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[0]
b8_fifo_burst[1] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[1]
b8_fifo_burst[2] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[2]
b8_fifo_burst[3] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[3]
b8_fifo_burst[4] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[4]
b8_fifo_burst[5] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[5]
b8_fifo_burst[6] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[6]
b8_fifo_burst[7] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[7]
b8_fifo_burst[8] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[8]
b8_fifo_burst[9] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[9]
b8_fifo_burst[10] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[10]
b8_fifo_burst[11] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[11]
b8_fifo_burst[12] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[12]
b8_fifo_burst[13] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[13]
b8_fifo_burst[14] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[14]
b8_fifo_burst[15] => auk_pac_mrx:mrx.pIO_B[8].FIFO_BURST[15]
b8_remote_burst[0] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[0]
b8_remote_burst[1] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[1]
b8_remote_burst[2] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[2]
b8_remote_burst[3] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[3]
b8_remote_burst[4] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[4]
b8_remote_burst[5] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[5]
b8_remote_burst[6] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[6]
b8_remote_burst[7] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[7]
b8_remote_burst[8] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[8]
b8_remote_burst[9] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[9]
b8_remote_burst[10] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[10]
b8_remote_burst[11] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[11]
b8_remote_burst[12] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[12]
b8_remote_burst[13] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[13]
b8_remote_burst[14] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[14]
b8_remote_burst[15] => auk_pac_mrx:mrx.pIO_B[8].REMOTE_BURST[15]
b8_full_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[0]
b8_full_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[1]
b8_full_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[2]
b8_full_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[3]
b8_full_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[4]
b8_full_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[5]
b8_full_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[6]
b8_full_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[7]
b8_full_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[8]
b8_full_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[9]
b8_full_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[10]
b8_full_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[11]
b8_full_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[12]
b8_full_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[13]
b8_full_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[14]
b8_full_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[8].FULL_ON_THRESH[15]
b8_full_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[0]
b8_full_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[1]
b8_full_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[2]
b8_full_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[3]
b8_full_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[4]
b8_full_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[5]
b8_full_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[6]
b8_full_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[7]
b8_full_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[8]
b8_full_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[9]
b8_full_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[10]
b8_full_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[11]
b8_full_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[12]
b8_full_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[13]
b8_full_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[14]
b8_full_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[8].FULL_OFF_THRESH[15]
b8_empty_on_thresh[0] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[0]
b8_empty_on_thresh[1] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[1]
b8_empty_on_thresh[2] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[2]
b8_empty_on_thresh[3] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[3]
b8_empty_on_thresh[4] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[4]
b8_empty_on_thresh[5] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[5]
b8_empty_on_thresh[6] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[6]
b8_empty_on_thresh[7] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[7]
b8_empty_on_thresh[8] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[8]
b8_empty_on_thresh[9] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[9]
b8_empty_on_thresh[10] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[10]
b8_empty_on_thresh[11] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[11]
b8_empty_on_thresh[12] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[12]
b8_empty_on_thresh[13] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[13]
b8_empty_on_thresh[14] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[14]
b8_empty_on_thresh[15] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_ON_THRESH[15]
b8_empty_off_thresh[0] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[0]
b8_empty_off_thresh[1] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[1]
b8_empty_off_thresh[2] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[2]
b8_empty_off_thresh[3] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[3]
b8_empty_off_thresh[4] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[4]
b8_empty_off_thresh[5] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[5]
b8_empty_off_thresh[6] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[6]
b8_empty_off_thresh[7] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[7]
b8_empty_off_thresh[8] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[8]
b8_empty_off_thresh[9] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[9]
b8_empty_off_thresh[10] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[10]
b8_empty_off_thresh[11] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[11]
b8_empty_off_thresh[12] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[12]
b8_empty_off_thresh[13] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[13]
b8_empty_off_thresh[14] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[14]
b8_empty_off_thresh[15] => auk_pac_mrx:mrx.pIO_B[8].EMPTY_OFF_THRESH[15]
b8_master_full_thresh[0] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[0]
b8_master_full_thresh[1] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[1]
b8_master_full_thresh[2] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[2]
b8_master_full_thresh[3] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[3]
b8_master_full_thresh[4] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[4]
b8_master_full_thresh[5] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[5]
b8_master_full_thresh[6] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[6]
b8_master_full_thresh[7] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[7]
b8_master_full_thresh[8] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[8]
b8_master_full_thresh[9] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[9]
b8_master_full_thresh[10] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[10]
b8_master_full_thresh[11] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[11]
b8_master_full_thresh[12] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[12]
b8_master_full_thresh[13] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[13]
b8_master_full_thresh[14] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[14]
b8_master_full_thresh[15] => auk_pac_mrx:mrx.pIO_B[8].MASTER_FULL_THRESH[15]
dpav_ina[0] => auk_pac_mrx:mrx.dpav_inA[0]
dpav_ina[1] => ~NO_FANOUT~
dpav_ina[2] => ~NO_FANOUT~
dpav_ina[3] => ~NO_FANOUT~
dpav_ina[4] => ~NO_FANOUT~
dpav_ina[5] => ~NO_FANOUT~
dpav_ina[6] => ~NO_FANOUT~
dpav_ina[7] => ~NO_FANOUT~
ppav_ina => auk_pac_mrx:mrx.ppav_inA
spav_ina => auk_pac_mrx:mrx.spav_inA
addr_outa[0] <= auk_pac_mrx:mrx.addr_outA[0]
dpav_outa[0] <= auk_pac_mrx:mrx.dpav_outA[0]
ppav_outa <= auk_pac_mrx:mrx.ppav_outA
spav_outa <= auk_pac_mrx:mrx.spav_outA
addr_ina[0] => auk_pac_mrx:mrx.addr_inA[0]
addr_ina[1] => ~NO_FANOUT~
addr_ina[2] => ~NO_FANOUT~
addr_ina[3] => ~NO_FANOUT~
addr_ina[4] => ~NO_FANOUT~
addr_ina[5] => ~NO_FANOUT~
addr_ina[6] => ~NO_FANOUT~
addr_ina[7] => ~NO_FANOUT~
rd_outa <= auk_pac_mrx:mrx.rd_outA
wr_ina => auk_pac_mrx:mrx.wr_inA
val_ina => auk_pac_mrx:mrx.val_inA
sx_ina => auk_pac_mrx:mrx.sx_inA
data_ina[0] => auk_pac_mrx:mrx.data_inA[0]
data_ina[1] => auk_pac_mrx:mrx.data_inA[1]
data_ina[2] => auk_pac_mrx:mrx.data_inA[2]
data_ina[3] => auk_pac_mrx:mrx.data_inA[3]
data_ina[4] => auk_pac_mrx:mrx.data_inA[4]
data_ina[5] => auk_pac_mrx:mrx.data_inA[5]
data_ina[6] => auk_pac_mrx:mrx.data_inA[6]
data_ina[7] => auk_pac_mrx:mrx.data_inA[7]
data_ina[8] => auk_pac_mrx:mrx.data_inA[8]
data_ina[9] => auk_pac_mrx:mrx.data_inA[9]
data_ina[10] => auk_pac_mrx:mrx.data_inA[10]
data_ina[11] => auk_pac_mrx:mrx.data_inA[11]
data_ina[12] => auk_pac_mrx:mrx.data_inA[12]
data_ina[13] => auk_pac_mrx:mrx.data_inA[13]
data_ina[14] => auk_pac_mrx:mrx.data_inA[14]
data_ina[15] => auk_pac_mrx:mrx.data_inA[15]
data_ina[16] => auk_pac_mrx:mrx.data_inA[16]
data_ina[17] => auk_pac_mrx:mrx.data_inA[17]
data_ina[18] => auk_pac_mrx:mrx.data_inA[18]
data_ina[19] => auk_pac_mrx:mrx.data_inA[19]
data_ina[20] => auk_pac_mrx:mrx.data_inA[20]
data_ina[21] => auk_pac_mrx:mrx.data_inA[21]
data_ina[22] => auk_pac_mrx:mrx.data_inA[22]
data_ina[23] => auk_pac_mrx:mrx.data_inA[23]
data_ina[24] => auk_pac_mrx:mrx.data_inA[24]
data_ina[25] => auk_pac_mrx:mrx.data_inA[25]
data_ina[26] => auk_pac_mrx:mrx.data_inA[26]
data_ina[27] => auk_pac_mrx:mrx.data_inA[27]
data_ina[28] => auk_pac_mrx:mrx.data_inA[28]
data_ina[29] => auk_pac_mrx:mrx.data_inA[29]
data_ina[30] => auk_pac_mrx:mrx.data_inA[30]
data_ina[31] => auk_pac_mrx:mrx.data_inA[31]
sop_ina => auk_pac_mrx:mrx.sop_inA
eop_ina => auk_pac_mrx:mrx.eop_inA
err_ina => auk_pac_mrx:mrx.err_inA
prty_ina => auk_pac_mrx:mrx.prty_inA
mod_ina[0] => auk_pac_mrx:mrx.mod_inA[0]
mod_ina[1] => auk_pac_mrx:mrx.mod_inA[1]
custom_ina0[0] => auk_pac_mrx:mrx.custom_inA[0][0]
custom_ina0[1] => auk_pac_mrx:mrx.custom_inA[0][1]
custom_ina0[2] => auk_pac_mrx:mrx.custom_inA[0][2]
custom_ina0[3] => auk_pac_mrx:mrx.custom_inA[0][3]
custom_ina0[4] => auk_pac_mrx:mrx.custom_inA[0][4]
custom_ina0[5] => auk_pac_mrx:mrx.custom_inA[0][5]
custom_ina0[6] => auk_pac_mrx:mrx.custom_inA[0][6]
custom_ina0[7] => auk_pac_mrx:mrx.custom_inA[0][7]
custom_ina0[8] => auk_pac_mrx:mrx.custom_inA[0][8]
custom_ina0[9] => auk_pac_mrx:mrx.custom_inA[0][9]
custom_ina0[10] => auk_pac_mrx:mrx.custom_inA[0][10]
custom_ina0[11] => auk_pac_mrx:mrx.custom_inA[0][11]
custom_ina0[12] => auk_pac_mrx:mrx.custom_inA[0][12]
custom_ina0[13] => auk_pac_mrx:mrx.custom_inA[0][13]
custom_ina0[14] => auk_pac_mrx:mrx.custom_inA[0][14]
custom_ina0[15] => auk_pac_mrx:mrx.custom_inA[0][15]
custom_ina0[16] => auk_pac_mrx:mrx.custom_inA[0][16]
custom_ina0[17] => auk_pac_mrx:mrx.custom_inA[0][17]
custom_ina0[18] => auk_pac_mrx:mrx.custom_inA[0][18]
custom_ina0[19] => auk_pac_mrx:mrx.custom_inA[0][19]
custom_ina0[20] => auk_pac_mrx:mrx.custom_inA[0][20]
custom_ina0[21] => auk_pac_mrx:mrx.custom_inA[0][21]
custom_ina0[22] => auk_pac_mrx:mrx.custom_inA[0][22]
custom_ina0[23] => auk_pac_mrx:mrx.custom_inA[0][23]
custom_ina0[24] => auk_pac_mrx:mrx.custom_inA[0][24]
custom_ina0[25] => auk_pac_mrx:mrx.custom_inA[0][25]
custom_ina0[26] => auk_pac_mrx:mrx.custom_inA[0][26]
custom_ina0[27] => auk_pac_mrx:mrx.custom_inA[0][27]
custom_ina0[28] => auk_pac_mrx:mrx.custom_inA[0][28]
custom_ina0[29] => auk_pac_mrx:mrx.custom_inA[0][29]
custom_ina0[30] => auk_pac_mrx:mrx.custom_inA[0][30]
custom_ina0[31] => auk_pac_mrx:mrx.custom_inA[0][31]
custom_outa0[0] <= auk_pac_mrx:mrx.custom_outA[0][0]
custom_outa0[1] <= auk_pac_mrx:mrx.custom_outA[0][1]
custom_outa0[2] <= auk_pac_mrx:mrx.custom_outA[0][2]
custom_outa0[3] <= auk_pac_mrx:mrx.custom_outA[0][3]
custom_outa0[4] <= auk_pac_mrx:mrx.custom_outA[0][4]
custom_outa0[5] <= auk_pac_mrx:mrx.custom_outA[0][5]
custom_outa0[6] <= auk_pac_mrx:mrx.custom_outA[0][6]
custom_outa0[7] <= auk_pac_mrx:mrx.custom_outA[0][7]
custom_outa0[8] <= auk_pac_mrx:mrx.custom_outA[0][8]
custom_outa0[9] <= auk_pac_mrx:mrx.custom_outA[0][9]
custom_outa0[10] <= auk_pac_mrx:mrx.custom_outA[0][10]
custom_outa0[11] <= auk_pac_mrx:mrx.custom_outA[0][11]
custom_outa0[12] <= auk_pac_mrx:mrx.custom_outA[0][12]
custom_outa0[13] <= auk_pac_mrx:mrx.custom_outA[0][13]
custom_outa0[14] <= auk_pac_mrx:mrx.custom_outA[0][14]
custom_outa0[15] <= auk_pac_mrx:mrx.custom_outA[0][15]
custom_outa0[16] <= auk_pac_mrx:mrx.custom_outA[0][16]
custom_outa0[17] <= auk_pac_mrx:mrx.custom_outA[0][17]
custom_outa0[18] <= auk_pac_mrx:mrx.custom_outA[0][18]
custom_outa0[19] <= auk_pac_mrx:mrx.custom_outA[0][19]
custom_outa0[20] <= auk_pac_mrx:mrx.custom_outA[0][20]
custom_outa0[21] <= auk_pac_mrx:mrx.custom_outA[0][21]
custom_outa0[22] <= auk_pac_mrx:mrx.custom_outA[0][22]
custom_outa0[23] <= auk_pac_mrx:mrx.custom_outA[0][23]
custom_outa0[24] <= auk_pac_mrx:mrx.custom_outA[0][24]
custom_outa0[25] <= auk_pac_mrx:mrx.custom_outA[0][25]
custom_outa0[26] <= auk_pac_mrx:mrx.custom_outA[0][26]
custom_outa0[27] <= auk_pac_mrx:mrx.custom_outA[0][27]
custom_outa0[28] <= auk_pac_mrx:mrx.custom_outA[0][28]
custom_outa0[29] <= auk_pac_mrx:mrx.custom_outA[0][29]
custom_outa0[30] <= auk_pac_mrx:mrx.custom_outA[0][30]
custom_outa0[31] <= auk_pac_mrx:mrx.custom_outA[0][31]
clka => auk_pac_mrx:mrx.clkA
reseta => auk_pac_mrx:mrx.resetA
dpav_inb1[0] => auk_pac_mrx:mrx.dpav_inB[1][0]
dpav_inb1[1] => ~NO_FANOUT~
dpav_inb1[2] => ~NO_FANOUT~
dpav_inb1[3] => ~NO_FANOUT~
dpav_inb1[4] => ~NO_FANOUT~
dpav_inb1[5] => ~NO_FANOUT~
dpav_inb1[6] => ~NO_FANOUT~
dpav_inb1[7] => ~NO_FANOUT~
ppav_inb1 => auk_pac_mrx:mrx.ppav_inB[1]
spav_inb1 => auk_pac_mrx:mrx.spav_inB[1]
dav_inb1 => auk_pac_mrx:mrx.dav_inB[1]
addr_outb1[0] <= auk_pac_mrx:mrx.addr_outB[1][0]
dpav_outb1[0] <= auk_pac_mrx:mrx.dpav_outB[1][0]
ppav_outb1 <= auk_pac_mrx:mrx.ppav_outB[1]
spav_outb1 <= auk_pac_mrx:mrx.spav_outB[1]
dav_outb1 <= auk_pac_mrx:mrx.dav_outB[1]
addr_inb1[0] => auk_pac_mrx:mrx.addr_inB[1][0]
addr_inb1[1] => ~NO_FANOUT~
addr_inb1[2] => ~NO_FANOUT~
addr_inb1[3] => ~NO_FANOUT~
addr_inb1[4] => ~NO_FANOUT~
addr_inb1[5] => ~NO_FANOUT~
addr_inb1[6] => ~NO_FANOUT~
addr_inb1[7] => ~NO_FANOUT~
wr_outb1 <= auk_pac_mrx:mrx.wr_outB[1]
rd_inb1 => auk_pac_mrx:mrx.rd_inB[1]
val_outb1 <= auk_pac_mrx:mrx.val_outB[1]
sx_outb1 <= auk_pac_mrx:mrx.sx_outB[1]
data_outb1[0] <= auk_pac_mrx:mrx.data_outB[1][0]
data_outb1[1] <= auk_pac_mrx:mrx.data_outB[1][1]
data_outb1[2] <= auk_pac_mrx:mrx.data_outB[1][2]
data_outb1[3] <= auk_pac_mrx:mrx.data_outB[1][3]
data_outb1[4] <= auk_pac_mrx:mrx.data_outB[1][4]
data_outb1[5] <= auk_pac_mrx:mrx.data_outB[1][5]
data_outb1[6] <= auk_pac_mrx:mrx.data_outB[1][6]
data_outb1[7] <= auk_pac_mrx:mrx.data_outB[1][7]
data_outb1[8] <= auk_pac_mrx:mrx.data_outB[1][8]
data_outb1[9] <= auk_pac_mrx:mrx.data_outB[1][9]
data_outb1[10] <= auk_pac_mrx:mrx.data_outB[1][10]
data_outb1[11] <= auk_pac_mrx:mrx.data_outB[1][11]
data_outb1[12] <= auk_pac_mrx:mrx.data_outB[1][12]
data_outb1[13] <= auk_pac_mrx:mrx.data_outB[1][13]
data_outb1[14] <= auk_pac_mrx:mrx.data_outB[1][14]
data_outb1[15] <= auk_pac_mrx:mrx.data_outB[1][15]
data_outb1[16] <= auk_pac_mrx:mrx.data_outB[1][16]
data_outb1[17] <= auk_pac_mrx:mrx.data_outB[1][17]
data_outb1[18] <= auk_pac_mrx:mrx.data_outB[1][18]
data_outb1[19] <= auk_pac_mrx:mrx.data_outB[1][19]
data_outb1[20] <= auk_pac_mrx:mrx.data_outB[1][20]
data_outb1[21] <= auk_pac_mrx:mrx.data_outB[1][21]
data_outb1[22] <= auk_pac_mrx:mrx.data_outB[1][22]
data_outb1[23] <= auk_pac_mrx:mrx.data_outB[1][23]
data_outb1[24] <= auk_pac_mrx:mrx.data_outB[1][24]
data_outb1[25] <= auk_pac_mrx:mrx.data_outB[1][25]
data_outb1[26] <= auk_pac_mrx:mrx.data_outB[1][26]
data_outb1[27] <= auk_pac_mrx:mrx.data_outB[1][27]
data_outb1[28] <= auk_pac_mrx:mrx.data_outB[1][28]
data_outb1[29] <= auk_pac_mrx:mrx.data_outB[1][29]
data_outb1[30] <= auk_pac_mrx:mrx.data_outB[1][30]
data_outb1[31] <= auk_pac_mrx:mrx.data_outB[1][31]
sop_outb1 <= auk_pac_mrx:mrx.sop_outB[1]
eop_outb1 <= auk_pac_mrx:mrx.eop_outB[1]
err_outb1 <= auk_pac_mrx:mrx.err_outB[1]
prty_outb1 <= auk_pac_mrx:mrx.prty_outB[1]
mod_outb1[0] <= auk_pac_mrx:mrx.mod_outB[1][0]
mod_outb1[1] <= auk_pac_mrx:mrx.mod_outB[1][1]
custom_inb1[0] => auk_pac_mrx:mrx.custom_inB[1][0]
custom_inb1[1] => auk_pac_mrx:mrx.custom_inB[1][1]
custom_inb1[2] => auk_pac_mrx:mrx.custom_inB[1][2]
custom_inb1[3] => auk_pac_mrx:mrx.custom_inB[1][3]
custom_inb1[4] => auk_pac_mrx:mrx.custom_inB[1][4]
custom_inb1[5] => auk_pac_mrx:mrx.custom_inB[1][5]
custom_inb1[6] => auk_pac_mrx:mrx.custom_inB[1][6]
custom_inb1[7] => auk_pac_mrx:mrx.custom_inB[1][7]
custom_inb1[8] => auk_pac_mrx:mrx.custom_inB[1][8]
custom_inb1[9] => auk_pac_mrx:mrx.custom_inB[1][9]
custom_inb1[10] => auk_pac_mrx:mrx.custom_inB[1][10]
custom_inb1[11] => auk_pac_mrx:mrx.custom_inB[1][11]
custom_inb1[12] => auk_pac_mrx:mrx.custom_inB[1][12]
custom_inb1[13] => auk_pac_mrx:mrx.custom_inB[1][13]
custom_inb1[14] => auk_pac_mrx:mrx.custom_inB[1][14]
custom_inb1[15] => auk_pac_mrx:mrx.custom_inB[1][15]
custom_inb1[16] => auk_pac_mrx:mrx.custom_inB[1][16]
custom_inb1[17] => auk_pac_mrx:mrx.custom_inB[1][17]
custom_inb1[18] => auk_pac_mrx:mrx.custom_inB[1][18]
custom_inb1[19] => auk_pac_mrx:mrx.custom_inB[1][19]
custom_inb1[20] => auk_pac_mrx:mrx.custom_inB[1][20]
custom_inb1[21] => auk_pac_mrx:mrx.custom_inB[1][21]
custom_inb1[22] => auk_pac_mrx:mrx.custom_inB[1][22]
custom_inb1[23] => auk_pac_mrx:mrx.custom_inB[1][23]
custom_inb1[24] => auk_pac_mrx:mrx.custom_inB[1][24]
custom_inb1[25] => auk_pac_mrx:mrx.custom_inB[1][25]
custom_inb1[26] => auk_pac_mrx:mrx.custom_inB[1][26]
custom_inb1[27] => auk_pac_mrx:mrx.custom_inB[1][27]
custom_inb1[28] => auk_pac_mrx:mrx.custom_inB[1][28]
custom_inb1[29] => auk_pac_mrx:mrx.custom_inB[1][29]
custom_inb1[30] => auk_pac_mrx:mrx.custom_inB[1][30]
custom_inb1[31] => auk_pac_mrx:mrx.custom_inB[1][31]
custom_outb1[0] <= auk_pac_mrx:mrx.custom_outB[1][0]
custom_outb1[1] <= auk_pac_mrx:mrx.custom_outB[1][1]
custom_outb1[2] <= auk_pac_mrx:mrx.custom_outB[1][2]
custom_outb1[3] <= auk_pac_mrx:mrx.custom_outB[1][3]
custom_outb1[4] <= auk_pac_mrx:mrx.custom_outB[1][4]
custom_outb1[5] <= auk_pac_mrx:mrx.custom_outB[1][5]
custom_outb1[6] <= auk_pac_mrx:mrx.custom_outB[1][6]
custom_outb1[7] <= auk_pac_mrx:mrx.custom_outB[1][7]
custom_outb1[8] <= auk_pac_mrx:mrx.custom_outB[1][8]
custom_outb1[9] <= auk_pac_mrx:mrx.custom_outB[1][9]
custom_outb1[10] <= auk_pac_mrx:mrx.custom_outB[1][10]
custom_outb1[11] <= auk_pac_mrx:mrx.custom_outB[1][11]
custom_outb1[12] <= auk_pac_mrx:mrx.custom_outB[1][12]
custom_outb1[13] <= auk_pac_mrx:mrx.custom_outB[1][13]
custom_outb1[14] <= auk_pac_mrx:mrx.custom_outB[1][14]
custom_outb1[15] <= auk_pac_mrx:mrx.custom_outB[1][15]
custom_outb1[16] <= auk_pac_mrx:mrx.custom_outB[1][16]
custom_outb1[17] <= auk_pac_mrx:mrx.custom_outB[1][17]
custom_outb1[18] <= auk_pac_mrx:mrx.custom_outB[1][18]
custom_outb1[19] <= auk_pac_mrx:mrx.custom_outB[1][19]
custom_outb1[20] <= auk_pac_mrx:mrx.custom_outB[1][20]
custom_outb1[21] <= auk_pac_mrx:mrx.custom_outB[1][21]
custom_outb1[22] <= auk_pac_mrx:mrx.custom_outB[1][22]
custom_outb1[23] <= auk_pac_mrx:mrx.custom_outB[1][23]
custom_outb1[24] <= auk_pac_mrx:mrx.custom_outB[1][24]
custom_outb1[25] <= auk_pac_mrx:mrx.custom_outB[1][25]
custom_outb1[26] <= auk_pac_mrx:mrx.custom_outB[1][26]
custom_outb1[27] <= auk_pac_mrx:mrx.custom_outB[1][27]
custom_outb1[28] <= auk_pac_mrx:mrx.custom_outB[1][28]
custom_outb1[29] <= auk_pac_mrx:mrx.custom_outB[1][29]
custom_outb1[30] <= auk_pac_mrx:mrx.custom_outB[1][30]
custom_outb1[31] <= auk_pac_mrx:mrx.custom_outB[1][31]
custom_ina1[0] => auk_pac_mrx:mrx.custom_inA[1][0]
custom_ina1[1] => auk_pac_mrx:mrx.custom_inA[1][1]
custom_ina1[2] => auk_pac_mrx:mrx.custom_inA[1][2]
custom_ina1[3] => auk_pac_mrx:mrx.custom_inA[1][3]
custom_ina1[4] => auk_pac_mrx:mrx.custom_inA[1][4]
custom_ina1[5] => auk_pac_mrx:mrx.custom_inA[1][5]
custom_ina1[6] => auk_pac_mrx:mrx.custom_inA[1][6]
custom_ina1[7] => auk_pac_mrx:mrx.custom_inA[1][7]
custom_ina1[8] => auk_pac_mrx:mrx.custom_inA[1][8]
custom_ina1[9] => auk_pac_mrx:mrx.custom_inA[1][9]
custom_ina1[10] => auk_pac_mrx:mrx.custom_inA[1][10]
custom_ina1[11] => auk_pac_mrx:mrx.custom_inA[1][11]
custom_ina1[12] => auk_pac_mrx:mrx.custom_inA[1][12]
custom_ina1[13] => auk_pac_mrx:mrx.custom_inA[1][13]
custom_ina1[14] => auk_pac_mrx:mrx.custom_inA[1][14]
custom_ina1[15] => auk_pac_mrx:mrx.custom_inA[1][15]
custom_ina1[16] => auk_pac_mrx:mrx.custom_inA[1][16]
custom_ina1[17] => auk_pac_mrx:mrx.custom_inA[1][17]
custom_ina1[18] => auk_pac_mrx:mrx.custom_inA[1][18]
custom_ina1[19] => auk_pac_mrx:mrx.custom_inA[1][19]
custom_ina1[20] => auk_pac_mrx:mrx.custom_inA[1][20]
custom_ina1[21] => auk_pac_mrx:mrx.custom_inA[1][21]
custom_ina1[22] => auk_pac_mrx:mrx.custom_inA[1][22]
custom_ina1[23] => auk_pac_mrx:mrx.custom_inA[1][23]
custom_ina1[24] => auk_pac_mrx:mrx.custom_inA[1][24]
custom_ina1[25] => auk_pac_mrx:mrx.custom_inA[1][25]
custom_ina1[26] => auk_pac_mrx:mrx.custom_inA[1][26]
custom_ina1[27] => auk_pac_mrx:mrx.custom_inA[1][27]
custom_ina1[28] => auk_pac_mrx:mrx.custom_inA[1][28]
custom_ina1[29] => auk_pac_mrx:mrx.custom_inA[1][29]
custom_ina1[30] => auk_pac_mrx:mrx.custom_inA[1][30]
custom_ina1[31] => auk_pac_mrx:mrx.custom_inA[1][31]
custom_outa1[0] <= auk_pac_mrx:mrx.custom_outA[1][0]
custom_outa1[1] <= auk_pac_mrx:mrx.custom_outA[1][1]
custom_outa1[2] <= auk_pac_mrx:mrx.custom_outA[1][2]
custom_outa1[3] <= auk_pac_mrx:mrx.custom_outA[1][3]
custom_outa1[4] <= auk_pac_mrx:mrx.custom_outA[1][4]
custom_outa1[5] <= auk_pac_mrx:mrx.custom_outA[1][5]
custom_outa1[6] <= auk_pac_mrx:mrx.custom_outA[1][6]
custom_outa1[7] <= auk_pac_mrx:mrx.custom_outA[1][7]
custom_outa1[8] <= auk_pac_mrx:mrx.custom_outA[1][8]
custom_outa1[9] <= auk_pac_mrx:mrx.custom_outA[1][9]
custom_outa1[10] <= auk_pac_mrx:mrx.custom_outA[1][10]
custom_outa1[11] <= auk_pac_mrx:mrx.custom_outA[1][11]
custom_outa1[12] <= auk_pac_mrx:mrx.custom_outA[1][12]
custom_outa1[13] <= auk_pac_mrx:mrx.custom_outA[1][13]
custom_outa1[14] <= auk_pac_mrx:mrx.custom_outA[1][14]
custom_outa1[15] <= auk_pac_mrx:mrx.custom_outA[1][15]
custom_outa1[16] <= auk_pac_mrx:mrx.custom_outA[1][16]
custom_outa1[17] <= auk_pac_mrx:mrx.custom_outA[1][17]
custom_outa1[18] <= auk_pac_mrx:mrx.custom_outA[1][18]
custom_outa1[19] <= auk_pac_mrx:mrx.custom_outA[1][19]
custom_outa1[20] <= auk_pac_mrx:mrx.custom_outA[1][20]
custom_outa1[21] <= auk_pac_mrx:mrx.custom_outA[1][21]
custom_outa1[22] <= auk_pac_mrx:mrx.custom_outA[1][22]
custom_outa1[23] <= auk_pac_mrx:mrx.custom_outA[1][23]
custom_outa1[24] <= auk_pac_mrx:mrx.custom_outA[1][24]
custom_outa1[25] <= auk_pac_mrx:mrx.custom_outA[1][25]
custom_outa1[26] <= auk_pac_mrx:mrx.custom_outA[1][26]
custom_outa1[27] <= auk_pac_mrx:mrx.custom_outA[1][27]
custom_outa1[28] <= auk_pac_mrx:mrx.custom_outA[1][28]
custom_outa1[29] <= auk_pac_mrx:mrx.custom_outA[1][29]
custom_outa1[30] <= auk_pac_mrx:mrx.custom_outA[1][30]
custom_outa1[31] <= auk_pac_mrx:mrx.custom_outA[1][31]
fov_outa1 <= auk_pac_mrx:mrx.custom_outA[1][3]
clkb1 => auk_pac_mrx:mrx.clkB[1]
resetb1 => auk_pac_mrx:mrx.resetB[1]
dpav_inb2[0] => ~NO_FANOUT~
dpav_inb2[1] => ~NO_FANOUT~
dpav_inb2[2] => ~NO_FANOUT~
dpav_inb2[3] => ~NO_FANOUT~
dpav_inb2[4] => ~NO_FANOUT~
dpav_inb2[5] => ~NO_FANOUT~
dpav_inb2[6] => ~NO_FANOUT~
dpav_inb2[7] => ~NO_FANOUT~
ppav_inb2 => ~NO_FANOUT~
spav_inb2 => ~NO_FANOUT~
dav_inb2 => ~NO_FANOUT~
addr_outb2[0] <= <GND>
addr_outb2[1] <= <GND>
addr_outb2[2] <= <GND>
addr_outb2[3] <= <GND>
addr_outb2[4] <= <GND>
addr_outb2[5] <= <GND>
addr_outb2[6] <= <GND>
addr_outb2[7] <= <GND>
dpav_outb2[0] <= <GND>
dpav_outb2[1] <= <GND>
dpav_outb2[2] <= <GND>
dpav_outb2[3] <= <GND>
dpav_outb2[4] <= <GND>
dpav_outb2[5] <= <GND>
dpav_outb2[6] <= <GND>
dpav_outb2[7] <= <GND>
ppav_outb2 <= <GND>
spav_outb2 <= <GND>
dav_outb2 <= <GND>
addr_inb2[0] => ~NO_FANOUT~
addr_inb2[1] => ~NO_FANOUT~
addr_inb2[2] => ~NO_FANOUT~
addr_inb2[3] => ~NO_FANOUT~
addr_inb2[4] => ~NO_FANOUT~
addr_inb2[5] => ~NO_FANOUT~
addr_inb2[6] => ~NO_FANOUT~
addr_inb2[7] => ~NO_FANOUT~
wr_outb2 <= <GND>
rd_inb2 => ~NO_FANOUT~
val_outb2 <= <GND>
sx_outb2 <= <GND>
data_outb2[0] <= <GND>
data_outb2[1] <= <GND>
data_outb2[2] <= <GND>
data_outb2[3] <= <GND>
data_outb2[4] <= <GND>
data_outb2[5] <= <GND>
data_outb2[6] <= <GND>
data_outb2[7] <= <GND>
data_outb2[8] <= <GND>
data_outb2[9] <= <GND>
data_outb2[10] <= <GND>
data_outb2[11] <= <GND>
data_outb2[12] <= <GND>
data_outb2[13] <= <GND>
data_outb2[14] <= <GND>
data_outb2[15] <= <GND>
data_outb2[16] <= <GND>
data_outb2[17] <= <GND>
data_outb2[18] <= <GND>
data_outb2[19] <= <GND>
data_outb2[20] <= <GND>
data_outb2[21] <= <GND>
data_outb2[22] <= <GND>
data_outb2[23] <= <GND>
data_outb2[24] <= <GND>
data_outb2[25] <= <GND>
data_outb2[26] <= <GND>
data_outb2[27] <= <GND>
data_outb2[28] <= <GND>
data_outb2[29] <= <GND>
data_outb2[30] <= <GND>
data_outb2[31] <= <GND>
data_outb2[32] <= <GND>
data_outb2[33] <= <GND>
data_outb2[34] <= <GND>
data_outb2[35] <= <GND>
data_outb2[36] <= <GND>
data_outb2[37] <= <GND>
data_outb2[38] <= <GND>
data_outb2[39] <= <GND>
data_outb2[40] <= <GND>
data_outb2[41] <= <GND>
data_outb2[42] <= <GND>
data_outb2[43] <= <GND>
data_outb2[44] <= <GND>
data_outb2[45] <= <GND>
data_outb2[46] <= <GND>
data_outb2[47] <= <GND>
data_outb2[48] <= <GND>
data_outb2[49] <= <GND>
data_outb2[50] <= <GND>
data_outb2[51] <= <GND>
data_outb2[52] <= <GND>
data_outb2[53] <= <GND>
data_outb2[54] <= <GND>
data_outb2[55] <= <GND>
data_outb2[56] <= <GND>
data_outb2[57] <= <GND>
data_outb2[58] <= <GND>
data_outb2[59] <= <GND>
data_outb2[60] <= <GND>
data_outb2[61] <= <GND>
data_outb2[62] <= <GND>
data_outb2[63] <= <GND>
sop_outb2 <= <GND>
eop_outb2 <= <GND>
err_outb2 <= <GND>
prty_outb2 <= <GND>
mod_outb2[0] <= <GND>
mod_outb2[1] <= <GND>
mod_outb2[2] <= <GND>
mod_outb2[3] <= <GND>
custom_inb2[0] => ~NO_FANOUT~
custom_inb2[1] => ~NO_FANOUT~
custom_inb2[2] => ~NO_FANOUT~
custom_inb2[3] => ~NO_FANOUT~
custom_inb2[4] => ~NO_FANOUT~
custom_inb2[5] => ~NO_FANOUT~
custom_inb2[6] => ~NO_FANOUT~
custom_inb2[7] => ~NO_FANOUT~
custom_inb2[8] => ~NO_FANOUT~
custom_inb2[9] => ~NO_FANOUT~
custom_inb2[10] => ~NO_FANOUT~
custom_inb2[11] => ~NO_FANOUT~
custom_inb2[12] => ~NO_FANOUT~
custom_inb2[13] => ~NO_FANOUT~
custom_inb2[14] => ~NO_FANOUT~
custom_inb2[15] => ~NO_FANOUT~
custom_inb2[16] => ~NO_FANOUT~
custom_inb2[17] => ~NO_FANOUT~
custom_inb2[18] => ~NO_FANOUT~
custom_inb2[19] => ~NO_FANOUT~
custom_inb2[20] => ~NO_FANOUT~
custom_inb2[21] => ~NO_FANOUT~
custom_inb2[22] => ~NO_FANOUT~
custom_inb2[23] => ~NO_FANOUT~
custom_inb2[24] => ~NO_FANOUT~
custom_inb2[25] => ~NO_FANOUT~
custom_inb2[26] => ~NO_FANOUT~
custom_inb2[27] => ~NO_FANOUT~
custom_inb2[28] => ~NO_FANOUT~
custom_inb2[29] => ~NO_FANOUT~
custom_inb2[30] => ~NO_FANOUT~
custom_inb2[31] => ~NO_FANOUT~
custom_outb2[0] <= <GND>
custom_outb2[1] <= <GND>
custom_outb2[2] <= <GND>
custom_outb2[3] <= <GND>
custom_outb2[4] <= <GND>
custom_outb2[5] <= <GND>
custom_outb2[6] <= <GND>
custom_outb2[7] <= <GND>
custom_outb2[8] <= <GND>
custom_outb2[9] <= <GND>
custom_outb2[10] <= <GND>
custom_outb2[11] <= <GND>
custom_outb2[12] <= <GND>
custom_outb2[13] <= <GND>
custom_outb2[14] <= <GND>
custom_outb2[15] <= <GND>
custom_outb2[16] <= <GND>
custom_outb2[17] <= <GND>
custom_outb2[18] <= <GND>
custom_outb2[19] <= <GND>
custom_outb2[20] <= <GND>
custom_outb2[21] <= <GND>
custom_outb2[22] <= <GND>
custom_outb2[23] <= <GND>
custom_outb2[24] <= <GND>
custom_outb2[25] <= <GND>
custom_outb2[26] <= <GND>
custom_outb2[27] <= <GND>
custom_outb2[28] <= <GND>
custom_outb2[29] <= <GND>
custom_outb2[30] <= <GND>
custom_outb2[31] <= <GND>
custom_ina2[0] => ~NO_FANOUT~
custom_ina2[1] => ~NO_FANOUT~
custom_ina2[2] => ~NO_FANOUT~
custom_ina2[3] => ~NO_FANOUT~
custom_ina2[4] => ~NO_FANOUT~
custom_ina2[5] => ~NO_FANOUT~
custom_ina2[6] => ~NO_FANOUT~
custom_ina2[7] => ~NO_FANOUT~
custom_ina2[8] => ~NO_FANOUT~
custom_ina2[9] => ~NO_FANOUT~
custom_ina2[10] => ~NO_FANOUT~
custom_ina2[11] => ~NO_FANOUT~
custom_ina2[12] => ~NO_FANOUT~
custom_ina2[13] => ~NO_FANOUT~
custom_ina2[14] => ~NO_FANOUT~
custom_ina2[15] => ~NO_FANOUT~
custom_ina2[16] => ~NO_FANOUT~
custom_ina2[17] => ~NO_FANOUT~
custom_ina2[18] => ~NO_FANOUT~
custom_ina2[19] => ~NO_FANOUT~
custom_ina2[20] => ~NO_FANOUT~
custom_ina2[21] => ~NO_FANOUT~
custom_ina2[22] => ~NO_FANOUT~
custom_ina2[23] => ~NO_FANOUT~
custom_ina2[24] => ~NO_FANOUT~
custom_ina2[25] => ~NO_FANOUT~
custom_ina2[26] => ~NO_FANOUT~
custom_ina2[27] => ~NO_FANOUT~
custom_ina2[28] => ~NO_FANOUT~
custom_ina2[29] => ~NO_FANOUT~
custom_ina2[30] => ~NO_FANOUT~
custom_ina2[31] => ~NO_FANOUT~
custom_outa2[0] <= <GND>
custom_outa2[1] <= <GND>
custom_outa2[2] <= <GND>
custom_outa2[3] <= <GND>
custom_outa2[4] <= <GND>
custom_outa2[5] <= <GND>
custom_outa2[6] <= <GND>
custom_outa2[7] <= <GND>
custom_outa2[8] <= <GND>
custom_outa2[9] <= <GND>
custom_outa2[10] <= <GND>
custom_outa2[11] <= <GND>
custom_outa2[12] <= <GND>
custom_outa2[13] <= <GND>
custom_outa2[14] <= <GND>
custom_outa2[15] <= <GND>
custom_outa2[16] <= <GND>
custom_outa2[17] <= <GND>
custom_outa2[18] <= <GND>
custom_outa2[19] <= <GND>
custom_outa2[20] <= <GND>
custom_outa2[21] <= <GND>
custom_outa2[22] <= <GND>
custom_outa2[23] <= <GND>
custom_outa2[24] <= <GND>
custom_outa2[25] <= <GND>
custom_outa2[26] <= <GND>
custom_outa2[27] <= <GND>
custom_outa2[28] <= <GND>
custom_outa2[29] <= <GND>
custom_outa2[30] <= <GND>
custom_outa2[31] <= <GND>
fov_outa2 <= <GND>
clkb2 => ~NO_FANOUT~
resetb2 => ~NO_FANOUT~
dpav_inb3[0] => ~NO_FANOUT~
dpav_inb3[1] => ~NO_FANOUT~
dpav_inb3[2] => ~NO_FANOUT~
dpav_inb3[3] => ~NO_FANOUT~
dpav_inb3[4] => ~NO_FANOUT~
dpav_inb3[5] => ~NO_FANOUT~
dpav_inb3[6] => ~NO_FANOUT~
dpav_inb3[7] => ~NO_FANOUT~
ppav_inb3 => ~NO_FANOUT~
spav_inb3 => ~NO_FANOUT~
dav_inb3 => ~NO_FANOUT~
addr_outb3[0] <= <GND>
addr_outb3[1] <= <GND>
addr_outb3[2] <= <GND>
addr_outb3[3] <= <GND>
addr_outb3[4] <= <GND>
addr_outb3[5] <= <GND>
addr_outb3[6] <= <GND>
addr_outb3[7] <= <GND>
dpav_outb3[0] <= <GND>
dpav_outb3[1] <= <GND>
dpav_outb3[2] <= <GND>
dpav_outb3[3] <= <GND>
dpav_outb3[4] <= <GND>
dpav_outb3[5] <= <GND>
dpav_outb3[6] <= <GND>
dpav_outb3[7] <= <GND>
ppav_outb3 <= <GND>
spav_outb3 <= <GND>
dav_outb3 <= <GND>
addr_inb3[0] => ~NO_FANOUT~
addr_inb3[1] => ~NO_FANOUT~
addr_inb3[2] => ~NO_FANOUT~
addr_inb3[3] => ~NO_FANOUT~
addr_inb3[4] => ~NO_FANOUT~
addr_inb3[5] => ~NO_FANOUT~
addr_inb3[6] => ~NO_FANOUT~
addr_inb3[7] => ~NO_FANOUT~
wr_outb3 <= <GND>
rd_inb3 => ~NO_FANOUT~
val_outb3 <= <GND>
sx_outb3 <= <GND>
data_outb3[0] <= <GND>
data_outb3[1] <= <GND>
data_outb3[2] <= <GND>
data_outb3[3] <= <GND>
data_outb3[4] <= <GND>
data_outb3[5] <= <GND>
data_outb3[6] <= <GND>
data_outb3[7] <= <GND>
data_outb3[8] <= <GND>
data_outb3[9] <= <GND>
data_outb3[10] <= <GND>
data_outb3[11] <= <GND>
data_outb3[12] <= <GND>
data_outb3[13] <= <GND>
data_outb3[14] <= <GND>
data_outb3[15] <= <GND>
data_outb3[16] <= <GND>
data_outb3[17] <= <GND>
data_outb3[18] <= <GND>
data_outb3[19] <= <GND>
data_outb3[20] <= <GND>
data_outb3[21] <= <GND>
data_outb3[22] <= <GND>
data_outb3[23] <= <GND>
data_outb3[24] <= <GND>
data_outb3[25] <= <GND>
data_outb3[26] <= <GND>
data_outb3[27] <= <GND>
data_outb3[28] <= <GND>
data_outb3[29] <= <GND>
data_outb3[30] <= <GND>
data_outb3[31] <= <GND>
data_outb3[32] <= <GND>
data_outb3[33] <= <GND>
data_outb3[34] <= <GND>
data_outb3[35] <= <GND>
data_outb3[36] <= <GND>
data_outb3[37] <= <GND>
data_outb3[38] <= <GND>
data_outb3[39] <= <GND>
data_outb3[40] <= <GND>
data_outb3[41] <= <GND>
data_outb3[42] <= <GND>
data_outb3[43] <= <GND>
data_outb3[44] <= <GND>
data_outb3[45] <= <GND>
data_outb3[46] <= <GND>
data_outb3[47] <= <GND>
data_outb3[48] <= <GND>
data_outb3[49] <= <GND>
data_outb3[50] <= <GND>
data_outb3[51] <= <GND>
data_outb3[52] <= <GND>
data_outb3[53] <= <GND>
data_outb3[54] <= <GND>
data_outb3[55] <= <GND>
data_outb3[56] <= <GND>
data_outb3[57] <= <GND>
data_outb3[58] <= <GND>
data_outb3[59] <= <GND>
data_outb3[60] <= <GND>
data_outb3[61] <= <GND>
data_outb3[62] <= <GND>
data_outb3[63] <= <GND>
sop_outb3 <= <GND>
eop_outb3 <= <GND>
err_outb3 <= <GND>
prty_outb3 <= <GND>
mod_outb3[0] <= <GND>
mod_outb3[1] <= <GND>
mod_outb3[2] <= <GND>
mod_outb3[3] <= <GND>
custom_inb3[0] => ~NO_FANOUT~
custom_inb3[1] => ~NO_FANOUT~
custom_inb3[2] => ~NO_FANOUT~
custom_inb3[3] => ~NO_FANOUT~
custom_inb3[4] => ~NO_FANOUT~
custom_inb3[5] => ~NO_FANOUT~
custom_inb3[6] => ~NO_FANOUT~
custom_inb3[7] => ~NO_FANOUT~
custom_inb3[8] => ~NO_FANOUT~
custom_inb3[9] => ~NO_FANOUT~
custom_inb3[10] => ~NO_FANOUT~
custom_inb3[11] => ~NO_FANOUT~
custom_inb3[12] => ~NO_FANOUT~
custom_inb3[13] => ~NO_FANOUT~
custom_inb3[14] => ~NO_FANOUT~
custom_inb3[15] => ~NO_FANOUT~
custom_inb3[16] => ~NO_FANOUT~
custom_inb3[17] => ~NO_FANOUT~
custom_inb3[18] => ~NO_FANOUT~
custom_inb3[19] => ~NO_FANOUT~
custom_inb3[20] => ~NO_FANOUT~
custom_inb3[21] => ~NO_FANOUT~
custom_inb3[22] => ~NO_FANOUT~
custom_inb3[23] => ~NO_FANOUT~
custom_inb3[24] => ~NO_FANOUT~
custom_inb3[25] => ~NO_FANOUT~
custom_inb3[26] => ~NO_FANOUT~
custom_inb3[27] => ~NO_FANOUT~
custom_inb3[28] => ~NO_FANOUT~
custom_inb3[29] => ~NO_FANOUT~
custom_inb3[30] => ~NO_FANOUT~
custom_inb3[31] => ~NO_FANOUT~
custom_outb3[0] <= <GND>
custom_outb3[1] <= <GND>
custom_outb3[2] <= <GND>
custom_outb3[3] <= <GND>
custom_outb3[4] <= <GND>
custom_outb3[5] <= <GND>
custom_outb3[6] <= <GND>
custom_outb3[7] <= <GND>
custom_outb3[8] <= <GND>
custom_outb3[9] <= <GND>
custom_outb3[10] <= <GND>
custom_outb3[11] <= <GND>
custom_outb3[12] <= <GND>
custom_outb3[13] <= <GND>
custom_outb3[14] <= <GND>
custom_outb3[15] <= <GND>
custom_outb3[16] <= <GND>
custom_outb3[17] <= <GND>
custom_outb3[18] <= <GND>
custom_outb3[19] <= <GND>
custom_outb3[20] <= <GND>
custom_outb3[21] <= <GND>
custom_outb3[22] <= <GND>
custom_outb3[23] <= <GND>
custom_outb3[24] <= <GND>
custom_outb3[25] <= <GND>
custom_outb3[26] <= <GND>
custom_outb3[27] <= <GND>
custom_outb3[28] <= <GND>
custom_outb3[29] <= <GND>
custom_outb3[30] <= <GND>
custom_outb3[31] <= <GND>
custom_ina3[0] => ~NO_FANOUT~
custom_ina3[1] => ~NO_FANOUT~
custom_ina3[2] => ~NO_FANOUT~
custom_ina3[3] => ~NO_FANOUT~
custom_ina3[4] => ~NO_FANOUT~
custom_ina3[5] => ~NO_FANOUT~
custom_ina3[6] => ~NO_FANOUT~
custom_ina3[7] => ~NO_FANOUT~
custom_ina3[8] => ~NO_FANOUT~
custom_ina3[9] => ~NO_FANOUT~
custom_ina3[10] => ~NO_FANOUT~
custom_ina3[11] => ~NO_FANOUT~
custom_ina3[12] => ~NO_FANOUT~
custom_ina3[13] => ~NO_FANOUT~
custom_ina3[14] => ~NO_FANOUT~
custom_ina3[15] => ~NO_FANOUT~
custom_ina3[16] => ~NO_FANOUT~
custom_ina3[17] => ~NO_FANOUT~
custom_ina3[18] => ~NO_FANOUT~
custom_ina3[19] => ~NO_FANOUT~
custom_ina3[20] => ~NO_FANOUT~
custom_ina3[21] => ~NO_FANOUT~
custom_ina3[22] => ~NO_FANOUT~
custom_ina3[23] => ~NO_FANOUT~
custom_ina3[24] => ~NO_FANOUT~
custom_ina3[25] => ~NO_FANOUT~
custom_ina3[26] => ~NO_FANOUT~
custom_ina3[27] => ~NO_FANOUT~
custom_ina3[28] => ~NO_FANOUT~
custom_ina3[29] => ~NO_FANOUT~
custom_ina3[30] => ~NO_FANOUT~
custom_ina3[31] => ~NO_FANOUT~
custom_outa3[0] <= <GND>
custom_outa3[1] <= <GND>
custom_outa3[2] <= <GND>
custom_outa3[3] <= <GND>
custom_outa3[4] <= <GND>
custom_outa3[5] <= <GND>
custom_outa3[6] <= <GND>
custom_outa3[7] <= <GND>
custom_outa3[8] <= <GND>
custom_outa3[9] <= <GND>
custom_outa3[10] <= <GND>
custom_outa3[11] <= <GND>
custom_outa3[12] <= <GND>
custom_outa3[13] <= <GND>
custom_outa3[14] <= <GND>
custom_outa3[15] <= <GND>
custom_outa3[16] <= <GND>
custom_outa3[17] <= <GND>
custom_outa3[18] <= <GND>
custom_outa3[19] <= <GND>
custom_outa3[20] <= <GND>
custom_outa3[21] <= <GND>
custom_outa3[22] <= <GND>
custom_outa3[23] <= <GND>
custom_outa3[24] <= <GND>
custom_outa3[25] <= <GND>
custom_outa3[26] <= <GND>
custom_outa3[27] <= <GND>
custom_outa3[28] <= <GND>
custom_outa3[29] <= <GND>
custom_outa3[30] <= <GND>
custom_outa3[31] <= <GND>
fov_outa3 <= <GND>
clkb3 => ~NO_FANOUT~
resetb3 => ~NO_FANOUT~
dpav_inb4[0] => ~NO_FANOUT~
dpav_inb4[1] => ~NO_FANOUT~
dpav_inb4[2] => ~NO_FANOUT~
dpav_inb4[3] => ~NO_FANOUT~
dpav_inb4[4] => ~NO_FANOUT~
dpav_inb4[5] => ~NO_FANOUT~
dpav_inb4[6] => ~NO_FANOUT~
dpav_inb4[7] => ~NO_FANOUT~
ppav_inb4 => ~NO_FANOUT~
spav_inb4 => ~NO_FANOUT~
dav_inb4 => ~NO_FANOUT~
addr_outb4[0] <= <GND>
addr_outb4[1] <= <GND>
addr_outb4[2] <= <GND>
addr_outb4[3] <= <GND>
addr_outb4[4] <= <GND>
addr_outb4[5] <= <GND>
addr_outb4[6] <= <GND>
addr_outb4[7] <= <GND>
dpav_outb4[0] <= <GND>
dpav_outb4[1] <= <GND>
dpav_outb4[2] <= <GND>
dpav_outb4[3] <= <GND>
dpav_outb4[4] <= <GND>
dpav_outb4[5] <= <GND>
dpav_outb4[6] <= <GND>
dpav_outb4[7] <= <GND>
ppav_outb4 <= <GND>
spav_outb4 <= <GND>
dav_outb4 <= <GND>
addr_inb4[0] => ~NO_FANOUT~
addr_inb4[1] => ~NO_FANOUT~
addr_inb4[2] => ~NO_FANOUT~
addr_inb4[3] => ~NO_FANOUT~
addr_inb4[4] => ~NO_FANOUT~
addr_inb4[5] => ~NO_FANOUT~
addr_inb4[6] => ~NO_FANOUT~
addr_inb4[7] => ~NO_FANOUT~
wr_outb4 <= <GND>
rd_inb4 => ~NO_FANOUT~
val_outb4 <= <GND>
sx_outb4 <= <GND>
data_outb4[0] <= <GND>
data_outb4[1] <= <GND>
data_outb4[2] <= <GND>
data_outb4[3] <= <GND>
data_outb4[4] <= <GND>
data_outb4[5] <= <GND>
data_outb4[6] <= <GND>
data_outb4[7] <= <GND>
data_outb4[8] <= <GND>
data_outb4[9] <= <GND>
data_outb4[10] <= <GND>
data_outb4[11] <= <GND>
data_outb4[12] <= <GND>
data_outb4[13] <= <GND>
data_outb4[14] <= <GND>
data_outb4[15] <= <GND>
data_outb4[16] <= <GND>
data_outb4[17] <= <GND>
data_outb4[18] <= <GND>
data_outb4[19] <= <GND>
data_outb4[20] <= <GND>
data_outb4[21] <= <GND>
data_outb4[22] <= <GND>
data_outb4[23] <= <GND>
data_outb4[24] <= <GND>
data_outb4[25] <= <GND>
data_outb4[26] <= <GND>
data_outb4[27] <= <GND>
data_outb4[28] <= <GND>
data_outb4[29] <= <GND>
data_outb4[30] <= <GND>
data_outb4[31] <= <GND>
data_outb4[32] <= <GND>
data_outb4[33] <= <GND>
data_outb4[34] <= <GND>
data_outb4[35] <= <GND>
data_outb4[36] <= <GND>
data_outb4[37] <= <GND>
data_outb4[38] <= <GND>
data_outb4[39] <= <GND>
data_outb4[40] <= <GND>
data_outb4[41] <= <GND>
data_outb4[42] <= <GND>
data_outb4[43] <= <GND>
data_outb4[44] <= <GND>
data_outb4[45] <= <GND>
data_outb4[46] <= <GND>
data_outb4[47] <= <GND>
data_outb4[48] <= <GND>
data_outb4[49] <= <GND>
data_outb4[50] <= <GND>
data_outb4[51] <= <GND>
data_outb4[52] <= <GND>
data_outb4[53] <= <GND>
data_outb4[54] <= <GND>
data_outb4[55] <= <GND>
data_outb4[56] <= <GND>
data_outb4[57] <= <GND>
data_outb4[58] <= <GND>
data_outb4[59] <= <GND>
data_outb4[60] <= <GND>
data_outb4[61] <= <GND>
data_outb4[62] <= <GND>
data_outb4[63] <= <GND>
sop_outb4 <= <GND>
eop_outb4 <= <GND>
err_outb4 <= <GND>
prty_outb4 <= <GND>
mod_outb4[0] <= <GND>
mod_outb4[1] <= <GND>
mod_outb4[2] <= <GND>
mod_outb4[3] <= <GND>
custom_inb4[0] => ~NO_FANOUT~
custom_inb4[1] => ~NO_FANOUT~
custom_inb4[2] => ~NO_FANOUT~
custom_inb4[3] => ~NO_FANOUT~
custom_inb4[4] => ~NO_FANOUT~
custom_inb4[5] => ~NO_FANOUT~
custom_inb4[6] => ~NO_FANOUT~
custom_inb4[7] => ~NO_FANOUT~
custom_inb4[8] => ~NO_FANOUT~
custom_inb4[9] => ~NO_FANOUT~
custom_inb4[10] => ~NO_FANOUT~
custom_inb4[11] => ~NO_FANOUT~
custom_inb4[12] => ~NO_FANOUT~
custom_inb4[13] => ~NO_FANOUT~
custom_inb4[14] => ~NO_FANOUT~
custom_inb4[15] => ~NO_FANOUT~
custom_inb4[16] => ~NO_FANOUT~
custom_inb4[17] => ~NO_FANOUT~
custom_inb4[18] => ~NO_FANOUT~
custom_inb4[19] => ~NO_FANOUT~
custom_inb4[20] => ~NO_FANOUT~
custom_inb4[21] => ~NO_FANOUT~
custom_inb4[22] => ~NO_FANOUT~
custom_inb4[23] => ~NO_FANOUT~
custom_inb4[24] => ~NO_FANOUT~
custom_inb4[25] => ~NO_FANOUT~
custom_inb4[26] => ~NO_FANOUT~
custom_inb4[27] => ~NO_FANOUT~
custom_inb4[28] => ~NO_FANOUT~
custom_inb4[29] => ~NO_FANOUT~
custom_inb4[30] => ~NO_FANOUT~
custom_inb4[31] => ~NO_FANOUT~
custom_outb4[0] <= <GND>
custom_outb4[1] <= <GND>
custom_outb4[2] <= <GND>
custom_outb4[3] <= <GND>
custom_outb4[4] <= <GND>
custom_outb4[5] <= <GND>
custom_outb4[6] <= <GND>
custom_outb4[7] <= <GND>
custom_outb4[8] <= <GND>
custom_outb4[9] <= <GND>
custom_outb4[10] <= <GND>
custom_outb4[11] <= <GND>
custom_outb4[12] <= <GND>
custom_outb4[13] <= <GND>
custom_outb4[14] <= <GND>
custom_outb4[15] <= <GND>
custom_outb4[16] <= <GND>
custom_outb4[17] <= <GND>
custom_outb4[18] <= <GND>
custom_outb4[19] <= <GND>
custom_outb4[20] <= <GND>
custom_outb4[21] <= <GND>
custom_outb4[22] <= <GND>
custom_outb4[23] <= <GND>
custom_outb4[24] <= <GND>
custom_outb4[25] <= <GND>
custom_outb4[26] <= <GND>
custom_outb4[27] <= <GND>
custom_outb4[28] <= <GND>
custom_outb4[29] <= <GND>
custom_outb4[30] <= <GND>
custom_outb4[31] <= <GND>
custom_ina4[0] => ~NO_FANOUT~
custom_ina4[1] => ~NO_FANOUT~
custom_ina4[2] => ~NO_FANOUT~
custom_ina4[3] => ~NO_FANOUT~
custom_ina4[4] => ~NO_FANOUT~
custom_ina4[5] => ~NO_FANOUT~
custom_ina4[6] => ~NO_FANOUT~
custom_ina4[7] => ~NO_FANOUT~
custom_ina4[8] => ~NO_FANOUT~
custom_ina4[9] => ~NO_FANOUT~
custom_ina4[10] => ~NO_FANOUT~
custom_ina4[11] => ~NO_FANOUT~
custom_ina4[12] => ~NO_FANOUT~
custom_ina4[13] => ~NO_FANOUT~
custom_ina4[14] => ~NO_FANOUT~
custom_ina4[15] => ~NO_FANOUT~
custom_ina4[16] => ~NO_FANOUT~
custom_ina4[17] => ~NO_FANOUT~
custom_ina4[18] => ~NO_FANOUT~
custom_ina4[19] => ~NO_FANOUT~
custom_ina4[20] => ~NO_FANOUT~
custom_ina4[21] => ~NO_FANOUT~
custom_ina4[22] => ~NO_FANOUT~
custom_ina4[23] => ~NO_FANOUT~
custom_ina4[24] => ~NO_FANOUT~
custom_ina4[25] => ~NO_FANOUT~
custom_ina4[26] => ~NO_FANOUT~
custom_ina4[27] => ~NO_FANOUT~
custom_ina4[28] => ~NO_FANOUT~
custom_ina4[29] => ~NO_FANOUT~
custom_ina4[30] => ~NO_FANOUT~
custom_ina4[31] => ~NO_FANOUT~
custom_outa4[0] <= <GND>
custom_outa4[1] <= <GND>
custom_outa4[2] <= <GND>
custom_outa4[3] <= <GND>
custom_outa4[4] <= <GND>
custom_outa4[5] <= <GND>
custom_outa4[6] <= <GND>
custom_outa4[7] <= <GND>
custom_outa4[8] <= <GND>
custom_outa4[9] <= <GND>
custom_outa4[10] <= <GND>
custom_outa4[11] <= <GND>
custom_outa4[12] <= <GND>
custom_outa4[13] <= <GND>
custom_outa4[14] <= <GND>
custom_outa4[15] <= <GND>
custom_outa4[16] <= <GND>
custom_outa4[17] <= <GND>
custom_outa4[18] <= <GND>
custom_outa4[19] <= <GND>
custom_outa4[20] <= <GND>
custom_outa4[21] <= <GND>
custom_outa4[22] <= <GND>
custom_outa4[23] <= <GND>
custom_outa4[24] <= <GND>
custom_outa4[25] <= <GND>
custom_outa4[26] <= <GND>
custom_outa4[27] <= <GND>
custom_outa4[28] <= <GND>
custom_outa4[29] <= <GND>
custom_outa4[30] <= <GND>
custom_outa4[31] <= <GND>
fov_outa4 <= <GND>
clkb4 => ~NO_FANOUT~
resetb4 => ~NO_FANOUT~
dpav_inb5[0] => ~NO_FANOUT~
dpav_inb5[1] => ~NO_FANOUT~
dpav_inb5[2] => ~NO_FANOUT~
dpav_inb5[3] => ~NO_FANOUT~
dpav_inb5[4] => ~NO_FANOUT~
dpav_inb5[5] => ~NO_FANOUT~
dpav_inb5[6] => ~NO_FANOUT~
dpav_inb5[7] => ~NO_FANOUT~
ppav_inb5 => ~NO_FANOUT~
spav_inb5 => ~NO_FANOUT~
dav_inb5 => ~NO_FANOUT~
addr_outb5[0] <= <GND>
addr_outb5[1] <= <GND>
addr_outb5[2] <= <GND>
addr_outb5[3] <= <GND>
addr_outb5[4] <= <GND>
addr_outb5[5] <= <GND>
addr_outb5[6] <= <GND>
addr_outb5[7] <= <GND>
dpav_outb5[0] <= <GND>
dpav_outb5[1] <= <GND>
dpav_outb5[2] <= <GND>
dpav_outb5[3] <= <GND>
dpav_outb5[4] <= <GND>
dpav_outb5[5] <= <GND>
dpav_outb5[6] <= <GND>
dpav_outb5[7] <= <GND>
ppav_outb5 <= <GND>
spav_outb5 <= <GND>
dav_outb5 <= <GND>
addr_inb5[0] => ~NO_FANOUT~
addr_inb5[1] => ~NO_FANOUT~
addr_inb5[2] => ~NO_FANOUT~
addr_inb5[3] => ~NO_FANOUT~
addr_inb5[4] => ~NO_FANOUT~
addr_inb5[5] => ~NO_FANOUT~
addr_inb5[6] => ~NO_FANOUT~
addr_inb5[7] => ~NO_FANOUT~
wr_outb5 <= <GND>
rd_inb5 => ~NO_FANOUT~
val_outb5 <= <GND>
sx_outb5 <= <GND>
data_outb5[0] <= <GND>
data_outb5[1] <= <GND>
data_outb5[2] <= <GND>
data_outb5[3] <= <GND>
data_outb5[4] <= <GND>
data_outb5[5] <= <GND>
data_outb5[6] <= <GND>
data_outb5[7] <= <GND>
data_outb5[8] <= <GND>
data_outb5[9] <= <GND>
data_outb5[10] <= <GND>
data_outb5[11] <= <GND>
data_outb5[12] <= <GND>
data_outb5[13] <= <GND>
data_outb5[14] <= <GND>
data_outb5[15] <= <GND>
data_outb5[16] <= <GND>
data_outb5[17] <= <GND>
data_outb5[18] <= <GND>
data_outb5[19] <= <GND>
data_outb5[20] <= <GND>
data_outb5[21] <= <GND>
data_outb5[22] <= <GND>
data_outb5[23] <= <GND>
data_outb5[24] <= <GND>
data_outb5[25] <= <GND>
data_outb5[26] <= <GND>
data_outb5[27] <= <GND>
data_outb5[28] <= <GND>
data_outb5[29] <= <GND>
data_outb5[30] <= <GND>
data_outb5[31] <= <GND>
data_outb5[32] <= <GND>
data_outb5[33] <= <GND>
data_outb5[34] <= <GND>
data_outb5[35] <= <GND>
data_outb5[36] <= <GND>
data_outb5[37] <= <GND>
data_outb5[38] <= <GND>
data_outb5[39] <= <GND>
data_outb5[40] <= <GND>
data_outb5[41] <= <GND>
data_outb5[42] <= <GND>
data_outb5[43] <= <GND>
data_outb5[44] <= <GND>
data_outb5[45] <= <GND>
data_outb5[46] <= <GND>
data_outb5[47] <= <GND>
data_outb5[48] <= <GND>
data_outb5[49] <= <GND>
data_outb5[50] <= <GND>
data_outb5[51] <= <GND>
data_outb5[52] <= <GND>
data_outb5[53] <= <GND>
data_outb5[54] <= <GND>
data_outb5[55] <= <GND>
data_outb5[56] <= <GND>
data_outb5[57] <= <GND>
data_outb5[58] <= <GND>
data_outb5[59] <= <GND>
data_outb5[60] <= <GND>
data_outb5[61] <= <GND>
data_outb5[62] <= <GND>
data_outb5[63] <= <GND>
sop_outb5 <= <GND>
eop_outb5 <= <GND>
err_outb5 <= <GND>
prty_outb5 <= <GND>
mod_outb5[0] <= <GND>
mod_outb5[1] <= <GND>
mod_outb5[2] <= <GND>
mod_outb5[3] <= <GND>
custom_inb5[0] => ~NO_FANOUT~
custom_inb5[1] => ~NO_FANOUT~
custom_inb5[2] => ~NO_FANOUT~
custom_inb5[3] => ~NO_FANOUT~
custom_inb5[4] => ~NO_FANOUT~
custom_inb5[5] => ~NO_FANOUT~
custom_inb5[6] => ~NO_FANOUT~
custom_inb5[7] => ~NO_FANOUT~
custom_inb5[8] => ~NO_FANOUT~
custom_inb5[9] => ~NO_FANOUT~
custom_inb5[10] => ~NO_FANOUT~
custom_inb5[11] => ~NO_FANOUT~
custom_inb5[12] => ~NO_FANOUT~
custom_inb5[13] => ~NO_FANOUT~
custom_inb5[14] => ~NO_FANOUT~
custom_inb5[15] => ~NO_FANOUT~
custom_inb5[16] => ~NO_FANOUT~
custom_inb5[17] => ~NO_FANOUT~
custom_inb5[18] => ~NO_FANOUT~
custom_inb5[19] => ~NO_FANOUT~
custom_inb5[20] => ~NO_FANOUT~
custom_inb5[21] => ~NO_FANOUT~
custom_inb5[22] => ~NO_FANOUT~
custom_inb5[23] => ~NO_FANOUT~
custom_inb5[24] => ~NO_FANOUT~
custom_inb5[25] => ~NO_FANOUT~
custom_inb5[26] => ~NO_FANOUT~
custom_inb5[27] => ~NO_FANOUT~
custom_inb5[28] => ~NO_FANOUT~
custom_inb5[29] => ~NO_FANOUT~
custom_inb5[30] => ~NO_FANOUT~
custom_inb5[31] => ~NO_FANOUT~
custom_outb5[0] <= <GND>
custom_outb5[1] <= <GND>
custom_outb5[2] <= <GND>
custom_outb5[3] <= <GND>
custom_outb5[4] <= <GND>
custom_outb5[5] <= <GND>
custom_outb5[6] <= <GND>
custom_outb5[7] <= <GND>
custom_outb5[8] <= <GND>
custom_outb5[9] <= <GND>
custom_outb5[10] <= <GND>
custom_outb5[11] <= <GND>
custom_outb5[12] <= <GND>
custom_outb5[13] <= <GND>
custom_outb5[14] <= <GND>
custom_outb5[15] <= <GND>
custom_outb5[16] <= <GND>
custom_outb5[17] <= <GND>
custom_outb5[18] <= <GND>
custom_outb5[19] <= <GND>
custom_outb5[20] <= <GND>
custom_outb5[21] <= <GND>
custom_outb5[22] <= <GND>
custom_outb5[23] <= <GND>
custom_outb5[24] <= <GND>
custom_outb5[25] <= <GND>
custom_outb5[26] <= <GND>
custom_outb5[27] <= <GND>
custom_outb5[28] <= <GND>
custom_outb5[29] <= <GND>
custom_outb5[30] <= <GND>
custom_outb5[31] <= <GND>
custom_ina5[0] => ~NO_FANOUT~
custom_ina5[1] => ~NO_FANOUT~
custom_ina5[2] => ~NO_FANOUT~
custom_ina5[3] => ~NO_FANOUT~
custom_ina5[4] => ~NO_FANOUT~
custom_ina5[5] => ~NO_FANOUT~
custom_ina5[6] => ~NO_FANOUT~
custom_ina5[7] => ~NO_FANOUT~
custom_ina5[8] => ~NO_FANOUT~
custom_ina5[9] => ~NO_FANOUT~
custom_ina5[10] => ~NO_FANOUT~
custom_ina5[11] => ~NO_FANOUT~
custom_ina5[12] => ~NO_FANOUT~
custom_ina5[13] => ~NO_FANOUT~
custom_ina5[14] => ~NO_FANOUT~
custom_ina5[15] => ~NO_FANOUT~
custom_ina5[16] => ~NO_FANOUT~
custom_ina5[17] => ~NO_FANOUT~
custom_ina5[18] => ~NO_FANOUT~
custom_ina5[19] => ~NO_FANOUT~
custom_ina5[20] => ~NO_FANOUT~
custom_ina5[21] => ~NO_FANOUT~
custom_ina5[22] => ~NO_FANOUT~
custom_ina5[23] => ~NO_FANOUT~
custom_ina5[24] => ~NO_FANOUT~
custom_ina5[25] => ~NO_FANOUT~
custom_ina5[26] => ~NO_FANOUT~
custom_ina5[27] => ~NO_FANOUT~
custom_ina5[28] => ~NO_FANOUT~
custom_ina5[29] => ~NO_FANOUT~
custom_ina5[30] => ~NO_FANOUT~
custom_ina5[31] => ~NO_FANOUT~
custom_outa5[0] <= <GND>
custom_outa5[1] <= <GND>
custom_outa5[2] <= <GND>
custom_outa5[3] <= <GND>
custom_outa5[4] <= <GND>
custom_outa5[5] <= <GND>
custom_outa5[6] <= <GND>
custom_outa5[7] <= <GND>
custom_outa5[8] <= <GND>
custom_outa5[9] <= <GND>
custom_outa5[10] <= <GND>
custom_outa5[11] <= <GND>
custom_outa5[12] <= <GND>
custom_outa5[13] <= <GND>
custom_outa5[14] <= <GND>
custom_outa5[15] <= <GND>
custom_outa5[16] <= <GND>
custom_outa5[17] <= <GND>
custom_outa5[18] <= <GND>
custom_outa5[19] <= <GND>
custom_outa5[20] <= <GND>
custom_outa5[21] <= <GND>
custom_outa5[22] <= <GND>
custom_outa5[23] <= <GND>
custom_outa5[24] <= <GND>
custom_outa5[25] <= <GND>
custom_outa5[26] <= <GND>
custom_outa5[27] <= <GND>
custom_outa5[28] <= <GND>
custom_outa5[29] <= <GND>
custom_outa5[30] <= <GND>
custom_outa5[31] <= <GND>
fov_outa5 <= <GND>
clkb5 => ~NO_FANOUT~
resetb5 => ~NO_FANOUT~
dpav_inb6[0] => ~NO_FANOUT~
dpav_inb6[1] => ~NO_FANOUT~
dpav_inb6[2] => ~NO_FANOUT~
dpav_inb6[3] => ~NO_FANOUT~
dpav_inb6[4] => ~NO_FANOUT~
dpav_inb6[5] => ~NO_FANOUT~
dpav_inb6[6] => ~NO_FANOUT~
dpav_inb6[7] => ~NO_FANOUT~
ppav_inb6 => ~NO_FANOUT~
spav_inb6 => ~NO_FANOUT~
dav_inb6 => ~NO_FANOUT~
addr_outb6[0] <= <GND>
addr_outb6[1] <= <GND>
addr_outb6[2] <= <GND>
addr_outb6[3] <= <GND>
addr_outb6[4] <= <GND>
addr_outb6[5] <= <GND>
addr_outb6[6] <= <GND>
addr_outb6[7] <= <GND>
dpav_outb6[0] <= <GND>
dpav_outb6[1] <= <GND>
dpav_outb6[2] <= <GND>
dpav_outb6[3] <= <GND>
dpav_outb6[4] <= <GND>
dpav_outb6[5] <= <GND>
dpav_outb6[6] <= <GND>
dpav_outb6[7] <= <GND>
ppav_outb6 <= <GND>
spav_outb6 <= <GND>
dav_outb6 <= <GND>
addr_inb6[0] => ~NO_FANOUT~
addr_inb6[1] => ~NO_FANOUT~
addr_inb6[2] => ~NO_FANOUT~
addr_inb6[3] => ~NO_FANOUT~
addr_inb6[4] => ~NO_FANOUT~
addr_inb6[5] => ~NO_FANOUT~
addr_inb6[6] => ~NO_FANOUT~
addr_inb6[7] => ~NO_FANOUT~
wr_outb6 <= <GND>
rd_inb6 => ~NO_FANOUT~
val_outb6 <= <GND>
sx_outb6 <= <GND>
data_outb6[0] <= <GND>
data_outb6[1] <= <GND>
data_outb6[2] <= <GND>
data_outb6[3] <= <GND>
data_outb6[4] <= <GND>
data_outb6[5] <= <GND>
data_outb6[6] <= <GND>
data_outb6[7] <= <GND>
data_outb6[8] <= <GND>
data_outb6[9] <= <GND>
data_outb6[10] <= <GND>
data_outb6[11] <= <GND>
data_outb6[12] <= <GND>
data_outb6[13] <= <GND>
data_outb6[14] <= <GND>
data_outb6[15] <= <GND>
data_outb6[16] <= <GND>
data_outb6[17] <= <GND>
data_outb6[18] <= <GND>
data_outb6[19] <= <GND>
data_outb6[20] <= <GND>
data_outb6[21] <= <GND>
data_outb6[22] <= <GND>
data_outb6[23] <= <GND>
data_outb6[24] <= <GND>
data_outb6[25] <= <GND>
data_outb6[26] <= <GND>
data_outb6[27] <= <GND>
data_outb6[28] <= <GND>
data_outb6[29] <= <GND>
data_outb6[30] <= <GND>
data_outb6[31] <= <GND>
data_outb6[32] <= <GND>
data_outb6[33] <= <GND>
data_outb6[34] <= <GND>
data_outb6[35] <= <GND>
data_outb6[36] <= <GND>
data_outb6[37] <= <GND>
data_outb6[38] <= <GND>
data_outb6[39] <= <GND>
data_outb6[40] <= <GND>
data_outb6[41] <= <GND>
data_outb6[42] <= <GND>
data_outb6[43] <= <GND>
data_outb6[44] <= <GND>
data_outb6[45] <= <GND>
data_outb6[46] <= <GND>
data_outb6[47] <= <GND>
data_outb6[48] <= <GND>
data_outb6[49] <= <GND>
data_outb6[50] <= <GND>
data_outb6[51] <= <GND>
data_outb6[52] <= <GND>
data_outb6[53] <= <GND>
data_outb6[54] <= <GND>
data_outb6[55] <= <GND>
data_outb6[56] <= <GND>
data_outb6[57] <= <GND>
data_outb6[58] <= <GND>
data_outb6[59] <= <GND>
data_outb6[60] <= <GND>
data_outb6[61] <= <GND>
data_outb6[62] <= <GND>
data_outb6[63] <= <GND>
sop_outb6 <= <GND>
eop_outb6 <= <GND>
err_outb6 <= <GND>
prty_outb6 <= <GND>
mod_outb6[0] <= <GND>
mod_outb6[1] <= <GND>
mod_outb6[2] <= <GND>
mod_outb6[3] <= <GND>
custom_inb6[0] => ~NO_FANOUT~
custom_inb6[1] => ~NO_FANOUT~
custom_inb6[2] => ~NO_FANOUT~
custom_inb6[3] => ~NO_FANOUT~
custom_inb6[4] => ~NO_FANOUT~
custom_inb6[5] => ~NO_FANOUT~
custom_inb6[6] => ~NO_FANOUT~
custom_inb6[7] => ~NO_FANOUT~
custom_inb6[8] => ~NO_FANOUT~
custom_inb6[9] => ~NO_FANOUT~
custom_inb6[10] => ~NO_FANOUT~
custom_inb6[11] => ~NO_FANOUT~
custom_inb6[12] => ~NO_FANOUT~
custom_inb6[13] => ~NO_FANOUT~
custom_inb6[14] => ~NO_FANOUT~
custom_inb6[15] => ~NO_FANOUT~
custom_inb6[16] => ~NO_FANOUT~
custom_inb6[17] => ~NO_FANOUT~
custom_inb6[18] => ~NO_FANOUT~
custom_inb6[19] => ~NO_FANOUT~
custom_inb6[20] => ~NO_FANOUT~
custom_inb6[21] => ~NO_FANOUT~
custom_inb6[22] => ~NO_FANOUT~
custom_inb6[23] => ~NO_FANOUT~
custom_inb6[24] => ~NO_FANOUT~
custom_inb6[25] => ~NO_FANOUT~
custom_inb6[26] => ~NO_FANOUT~
custom_inb6[27] => ~NO_FANOUT~
custom_inb6[28] => ~NO_FANOUT~
custom_inb6[29] => ~NO_FANOUT~
custom_inb6[30] => ~NO_FANOUT~
custom_inb6[31] => ~NO_FANOUT~
custom_outb6[0] <= <GND>
custom_outb6[1] <= <GND>
custom_outb6[2] <= <GND>
custom_outb6[3] <= <GND>
custom_outb6[4] <= <GND>
custom_outb6[5] <= <GND>
custom_outb6[6] <= <GND>
custom_outb6[7] <= <GND>
custom_outb6[8] <= <GND>
custom_outb6[9] <= <GND>
custom_outb6[10] <= <GND>
custom_outb6[11] <= <GND>
custom_outb6[12] <= <GND>
custom_outb6[13] <= <GND>
custom_outb6[14] <= <GND>
custom_outb6[15] <= <GND>
custom_outb6[16] <= <GND>
custom_outb6[17] <= <GND>
custom_outb6[18] <= <GND>
custom_outb6[19] <= <GND>
custom_outb6[20] <= <GND>
custom_outb6[21] <= <GND>
custom_outb6[22] <= <GND>
custom_outb6[23] <= <GND>
custom_outb6[24] <= <GND>
custom_outb6[25] <= <GND>
custom_outb6[26] <= <GND>
custom_outb6[27] <= <GND>
custom_outb6[28] <= <GND>
custom_outb6[29] <= <GND>
custom_outb6[30] <= <GND>
custom_outb6[31] <= <GND>
custom_ina6[0] => ~NO_FANOUT~
custom_ina6[1] => ~NO_FANOUT~
custom_ina6[2] => ~NO_FANOUT~
custom_ina6[3] => ~NO_FANOUT~
custom_ina6[4] => ~NO_FANOUT~
custom_ina6[5] => ~NO_FANOUT~
custom_ina6[6] => ~NO_FANOUT~
custom_ina6[7] => ~NO_FANOUT~
custom_ina6[8] => ~NO_FANOUT~
custom_ina6[9] => ~NO_FANOUT~
custom_ina6[10] => ~NO_FANOUT~
custom_ina6[11] => ~NO_FANOUT~
custom_ina6[12] => ~NO_FANOUT~
custom_ina6[13] => ~NO_FANOUT~
custom_ina6[14] => ~NO_FANOUT~
custom_ina6[15] => ~NO_FANOUT~
custom_ina6[16] => ~NO_FANOUT~
custom_ina6[17] => ~NO_FANOUT~
custom_ina6[18] => ~NO_FANOUT~
custom_ina6[19] => ~NO_FANOUT~
custom_ina6[20] => ~NO_FANOUT~
custom_ina6[21] => ~NO_FANOUT~
custom_ina6[22] => ~NO_FANOUT~
custom_ina6[23] => ~NO_FANOUT~
custom_ina6[24] => ~NO_FANOUT~
custom_ina6[25] => ~NO_FANOUT~
custom_ina6[26] => ~NO_FANOUT~
custom_ina6[27] => ~NO_FANOUT~
custom_ina6[28] => ~NO_FANOUT~
custom_ina6[29] => ~NO_FANOUT~
custom_ina6[30] => ~NO_FANOUT~
custom_ina6[31] => ~NO_FANOUT~
custom_outa6[0] <= <GND>
custom_outa6[1] <= <GND>
custom_outa6[2] <= <GND>
custom_outa6[3] <= <GND>
custom_outa6[4] <= <GND>
custom_outa6[5] <= <GND>
custom_outa6[6] <= <GND>
custom_outa6[7] <= <GND>
custom_outa6[8] <= <GND>
custom_outa6[9] <= <GND>
custom_outa6[10] <= <GND>
custom_outa6[11] <= <GND>
custom_outa6[12] <= <GND>
custom_outa6[13] <= <GND>
custom_outa6[14] <= <GND>
custom_outa6[15] <= <GND>
custom_outa6[16] <= <GND>
custom_outa6[17] <= <GND>
custom_outa6[18] <= <GND>
custom_outa6[19] <= <GND>
custom_outa6[20] <= <GND>
custom_outa6[21] <= <GND>
custom_outa6[22] <= <GND>
custom_outa6[23] <= <GND>
custom_outa6[24] <= <GND>
custom_outa6[25] <= <GND>
custom_outa6[26] <= <GND>
custom_outa6[27] <= <GND>
custom_outa6[28] <= <GND>
custom_outa6[29] <= <GND>
custom_outa6[30] <= <GND>
custom_outa6[31] <= <GND>
fov_outa6 <= <GND>
clkb6 => ~NO_FANOUT~
resetb6 => ~NO_FANOUT~
dpav_inb7[0] => ~NO_FANOUT~
dpav_inb7[1] => ~NO_FANOUT~
dpav_inb7[2] => ~NO_FANOUT~
dpav_inb7[3] => ~NO_FANOUT~
dpav_inb7[4] => ~NO_FANOUT~
dpav_inb7[5] => ~NO_FANOUT~
dpav_inb7[6] => ~NO_FANOUT~
dpav_inb7[7] => ~NO_FANOUT~
ppav_inb7 => ~NO_FANOUT~
spav_inb7 => ~NO_FANOUT~
dav_inb7 => ~NO_FANOUT~
addr_outb7[0] <= <GND>
addr_outb7[1] <= <GND>
addr_outb7[2] <= <GND>
addr_outb7[3] <= <GND>
addr_outb7[4] <= <GND>
addr_outb7[5] <= <GND>
addr_outb7[6] <= <GND>
addr_outb7[7] <= <GND>
dpav_outb7[0] <= <GND>
dpav_outb7[1] <= <GND>
dpav_outb7[2] <= <GND>
dpav_outb7[3] <= <GND>
dpav_outb7[4] <= <GND>
dpav_outb7[5] <= <GND>
dpav_outb7[6] <= <GND>
dpav_outb7[7] <= <GND>
ppav_outb7 <= <GND>
spav_outb7 <= <GND>
dav_outb7 <= <GND>
addr_inb7[0] => ~NO_FANOUT~
addr_inb7[1] => ~NO_FANOUT~
addr_inb7[2] => ~NO_FANOUT~
addr_inb7[3] => ~NO_FANOUT~
addr_inb7[4] => ~NO_FANOUT~
addr_inb7[5] => ~NO_FANOUT~
addr_inb7[6] => ~NO_FANOUT~
addr_inb7[7] => ~NO_FANOUT~
wr_outb7 <= <GND>
rd_inb7 => ~NO_FANOUT~
val_outb7 <= <GND>
sx_outb7 <= <GND>
data_outb7[0] <= <GND>
data_outb7[1] <= <GND>
data_outb7[2] <= <GND>
data_outb7[3] <= <GND>
data_outb7[4] <= <GND>
data_outb7[5] <= <GND>
data_outb7[6] <= <GND>
data_outb7[7] <= <GND>
data_outb7[8] <= <GND>
data_outb7[9] <= <GND>
data_outb7[10] <= <GND>
data_outb7[11] <= <GND>
data_outb7[12] <= <GND>
data_outb7[13] <= <GND>
data_outb7[14] <= <GND>
data_outb7[15] <= <GND>
data_outb7[16] <= <GND>
data_outb7[17] <= <GND>
data_outb7[18] <= <GND>
data_outb7[19] <= <GND>
data_outb7[20] <= <GND>
data_outb7[21] <= <GND>
data_outb7[22] <= <GND>
data_outb7[23] <= <GND>
data_outb7[24] <= <GND>
data_outb7[25] <= <GND>
data_outb7[26] <= <GND>
data_outb7[27] <= <GND>
data_outb7[28] <= <GND>
data_outb7[29] <= <GND>
data_outb7[30] <= <GND>
data_outb7[31] <= <GND>
data_outb7[32] <= <GND>
data_outb7[33] <= <GND>
data_outb7[34] <= <GND>
data_outb7[35] <= <GND>
data_outb7[36] <= <GND>
data_outb7[37] <= <GND>
data_outb7[38] <= <GND>
data_outb7[39] <= <GND>
data_outb7[40] <= <GND>
data_outb7[41] <= <GND>
data_outb7[42] <= <GND>
data_outb7[43] <= <GND>
data_outb7[44] <= <GND>
data_outb7[45] <= <GND>
data_outb7[46] <= <GND>
data_outb7[47] <= <GND>
data_outb7[48] <= <GND>
data_outb7[49] <= <GND>
data_outb7[50] <= <GND>
data_outb7[51] <= <GND>
data_outb7[52] <= <GND>
data_outb7[53] <= <GND>
data_outb7[54] <= <GND>
data_outb7[55] <= <GND>
data_outb7[56] <= <GND>
data_outb7[57] <= <GND>
data_outb7[58] <= <GND>
data_outb7[59] <= <GND>
data_outb7[60] <= <GND>
data_outb7[61] <= <GND>
data_outb7[62] <= <GND>
data_outb7[63] <= <GND>
sop_outb7 <= <GND>
eop_outb7 <= <GND>
err_outb7 <= <GND>
prty_outb7 <= <GND>
mod_outb7[0] <= <GND>
mod_outb7[1] <= <GND>
mod_outb7[2] <= <GND>
mod_outb7[3] <= <GND>
custom_inb7[0] => ~NO_FANOUT~
custom_inb7[1] => ~NO_FANOUT~
custom_inb7[2] => ~NO_FANOUT~
custom_inb7[3] => ~NO_FANOUT~
custom_inb7[4] => ~NO_FANOUT~
custom_inb7[5] => ~NO_FANOUT~
custom_inb7[6] => ~NO_FANOUT~
custom_inb7[7] => ~NO_FANOUT~
custom_inb7[8] => ~NO_FANOUT~
custom_inb7[9] => ~NO_FANOUT~
custom_inb7[10] => ~NO_FANOUT~
custom_inb7[11] => ~NO_FANOUT~
custom_inb7[12] => ~NO_FANOUT~
custom_inb7[13] => ~NO_FANOUT~
custom_inb7[14] => ~NO_FANOUT~
custom_inb7[15] => ~NO_FANOUT~
custom_inb7[16] => ~NO_FANOUT~
custom_inb7[17] => ~NO_FANOUT~
custom_inb7[18] => ~NO_FANOUT~
custom_inb7[19] => ~NO_FANOUT~
custom_inb7[20] => ~NO_FANOUT~
custom_inb7[21] => ~NO_FANOUT~
custom_inb7[22] => ~NO_FANOUT~
custom_inb7[23] => ~NO_FANOUT~
custom_inb7[24] => ~NO_FANOUT~
custom_inb7[25] => ~NO_FANOUT~
custom_inb7[26] => ~NO_FANOUT~
custom_inb7[27] => ~NO_FANOUT~
custom_inb7[28] => ~NO_FANOUT~
custom_inb7[29] => ~NO_FANOUT~
custom_inb7[30] => ~NO_FANOUT~
custom_inb7[31] => ~NO_FANOUT~
custom_outb7[0] <= <GND>
custom_outb7[1] <= <GND>
custom_outb7[2] <= <GND>
custom_outb7[3] <= <GND>
custom_outb7[4] <= <GND>
custom_outb7[5] <= <GND>
custom_outb7[6] <= <GND>
custom_outb7[7] <= <GND>
custom_outb7[8] <= <GND>
custom_outb7[9] <= <GND>
custom_outb7[10] <= <GND>
custom_outb7[11] <= <GND>
custom_outb7[12] <= <GND>
custom_outb7[13] <= <GND>
custom_outb7[14] <= <GND>
custom_outb7[15] <= <GND>
custom_outb7[16] <= <GND>
custom_outb7[17] <= <GND>
custom_outb7[18] <= <GND>
custom_outb7[19] <= <GND>
custom_outb7[20] <= <GND>
custom_outb7[21] <= <GND>
custom_outb7[22] <= <GND>
custom_outb7[23] <= <GND>
custom_outb7[24] <= <GND>
custom_outb7[25] <= <GND>
custom_outb7[26] <= <GND>
custom_outb7[27] <= <GND>
custom_outb7[28] <= <GND>
custom_outb7[29] <= <GND>
custom_outb7[30] <= <GND>
custom_outb7[31] <= <GND>
custom_ina7[0] => ~NO_FANOUT~
custom_ina7[1] => ~NO_FANOUT~
custom_ina7[2] => ~NO_FANOUT~
custom_ina7[3] => ~NO_FANOUT~
custom_ina7[4] => ~NO_FANOUT~
custom_ina7[5] => ~NO_FANOUT~
custom_ina7[6] => ~NO_FANOUT~
custom_ina7[7] => ~NO_FANOUT~
custom_ina7[8] => ~NO_FANOUT~
custom_ina7[9] => ~NO_FANOUT~
custom_ina7[10] => ~NO_FANOUT~
custom_ina7[11] => ~NO_FANOUT~
custom_ina7[12] => ~NO_FANOUT~
custom_ina7[13] => ~NO_FANOUT~
custom_ina7[14] => ~NO_FANOUT~
custom_ina7[15] => ~NO_FANOUT~
custom_ina7[16] => ~NO_FANOUT~
custom_ina7[17] => ~NO_FANOUT~
custom_ina7[18] => ~NO_FANOUT~
custom_ina7[19] => ~NO_FANOUT~
custom_ina7[20] => ~NO_FANOUT~
custom_ina7[21] => ~NO_FANOUT~
custom_ina7[22] => ~NO_FANOUT~
custom_ina7[23] => ~NO_FANOUT~
custom_ina7[24] => ~NO_FANOUT~
custom_ina7[25] => ~NO_FANOUT~
custom_ina7[26] => ~NO_FANOUT~
custom_ina7[27] => ~NO_FANOUT~
custom_ina7[28] => ~NO_FANOUT~
custom_ina7[29] => ~NO_FANOUT~
custom_ina7[30] => ~NO_FANOUT~
custom_ina7[31] => ~NO_FANOUT~
custom_outa7[0] <= <GND>
custom_outa7[1] <= <GND>
custom_outa7[2] <= <GND>
custom_outa7[3] <= <GND>
custom_outa7[4] <= <GND>
custom_outa7[5] <= <GND>
custom_outa7[6] <= <GND>
custom_outa7[7] <= <GND>
custom_outa7[8] <= <GND>
custom_outa7[9] <= <GND>
custom_outa7[10] <= <GND>
custom_outa7[11] <= <GND>
custom_outa7[12] <= <GND>
custom_outa7[13] <= <GND>
custom_outa7[14] <= <GND>
custom_outa7[15] <= <GND>
custom_outa7[16] <= <GND>
custom_outa7[17] <= <GND>
custom_outa7[18] <= <GND>
custom_outa7[19] <= <GND>
custom_outa7[20] <= <GND>
custom_outa7[21] <= <GND>
custom_outa7[22] <= <GND>
custom_outa7[23] <= <GND>
custom_outa7[24] <= <GND>
custom_outa7[25] <= <GND>
custom_outa7[26] <= <GND>
custom_outa7[27] <= <GND>
custom_outa7[28] <= <GND>
custom_outa7[29] <= <GND>
custom_outa7[30] <= <GND>
custom_outa7[31] <= <GND>
fov_outa7 <= <GND>
clkb7 => ~NO_FANOUT~
resetb7 => ~NO_FANOUT~
dpav_inb8[0] => ~NO_FANOUT~
dpav_inb8[1] => ~NO_FANOUT~
dpav_inb8[2] => ~NO_FANOUT~
dpav_inb8[3] => ~NO_FANOUT~
dpav_inb8[4] => ~NO_FANOUT~
dpav_inb8[5] => ~NO_FANOUT~
dpav_inb8[6] => ~NO_FANOUT~
dpav_inb8[7] => ~NO_FANOUT~
ppav_inb8 => ~NO_FANOUT~
spav_inb8 => ~NO_FANOUT~
dav_inb8 => ~NO_FANOUT~
addr_outb8[0] <= <GND>
addr_outb8[1] <= <GND>
addr_outb8[2] <= <GND>
addr_outb8[3] <= <GND>
addr_outb8[4] <= <GND>
addr_outb8[5] <= <GND>
addr_outb8[6] <= <GND>
addr_outb8[7] <= <GND>
dpav_outb8[0] <= <GND>
dpav_outb8[1] <= <GND>
dpav_outb8[2] <= <GND>
dpav_outb8[3] <= <GND>
dpav_outb8[4] <= <GND>
dpav_outb8[5] <= <GND>
dpav_outb8[6] <= <GND>
dpav_outb8[7] <= <GND>
ppav_outb8 <= <GND>
spav_outb8 <= <GND>
dav_outb8 <= <GND>
addr_inb8[0] => ~NO_FANOUT~
addr_inb8[1] => ~NO_FANOUT~
addr_inb8[2] => ~NO_FANOUT~
addr_inb8[3] => ~NO_FANOUT~
addr_inb8[4] => ~NO_FANOUT~
addr_inb8[5] => ~NO_FANOUT~
addr_inb8[6] => ~NO_FANOUT~
addr_inb8[7] => ~NO_FANOUT~
wr_outb8 <= <GND>
rd_inb8 => ~NO_FANOUT~
val_outb8 <= <GND>
sx_outb8 <= <GND>
data_outb8[0] <= <GND>
data_outb8[1] <= <GND>
data_outb8[2] <= <GND>
data_outb8[3] <= <GND>
data_outb8[4] <= <GND>
data_outb8[5] <= <GND>
data_outb8[6] <= <GND>
data_outb8[7] <= <GND>
data_outb8[8] <= <GND>
data_outb8[9] <= <GND>
data_outb8[10] <= <GND>
data_outb8[11] <= <GND>
data_outb8[12] <= <GND>
data_outb8[13] <= <GND>
data_outb8[14] <= <GND>
data_outb8[15] <= <GND>
data_outb8[16] <= <GND>
data_outb8[17] <= <GND>
data_outb8[18] <= <GND>
data_outb8[19] <= <GND>
data_outb8[20] <= <GND>
data_outb8[21] <= <GND>
data_outb8[22] <= <GND>
data_outb8[23] <= <GND>
data_outb8[24] <= <GND>
data_outb8[25] <= <GND>
data_outb8[26] <= <GND>
data_outb8[27] <= <GND>
data_outb8[28] <= <GND>
data_outb8[29] <= <GND>
data_outb8[30] <= <GND>
data_outb8[31] <= <GND>
data_outb8[32] <= <GND>
data_outb8[33] <= <GND>
data_outb8[34] <= <GND>
data_outb8[35] <= <GND>
data_outb8[36] <= <GND>
data_outb8[37] <= <GND>
data_outb8[38] <= <GND>
data_outb8[39] <= <GND>
data_outb8[40] <= <GND>
data_outb8[41] <= <GND>
data_outb8[42] <= <GND>
data_outb8[43] <= <GND>
data_outb8[44] <= <GND>
data_outb8[45] <= <GND>
data_outb8[46] <= <GND>
data_outb8[47] <= <GND>
data_outb8[48] <= <GND>
data_outb8[49] <= <GND>
data_outb8[50] <= <GND>
data_outb8[51] <= <GND>
data_outb8[52] <= <GND>
data_outb8[53] <= <GND>
data_outb8[54] <= <GND>
data_outb8[55] <= <GND>
data_outb8[56] <= <GND>
data_outb8[57] <= <GND>
data_outb8[58] <= <GND>
data_outb8[59] <= <GND>
data_outb8[60] <= <GND>
data_outb8[61] <= <GND>
data_outb8[62] <= <GND>
data_outb8[63] <= <GND>
sop_outb8 <= <GND>
eop_outb8 <= <GND>
err_outb8 <= <GND>
prty_outb8 <= <GND>
mod_outb8[0] <= <GND>
mod_outb8[1] <= <GND>
mod_outb8[2] <= <GND>
mod_outb8[3] <= <GND>
custom_inb8[0] => ~NO_FANOUT~
custom_inb8[1] => ~NO_FANOUT~
custom_inb8[2] => ~NO_FANOUT~
custom_inb8[3] => ~NO_FANOUT~
custom_inb8[4] => ~NO_FANOUT~
custom_inb8[5] => ~NO_FANOUT~
custom_inb8[6] => ~NO_FANOUT~
custom_inb8[7] => ~NO_FANOUT~
custom_inb8[8] => ~NO_FANOUT~
custom_inb8[9] => ~NO_FANOUT~
custom_inb8[10] => ~NO_FANOUT~
custom_inb8[11] => ~NO_FANOUT~
custom_inb8[12] => ~NO_FANOUT~
custom_inb8[13] => ~NO_FANOUT~
custom_inb8[14] => ~NO_FANOUT~
custom_inb8[15] => ~NO_FANOUT~
custom_inb8[16] => ~NO_FANOUT~
custom_inb8[17] => ~NO_FANOUT~
custom_inb8[18] => ~NO_FANOUT~
custom_inb8[19] => ~NO_FANOUT~
custom_inb8[20] => ~NO_FANOUT~
custom_inb8[21] => ~NO_FANOUT~
custom_inb8[22] => ~NO_FANOUT~
custom_inb8[23] => ~NO_FANOUT~
custom_inb8[24] => ~NO_FANOUT~
custom_inb8[25] => ~NO_FANOUT~
custom_inb8[26] => ~NO_FANOUT~
custom_inb8[27] => ~NO_FANOUT~
custom_inb8[28] => ~NO_FANOUT~
custom_inb8[29] => ~NO_FANOUT~
custom_inb8[30] => ~NO_FANOUT~
custom_inb8[31] => ~NO_FANOUT~
custom_outb8[0] <= <GND>
custom_outb8[1] <= <GND>
custom_outb8[2] <= <GND>
custom_outb8[3] <= <GND>
custom_outb8[4] <= <GND>
custom_outb8[5] <= <GND>
custom_outb8[6] <= <GND>
custom_outb8[7] <= <GND>
custom_outb8[8] <= <GND>
custom_outb8[9] <= <GND>
custom_outb8[10] <= <GND>
custom_outb8[11] <= <GND>
custom_outb8[12] <= <GND>
custom_outb8[13] <= <GND>
custom_outb8[14] <= <GND>
custom_outb8[15] <= <GND>
custom_outb8[16] <= <GND>
custom_outb8[17] <= <GND>
custom_outb8[18] <= <GND>
custom_outb8[19] <= <GND>
custom_outb8[20] <= <GND>
custom_outb8[21] <= <GND>
custom_outb8[22] <= <GND>
custom_outb8[23] <= <GND>
custom_outb8[24] <= <GND>
custom_outb8[25] <= <GND>
custom_outb8[26] <= <GND>
custom_outb8[27] <= <GND>
custom_outb8[28] <= <GND>
custom_outb8[29] <= <GND>
custom_outb8[30] <= <GND>
custom_outb8[31] <= <GND>
custom_ina8[0] => ~NO_FANOUT~
custom_ina8[1] => ~NO_FANOUT~
custom_ina8[2] => ~NO_FANOUT~
custom_ina8[3] => ~NO_FANOUT~
custom_ina8[4] => ~NO_FANOUT~
custom_ina8[5] => ~NO_FANOUT~
custom_ina8[6] => ~NO_FANOUT~
custom_ina8[7] => ~NO_FANOUT~
custom_ina8[8] => ~NO_FANOUT~
custom_ina8[9] => ~NO_FANOUT~
custom_ina8[10] => ~NO_FANOUT~
custom_ina8[11] => ~NO_FANOUT~
custom_ina8[12] => ~NO_FANOUT~
custom_ina8[13] => ~NO_FANOUT~
custom_ina8[14] => ~NO_FANOUT~
custom_ina8[15] => ~NO_FANOUT~
custom_ina8[16] => ~NO_FANOUT~
custom_ina8[17] => ~NO_FANOUT~
custom_ina8[18] => ~NO_FANOUT~
custom_ina8[19] => ~NO_FANOUT~
custom_ina8[20] => ~NO_FANOUT~
custom_ina8[21] => ~NO_FANOUT~
custom_ina8[22] => ~NO_FANOUT~
custom_ina8[23] => ~NO_FANOUT~
custom_ina8[24] => ~NO_FANOUT~
custom_ina8[25] => ~NO_FANOUT~
custom_ina8[26] => ~NO_FANOUT~
custom_ina8[27] => ~NO_FANOUT~
custom_ina8[28] => ~NO_FANOUT~
custom_ina8[29] => ~NO_FANOUT~
custom_ina8[30] => ~NO_FANOUT~
custom_ina8[31] => ~NO_FANOUT~
custom_outa8[0] <= <GND>
custom_outa8[1] <= <GND>
custom_outa8[2] <= <GND>
custom_outa8[3] <= <GND>
custom_outa8[4] <= <GND>
custom_outa8[5] <= <GND>
custom_outa8[6] <= <GND>
custom_outa8[7] <= <GND>
custom_outa8[8] <= <GND>
custom_outa8[9] <= <GND>
custom_outa8[10] <= <GND>
custom_outa8[11] <= <GND>
custom_outa8[12] <= <GND>
custom_outa8[13] <= <GND>
custom_outa8[14] <= <GND>
custom_outa8[15] <= <GND>
custom_outa8[16] <= <GND>
custom_outa8[17] <= <GND>
custom_outa8[18] <= <GND>
custom_outa8[19] <= <GND>
custom_outa8[20] <= <GND>
custom_outa8[21] <= <GND>
custom_outa8[22] <= <GND>
custom_outa8[23] <= <GND>
custom_outa8[24] <= <GND>
custom_outa8[25] <= <GND>
custom_outa8[26] <= <GND>
custom_outa8[27] <= <GND>
custom_outa8[28] <= <GND>
custom_outa8[29] <= <GND>
custom_outa8[30] <= <GND>
custom_outa8[31] <= <GND>
fov_outa8 <= <GND>
clkb8 => ~NO_FANOUT~
resetb8 => ~NO_FANOUT~


|LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx
pIO_A.MASTER_FULL_THRESH[0] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[0]
pIO_A.MASTER_FULL_THRESH[1] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[1]
pIO_A.MASTER_FULL_THRESH[2] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[2]
pIO_A.MASTER_FULL_THRESH[3] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[3]
pIO_A.MASTER_FULL_THRESH[4] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[4]
pIO_A.MASTER_FULL_THRESH[5] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[5]
pIO_A.MASTER_FULL_THRESH[6] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[6]
pIO_A.MASTER_FULL_THRESH[7] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[7]
pIO_A.MASTER_FULL_THRESH[8] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[8]
pIO_A.MASTER_FULL_THRESH[9] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[9]
pIO_A.MASTER_FULL_THRESH[10] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[10]
pIO_A.MASTER_FULL_THRESH[11] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[11]
pIO_A.MASTER_FULL_THRESH[12] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[12]
pIO_A.MASTER_FULL_THRESH[13] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[13]
pIO_A.MASTER_FULL_THRESH[14] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[14]
pIO_A.MASTER_FULL_THRESH[15] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.MASTER_FULL_THRESH[15]
pIO_A.EMPTY_OFF_THRESH[0] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[0]
pIO_A.EMPTY_OFF_THRESH[1] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[1]
pIO_A.EMPTY_OFF_THRESH[2] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[2]
pIO_A.EMPTY_OFF_THRESH[3] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[3]
pIO_A.EMPTY_OFF_THRESH[4] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[4]
pIO_A.EMPTY_OFF_THRESH[5] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[5]
pIO_A.EMPTY_OFF_THRESH[6] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[6]
pIO_A.EMPTY_OFF_THRESH[7] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[7]
pIO_A.EMPTY_OFF_THRESH[8] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[8]
pIO_A.EMPTY_OFF_THRESH[9] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[9]
pIO_A.EMPTY_OFF_THRESH[10] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[10]
pIO_A.EMPTY_OFF_THRESH[11] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[11]
pIO_A.EMPTY_OFF_THRESH[12] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[12]
pIO_A.EMPTY_OFF_THRESH[13] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[13]
pIO_A.EMPTY_OFF_THRESH[14] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[14]
pIO_A.EMPTY_OFF_THRESH[15] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_OFF_THRESH[15]
pIO_A.EMPTY_ON_THRESH[0] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[0]
pIO_A.EMPTY_ON_THRESH[1] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[1]
pIO_A.EMPTY_ON_THRESH[2] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[2]
pIO_A.EMPTY_ON_THRESH[3] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[3]
pIO_A.EMPTY_ON_THRESH[4] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[4]
pIO_A.EMPTY_ON_THRESH[5] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[5]
pIO_A.EMPTY_ON_THRESH[6] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[6]
pIO_A.EMPTY_ON_THRESH[7] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[7]
pIO_A.EMPTY_ON_THRESH[8] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[8]
pIO_A.EMPTY_ON_THRESH[9] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[9]
pIO_A.EMPTY_ON_THRESH[10] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[10]
pIO_A.EMPTY_ON_THRESH[11] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[11]
pIO_A.EMPTY_ON_THRESH[12] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[12]
pIO_A.EMPTY_ON_THRESH[13] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[13]
pIO_A.EMPTY_ON_THRESH[14] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[14]
pIO_A.EMPTY_ON_THRESH[15] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.EMPTY_ON_THRESH[15]
pIO_A.FULL_OFF_THRESH[0] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[0]
pIO_A.FULL_OFF_THRESH[1] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[1]
pIO_A.FULL_OFF_THRESH[2] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[2]
pIO_A.FULL_OFF_THRESH[3] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[3]
pIO_A.FULL_OFF_THRESH[4] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[4]
pIO_A.FULL_OFF_THRESH[5] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[5]
pIO_A.FULL_OFF_THRESH[6] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[6]
pIO_A.FULL_OFF_THRESH[7] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[7]
pIO_A.FULL_OFF_THRESH[8] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[8]
pIO_A.FULL_OFF_THRESH[9] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[9]
pIO_A.FULL_OFF_THRESH[10] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[10]
pIO_A.FULL_OFF_THRESH[11] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[11]
pIO_A.FULL_OFF_THRESH[12] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[12]
pIO_A.FULL_OFF_THRESH[13] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[13]
pIO_A.FULL_OFF_THRESH[14] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[14]
pIO_A.FULL_OFF_THRESH[15] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_OFF_THRESH[15]
pIO_A.FULL_ON_THRESH[0] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[0]
pIO_A.FULL_ON_THRESH[1] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[1]
pIO_A.FULL_ON_THRESH[2] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[2]
pIO_A.FULL_ON_THRESH[3] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[3]
pIO_A.FULL_ON_THRESH[4] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[4]
pIO_A.FULL_ON_THRESH[5] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[5]
pIO_A.FULL_ON_THRESH[6] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[6]
pIO_A.FULL_ON_THRESH[7] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[7]
pIO_A.FULL_ON_THRESH[8] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[8]
pIO_A.FULL_ON_THRESH[9] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[9]
pIO_A.FULL_ON_THRESH[10] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[10]
pIO_A.FULL_ON_THRESH[11] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[11]
pIO_A.FULL_ON_THRESH[12] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[12]
pIO_A.FULL_ON_THRESH[13] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[13]
pIO_A.FULL_ON_THRESH[14] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[14]
pIO_A.FULL_ON_THRESH[15] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FULL_ON_THRESH[15]
pIO_A.REMOTE_BURST[0] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[0]
pIO_A.REMOTE_BURST[1] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[1]
pIO_A.REMOTE_BURST[2] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[2]
pIO_A.REMOTE_BURST[3] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[3]
pIO_A.REMOTE_BURST[4] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[4]
pIO_A.REMOTE_BURST[5] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[5]
pIO_A.REMOTE_BURST[6] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[6]
pIO_A.REMOTE_BURST[7] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[7]
pIO_A.REMOTE_BURST[8] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[8]
pIO_A.REMOTE_BURST[9] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[9]
pIO_A.REMOTE_BURST[10] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[10]
pIO_A.REMOTE_BURST[11] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[11]
pIO_A.REMOTE_BURST[12] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[12]
pIO_A.REMOTE_BURST[13] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[13]
pIO_A.REMOTE_BURST[14] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[14]
pIO_A.REMOTE_BURST[15] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.REMOTE_BURST[15]
pIO_A.FIFO_BURST[0] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[0]
pIO_A.FIFO_BURST[1] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[1]
pIO_A.FIFO_BURST[2] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[2]
pIO_A.FIFO_BURST[3] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[3]
pIO_A.FIFO_BURST[4] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[4]
pIO_A.FIFO_BURST[5] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[5]
pIO_A.FIFO_BURST[6] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[6]
pIO_A.FIFO_BURST[7] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[7]
pIO_A.FIFO_BURST[8] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[8]
pIO_A.FIFO_BURST[9] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[9]
pIO_A.FIFO_BURST[10] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[10]
pIO_A.FIFO_BURST[11] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[11]
pIO_A.FIFO_BURST[12] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[12]
pIO_A.FIFO_BURST[13] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[13]
pIO_A.FIFO_BURST[14] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[14]
pIO_A.FIFO_BURST[15] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.pIO.FIFO_BURST[15]
pIO_B[8].MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[0] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[1] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[2] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[3] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[4] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[5] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[6] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[7] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[8] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[9] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[10] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[11] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[12] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[13] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[14] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[15] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[0] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[1] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[2] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[3] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[4] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[5] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[6] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[7] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[8] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[9] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[10] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[11] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[12] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[13] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[14] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[15] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[0] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[1] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[2] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[3] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[4] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[5] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[6] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[7] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[8] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[9] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[10] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[11] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[12] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[13] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[14] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[15] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[0] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[1] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[2] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[3] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[4] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[5] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[6] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[7] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[8] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[9] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[10] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[11] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[12] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[13] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[14] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[15] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[0] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[1] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[2] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[3] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[4] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[5] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[6] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[7] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[8] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[9] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[10] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[11] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[12] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[13] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[14] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[15] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[0] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[1] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[2] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[3] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[4] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[5] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[6] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[7] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[8] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[9] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[10] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[11] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[12] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[13] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[14] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[15] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[0] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[1] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[2] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[3] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[4] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[5] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[6] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[7] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[8] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[9] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[10] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[11] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[12] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[13] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[14] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[15] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[0] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[1] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[2] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[3] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[4] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[5] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[6] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[7] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[8] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[9] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[10] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[11] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[12] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[13] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[14] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[15] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[0] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[1] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[2] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[3] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[4] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[5] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[6] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[7] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[8] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[9] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[10] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[11] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[12] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[13] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[14] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[15] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[0] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[1] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[2] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[3] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[4] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[5] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[6] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[7] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[8] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[9] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[10] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[11] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[12] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[13] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[14] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[15] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[0] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[1] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[2] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[3] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[4] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[5] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[6] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[7] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[8] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[9] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[10] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[11] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[12] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[13] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[14] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[15] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[0] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[1] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[2] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[3] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[4] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[5] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[6] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[7] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[8] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[9] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[10] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[11] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[12] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[13] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[14] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[15] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[0] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[1] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[2] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[3] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[4] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[5] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[6] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[7] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[8] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[9] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[10] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[11] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[12] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[13] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[14] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[15] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[0] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[1] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[2] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[3] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[4] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[5] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[6] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[7] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[8] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[9] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[10] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[11] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[12] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[13] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[14] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[15] => ~NO_FANOUT~
pIO_B[1].MASTER_FULL_THRESH[0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[0]
pIO_B[1].MASTER_FULL_THRESH[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[1]
pIO_B[1].MASTER_FULL_THRESH[2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[2]
pIO_B[1].MASTER_FULL_THRESH[3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[3]
pIO_B[1].MASTER_FULL_THRESH[4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[4]
pIO_B[1].MASTER_FULL_THRESH[5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[5]
pIO_B[1].MASTER_FULL_THRESH[6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[6]
pIO_B[1].MASTER_FULL_THRESH[7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[7]
pIO_B[1].MASTER_FULL_THRESH[8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[8]
pIO_B[1].MASTER_FULL_THRESH[9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[9]
pIO_B[1].MASTER_FULL_THRESH[10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[10]
pIO_B[1].MASTER_FULL_THRESH[11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[11]
pIO_B[1].MASTER_FULL_THRESH[12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[12]
pIO_B[1].MASTER_FULL_THRESH[13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[13]
pIO_B[1].MASTER_FULL_THRESH[14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[14]
pIO_B[1].MASTER_FULL_THRESH[15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[15]
pIO_B[1].EMPTY_OFF_THRESH[0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[0]
pIO_B[1].EMPTY_OFF_THRESH[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[1]
pIO_B[1].EMPTY_OFF_THRESH[2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[2]
pIO_B[1].EMPTY_OFF_THRESH[3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[3]
pIO_B[1].EMPTY_OFF_THRESH[4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[4]
pIO_B[1].EMPTY_OFF_THRESH[5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[5]
pIO_B[1].EMPTY_OFF_THRESH[6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[6]
pIO_B[1].EMPTY_OFF_THRESH[7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[7]
pIO_B[1].EMPTY_OFF_THRESH[8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[8]
pIO_B[1].EMPTY_OFF_THRESH[9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[9]
pIO_B[1].EMPTY_OFF_THRESH[10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[10]
pIO_B[1].EMPTY_OFF_THRESH[11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[11]
pIO_B[1].EMPTY_OFF_THRESH[12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[12]
pIO_B[1].EMPTY_OFF_THRESH[13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[13]
pIO_B[1].EMPTY_OFF_THRESH[14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[14]
pIO_B[1].EMPTY_OFF_THRESH[15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[15]
pIO_B[1].EMPTY_ON_THRESH[0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[0]
pIO_B[1].EMPTY_ON_THRESH[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[1]
pIO_B[1].EMPTY_ON_THRESH[2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[2]
pIO_B[1].EMPTY_ON_THRESH[3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[3]
pIO_B[1].EMPTY_ON_THRESH[4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[4]
pIO_B[1].EMPTY_ON_THRESH[5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[5]
pIO_B[1].EMPTY_ON_THRESH[6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[6]
pIO_B[1].EMPTY_ON_THRESH[7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[7]
pIO_B[1].EMPTY_ON_THRESH[8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[8]
pIO_B[1].EMPTY_ON_THRESH[9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[9]
pIO_B[1].EMPTY_ON_THRESH[10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[10]
pIO_B[1].EMPTY_ON_THRESH[11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[11]
pIO_B[1].EMPTY_ON_THRESH[12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[12]
pIO_B[1].EMPTY_ON_THRESH[13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[13]
pIO_B[1].EMPTY_ON_THRESH[14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[14]
pIO_B[1].EMPTY_ON_THRESH[15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[15]
pIO_B[1].FULL_OFF_THRESH[0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[0]
pIO_B[1].FULL_OFF_THRESH[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[1]
pIO_B[1].FULL_OFF_THRESH[2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[2]
pIO_B[1].FULL_OFF_THRESH[3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[3]
pIO_B[1].FULL_OFF_THRESH[4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[4]
pIO_B[1].FULL_OFF_THRESH[5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[5]
pIO_B[1].FULL_OFF_THRESH[6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[6]
pIO_B[1].FULL_OFF_THRESH[7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[7]
pIO_B[1].FULL_OFF_THRESH[8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[8]
pIO_B[1].FULL_OFF_THRESH[9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[9]
pIO_B[1].FULL_OFF_THRESH[10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[10]
pIO_B[1].FULL_OFF_THRESH[11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[11]
pIO_B[1].FULL_OFF_THRESH[12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[12]
pIO_B[1].FULL_OFF_THRESH[13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[13]
pIO_B[1].FULL_OFF_THRESH[14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[14]
pIO_B[1].FULL_OFF_THRESH[15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[15]
pIO_B[1].FULL_ON_THRESH[0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[0]
pIO_B[1].FULL_ON_THRESH[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[1]
pIO_B[1].FULL_ON_THRESH[2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[2]
pIO_B[1].FULL_ON_THRESH[3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[3]
pIO_B[1].FULL_ON_THRESH[4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[4]
pIO_B[1].FULL_ON_THRESH[5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[5]
pIO_B[1].FULL_ON_THRESH[6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[6]
pIO_B[1].FULL_ON_THRESH[7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[7]
pIO_B[1].FULL_ON_THRESH[8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[8]
pIO_B[1].FULL_ON_THRESH[9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[9]
pIO_B[1].FULL_ON_THRESH[10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[10]
pIO_B[1].FULL_ON_THRESH[11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[11]
pIO_B[1].FULL_ON_THRESH[12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[12]
pIO_B[1].FULL_ON_THRESH[13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[13]
pIO_B[1].FULL_ON_THRESH[14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[14]
pIO_B[1].FULL_ON_THRESH[15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[15]
pIO_B[1].REMOTE_BURST[0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[0]
pIO_B[1].REMOTE_BURST[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[1]
pIO_B[1].REMOTE_BURST[2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[2]
pIO_B[1].REMOTE_BURST[3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[3]
pIO_B[1].REMOTE_BURST[4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[4]
pIO_B[1].REMOTE_BURST[5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[5]
pIO_B[1].REMOTE_BURST[6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[6]
pIO_B[1].REMOTE_BURST[7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[7]
pIO_B[1].REMOTE_BURST[8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[8]
pIO_B[1].REMOTE_BURST[9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[9]
pIO_B[1].REMOTE_BURST[10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[10]
pIO_B[1].REMOTE_BURST[11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[11]
pIO_B[1].REMOTE_BURST[12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[12]
pIO_B[1].REMOTE_BURST[13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[13]
pIO_B[1].REMOTE_BURST[14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[14]
pIO_B[1].REMOTE_BURST[15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[15]
pIO_B[1].FIFO_BURST[0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[0]
pIO_B[1].FIFO_BURST[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[1]
pIO_B[1].FIFO_BURST[2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[2]
pIO_B[1].FIFO_BURST[3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[3]
pIO_B[1].FIFO_BURST[4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[4]
pIO_B[1].FIFO_BURST[5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[5]
pIO_B[1].FIFO_BURST[6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[6]
pIO_B[1].FIFO_BURST[7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[7]
pIO_B[1].FIFO_BURST[8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[8]
pIO_B[1].FIFO_BURST[9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[9]
pIO_B[1].FIFO_BURST[10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[10]
pIO_B[1].FIFO_BURST[11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[11]
pIO_B[1].FIFO_BURST[12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[12]
pIO_B[1].FIFO_BURST[13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[13]
pIO_B[1].FIFO_BURST[14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[14]
pIO_B[1].FIFO_BURST[15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[15]
dpav_inA[0] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.dpav_in[0]
ppav_inA => auk_pac_p3mrx:IOA_P3MRX:p3mrx.ppav_in
spav_inA => auk_pac_p3mrx:IOA_P3MRX:p3mrx.spav_in
addr_outA[0] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.addr_out[0]
dpav_outA[0] <= <GND>
ppav_outA <= <GND>
spav_outA <= <GND>
addr_inA[0] => ~NO_FANOUT~
rd_outA <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.rd_out
wr_inA => ~NO_FANOUT~
val_inA => auk_pac_p3mrx:IOA_P3MRX:p3mrx.val_in
sx_inA => auk_pac_p3mrx:IOA_P3MRX:p3mrx.sx_in
data_inA[0] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[0]
data_inA[1] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[1]
data_inA[2] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[2]
data_inA[3] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[3]
data_inA[4] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[4]
data_inA[5] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[5]
data_inA[6] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[6]
data_inA[7] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[7]
data_inA[8] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[8]
data_inA[9] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[9]
data_inA[10] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[10]
data_inA[11] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[11]
data_inA[12] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[12]
data_inA[13] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[13]
data_inA[14] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[14]
data_inA[15] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[15]
data_inA[16] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[16]
data_inA[17] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[17]
data_inA[18] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[18]
data_inA[19] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[19]
data_inA[20] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[20]
data_inA[21] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[21]
data_inA[22] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[22]
data_inA[23] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[23]
data_inA[24] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[24]
data_inA[25] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[25]
data_inA[26] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[26]
data_inA[27] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[27]
data_inA[28] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[28]
data_inA[29] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[29]
data_inA[30] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[30]
data_inA[31] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.data_in[31]
sop_inA => auk_pac_p3mrx:IOA_P3MRX:p3mrx.sop_in
eop_inA => auk_pac_p3mrx:IOA_P3MRX:p3mrx.eop_in
err_inA => auk_pac_p3mrx:IOA_P3MRX:p3mrx.err_in
prty_inA => auk_pac_p3mrx:IOA_P3MRX:p3mrx.prty_in
mod_inA[0] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.mod_in[0]
mod_inA[1] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.mod_in[1]
custom_inA[1][0] => ~NO_FANOUT~
custom_inA[1][1] => ~NO_FANOUT~
custom_inA[1][2] => ~NO_FANOUT~
custom_inA[1][3] => ~NO_FANOUT~
custom_inA[1][4] => ~NO_FANOUT~
custom_inA[1][5] => ~NO_FANOUT~
custom_inA[1][6] => ~NO_FANOUT~
custom_inA[1][7] => ~NO_FANOUT~
custom_inA[1][8] => ~NO_FANOUT~
custom_inA[1][9] => ~NO_FANOUT~
custom_inA[1][10] => ~NO_FANOUT~
custom_inA[1][11] => ~NO_FANOUT~
custom_inA[1][12] => ~NO_FANOUT~
custom_inA[1][13] => ~NO_FANOUT~
custom_inA[1][14] => ~NO_FANOUT~
custom_inA[1][15] => ~NO_FANOUT~
custom_inA[1][16] => ~NO_FANOUT~
custom_inA[1][17] => ~NO_FANOUT~
custom_inA[1][18] => ~NO_FANOUT~
custom_inA[1][19] => ~NO_FANOUT~
custom_inA[1][20] => ~NO_FANOUT~
custom_inA[1][21] => ~NO_FANOUT~
custom_inA[1][22] => ~NO_FANOUT~
custom_inA[1][23] => ~NO_FANOUT~
custom_inA[1][24] => ~NO_FANOUT~
custom_inA[1][25] => ~NO_FANOUT~
custom_inA[1][26] => ~NO_FANOUT~
custom_inA[1][27] => ~NO_FANOUT~
custom_inA[1][28] => ~NO_FANOUT~
custom_inA[1][29] => ~NO_FANOUT~
custom_inA[1][30] => ~NO_FANOUT~
custom_inA[1][31] => ~NO_FANOUT~
custom_inA[0][0] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[0]
custom_inA[0][1] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[1]
custom_inA[0][2] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[2]
custom_inA[0][3] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[3]
custom_inA[0][4] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[4]
custom_inA[0][5] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[5]
custom_inA[0][6] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[6]
custom_inA[0][7] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[7]
custom_inA[0][8] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[8]
custom_inA[0][9] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[9]
custom_inA[0][10] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[10]
custom_inA[0][11] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[11]
custom_inA[0][12] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[12]
custom_inA[0][13] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[13]
custom_inA[0][14] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[14]
custom_inA[0][15] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[15]
custom_inA[0][16] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[16]
custom_inA[0][17] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[17]
custom_inA[0][18] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[18]
custom_inA[0][19] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[19]
custom_inA[0][20] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[20]
custom_inA[0][21] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[21]
custom_inA[0][22] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[22]
custom_inA[0][23] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[23]
custom_inA[0][24] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[24]
custom_inA[0][25] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[25]
custom_inA[0][26] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[26]
custom_inA[0][27] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[27]
custom_inA[0][28] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[28]
custom_inA[0][29] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[29]
custom_inA[0][30] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[30]
custom_inA[0][31] => auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_in[31]
custom_outA[1][0] <= <GND>
custom_outA[1][1] <= <GND>
custom_outA[1][2] <= <GND>
custom_outA[1][3] <= <GND>
custom_outA[1][4] <= <GND>
custom_outA[1][5] <= <GND>
custom_outA[1][6] <= <GND>
custom_outA[1][7] <= <GND>
custom_outA[1][8] <= <GND>
custom_outA[1][9] <= <GND>
custom_outA[1][10] <= <GND>
custom_outA[1][11] <= <GND>
custom_outA[1][12] <= <GND>
custom_outA[1][13] <= <GND>
custom_outA[1][14] <= <GND>
custom_outA[1][15] <= <GND>
custom_outA[1][16] <= <GND>
custom_outA[1][17] <= <GND>
custom_outA[1][18] <= <GND>
custom_outA[1][19] <= <GND>
custom_outA[1][20] <= <GND>
custom_outA[1][21] <= <GND>
custom_outA[1][22] <= <GND>
custom_outA[1][23] <= <GND>
custom_outA[1][24] <= <GND>
custom_outA[1][25] <= <GND>
custom_outA[1][26] <= <GND>
custom_outA[1][27] <= <GND>
custom_outA[1][28] <= <GND>
custom_outA[1][29] <= <GND>
custom_outA[1][30] <= <GND>
custom_outA[1][31] <= <GND>
custom_outA[0][0] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[0]
custom_outA[0][1] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[1]
custom_outA[0][2] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[2]
custom_outA[0][3] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[3]
custom_outA[0][4] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[4]
custom_outA[0][5] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[5]
custom_outA[0][6] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[6]
custom_outA[0][7] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[7]
custom_outA[0][8] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[8]
custom_outA[0][9] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[9]
custom_outA[0][10] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[10]
custom_outA[0][11] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[11]
custom_outA[0][12] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[12]
custom_outA[0][13] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[13]
custom_outA[0][14] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[14]
custom_outA[0][15] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[15]
custom_outA[0][16] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[16]
custom_outA[0][17] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[17]
custom_outA[0][18] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[18]
custom_outA[0][19] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[19]
custom_outA[0][20] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[20]
custom_outA[0][21] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[21]
custom_outA[0][22] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[22]
custom_outA[0][23] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[23]
custom_outA[0][24] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[24]
custom_outA[0][25] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[25]
custom_outA[0][26] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[26]
custom_outA[0][27] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[27]
custom_outA[0][28] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[28]
custom_outA[0][29] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[29]
custom_outA[0][30] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[30]
custom_outA[0][31] <= auk_pac_p3mrx:IOA_P3MRX:p3mrx.custom_out[31]
clkA => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.clk_wr
clkA => auk_pac_convwr:CONVA:1:CONVA_WR:convwr.clk
clkA => auk_pac_muxwr:MUXA_WR:muxwr.clk
clkA => auk_pac_p3mrx:IOA_P3MRX:p3mrx.clk
resetA => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.reset_wr
resetA => auk_pac_convwr:CONVA:1:CONVA_WR:convwr.reset
resetA => auk_pac_muxwr:MUXA_WR:muxwr.reset
resetA => auk_pac_p3mrx:IOA_P3MRX:p3mrx.reset
dpav_inB[1][0] => ~NO_FANOUT~
dpav_inB[1][1] => ~NO_FANOUT~
dpav_inB[1][2] => ~NO_FANOUT~
dpav_inB[1][3] => ~NO_FANOUT~
dpav_inB[1][4] => ~NO_FANOUT~
dpav_inB[1][5] => ~NO_FANOUT~
dpav_inB[1][6] => ~NO_FANOUT~
dpav_inB[1][7] => ~NO_FANOUT~
ppav_inB[1] => ~NO_FANOUT~
spav_inB[1] => ~NO_FANOUT~
dav_inB[1] => ~NO_FANOUT~
addr_outB[1][0] <= <GND>
addr_outB[1][1] <= <GND>
addr_outB[1][2] <= <GND>
addr_outB[1][3] <= <GND>
addr_outB[1][4] <= <GND>
addr_outB[1][5] <= <GND>
addr_outB[1][6] <= <GND>
addr_outB[1][7] <= <GND>
dpav_outB[1][0] <= <GND>
dpav_outB[1][1] <= <GND>
dpav_outB[1][2] <= <GND>
dpav_outB[1][3] <= <GND>
dpav_outB[1][4] <= <GND>
dpav_outB[1][5] <= <GND>
dpav_outB[1][6] <= <GND>
dpav_outB[1][7] <= <GND>
ppav_outB[1] <= <GND>
spav_outB[1] <= <GND>
dav_outB[1] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.dav_rd
addr_inB[1][0] => ~NO_FANOUT~
addr_inB[1][1] => ~NO_FANOUT~
addr_inB[1][2] => ~NO_FANOUT~
addr_inB[1][3] => ~NO_FANOUT~
addr_inB[1][4] => ~NO_FANOUT~
addr_inB[1][5] => ~NO_FANOUT~
addr_inB[1][6] => ~NO_FANOUT~
addr_inB[1][7] => ~NO_FANOUT~
wr_outB[1] <= <GND>
rd_inB[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.rd
val_outB[1] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.val_out
sx_outB[1] <= <GND>
data_outB[1][0] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[0]
data_outB[1][1] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[1]
data_outB[1][2] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[2]
data_outB[1][3] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[3]
data_outB[1][4] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[4]
data_outB[1][5] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[5]
data_outB[1][6] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[6]
data_outB[1][7] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[7]
data_outB[1][8] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[8]
data_outB[1][9] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[9]
data_outB[1][10] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[10]
data_outB[1][11] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[11]
data_outB[1][12] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[12]
data_outB[1][13] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[13]
data_outB[1][14] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[14]
data_outB[1][15] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[15]
data_outB[1][16] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[16]
data_outB[1][17] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[17]
data_outB[1][18] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[18]
data_outB[1][19] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[19]
data_outB[1][20] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[20]
data_outB[1][21] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[21]
data_outB[1][22] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[22]
data_outB[1][23] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[23]
data_outB[1][24] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[24]
data_outB[1][25] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[25]
data_outB[1][26] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[26]
data_outB[1][27] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[27]
data_outB[1][28] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[28]
data_outB[1][29] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[29]
data_outB[1][30] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[30]
data_outB[1][31] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_out[31]
data_outB[1][32] <= <GND>
data_outB[1][33] <= <GND>
data_outB[1][34] <= <GND>
data_outB[1][35] <= <GND>
data_outB[1][36] <= <GND>
data_outB[1][37] <= <GND>
data_outB[1][38] <= <GND>
data_outB[1][39] <= <GND>
data_outB[1][40] <= <GND>
data_outB[1][41] <= <GND>
data_outB[1][42] <= <GND>
data_outB[1][43] <= <GND>
data_outB[1][44] <= <GND>
data_outB[1][45] <= <GND>
data_outB[1][46] <= <GND>
data_outB[1][47] <= <GND>
data_outB[1][48] <= <GND>
data_outB[1][49] <= <GND>
data_outB[1][50] <= <GND>
data_outB[1][51] <= <GND>
data_outB[1][52] <= <GND>
data_outB[1][53] <= <GND>
data_outB[1][54] <= <GND>
data_outB[1][55] <= <GND>
data_outB[1][56] <= <GND>
data_outB[1][57] <= <GND>
data_outB[1][58] <= <GND>
data_outB[1][59] <= <GND>
data_outB[1][60] <= <GND>
data_outB[1][61] <= <GND>
data_outB[1][62] <= <GND>
data_outB[1][63] <= <GND>
sop_outB[1] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.sop_out
eop_outB[1] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.eop_out
err_outB[1] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.err_out
prty_outB[1] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.prty_out
mod_outB[1][0] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.mod_out[0]
mod_outB[1][1] <= auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.mod_out[1]
mod_outB[1][2] <= <GND>
custom_inB[1][0] => ~NO_FANOUT~
custom_inB[1][1] => ~NO_FANOUT~
custom_inB[1][2] => ~NO_FANOUT~
custom_inB[1][3] => ~NO_FANOUT~
custom_inB[1][4] => ~NO_FANOUT~
custom_inB[1][5] => ~NO_FANOUT~
custom_inB[1][6] => ~NO_FANOUT~
custom_inB[1][7] => ~NO_FANOUT~
custom_inB[1][8] => ~NO_FANOUT~
custom_inB[1][9] => ~NO_FANOUT~
custom_inB[1][10] => ~NO_FANOUT~
custom_inB[1][11] => ~NO_FANOUT~
custom_inB[1][12] => ~NO_FANOUT~
custom_inB[1][13] => ~NO_FANOUT~
custom_inB[1][14] => ~NO_FANOUT~
custom_inB[1][15] => ~NO_FANOUT~
custom_inB[1][16] => ~NO_FANOUT~
custom_inB[1][17] => ~NO_FANOUT~
custom_inB[1][18] => ~NO_FANOUT~
custom_inB[1][19] => ~NO_FANOUT~
custom_inB[1][20] => ~NO_FANOUT~
custom_inB[1][21] => ~NO_FANOUT~
custom_inB[1][22] => ~NO_FANOUT~
custom_inB[1][23] => ~NO_FANOUT~
custom_inB[1][24] => ~NO_FANOUT~
custom_inB[1][25] => ~NO_FANOUT~
custom_inB[1][26] => ~NO_FANOUT~
custom_inB[1][27] => ~NO_FANOUT~
custom_inB[1][28] => ~NO_FANOUT~
custom_inB[1][29] => ~NO_FANOUT~
custom_inB[1][30] => ~NO_FANOUT~
custom_inB[1][31] => ~NO_FANOUT~
custom_outB[1][0] <= <GND>
custom_outB[1][1] <= <GND>
custom_outB[1][2] <= <GND>
custom_outB[1][3] <= <GND>
custom_outB[1][4] <= <GND>
custom_outB[1][5] <= <GND>
custom_outB[1][6] <= <GND>
custom_outB[1][7] <= <GND>
custom_outB[1][8] <= <GND>
custom_outB[1][9] <= <GND>
custom_outB[1][10] <= <GND>
custom_outB[1][11] <= <GND>
custom_outB[1][12] <= <GND>
custom_outB[1][13] <= <GND>
custom_outB[1][14] <= <GND>
custom_outB[1][15] <= <GND>
custom_outB[1][16] <= <GND>
custom_outB[1][17] <= <GND>
custom_outB[1][18] <= <GND>
custom_outB[1][19] <= <GND>
custom_outB[1][20] <= <GND>
custom_outB[1][21] <= <GND>
custom_outB[1][22] <= <GND>
custom_outB[1][23] <= <GND>
custom_outB[1][24] <= <GND>
custom_outB[1][25] <= <GND>
custom_outB[1][26] <= <GND>
custom_outB[1][27] <= <GND>
custom_outB[1][28] <= <GND>
custom_outB[1][29] <= <GND>
custom_outB[1][30] <= <GND>
custom_outB[1][31] <= <GND>
clkB[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.clk_rd
resetB[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.reset_rd


|LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_p3mrx:\IOA_P3MRX:p3mrx
pIO.MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO.REMOTE_BURST[0] => ~NO_FANOUT~
pIO.REMOTE_BURST[1] => ~NO_FANOUT~
pIO.REMOTE_BURST[2] => ~NO_FANOUT~
pIO.REMOTE_BURST[3] => ~NO_FANOUT~
pIO.REMOTE_BURST[4] => ~NO_FANOUT~
pIO.REMOTE_BURST[5] => ~NO_FANOUT~
pIO.REMOTE_BURST[6] => ~NO_FANOUT~
pIO.REMOTE_BURST[7] => ~NO_FANOUT~
pIO.REMOTE_BURST[8] => ~NO_FANOUT~
pIO.REMOTE_BURST[9] => ~NO_FANOUT~
pIO.REMOTE_BURST[10] => ~NO_FANOUT~
pIO.REMOTE_BURST[11] => ~NO_FANOUT~
pIO.REMOTE_BURST[12] => ~NO_FANOUT~
pIO.REMOTE_BURST[13] => ~NO_FANOUT~
pIO.REMOTE_BURST[14] => ~NO_FANOUT~
pIO.REMOTE_BURST[15] => ~NO_FANOUT~
pIO.FIFO_BURST[0] => fifo_count~15.DATAA
pIO.FIFO_BURST[0] => Add0.IN32
pIO.FIFO_BURST[1] => fifo_count~14.DATAA
pIO.FIFO_BURST[1] => Add0.IN31
pIO.FIFO_BURST[2] => Add1.IN28
pIO.FIFO_BURST[2] => Add0.IN30
pIO.FIFO_BURST[3] => Add1.IN27
pIO.FIFO_BURST[3] => Add0.IN29
pIO.FIFO_BURST[4] => Add1.IN26
pIO.FIFO_BURST[4] => Add0.IN28
pIO.FIFO_BURST[5] => Add1.IN25
pIO.FIFO_BURST[5] => Add0.IN27
pIO.FIFO_BURST[6] => Add1.IN24
pIO.FIFO_BURST[6] => Add0.IN26
pIO.FIFO_BURST[7] => Add1.IN23
pIO.FIFO_BURST[7] => Add0.IN25
pIO.FIFO_BURST[8] => Add1.IN22
pIO.FIFO_BURST[8] => Add0.IN24
pIO.FIFO_BURST[9] => Add1.IN21
pIO.FIFO_BURST[9] => Add0.IN23
pIO.FIFO_BURST[10] => Add1.IN20
pIO.FIFO_BURST[10] => Add0.IN22
pIO.FIFO_BURST[11] => Add1.IN19
pIO.FIFO_BURST[11] => Add0.IN21
pIO.FIFO_BURST[12] => Add1.IN18
pIO.FIFO_BURST[12] => Add0.IN20
pIO.FIFO_BURST[13] => Add1.IN17
pIO.FIFO_BURST[13] => Add0.IN19
pIO.FIFO_BURST[14] => Add1.IN16
pIO.FIFO_BURST[14] => Add0.IN18
pIO.FIFO_BURST[15] => Add1.IN15
pIO.FIFO_BURST[15] => Add0.IN17
dpav_in[0] => ~NO_FANOUT~
ppav_in => ~NO_FANOUT~
spav_in => ~NO_FANOUT~
addr_out[0] <= <GND>
rd_out <= rd_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
sx_in => ~NO_FANOUT~
val_in => val_in2.DATAIN
data_in[0] => data_in2[0].DATAIN
data_in[1] => data_in2[1].DATAIN
data_in[2] => data_in2[2].DATAIN
data_in[3] => data_in2[3].DATAIN
data_in[4] => data_in2[4].DATAIN
data_in[5] => data_in2[5].DATAIN
data_in[6] => data_in2[6].DATAIN
data_in[7] => data_in2[7].DATAIN
data_in[8] => data_in2[8].DATAIN
data_in[9] => data_in2[9].DATAIN
data_in[10] => data_in2[10].DATAIN
data_in[11] => data_in2[11].DATAIN
data_in[12] => data_in2[12].DATAIN
data_in[13] => data_in2[13].DATAIN
data_in[14] => data_in2[14].DATAIN
data_in[15] => data_in2[15].DATAIN
data_in[16] => data_in2[16].DATAIN
data_in[17] => data_in2[17].DATAIN
data_in[18] => data_in2[18].DATAIN
data_in[19] => data_in2[19].DATAIN
data_in[20] => data_in2[20].DATAIN
data_in[21] => data_in2[21].DATAIN
data_in[22] => data_in2[22].DATAIN
data_in[23] => data_in2[23].DATAIN
data_in[24] => data_in2[24].DATAIN
data_in[25] => data_in2[25].DATAIN
data_in[26] => data_in2[26].DATAIN
data_in[27] => data_in2[27].DATAIN
data_in[28] => data_in2[28].DATAIN
data_in[29] => data_in2[29].DATAIN
data_in[30] => data_in2[30].DATAIN
data_in[31] => data_in2[31].DATAIN
sop_in => sop_in2.DATAIN
eop_in => eop_in2.DATAIN
err_in => err_in2.DATAIN
prty_in => ~NO_FANOUT~
mod_in[0] => mod_in2[0].DATAIN
mod_in[1] => mod_in2[1].DATAIN
ddav_in[0] => next_state~0.OUTPUTSELECT
ddav_in[0] => process0~0.IN1
ddav_in[0] => process0~3.IN1
wr_out <= wr_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop_out <= sop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
eop_out <= eop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_out <= err_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
prty_out <= <GND>
mod_out[0] <= mod_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_out[1] <= mod_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_addr[0] <= <GND>
addr_chan[0] <= <GND>
custom_in[0] => ~NO_FANOUT~
custom_in[1] => ~NO_FANOUT~
custom_in[2] => ~NO_FANOUT~
custom_in[3] => ~NO_FANOUT~
custom_in[4] => ~NO_FANOUT~
custom_in[5] => ~NO_FANOUT~
custom_in[6] => ~NO_FANOUT~
custom_in[7] => ~NO_FANOUT~
custom_in[8] => ~NO_FANOUT~
custom_in[9] => ~NO_FANOUT~
custom_in[10] => ~NO_FANOUT~
custom_in[11] => ~NO_FANOUT~
custom_in[12] => ~NO_FANOUT~
custom_in[13] => ~NO_FANOUT~
custom_in[14] => ~NO_FANOUT~
custom_in[15] => ~NO_FANOUT~
custom_in[16] => ~NO_FANOUT~
custom_in[17] => ~NO_FANOUT~
custom_in[18] => ~NO_FANOUT~
custom_in[19] => ~NO_FANOUT~
custom_in[20] => ~NO_FANOUT~
custom_in[21] => ~NO_FANOUT~
custom_in[22] => ~NO_FANOUT~
custom_in[23] => ~NO_FANOUT~
custom_in[24] => ~NO_FANOUT~
custom_in[25] => ~NO_FANOUT~
custom_in[26] => ~NO_FANOUT~
custom_in[27] => ~NO_FANOUT~
custom_in[28] => ~NO_FANOUT~
custom_in[29] => ~NO_FANOUT~
custom_in[30] => ~NO_FANOUT~
custom_in[31] => ~NO_FANOUT~
custom_out[0] <= <GND>
custom_out[1] <= <GND>
custom_out[2] <= <GND>
custom_out[3] <= <GND>
custom_out[4] <= <GND>
custom_out[5] <= <GND>
custom_out[6] <= <GND>
custom_out[7] <= <GND>
custom_out[8] <= <GND>
custom_out[9] <= <GND>
custom_out[10] <= <GND>
custom_out[11] <= <GND>
custom_out[12] <= <GND>
custom_out[13] <= <GND>
custom_out[14] <= <GND>
custom_out[15] <= <GND>
custom_out[16] <= <GND>
custom_out[17] <= <GND>
custom_out[18] <= <GND>
custom_out[19] <= <GND>
custom_out[20] <= <GND>
custom_out[21] <= <GND>
custom_out[22] <= <GND>
custom_out[23] <= <GND>
custom_out[24] <= <GND>
custom_out[25] <= <GND>
custom_out[26] <= <GND>
custom_out[27] <= <GND>
custom_out[28] <= <GND>
custom_out[29] <= <GND>
custom_out[30] <= <GND>
custom_out[31] <= <GND>
clk => state.CLK
clk => data_in2[31].CLK
clk => data_in2[30].CLK
clk => data_in2[29].CLK
clk => data_in2[28].CLK
clk => data_in2[27].CLK
clk => data_in2[26].CLK
clk => data_in2[25].CLK
clk => data_in2[24].CLK
clk => data_in2[23].CLK
clk => data_in2[22].CLK
clk => data_in2[21].CLK
clk => data_in2[20].CLK
clk => data_in2[19].CLK
clk => data_in2[18].CLK
clk => data_in2[17].CLK
clk => data_in2[16].CLK
clk => data_in2[15].CLK
clk => data_in2[14].CLK
clk => data_in2[13].CLK
clk => data_in2[12].CLK
clk => data_in2[11].CLK
clk => data_in2[10].CLK
clk => data_in2[9].CLK
clk => data_in2[8].CLK
clk => data_in2[7].CLK
clk => data_in2[6].CLK
clk => data_in2[5].CLK
clk => data_in2[4].CLK
clk => data_in2[3].CLK
clk => data_in2[2].CLK
clk => data_in2[1].CLK
clk => data_in2[0].CLK
clk => data_out[31]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => sop_in2.CLK
clk => sop_out~reg0.CLK
clk => eop_in2.CLK
clk => eop_out~reg0.CLK
clk => err_in2.CLK
clk => err_out~reg0.CLK
clk => mod_in2[1].CLK
clk => mod_in2[0].CLK
clk => mod_out[1]~reg0.CLK
clk => mod_out[0]~reg0.CLK
clk => val_in2.CLK
clk => val_in3.CLK
clk => wr_out~reg0.CLK
clk => rd_out~reg0.CLK
clk => rd_out1.CLK
clk => rd_out2.CLK
clk => rd_out3.CLK
clk => rd_out4.CLK
clk => fifo_count[15].CLK
clk => fifo_count[14].CLK
clk => fifo_count[13].CLK
clk => fifo_count[12].CLK
clk => fifo_count[11].CLK
clk => fifo_count[10].CLK
clk => fifo_count[9].CLK
clk => fifo_count[8].CLK
clk => fifo_count[7].CLK
clk => fifo_count[6].CLK
clk => fifo_count[5].CLK
clk => fifo_count[4].CLK
clk => fifo_count[3].CLK
clk => fifo_count[2].CLK
clk => fifo_count[1].CLK
clk => fifo_count[0].CLK
clk => fifo_count_tc.CLK
reset => state.ACLR
reset => data_in2[31].ACLR
reset => data_in2[30].ACLR
reset => data_in2[29].ACLR
reset => data_in2[28].ACLR
reset => data_in2[27].ACLR
reset => data_in2[26].ACLR
reset => data_in2[25].ACLR
reset => data_in2[24].ACLR
reset => data_in2[23].ACLR
reset => data_in2[22].ACLR
reset => data_in2[21].ACLR
reset => data_in2[20].ACLR
reset => data_in2[19].ACLR
reset => data_in2[18].ACLR
reset => data_in2[17].ACLR
reset => data_in2[16].ACLR
reset => data_in2[15].ACLR
reset => data_in2[14].ACLR
reset => data_in2[13].ACLR
reset => data_in2[12].ACLR
reset => data_in2[11].ACLR
reset => data_in2[10].ACLR
reset => data_in2[9].ACLR
reset => data_in2[8].ACLR
reset => data_in2[7].ACLR
reset => data_in2[6].ACLR
reset => data_in2[5].ACLR
reset => data_in2[4].ACLR
reset => data_in2[3].ACLR
reset => data_in2[2].ACLR
reset => data_in2[1].ACLR
reset => data_in2[0].ACLR
reset => data_out[31]~reg0.ACLR
reset => data_out[30]~reg0.ACLR
reset => data_out[29]~reg0.ACLR
reset => data_out[28]~reg0.ACLR
reset => data_out[27]~reg0.ACLR
reset => data_out[26]~reg0.ACLR
reset => data_out[25]~reg0.ACLR
reset => data_out[24]~reg0.ACLR
reset => data_out[23]~reg0.ACLR
reset => data_out[22]~reg0.ACLR
reset => data_out[21]~reg0.ACLR
reset => data_out[20]~reg0.ACLR
reset => data_out[19]~reg0.ACLR
reset => data_out[18]~reg0.ACLR
reset => data_out[17]~reg0.ACLR
reset => data_out[16]~reg0.ACLR
reset => data_out[15]~reg0.ACLR
reset => data_out[14]~reg0.ACLR
reset => data_out[13]~reg0.ACLR
reset => data_out[12]~reg0.ACLR
reset => data_out[11]~reg0.ACLR
reset => data_out[10]~reg0.ACLR
reset => data_out[9]~reg0.ACLR
reset => data_out[8]~reg0.ACLR
reset => data_out[7]~reg0.ACLR
reset => data_out[6]~reg0.ACLR
reset => data_out[5]~reg0.ACLR
reset => data_out[4]~reg0.ACLR
reset => data_out[3]~reg0.ACLR
reset => data_out[2]~reg0.ACLR
reset => data_out[1]~reg0.ACLR
reset => data_out[0]~reg0.ACLR
reset => sop_in2.ACLR
reset => sop_out~reg0.ACLR
reset => eop_in2.ACLR
reset => eop_out~reg0.ACLR
reset => err_in2.ACLR
reset => err_out~reg0.ACLR
reset => mod_in2[1].ACLR
reset => mod_in2[0].ACLR
reset => mod_out[1]~reg0.ACLR
reset => mod_out[0]~reg0.ACLR
reset => val_in2.ACLR
reset => val_in3.ACLR
reset => wr_out~reg0.ACLR
reset => rd_out~reg0.PRESET
reset => rd_out1.ACLR
reset => rd_out2.ACLR
reset => rd_out3.ACLR
reset => rd_out4.ACLR
reset => fifo_count[15].ACLR
reset => fifo_count[14].ACLR
reset => fifo_count[13].ACLR
reset => fifo_count[12].ACLR
reset => fifo_count[11].ACLR
reset => fifo_count[10].ACLR
reset => fifo_count[9].ACLR
reset => fifo_count[8].ACLR
reset => fifo_count[7].ACLR
reset => fifo_count[6].ACLR
reset => fifo_count[5].ACLR
reset => fifo_count[4].ACLR
reset => fifo_count[3].ACLR
reset => fifo_count[2].ACLR
reset => fifo_count[1].ACLR
reset => fifo_count[0].ACLR
reset => fifo_count_tc.ACLR


|LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_muxwr:\MUXA_WR:muxwr
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
addr_in[0] => addr_out[0].DATAIN
sop_in => sop_out.DATAIN
eop_in => eop_out.DATAIN
err_in => err_out.DATAIN
prty_in => prty_out.DATAIN
mod_in[0] => mod_out[0].DATAIN
mod_in[1] => mod_out[1].DATAIN
wr_in => wr_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
addr_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
sop_out <= sop_in.DB_MAX_OUTPUT_PORT_TYPE
eop_out <= eop_in.DB_MAX_OUTPUT_PORT_TYPE
err_out <= err_in.DB_MAX_OUTPUT_PORT_TYPE
prty_out <= prty_in.DB_MAX_OUTPUT_PORT_TYPE
mod_out[0] <= mod_in[0].DB_MAX_OUTPUT_PORT_TYPE
mod_out[1] <= mod_in[1].DB_MAX_OUTPUT_PORT_TYPE
wr_out[0] <= wr_in.DB_MAX_OUTPUT_PORT_TYPE
mux_addr[0] => ~NO_FANOUT~
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr
data_in[0] => data0[0].DATAIN
data_in[1] => data0[1].DATAIN
data_in[2] => data0[2].DATAIN
data_in[3] => data0[3].DATAIN
data_in[4] => data0[4].DATAIN
data_in[5] => data0[5].DATAIN
data_in[6] => data0[6].DATAIN
data_in[7] => data0[7].DATAIN
data_in[8] => data1[0].DATAIN
data_in[9] => data1[1].DATAIN
data_in[10] => data1[2].DATAIN
data_in[11] => data1[3].DATAIN
data_in[12] => data1[4].DATAIN
data_in[13] => data1[5].DATAIN
data_in[14] => data1[6].DATAIN
data_in[15] => data1[7].DATAIN
data_in[16] => data2[0].DATAIN
data_in[17] => data2[1].DATAIN
data_in[18] => data2[2].DATAIN
data_in[19] => data2[3].DATAIN
data_in[20] => data2[4].DATAIN
data_in[21] => data2[5].DATAIN
data_in[22] => data2[6].DATAIN
data_in[23] => data2[7].DATAIN
data_in[24] => data3[0].DATAIN
data_in[25] => data3[1].DATAIN
data_in[26] => data3[2].DATAIN
data_in[27] => data3[3].DATAIN
data_in[28] => data3[4].DATAIN
data_in[29] => data3[5].DATAIN
data_in[30] => data3[6].DATAIN
data_in[31] => data3[7].DATAIN
addr_in[0] => ~NO_FANOUT~
sop_in => err_in1~1.IN0
sop_in => eop_in1~0.IN0
sop_in => sop_in1.DATAB
eop_in => err_in1~0.IN0
eop_in => eop_in1.DATAB
eop_in => eop_in1~0.IN1
err_in => err_in1~0.IN1
prty_in => ~NO_FANOUT~
mod_in[0] => mod_out~1.DATAB
mod_in[1] => mod_out~0.DATAB
wr_in => next_state~45.OUTPUTSELECT
wr_in => next_state~44.OUTPUTSELECT
wr_in => next_state~43.OUTPUTSELECT
wr_in => next_state~42.OUTPUTSELECT
wr_in => next_state~41.OUTPUTSELECT
wr_in => next_state~40.OUTPUTSELECT
wr_in => next_state~39.OUTPUTSELECT
wr_in => next_state~38.OUTPUTSELECT
wr_in => next_state~37.OUTPUTSELECT
wr_in => next_state~36.OUTPUTSELECT
wr_in => next_state~35.OUTPUTSELECT
wr_in => next_state~34.OUTPUTSELECT
wr_in => next_state~33.OUTPUTSELECT
wr_in => next_state~32.OUTPUTSELECT
wr_in => next_state~31.OUTPUTSELECT
wr_in => next_state~30.OUTPUTSELECT
wr_in => next_state~29.OUTPUTSELECT
wr_in => next_state~8.OUTPUTSELECT
wr_in => next_state~7.OUTPUTSELECT
wr_in => next_state~4.OUTPUTSELECT
wr_in => next_state~3.OUTPUTSELECT
wr_in => next_state~2.OUTPUTSELECT
wr_in => process0~0.IN0
wr_in => data3[7].ENA
wr_in => data3[6].ENA
wr_in => data3[5].ENA
wr_in => data3[4].ENA
wr_in => data3[3].ENA
wr_in => data3[2].ENA
wr_in => data3[1].ENA
wr_in => data3[0].ENA
wr_in => data2[7].ENA
wr_in => data2[6].ENA
wr_in => data2[5].ENA
wr_in => data2[4].ENA
wr_in => data2[3].ENA
wr_in => data2[2].ENA
wr_in => data2[1].ENA
wr_in => data2[0].ENA
wr_in => data1[7].ENA
wr_in => data1[6].ENA
wr_in => data1[5].ENA
wr_in => data1[4].ENA
wr_in => data1[3].ENA
wr_in => data1[2].ENA
wr_in => data1[1].ENA
wr_in => data1[0].ENA
wr_in => data0[7].ENA
wr_in => data0[6].ENA
wr_in => data0[5].ENA
wr_in => data0[4].ENA
wr_in => data0[3].ENA
wr_in => data0[2].ENA
wr_in => data0[1].ENA
wr_in => data0[0].ENA
dav_out <= dav_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data0[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data0[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data0[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data0[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data3[7].DB_MAX_OUTPUT_PORT_TYPE
addr_out[0] <= <GND>
sop_out <= sop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
eop_out <= eop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_out <= err_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
prty_out <= <GND>
mod_out[0] <= mod_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_out[1] <= mod_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_out <= wr_out1.DB_MAX_OUTPUT_PORT_TYPE
dav_in => dav_out~reg0.DATAIN
custom_in[0] => ~NO_FANOUT~
custom_in[1] => ~NO_FANOUT~
custom_in[2] => ~NO_FANOUT~
custom_in[3] => ~NO_FANOUT~
custom_in[4] => ~NO_FANOUT~
custom_in[5] => ~NO_FANOUT~
custom_in[6] => ~NO_FANOUT~
custom_in[7] => ~NO_FANOUT~
custom_in[8] => ~NO_FANOUT~
custom_in[9] => ~NO_FANOUT~
custom_in[10] => ~NO_FANOUT~
custom_in[11] => ~NO_FANOUT~
custom_in[12] => ~NO_FANOUT~
custom_in[13] => ~NO_FANOUT~
custom_in[14] => ~NO_FANOUT~
custom_in[15] => ~NO_FANOUT~
custom_in[16] => ~NO_FANOUT~
custom_in[17] => ~NO_FANOUT~
custom_in[18] => ~NO_FANOUT~
custom_in[19] => ~NO_FANOUT~
custom_in[20] => ~NO_FANOUT~
custom_in[21] => ~NO_FANOUT~
custom_in[22] => ~NO_FANOUT~
custom_in[23] => ~NO_FANOUT~
custom_in[24] => ~NO_FANOUT~
custom_in[25] => ~NO_FANOUT~
custom_in[26] => ~NO_FANOUT~
custom_in[27] => ~NO_FANOUT~
custom_in[28] => ~NO_FANOUT~
custom_in[29] => ~NO_FANOUT~
custom_in[30] => ~NO_FANOUT~
custom_in[31] => ~NO_FANOUT~
custom_out[0] <= <GND>
custom_out[1] <= <GND>
custom_out[2] <= <GND>
custom_out[3] <= <GND>
custom_out[4] <= <GND>
custom_out[5] <= <GND>
custom_out[6] <= <GND>
custom_out[7] <= <GND>
custom_out[8] <= <GND>
custom_out[9] <= <GND>
custom_out[10] <= <GND>
custom_out[11] <= <GND>
custom_out[12] <= <GND>
custom_out[13] <= <GND>
custom_out[14] <= <GND>
custom_out[15] <= <GND>
custom_out[16] <= <GND>
custom_out[17] <= <GND>
custom_out[18] <= <GND>
custom_out[19] <= <GND>
custom_out[20] <= <GND>
custom_out[21] <= <GND>
custom_out[22] <= <GND>
custom_out[23] <= <GND>
custom_out[24] <= <GND>
custom_out[25] <= <GND>
custom_out[26] <= <GND>
custom_out[27] <= <GND>
custom_out[28] <= <GND>
custom_out[29] <= <GND>
custom_out[30] <= <GND>
custom_out[31] <= <GND>
clk => data3[7].CLK
clk => data3[6].CLK
clk => data3[5].CLK
clk => data3[4].CLK
clk => data3[3].CLK
clk => data3[2].CLK
clk => data3[1].CLK
clk => data3[0].CLK
clk => data2[7].CLK
clk => data2[6].CLK
clk => data2[5].CLK
clk => data2[4].CLK
clk => data2[3].CLK
clk => data2[2].CLK
clk => data2[1].CLK
clk => data2[0].CLK
clk => data1[7].CLK
clk => data1[6].CLK
clk => data1[5].CLK
clk => data1[4].CLK
clk => data1[3].CLK
clk => data1[2].CLK
clk => data1[1].CLK
clk => data1[0].CLK
clk => data0[7].CLK
clk => data0[6].CLK
clk => data0[5].CLK
clk => data0[4].CLK
clk => data0[3].CLK
clk => data0[2].CLK
clk => data0[1].CLK
clk => data0[0].CLK
clk => sop_out~reg0.CLK
clk => eop_out~reg0.CLK
clk => err_out~reg0.CLK
clk => mod_out[1]~reg0.CLK
clk => mod_out[0]~reg0.CLK
clk => dav_out~reg0.CLK
clk => wr_out1.CLK
clk => state~0.IN1
reset => data3[7].ACLR
reset => data3[6].ACLR
reset => data3[5].ACLR
reset => data3[4].ACLR
reset => data3[3].ACLR
reset => data3[2].ACLR
reset => data3[1].ACLR
reset => data3[0].ACLR
reset => data2[7].ACLR
reset => data2[6].ACLR
reset => data2[5].ACLR
reset => data2[4].ACLR
reset => data2[3].ACLR
reset => data2[2].ACLR
reset => data2[1].ACLR
reset => data2[0].ACLR
reset => data1[7].ACLR
reset => data1[6].ACLR
reset => data1[5].ACLR
reset => data1[4].ACLR
reset => data1[3].ACLR
reset => data1[2].ACLR
reset => data1[1].ACLR
reset => data1[0].ACLR
reset => data0[7].ACLR
reset => data0[6].ACLR
reset => data0[5].ACLR
reset => data0[4].ACLR
reset => data0[3].ACLR
reset => data0[2].ACLR
reset => data0[1].ACLR
reset => data0[0].ACLR
reset => sop_out~reg0.ACLR
reset => eop_out~reg0.ACLR
reset => err_out~reg0.ACLR
reset => mod_out[1]~reg0.ACLR
reset => mod_out[0]~reg0.ACLR
reset => dav_out~reg0.ACLR
reset => wr_out1.ACLR
reset => state~1.IN1


|LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo
pIO.MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[0] => LessThan2.IN25
pIO.EMPTY_OFF_THRESH[1] => LessThan2.IN24
pIO.EMPTY_OFF_THRESH[2] => LessThan2.IN23
pIO.EMPTY_OFF_THRESH[3] => LessThan2.IN22
pIO.EMPTY_OFF_THRESH[4] => LessThan2.IN21
pIO.EMPTY_OFF_THRESH[5] => LessThan2.IN20
pIO.EMPTY_OFF_THRESH[6] => LessThan2.IN19
pIO.EMPTY_OFF_THRESH[7] => LessThan2.IN18
pIO.EMPTY_OFF_THRESH[8] => LessThan2.IN17
pIO.EMPTY_OFF_THRESH[9] => LessThan2.IN16
pIO.EMPTY_OFF_THRESH[10] => LessThan2.IN15
pIO.EMPTY_OFF_THRESH[11] => LessThan2.IN14
pIO.EMPTY_OFF_THRESH[12] => LessThan2.IN13
pIO.EMPTY_OFF_THRESH[13] => LessThan2.IN12
pIO.EMPTY_OFF_THRESH[14] => LessThan2.IN11
pIO.EMPTY_OFF_THRESH[15] => LessThan2.IN10
pIO.EMPTY_ON_THRESH[0] => Add10.IN32
pIO.EMPTY_ON_THRESH[1] => Add10.IN31
pIO.EMPTY_ON_THRESH[2] => Add10.IN30
pIO.EMPTY_ON_THRESH[3] => Add10.IN29
pIO.EMPTY_ON_THRESH[4] => Add10.IN28
pIO.EMPTY_ON_THRESH[5] => Add10.IN27
pIO.EMPTY_ON_THRESH[6] => Add10.IN26
pIO.EMPTY_ON_THRESH[7] => Add10.IN25
pIO.EMPTY_ON_THRESH[8] => Add10.IN24
pIO.EMPTY_ON_THRESH[9] => Add10.IN23
pIO.EMPTY_ON_THRESH[10] => Add10.IN22
pIO.EMPTY_ON_THRESH[11] => Add10.IN21
pIO.EMPTY_ON_THRESH[12] => Add10.IN20
pIO.EMPTY_ON_THRESH[13] => Add10.IN19
pIO.EMPTY_ON_THRESH[14] => Add10.IN18
pIO.EMPTY_ON_THRESH[15] => Add10.IN17
pIO.FULL_OFF_THRESH[0] => Add4.IN16
pIO.FULL_OFF_THRESH[1] => Add4.IN15
pIO.FULL_OFF_THRESH[2] => Add4.IN14
pIO.FULL_OFF_THRESH[3] => Add4.IN13
pIO.FULL_OFF_THRESH[4] => Add4.IN12
pIO.FULL_OFF_THRESH[5] => Add4.IN11
pIO.FULL_OFF_THRESH[6] => Add4.IN10
pIO.FULL_OFF_THRESH[7] => Add4.IN0
pIO.FULL_OFF_THRESH[8] => Add4.IN9
pIO.FULL_OFF_THRESH[9] => Add4.IN8
pIO.FULL_OFF_THRESH[10] => Add4.IN7
pIO.FULL_OFF_THRESH[11] => Add4.IN6
pIO.FULL_OFF_THRESH[12] => Add4.IN5
pIO.FULL_OFF_THRESH[13] => Add4.IN4
pIO.FULL_OFF_THRESH[14] => Add4.IN3
pIO.FULL_OFF_THRESH[15] => Add4.IN2
pIO.FULL_ON_THRESH[0] => Add3.IN16
pIO.FULL_ON_THRESH[1] => Add3.IN15
pIO.FULL_ON_THRESH[2] => Add3.IN14
pIO.FULL_ON_THRESH[3] => Add3.IN13
pIO.FULL_ON_THRESH[4] => Add3.IN12
pIO.FULL_ON_THRESH[5] => Add3.IN11
pIO.FULL_ON_THRESH[6] => Add3.IN10
pIO.FULL_ON_THRESH[7] => Add3.IN0
pIO.FULL_ON_THRESH[8] => Add3.IN9
pIO.FULL_ON_THRESH[9] => Add3.IN8
pIO.FULL_ON_THRESH[10] => Add3.IN7
pIO.FULL_ON_THRESH[11] => Add3.IN6
pIO.FULL_ON_THRESH[12] => Add3.IN5
pIO.FULL_ON_THRESH[13] => Add3.IN4
pIO.FULL_ON_THRESH[14] => Add3.IN3
pIO.FULL_ON_THRESH[15] => Add3.IN2
pIO.REMOTE_BURST[0] => ~NO_FANOUT~
pIO.REMOTE_BURST[1] => ~NO_FANOUT~
pIO.REMOTE_BURST[2] => ~NO_FANOUT~
pIO.REMOTE_BURST[3] => ~NO_FANOUT~
pIO.REMOTE_BURST[4] => ~NO_FANOUT~
pIO.REMOTE_BURST[5] => ~NO_FANOUT~
pIO.REMOTE_BURST[6] => ~NO_FANOUT~
pIO.REMOTE_BURST[7] => ~NO_FANOUT~
pIO.REMOTE_BURST[8] => ~NO_FANOUT~
pIO.REMOTE_BURST[9] => ~NO_FANOUT~
pIO.REMOTE_BURST[10] => ~NO_FANOUT~
pIO.REMOTE_BURST[11] => ~NO_FANOUT~
pIO.REMOTE_BURST[12] => ~NO_FANOUT~
pIO.REMOTE_BURST[13] => ~NO_FANOUT~
pIO.REMOTE_BURST[14] => ~NO_FANOUT~
pIO.REMOTE_BURST[15] => ~NO_FANOUT~
pIO.FIFO_BURST[0] => ~NO_FANOUT~
pIO.FIFO_BURST[1] => ~NO_FANOUT~
pIO.FIFO_BURST[2] => ~NO_FANOUT~
pIO.FIFO_BURST[3] => ~NO_FANOUT~
pIO.FIFO_BURST[4] => ~NO_FANOUT~
pIO.FIFO_BURST[5] => ~NO_FANOUT~
pIO.FIFO_BURST[6] => ~NO_FANOUT~
pIO.FIFO_BURST[7] => ~NO_FANOUT~
pIO.FIFO_BURST[8] => ~NO_FANOUT~
pIO.FIFO_BURST[9] => ~NO_FANOUT~
pIO.FIFO_BURST[10] => ~NO_FANOUT~
pIO.FIFO_BURST[11] => ~NO_FANOUT~
pIO.FIFO_BURST[12] => ~NO_FANOUT~
pIO.FIFO_BURST[13] => ~NO_FANOUT~
pIO.FIFO_BURST[14] => ~NO_FANOUT~
pIO.FIFO_BURST[15] => ~NO_FANOUT~
custom_in[0] => ~NO_FANOUT~
custom_out[0] <= <GND>
data_out[0] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[0]
data_out[1] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[1]
data_out[2] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[2]
data_out[3] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[3]
data_out[4] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[4]
data_out[5] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[5]
data_out[6] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[6]
data_out[7] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[7]
data_out[8] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[8]
data_out[9] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[9]
data_out[10] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[10]
data_out[11] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[11]
data_out[12] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[12]
data_out[13] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[13]
data_out[14] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[14]
data_out[15] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[15]
data_out[16] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[16]
data_out[17] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[17]
data_out[18] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[18]
data_out[19] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[19]
data_out[20] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[20]
data_out[21] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[21]
data_out[22] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[22]
data_out[23] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[23]
data_out[24] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[24]
data_out[25] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[25]
data_out[26] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[26]
data_out[27] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[27]
data_out[28] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[28]
data_out[29] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[29]
data_out[30] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[30]
data_out[31] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[31]
sop_out <= altsyncram:LPMINST:g4:altsyncram_component.q_b[32]
eop_out <= altsyncram:LPMINST:g4:altsyncram_component.q_b[33]
err_out <= altsyncram:LPMINST:g4:altsyncram_component.q_b[34]
prty_out <= <GND>
mod_out[0] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[35]
mod_out[1] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[36]
addr_out[0] <= <GND>
rd => altsyncram:LPMINST:g4:altsyncram_component.clocken1
rd => reg_int_rd.DATAIN
rd => process2~7.IN0
rd => process2~3.IN1
rd => int_val_out.ENA
val_out <= int_val_out.DB_MAX_OUTPUT_PORT_TYPE
dav_wr <= int_dav_wr.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => altsyncram:LPMINST:g4:altsyncram_component.data_a[0]
data_in[1] => altsyncram:LPMINST:g4:altsyncram_component.data_a[1]
data_in[2] => altsyncram:LPMINST:g4:altsyncram_component.data_a[2]
data_in[3] => altsyncram:LPMINST:g4:altsyncram_component.data_a[3]
data_in[4] => altsyncram:LPMINST:g4:altsyncram_component.data_a[4]
data_in[5] => altsyncram:LPMINST:g4:altsyncram_component.data_a[5]
data_in[6] => altsyncram:LPMINST:g4:altsyncram_component.data_a[6]
data_in[7] => altsyncram:LPMINST:g4:altsyncram_component.data_a[7]
data_in[8] => altsyncram:LPMINST:g4:altsyncram_component.data_a[8]
data_in[9] => altsyncram:LPMINST:g4:altsyncram_component.data_a[9]
data_in[10] => altsyncram:LPMINST:g4:altsyncram_component.data_a[10]
data_in[11] => altsyncram:LPMINST:g4:altsyncram_component.data_a[11]
data_in[12] => altsyncram:LPMINST:g4:altsyncram_component.data_a[12]
data_in[13] => altsyncram:LPMINST:g4:altsyncram_component.data_a[13]
data_in[14] => altsyncram:LPMINST:g4:altsyncram_component.data_a[14]
data_in[15] => altsyncram:LPMINST:g4:altsyncram_component.data_a[15]
data_in[16] => altsyncram:LPMINST:g4:altsyncram_component.data_a[16]
data_in[17] => altsyncram:LPMINST:g4:altsyncram_component.data_a[17]
data_in[18] => altsyncram:LPMINST:g4:altsyncram_component.data_a[18]
data_in[19] => altsyncram:LPMINST:g4:altsyncram_component.data_a[19]
data_in[20] => altsyncram:LPMINST:g4:altsyncram_component.data_a[20]
data_in[21] => altsyncram:LPMINST:g4:altsyncram_component.data_a[21]
data_in[22] => altsyncram:LPMINST:g4:altsyncram_component.data_a[22]
data_in[23] => altsyncram:LPMINST:g4:altsyncram_component.data_a[23]
data_in[24] => altsyncram:LPMINST:g4:altsyncram_component.data_a[24]
data_in[25] => altsyncram:LPMINST:g4:altsyncram_component.data_a[25]
data_in[26] => altsyncram:LPMINST:g4:altsyncram_component.data_a[26]
data_in[27] => altsyncram:LPMINST:g4:altsyncram_component.data_a[27]
data_in[28] => altsyncram:LPMINST:g4:altsyncram_component.data_a[28]
data_in[29] => altsyncram:LPMINST:g4:altsyncram_component.data_a[29]
data_in[30] => altsyncram:LPMINST:g4:altsyncram_component.data_a[30]
data_in[31] => altsyncram:LPMINST:g4:altsyncram_component.data_a[31]
sop_in => altsyncram:LPMINST:g4:altsyncram_component.data_a[32]
eop_in => pckt_inc.IN1
eop_in => altsyncram:LPMINST:g4:altsyncram_component.data_a[33]
err_in => altsyncram:LPMINST:g4:altsyncram_component.data_a[34]
prty_in => ~NO_FANOUT~
mod_in[0] => altsyncram:LPMINST:g4:altsyncram_component.data_a[35]
mod_in[1] => altsyncram:LPMINST:g4:altsyncram_component.data_a[36]
wr => wrreq.IN1
dav_rd <= int_dav_rd.DB_MAX_OUTPUT_PORT_TYPE
addr_in[0] => ~NO_FANOUT~
clk_rd => rd_flag.CLK
clk_rd => rd_rdside_addr[6].CLK
clk_rd => rd_rdside_addr[5].CLK
clk_rd => rd_rdside_addr[4].CLK
clk_rd => rd_rdside_addr[3].CLK
clk_rd => rd_rdside_addr[2].CLK
clk_rd => rd_rdside_addr[1].CLK
clk_rd => rd_rdside_addr[0].CLK
clk_rd => rd_rdside_flag_meta.CLK
clk_rd => rd_rdside_flag.CLK
clk_rd => wr_rdside_addr_meta[6].CLK
clk_rd => wr_rdside_addr_meta[5].CLK
clk_rd => wr_rdside_addr_meta[4].CLK
clk_rd => wr_rdside_addr_meta[3].CLK
clk_rd => wr_rdside_addr_meta[2].CLK
clk_rd => wr_rdside_addr_meta[1].CLK
clk_rd => wr_rdside_addr_meta[0].CLK
clk_rd => wr_rdside_addr[6].CLK
clk_rd => wr_rdside_addr[5].CLK
clk_rd => wr_rdside_addr[4].CLK
clk_rd => wr_rdside_addr[3].CLK
clk_rd => wr_rdside_addr[2].CLK
clk_rd => wr_rdside_addr[1].CLK
clk_rd => wr_rdside_addr[0].CLK
clk_rd => wr_rdside_flag_meta.CLK
clk_rd => wr_rdside_flag_meta2.CLK
clk_rd => wr_rdside_flag.CLK
clk_rd => wr_pckt_rdside_addr_meta[6].CLK
clk_rd => wr_pckt_rdside_addr_meta[5].CLK
clk_rd => wr_pckt_rdside_addr_meta[4].CLK
clk_rd => wr_pckt_rdside_addr_meta[3].CLK
clk_rd => wr_pckt_rdside_addr_meta[2].CLK
clk_rd => wr_pckt_rdside_addr_meta[1].CLK
clk_rd => wr_pckt_rdside_addr_meta[0].CLK
clk_rd => wr_pckt_rdside_addr[6].CLK
clk_rd => wr_pckt_rdside_addr[5].CLK
clk_rd => wr_pckt_rdside_addr[4].CLK
clk_rd => wr_pckt_rdside_addr[3].CLK
clk_rd => wr_pckt_rdside_addr[2].CLK
clk_rd => wr_pckt_rdside_addr[1].CLK
clk_rd => wr_pckt_rdside_addr[0].CLK
clk_rd => rd_pckt_addr[6].CLK
clk_rd => rd_pckt_addr[5].CLK
clk_rd => rd_pckt_addr[4].CLK
clk_rd => rd_pckt_addr[3].CLK
clk_rd => rd_pckt_addr[2].CLK
clk_rd => rd_pckt_addr[1].CLK
clk_rd => rd_pckt_addr[0].CLK
clk_rd => rd_pckt_addr_plus1[6].CLK
clk_rd => rd_pckt_addr_plus1[5].CLK
clk_rd => rd_pckt_addr_plus1[4].CLK
clk_rd => rd_pckt_addr_plus1[3].CLK
clk_rd => rd_pckt_addr_plus1[2].CLK
clk_rd => rd_pckt_addr_plus1[1].CLK
clk_rd => rd_pckt_addr_plus1[0].CLK
clk_rd => rd_addr[6].CLK
clk_rd => rd_addr[5].CLK
clk_rd => rd_addr[4].CLK
clk_rd => rd_addr[3].CLK
clk_rd => rd_addr[2].CLK
clk_rd => rd_addr[1].CLK
clk_rd => rd_addr[0].CLK
clk_rd => rd_addr_plus1[6].CLK
clk_rd => rd_addr_plus1[5].CLK
clk_rd => rd_addr_plus1[4].CLK
clk_rd => rd_addr_plus1[3].CLK
clk_rd => rd_addr_plus1[2].CLK
clk_rd => rd_addr_plus1[1].CLK
clk_rd => rd_addr_plus1[0].CLK
clk_rd => rd_lev[6].CLK
clk_rd => rd_lev[5].CLK
clk_rd => rd_lev[4].CLK
clk_rd => rd_lev[3].CLK
clk_rd => rd_lev[2].CLK
clk_rd => rd_lev[1].CLK
clk_rd => rd_lev[0].CLK
clk_rd => rd_empty.CLK
clk_rd => reg_int_rd.CLK
clk_rd => reg_rd_empty.CLK
clk_rd => int_val_out.CLK
clk_rd => int_dav_rd.CLK
clk_rd => altsyncram:LPMINST:g4:altsyncram_component.clock1
clk_rd => rd_state~7.IN1
clk_wr => wr_flag.CLK
clk_wr => wr_wrside_addr[6].CLK
clk_wr => wr_wrside_addr[5].CLK
clk_wr => wr_wrside_addr[4].CLK
clk_wr => wr_wrside_addr[3].CLK
clk_wr => wr_wrside_addr[2].CLK
clk_wr => wr_wrside_addr[1].CLK
clk_wr => wr_wrside_addr[0].CLK
clk_wr => wr_wrside_flag_meta.CLK
clk_wr => wr_wrside_flag.CLK
clk_wr => rd_wrside_addr_meta[6].CLK
clk_wr => rd_wrside_addr_meta[5].CLK
clk_wr => rd_wrside_addr_meta[4].CLK
clk_wr => rd_wrside_addr_meta[3].CLK
clk_wr => rd_wrside_addr_meta[2].CLK
clk_wr => rd_wrside_addr_meta[1].CLK
clk_wr => rd_wrside_addr_meta[0].CLK
clk_wr => rd_wrside_addr[6].CLK
clk_wr => rd_wrside_addr[5].CLK
clk_wr => rd_wrside_addr[4].CLK
clk_wr => rd_wrside_addr[3].CLK
clk_wr => rd_wrside_addr[2].CLK
clk_wr => rd_wrside_addr[1].CLK
clk_wr => rd_wrside_addr[0].CLK
clk_wr => rd_wrside_flag_meta.CLK
clk_wr => rd_wrside_flag_meta2.CLK
clk_wr => rd_wrside_flag.CLK
clk_wr => wr_pckt_wrside_addr[6].CLK
clk_wr => wr_pckt_wrside_addr[5].CLK
clk_wr => wr_pckt_wrside_addr[4].CLK
clk_wr => wr_pckt_wrside_addr[3].CLK
clk_wr => wr_pckt_wrside_addr[2].CLK
clk_wr => wr_pckt_wrside_addr[1].CLK
clk_wr => wr_pckt_wrside_addr[0].CLK
clk_wr => wr_pckt_addr[6].CLK
clk_wr => wr_pckt_addr[5].CLK
clk_wr => wr_pckt_addr[4].CLK
clk_wr => wr_pckt_addr[3].CLK
clk_wr => wr_pckt_addr[2].CLK
clk_wr => wr_pckt_addr[1].CLK
clk_wr => wr_pckt_addr[0].CLK
clk_wr => wr_addr[6].CLK
clk_wr => wr_addr[5].CLK
clk_wr => wr_addr[4].CLK
clk_wr => wr_addr[3].CLK
clk_wr => wr_addr[2].CLK
clk_wr => wr_addr[1].CLK
clk_wr => wr_addr[0].CLK
clk_wr => wr_addr_plus1[6].CLK
clk_wr => wr_addr_plus1[5].CLK
clk_wr => wr_addr_plus1[4].CLK
clk_wr => wr_addr_plus1[3].CLK
clk_wr => wr_addr_plus1[2].CLK
clk_wr => wr_addr_plus1[1].CLK
clk_wr => wr_addr_plus1[0].CLK
clk_wr => wr_full.CLK
clk_wr => int_dav_wr.CLK
clk_wr => altsyncram:LPMINST:g4:altsyncram_component.clock0
clk_wr => wr_state~7.IN1
reset_rd => rd_flag.ACLR
reset_rd => rd_rdside_addr[6].ACLR
reset_rd => rd_rdside_addr[5].ACLR
reset_rd => rd_rdside_addr[4].ACLR
reset_rd => rd_rdside_addr[3].ACLR
reset_rd => rd_rdside_addr[2].ACLR
reset_rd => rd_rdside_addr[1].ACLR
reset_rd => rd_rdside_addr[0].ACLR
reset_rd => rd_rdside_flag_meta.ACLR
reset_rd => rd_rdside_flag.ACLR
reset_rd => wr_rdside_addr_meta[6].ACLR
reset_rd => wr_rdside_addr_meta[5].ACLR
reset_rd => wr_rdside_addr_meta[4].ACLR
reset_rd => wr_rdside_addr_meta[3].ACLR
reset_rd => wr_rdside_addr_meta[2].ACLR
reset_rd => wr_rdside_addr_meta[1].ACLR
reset_rd => wr_rdside_addr_meta[0].ACLR
reset_rd => wr_rdside_addr[6].ACLR
reset_rd => wr_rdside_addr[5].ACLR
reset_rd => wr_rdside_addr[4].ACLR
reset_rd => wr_rdside_addr[3].ACLR
reset_rd => wr_rdside_addr[2].ACLR
reset_rd => wr_rdside_addr[1].ACLR
reset_rd => wr_rdside_addr[0].ACLR
reset_rd => wr_rdside_flag_meta.ACLR
reset_rd => wr_rdside_flag_meta2.ACLR
reset_rd => wr_rdside_flag.ACLR
reset_rd => wr_pckt_rdside_addr_meta[6].ACLR
reset_rd => wr_pckt_rdside_addr_meta[5].ACLR
reset_rd => wr_pckt_rdside_addr_meta[4].ACLR
reset_rd => wr_pckt_rdside_addr_meta[3].ACLR
reset_rd => wr_pckt_rdside_addr_meta[2].ACLR
reset_rd => wr_pckt_rdside_addr_meta[1].ACLR
reset_rd => wr_pckt_rdside_addr_meta[0].ACLR
reset_rd => wr_pckt_rdside_addr[6].ACLR
reset_rd => wr_pckt_rdside_addr[5].ACLR
reset_rd => wr_pckt_rdside_addr[4].ACLR
reset_rd => wr_pckt_rdside_addr[3].ACLR
reset_rd => wr_pckt_rdside_addr[2].ACLR
reset_rd => wr_pckt_rdside_addr[1].ACLR
reset_rd => wr_pckt_rdside_addr[0].ACLR
reset_rd => rd_pckt_addr[6].ACLR
reset_rd => rd_pckt_addr[5].ACLR
reset_rd => rd_pckt_addr[4].ACLR
reset_rd => rd_pckt_addr[3].ACLR
reset_rd => rd_pckt_addr[2].ACLR
reset_rd => rd_pckt_addr[1].ACLR
reset_rd => rd_pckt_addr[0].ACLR
reset_rd => rd_pckt_addr_plus1[6].ACLR
reset_rd => rd_pckt_addr_plus1[5].ACLR
reset_rd => rd_pckt_addr_plus1[4].ACLR
reset_rd => rd_pckt_addr_plus1[3].ACLR
reset_rd => rd_pckt_addr_plus1[2].ACLR
reset_rd => rd_pckt_addr_plus1[1].ACLR
reset_rd => rd_pckt_addr_plus1[0].PRESET
reset_rd => rd_addr[6].ACLR
reset_rd => rd_addr[5].ACLR
reset_rd => rd_addr[4].ACLR
reset_rd => rd_addr[3].ACLR
reset_rd => rd_addr[2].ACLR
reset_rd => rd_addr[1].ACLR
reset_rd => rd_addr[0].ACLR
reset_rd => rd_addr_plus1[6].ACLR
reset_rd => rd_addr_plus1[5].ACLR
reset_rd => rd_addr_plus1[4].ACLR
reset_rd => rd_addr_plus1[3].ACLR
reset_rd => rd_addr_plus1[2].ACLR
reset_rd => rd_addr_plus1[1].ACLR
reset_rd => rd_addr_plus1[0].PRESET
reset_rd => rd_lev[6].ACLR
reset_rd => rd_lev[5].ACLR
reset_rd => rd_lev[4].ACLR
reset_rd => rd_lev[3].ACLR
reset_rd => rd_lev[2].ACLR
reset_rd => rd_lev[1].ACLR
reset_rd => rd_lev[0].ACLR
reset_rd => rd_empty.PRESET
reset_rd => reg_int_rd.ACLR
reset_rd => reg_rd_empty.PRESET
reset_rd => int_val_out.ACLR
reset_rd => int_dav_rd.ACLR
reset_rd => rd_state~8.IN1
reset_wr => wr_flag.ACLR
reset_wr => wr_wrside_addr[6].ACLR
reset_wr => wr_wrside_addr[5].ACLR
reset_wr => wr_wrside_addr[4].ACLR
reset_wr => wr_wrside_addr[3].ACLR
reset_wr => wr_wrside_addr[2].ACLR
reset_wr => wr_wrside_addr[1].ACLR
reset_wr => wr_wrside_addr[0].ACLR
reset_wr => wr_wrside_flag_meta.ACLR
reset_wr => wr_wrside_flag.ACLR
reset_wr => rd_wrside_addr_meta[6].ACLR
reset_wr => rd_wrside_addr_meta[5].ACLR
reset_wr => rd_wrside_addr_meta[4].ACLR
reset_wr => rd_wrside_addr_meta[3].ACLR
reset_wr => rd_wrside_addr_meta[2].ACLR
reset_wr => rd_wrside_addr_meta[1].ACLR
reset_wr => rd_wrside_addr_meta[0].ACLR
reset_wr => rd_wrside_addr[6].ACLR
reset_wr => rd_wrside_addr[5].ACLR
reset_wr => rd_wrside_addr[4].ACLR
reset_wr => rd_wrside_addr[3].ACLR
reset_wr => rd_wrside_addr[2].ACLR
reset_wr => rd_wrside_addr[1].ACLR
reset_wr => rd_wrside_addr[0].ACLR
reset_wr => rd_wrside_flag_meta.ACLR
reset_wr => rd_wrside_flag_meta2.ACLR
reset_wr => rd_wrside_flag.ACLR
reset_wr => wr_pckt_wrside_addr[6].ACLR
reset_wr => wr_pckt_wrside_addr[5].ACLR
reset_wr => wr_pckt_wrside_addr[4].ACLR
reset_wr => wr_pckt_wrside_addr[3].ACLR
reset_wr => wr_pckt_wrside_addr[2].ACLR
reset_wr => wr_pckt_wrside_addr[1].ACLR
reset_wr => wr_pckt_wrside_addr[0].ACLR
reset_wr => wr_pckt_addr[6].ACLR
reset_wr => wr_pckt_addr[5].ACLR
reset_wr => wr_pckt_addr[4].ACLR
reset_wr => wr_pckt_addr[3].ACLR
reset_wr => wr_pckt_addr[2].ACLR
reset_wr => wr_pckt_addr[1].ACLR
reset_wr => wr_pckt_addr[0].ACLR
reset_wr => wr_addr[6].ACLR
reset_wr => wr_addr[5].ACLR
reset_wr => wr_addr[4].ACLR
reset_wr => wr_addr[3].ACLR
reset_wr => wr_addr[2].ACLR
reset_wr => wr_addr[1].ACLR
reset_wr => wr_addr[0].ACLR
reset_wr => wr_addr_plus1[6].ACLR
reset_wr => wr_addr_plus1[5].ACLR
reset_wr => wr_addr_plus1[4].ACLR
reset_wr => wr_addr_plus1[3].ACLR
reset_wr => wr_addr_plus1[2].ACLR
reset_wr => wr_addr_plus1[1].ACLR
reset_wr => wr_addr_plus1[0].PRESET
reset_wr => wr_full.ACLR
reset_wr => int_dav_wr.PRESET
reset_wr => wr_state~8.IN1


|LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component
wren_a => altsyncram_vpk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vpk1:auto_generated.data_a[0]
data_a[1] => altsyncram_vpk1:auto_generated.data_a[1]
data_a[2] => altsyncram_vpk1:auto_generated.data_a[2]
data_a[3] => altsyncram_vpk1:auto_generated.data_a[3]
data_a[4] => altsyncram_vpk1:auto_generated.data_a[4]
data_a[5] => altsyncram_vpk1:auto_generated.data_a[5]
data_a[6] => altsyncram_vpk1:auto_generated.data_a[6]
data_a[7] => altsyncram_vpk1:auto_generated.data_a[7]
data_a[8] => altsyncram_vpk1:auto_generated.data_a[8]
data_a[9] => altsyncram_vpk1:auto_generated.data_a[9]
data_a[10] => altsyncram_vpk1:auto_generated.data_a[10]
data_a[11] => altsyncram_vpk1:auto_generated.data_a[11]
data_a[12] => altsyncram_vpk1:auto_generated.data_a[12]
data_a[13] => altsyncram_vpk1:auto_generated.data_a[13]
data_a[14] => altsyncram_vpk1:auto_generated.data_a[14]
data_a[15] => altsyncram_vpk1:auto_generated.data_a[15]
data_a[16] => altsyncram_vpk1:auto_generated.data_a[16]
data_a[17] => altsyncram_vpk1:auto_generated.data_a[17]
data_a[18] => altsyncram_vpk1:auto_generated.data_a[18]
data_a[19] => altsyncram_vpk1:auto_generated.data_a[19]
data_a[20] => altsyncram_vpk1:auto_generated.data_a[20]
data_a[21] => altsyncram_vpk1:auto_generated.data_a[21]
data_a[22] => altsyncram_vpk1:auto_generated.data_a[22]
data_a[23] => altsyncram_vpk1:auto_generated.data_a[23]
data_a[24] => altsyncram_vpk1:auto_generated.data_a[24]
data_a[25] => altsyncram_vpk1:auto_generated.data_a[25]
data_a[26] => altsyncram_vpk1:auto_generated.data_a[26]
data_a[27] => altsyncram_vpk1:auto_generated.data_a[27]
data_a[28] => altsyncram_vpk1:auto_generated.data_a[28]
data_a[29] => altsyncram_vpk1:auto_generated.data_a[29]
data_a[30] => altsyncram_vpk1:auto_generated.data_a[30]
data_a[31] => altsyncram_vpk1:auto_generated.data_a[31]
data_a[32] => altsyncram_vpk1:auto_generated.data_a[32]
data_a[33] => altsyncram_vpk1:auto_generated.data_a[33]
data_a[34] => altsyncram_vpk1:auto_generated.data_a[34]
data_a[35] => altsyncram_vpk1:auto_generated.data_a[35]
data_a[36] => altsyncram_vpk1:auto_generated.data_a[36]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
address_a[0] => altsyncram_vpk1:auto_generated.address_a[0]
address_a[1] => altsyncram_vpk1:auto_generated.address_a[1]
address_a[2] => altsyncram_vpk1:auto_generated.address_a[2]
address_a[3] => altsyncram_vpk1:auto_generated.address_a[3]
address_a[4] => altsyncram_vpk1:auto_generated.address_a[4]
address_a[5] => altsyncram_vpk1:auto_generated.address_a[5]
address_a[6] => altsyncram_vpk1:auto_generated.address_a[6]
address_b[0] => altsyncram_vpk1:auto_generated.address_b[0]
address_b[1] => altsyncram_vpk1:auto_generated.address_b[1]
address_b[2] => altsyncram_vpk1:auto_generated.address_b[2]
address_b[3] => altsyncram_vpk1:auto_generated.address_b[3]
address_b[4] => altsyncram_vpk1:auto_generated.address_b[4]
address_b[5] => altsyncram_vpk1:auto_generated.address_b[5]
address_b[6] => altsyncram_vpk1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vpk1:auto_generated.clock0
clock1 => altsyncram_vpk1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_vpk1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_b[0] <= altsyncram_vpk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_vpk1:auto_generated.q_b[1]
q_b[2] <= altsyncram_vpk1:auto_generated.q_b[2]
q_b[3] <= altsyncram_vpk1:auto_generated.q_b[3]
q_b[4] <= altsyncram_vpk1:auto_generated.q_b[4]
q_b[5] <= altsyncram_vpk1:auto_generated.q_b[5]
q_b[6] <= altsyncram_vpk1:auto_generated.q_b[6]
q_b[7] <= altsyncram_vpk1:auto_generated.q_b[7]
q_b[8] <= altsyncram_vpk1:auto_generated.q_b[8]
q_b[9] <= altsyncram_vpk1:auto_generated.q_b[9]
q_b[10] <= altsyncram_vpk1:auto_generated.q_b[10]
q_b[11] <= altsyncram_vpk1:auto_generated.q_b[11]
q_b[12] <= altsyncram_vpk1:auto_generated.q_b[12]
q_b[13] <= altsyncram_vpk1:auto_generated.q_b[13]
q_b[14] <= altsyncram_vpk1:auto_generated.q_b[14]
q_b[15] <= altsyncram_vpk1:auto_generated.q_b[15]
q_b[16] <= altsyncram_vpk1:auto_generated.q_b[16]
q_b[17] <= altsyncram_vpk1:auto_generated.q_b[17]
q_b[18] <= altsyncram_vpk1:auto_generated.q_b[18]
q_b[19] <= altsyncram_vpk1:auto_generated.q_b[19]
q_b[20] <= altsyncram_vpk1:auto_generated.q_b[20]
q_b[21] <= altsyncram_vpk1:auto_generated.q_b[21]
q_b[22] <= altsyncram_vpk1:auto_generated.q_b[22]
q_b[23] <= altsyncram_vpk1:auto_generated.q_b[23]
q_b[24] <= altsyncram_vpk1:auto_generated.q_b[24]
q_b[25] <= altsyncram_vpk1:auto_generated.q_b[25]
q_b[26] <= altsyncram_vpk1:auto_generated.q_b[26]
q_b[27] <= altsyncram_vpk1:auto_generated.q_b[27]
q_b[28] <= altsyncram_vpk1:auto_generated.q_b[28]
q_b[29] <= altsyncram_vpk1:auto_generated.q_b[29]
q_b[30] <= altsyncram_vpk1:auto_generated.q_b[30]
q_b[31] <= altsyncram_vpk1:auto_generated.q_b[31]
q_b[32] <= altsyncram_vpk1:auto_generated.q_b[32]
q_b[33] <= altsyncram_vpk1:auto_generated.q_b[33]
q_b[34] <= altsyncram_vpk1:auto_generated.q_b[34]
q_b[35] <= altsyncram_vpk1:auto_generated.q_b[35]
q_b[36] <= altsyncram_vpk1:auto_generated.q_b[36]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component|altsyncram_vpk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0


|LAB_DESIGN|PACKET_CHECK:iPACKET_CHECK
CLK => eop_delayed.CLK
CLK => count[9].CLK
CLK => count[8].CLK
CLK => count[7].CLK
CLK => count[6].CLK
CLK => count[5].CLK
CLK => count[4].CLK
CLK => count[3].CLK
CLK => count[2].CLK
CLK => count[1].CLK
CLK => count[0].CLK
CLK => length_error.CLK
CLK => mty_error.CLK
CLK => sop_error.CLK
CLK => parity_error.CLK
CLK => last_data[31].CLK
CLK => last_data[30].CLK
CLK => last_data[29].CLK
CLK => last_data[28].CLK
CLK => last_data[27].CLK
CLK => last_data[26].CLK
CLK => last_data[25].CLK
CLK => last_data[24].CLK
CLK => last_data[23].CLK
CLK => last_data[22].CLK
CLK => last_data[21].CLK
CLK => last_data[20].CLK
CLK => last_data[19].CLK
CLK => last_data[18].CLK
CLK => last_data[17].CLK
CLK => last_data[16].CLK
CLK => last_data[15].CLK
CLK => last_data[14].CLK
CLK => last_data[13].CLK
CLK => last_data[12].CLK
CLK => last_data[11].CLK
CLK => last_data[10].CLK
CLK => last_data[9].CLK
CLK => last_data[8].CLK
CLK => last_data[7].CLK
CLK => last_data[6].CLK
CLK => last_data[5].CLK
CLK => last_data[4].CLK
CLK => last_data[3].CLK
CLK => last_data[2].CLK
CLK => last_data[1].CLK
CLK => last_data[0].CLK
CLK => err_error.CLK
CLK => ERROR~reg0.CLK
RESET => eop_delayed.ACLR
RESET => count[9].ACLR
RESET => count[8].ACLR
RESET => count[7].ACLR
RESET => count[6].ACLR
RESET => count[5].ACLR
RESET => count[4].ACLR
RESET => count[3].ACLR
RESET => count[2].ACLR
RESET => count[1].ACLR
RESET => count[0].ACLR
RESET => length_error.ACLR
RESET => mty_error.ACLR
RESET => sop_error.ACLR
RESET => parity_error.ACLR
RESET => last_data[31].ACLR
RESET => last_data[30].ACLR
RESET => last_data[29].ACLR
RESET => last_data[28].ACLR
RESET => last_data[27].ACLR
RESET => last_data[26].ACLR
RESET => last_data[25].ACLR
RESET => last_data[24].ACLR
RESET => last_data[23].ACLR
RESET => last_data[22].ACLR
RESET => last_data[21].ACLR
RESET => last_data[20].ACLR
RESET => last_data[19].ACLR
RESET => last_data[18].ACLR
RESET => last_data[17].ACLR
RESET => last_data[16].ACLR
RESET => last_data[15].ACLR
RESET => last_data[14].ACLR
RESET => last_data[13].ACLR
RESET => last_data[12].ACLR
RESET => last_data[11].ACLR
RESET => last_data[10].ACLR
RESET => last_data[9].ACLR
RESET => last_data[8].ACLR
RESET => last_data[7].ACLR
RESET => last_data[6].ACLR
RESET => last_data[5].ACLR
RESET => last_data[4].ACLR
RESET => last_data[3].ACLR
RESET => last_data[2].ACLR
RESET => last_data[1].ACLR
RESET => last_data[0].ACLR
RESET => err_error.ACLR
RESET => ERROR~reg0.ACLR
VAL => count[9].ENA
VAL => count[8].ENA
VAL => count[7].ENA
VAL => count[6].ENA
VAL => count[5].ENA
VAL => count[4].ENA
VAL => count[3].ENA
VAL => count[2].ENA
VAL => count[1].ENA
VAL => count[0].ENA
VAL => mty_error.ENA
VAL => sop_error.ENA
VAL => last_data[31].ENA
VAL => last_data[30].ENA
VAL => last_data[29].ENA
VAL => last_data[28].ENA
VAL => last_data[27].ENA
VAL => last_data[26].ENA
VAL => last_data[25].ENA
VAL => last_data[24].ENA
VAL => last_data[23].ENA
VAL => last_data[22].ENA
VAL => last_data[21].ENA
VAL => last_data[20].ENA
VAL => last_data[19].ENA
VAL => last_data[18].ENA
VAL => last_data[17].ENA
VAL => last_data[16].ENA
VAL => last_data[15].ENA
VAL => last_data[14].ENA
VAL => last_data[13].ENA
VAL => last_data[12].ENA
VAL => last_data[11].ENA
VAL => last_data[10].ENA
VAL => last_data[9].ENA
VAL => last_data[8].ENA
VAL => last_data[7].ENA
VAL => last_data[6].ENA
VAL => last_data[5].ENA
VAL => last_data[4].ENA
VAL => last_data[3].ENA
VAL => last_data[2].ENA
VAL => last_data[1].ENA
VAL => last_data[0].ENA
VAL => err_error.ENA
SOP => always3~0.IN0
SOP => Mux9.IN3
SOP => Mux8.IN3
SOP => Mux7.IN3
SOP => Mux6.IN3
SOP => Mux5.IN3
SOP => Mux4.IN3
SOP => Mux3.IN3
SOP => Mux2.IN3
SOP => Mux1.IN3
SOP => Mux0.IN3
EOP => eop_delayed.DATAIN
EOP => always2~0.IN0
EOP => Mux9.IN4
EOP => Mux8.IN4
EOP => Mux7.IN4
EOP => Mux6.IN4
EOP => Mux5.IN4
EOP => Mux4.IN4
EOP => Mux3.IN4
EOP => Mux2.IN4
EOP => Mux1.IN4
EOP => Mux0.IN4
ERR => err_error~0.OUTPUTSELECT
MTY[0] => Equal1.IN0
MTY[1] => Equal1.IN1
DAT[0] => Equal2.IN0
DAT[0] => last_data[0].DATAIN
DAT[1] => Equal2.IN22
DAT[1] => last_data[1].DATAIN
DAT[2] => Equal2.IN1
DAT[2] => last_data[2].DATAIN
DAT[3] => Equal2.IN2
DAT[3] => last_data[3].DATAIN
DAT[4] => Equal2.IN23
DAT[4] => last_data[4].DATAIN
DAT[5] => Equal2.IN3
DAT[5] => last_data[5].DATAIN
DAT[6] => Equal2.IN24
DAT[6] => last_data[6].DATAIN
DAT[7] => Equal2.IN4
DAT[7] => last_data[7].DATAIN
DAT[8] => Equal2.IN5
DAT[8] => last_data[8].DATAIN
DAT[9] => Equal2.IN6
DAT[9] => last_data[9].DATAIN
DAT[10] => Equal2.IN25
DAT[10] => last_data[10].DATAIN
DAT[11] => Equal2.IN7
DAT[11] => last_data[11].DATAIN
DAT[12] => Equal2.IN8
DAT[12] => last_data[12].DATAIN
DAT[13] => Equal2.IN9
DAT[13] => last_data[13].DATAIN
DAT[14] => Equal2.IN10
DAT[14] => last_data[14].DATAIN
DAT[15] => Equal2.IN11
DAT[15] => last_data[15].DATAIN
DAT[16] => Equal2.IN26
DAT[16] => last_data[16].DATAIN
DAT[17] => Equal2.IN12
DAT[17] => last_data[17].DATAIN
DAT[18] => Equal2.IN27
DAT[18] => last_data[18].DATAIN
DAT[19] => Equal2.IN13
DAT[19] => last_data[19].DATAIN
DAT[20] => Equal2.IN28
DAT[20] => last_data[20].DATAIN
DAT[21] => Equal2.IN29
DAT[21] => last_data[21].DATAIN
DAT[22] => Equal2.IN14
DAT[22] => last_data[22].DATAIN
DAT[23] => Equal2.IN15
DAT[23] => last_data[23].DATAIN
DAT[24] => Equal2.IN30
DAT[24] => last_data[24].DATAIN
DAT[25] => Equal2.IN16
DAT[25] => last_data[25].DATAIN
DAT[26] => Equal2.IN17
DAT[26] => last_data[26].DATAIN
DAT[27] => Equal2.IN18
DAT[27] => last_data[27].DATAIN
DAT[28] => Equal2.IN19
DAT[28] => last_data[28].DATAIN
DAT[29] => Equal2.IN31
DAT[29] => last_data[29].DATAIN
DAT[30] => Equal2.IN20
DAT[30] => last_data[30].DATAIN
DAT[31] => Equal2.IN21
DAT[31] => last_data[31].DATAIN
ERROR <= ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT
clk => clk~0.IN1
reset => reset~0.IN1
master_sink_dav => master_sink_dav~0.IN1
master_sink_sop => master_sink_sop~0.IN1
master_source_dav => master_source_dav~0.IN1
inv_i => inv_i~0.IN1
data_real_in[0] => data_real_in[0]~15.IN1
data_real_in[1] => data_real_in[1]~14.IN1
data_real_in[2] => data_real_in[2]~13.IN1
data_real_in[3] => data_real_in[3]~12.IN1
data_real_in[4] => data_real_in[4]~11.IN1
data_real_in[5] => data_real_in[5]~10.IN1
data_real_in[6] => data_real_in[6]~9.IN1
data_real_in[7] => data_real_in[7]~8.IN1
data_real_in[8] => data_real_in[8]~7.IN1
data_real_in[9] => data_real_in[9]~6.IN1
data_real_in[10] => data_real_in[10]~5.IN1
data_real_in[11] => data_real_in[11]~4.IN1
data_real_in[12] => data_real_in[12]~3.IN1
data_real_in[13] => data_real_in[13]~2.IN1
data_real_in[14] => data_real_in[14]~1.IN1
data_real_in[15] => data_real_in[15]~0.IN1
data_imag_in[0] => data_imag_in[0]~15.IN1
data_imag_in[1] => data_imag_in[1]~14.IN1
data_imag_in[2] => data_imag_in[2]~13.IN1
data_imag_in[3] => data_imag_in[3]~12.IN1
data_imag_in[4] => data_imag_in[4]~11.IN1
data_imag_in[5] => data_imag_in[5]~10.IN1
data_imag_in[6] => data_imag_in[6]~9.IN1
data_imag_in[7] => data_imag_in[7]~8.IN1
data_imag_in[8] => data_imag_in[8]~7.IN1
data_imag_in[9] => data_imag_in[9]~6.IN1
data_imag_in[10] => data_imag_in[10]~5.IN1
data_imag_in[11] => data_imag_in[11]~4.IN1
data_imag_in[12] => data_imag_in[12]~3.IN1
data_imag_in[13] => data_imag_in[13]~2.IN1
data_imag_in[14] => data_imag_in[14]~1.IN1
data_imag_in[15] => data_imag_in[15]~0.IN1
fft_real_out[0] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[1] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[2] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[3] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[4] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[5] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[6] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[7] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[8] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[9] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[10] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[11] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[12] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[13] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[14] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_real_out[15] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_real_out
fft_imag_out[0] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[1] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[2] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[3] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[4] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[5] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[6] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[7] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[8] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[9] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[10] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[11] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[12] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[13] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[14] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
fft_imag_out[15] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.fft_imag_out
exponent_out[0] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.exponent_out
exponent_out[1] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.exponent_out
exponent_out[2] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.exponent_out
exponent_out[3] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.exponent_out
exponent_out[4] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.exponent_out
exponent_out[5] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.exponent_out
master_sink_ena <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.master_sink_ena
master_source_sop <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.master_source_sop
master_source_eop <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.master_source_eop
master_source_ena <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.master_source_ena


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst
clk => asj_fft_tdl_bit:no_del_input_blk:delay_next_block.clk
clk => asj_fft_1tdp_rom:gen_se:gen_new:twrom.clk
clk => asj_fft_twadsogen_q:gen_se:gen_new:twid_factors.clk
clk => asj_fft_bfp_ctrl:gen_se:bfpc.clk
clk => asj_fft_dft_bfp_sgl:gen_se:bfpdft.clk
clk => asj_fft_dataadgen:gen_wraddr_se:wr_adgen.clk
clk => asj_fft_dataadgen:rd_adgen.clk
clk => asj_fft_1dp_ram:gen_1_ram:gen_M4K:dat_A.clk
clk => asj_fft_unbburst_sose_ctrl:ccc.clk
clk => asj_fft_in_write_sgl:writer.clk
clk => asj_fft_tdl_bit_rst:delay_swd.clk
clk => data_rdy_vec[27].CLK
clk => data_rdy_vec[26].CLK
clk => data_rdy_vec[25].CLK
clk => data_rdy_vec[24].CLK
clk => data_rdy_vec[23].CLK
clk => data_rdy_vec[22].CLK
clk => data_rdy_vec[21].CLK
clk => data_rdy_vec[20].CLK
clk => data_rdy_vec[19].CLK
clk => data_rdy_vec[18].CLK
clk => data_rdy_vec[17].CLK
clk => data_rdy_vec[16].CLK
clk => data_rdy_vec[15].CLK
clk => data_rdy_vec[14].CLK
clk => data_rdy_vec[13].CLK
clk => data_rdy_vec[12].CLK
clk => data_rdy_vec[11].CLK
clk => data_rdy_vec[10].CLK
clk => data_rdy_vec[9].CLK
clk => data_rdy_vec[8].CLK
clk => data_rdy_vec[7].CLK
clk => data_rdy_vec[6].CLK
clk => data_rdy_vec[5].CLK
clk => data_rdy_vec[4].CLK
clk => data_rdy_vec[3].CLK
clk => data_rdy_vec[2].CLK
clk => data_rdy_vec[1].CLK
clk => data_rdy_vec[0].CLK
clk => p_tdl[0][2].CLK
clk => p_tdl[0][1].CLK
clk => p_tdl[0][0].CLK
clk => p_tdl[1][2].CLK
clk => p_tdl[1][1].CLK
clk => p_tdl[1][0].CLK
clk => p_tdl[2][2].CLK
clk => p_tdl[2][1].CLK
clk => p_tdl[2][0].CLK
clk => p_tdl[3][2].CLK
clk => p_tdl[3][1].CLK
clk => p_tdl[3][0].CLK
clk => p_tdl[4][2].CLK
clk => p_tdl[4][1].CLK
clk => p_tdl[4][0].CLK
clk => p_tdl[5][2].CLK
clk => p_tdl[5][1].CLK
clk => p_tdl[5][0].CLK
clk => p_tdl[6][2].CLK
clk => p_tdl[6][1].CLK
clk => p_tdl[6][0].CLK
clk => p_tdl[7][2].CLK
clk => p_tdl[7][1].CLK
clk => p_tdl[7][0].CLK
clk => p_tdl[8][2].CLK
clk => p_tdl[8][1].CLK
clk => p_tdl[8][0].CLK
clk => p_tdl[9][2].CLK
clk => p_tdl[9][1].CLK
clk => p_tdl[9][0].CLK
clk => p_tdl[10][2].CLK
clk => p_tdl[10][1].CLK
clk => p_tdl[10][0].CLK
clk => p_tdl[11][2].CLK
clk => p_tdl[11][1].CLK
clk => p_tdl[11][0].CLK
clk => p_tdl[12][2].CLK
clk => p_tdl[12][1].CLK
clk => p_tdl[12][0].CLK
clk => p_tdl[13][2].CLK
clk => p_tdl[13][1].CLK
clk => p_tdl[13][0].CLK
clk => p_tdl[14][2].CLK
clk => p_tdl[14][1].CLK
clk => p_tdl[14][0].CLK
clk => p_tdl[15][2].CLK
clk => p_tdl[15][1].CLK
clk => p_tdl[15][0].CLK
clk => p_tdl[16][2].CLK
clk => p_tdl[16][1].CLK
clk => p_tdl[16][0].CLK
clk => p_tdl[17][2].CLK
clk => p_tdl[17][1].CLK
clk => p_tdl[17][0].CLK
clk => p_tdl[18][2].CLK
clk => p_tdl[18][1].CLK
clk => p_tdl[18][0].CLK
clk => wren_a.CLK
clk => sel_ram_in.CLK
clk => sel_lpp_nm1.CLK
clk => sel_lpp.CLK
clk => sel_lpp_i.CLK
clk => k_count_wr_en.CLK
clk => k_count_wr[9].CLK
clk => k_count_wr[8].CLK
clk => k_count_wr[7].CLK
clk => k_count_wr[6].CLK
clk => k_count_wr[5].CLK
clk => k_count_wr[4].CLK
clk => k_count_wr[3].CLK
clk => k_count_wr[2].CLK
clk => k_count_wr[1].CLK
clk => k_count_wr[0].CLK
clk => wraddress_a_bus_ctrl_i[9].CLK
clk => wraddress_a_bus_ctrl_i[8].CLK
clk => wraddress_a_bus_ctrl_i[7].CLK
clk => wraddress_a_bus_ctrl_i[6].CLK
clk => wraddress_a_bus_ctrl_i[5].CLK
clk => wraddress_a_bus_ctrl_i[4].CLK
clk => wraddress_a_bus_ctrl_i[3].CLK
clk => wraddress_a_bus_ctrl_i[2].CLK
clk => wraddress_a_bus_ctrl_i[1].CLK
clk => wraddress_a_bus_ctrl_i[0].CLK
clk => twiddle_data_real[15].CLK
clk => twiddle_data_real[14].CLK
clk => twiddle_data_real[13].CLK
clk => twiddle_data_real[12].CLK
clk => twiddle_data_real[11].CLK
clk => twiddle_data_real[10].CLK
clk => twiddle_data_real[9].CLK
clk => twiddle_data_real[8].CLK
clk => twiddle_data_real[7].CLK
clk => twiddle_data_real[6].CLK
clk => twiddle_data_real[5].CLK
clk => twiddle_data_real[4].CLK
clk => twiddle_data_real[3].CLK
clk => twiddle_data_real[2].CLK
clk => twiddle_data_real[1].CLK
clk => twiddle_data_real[0].CLK
clk => twiddle_data_imag[15].CLK
clk => twiddle_data_imag[14].CLK
clk => twiddle_data_imag[13].CLK
clk => twiddle_data_imag[12].CLK
clk => twiddle_data_imag[11].CLK
clk => twiddle_data_imag[10].CLK
clk => twiddle_data_imag[9].CLK
clk => twiddle_data_imag[8].CLK
clk => twiddle_data_imag[7].CLK
clk => twiddle_data_imag[6].CLK
clk => twiddle_data_imag[5].CLK
clk => twiddle_data_imag[4].CLK
clk => twiddle_data_imag[3].CLK
clk => twiddle_data_imag[2].CLK
clk => twiddle_data_imag[1].CLK
clk => twiddle_data_imag[0].CLK
clk => quad_del_0[2].CLK
clk => quad_del_0[1].CLK
clk => quad_del_0[0].CLK
clk => quad_del_1[2].CLK
clk => quad_del_1[1].CLK
clk => quad_del_1[0].CLK
clk => k_count_tw_en.CLK
clk => k_count_tw[9].CLK
clk => k_count_tw[8].CLK
clk => k_count_tw[7].CLK
clk => k_count_tw[6].CLK
clk => k_count_tw[5].CLK
clk => k_count_tw[4].CLK
clk => k_count_tw[3].CLK
clk => k_count_tw[2].CLK
clk => k_count_tw[1].CLK
clk => k_count_tw[0].CLK
clk => fft_real_out[15]~reg0.CLK
clk => fft_real_out[14]~reg0.CLK
clk => fft_real_out[13]~reg0.CLK
clk => fft_real_out[12]~reg0.CLK
clk => fft_real_out[11]~reg0.CLK
clk => fft_real_out[10]~reg0.CLK
clk => fft_real_out[9]~reg0.CLK
clk => fft_real_out[8]~reg0.CLK
clk => fft_real_out[7]~reg0.CLK
clk => fft_real_out[6]~reg0.CLK
clk => fft_real_out[5]~reg0.CLK
clk => fft_real_out[4]~reg0.CLK
clk => fft_real_out[3]~reg0.CLK
clk => fft_real_out[2]~reg0.CLK
clk => fft_real_out[1]~reg0.CLK
clk => fft_real_out[0]~reg0.CLK
clk => fft_imag_out[15]~reg0.CLK
clk => fft_imag_out[14]~reg0.CLK
clk => fft_imag_out[13]~reg0.CLK
clk => fft_imag_out[12]~reg0.CLK
clk => fft_imag_out[11]~reg0.CLK
clk => fft_imag_out[10]~reg0.CLK
clk => fft_imag_out[9]~reg0.CLK
clk => fft_imag_out[8]~reg0.CLK
clk => fft_imag_out[7]~reg0.CLK
clk => fft_imag_out[6]~reg0.CLK
clk => fft_imag_out[5]~reg0.CLK
clk => fft_imag_out[4]~reg0.CLK
clk => fft_imag_out[3]~reg0.CLK
clk => fft_imag_out[2]~reg0.CLK
clk => fft_imag_out[1]~reg0.CLK
clk => fft_imag_out[0]~reg0.CLK
clk => master_source_ena~reg0.CLK
clk => master_source_sop~reg0.CLK
clk => master_source_eop~reg0.CLK
clk => exponent_out[5]~reg0.CLK
clk => exponent_out[4]~reg0.CLK
clk => exponent_out[3]~reg0.CLK
clk => exponent_out[2]~reg0.CLK
clk => exponent_out[1]~reg0.CLK
clk => exponent_out[0]~reg0.CLK
clk => oe.CLK
clk => sop_out.CLK
clk => eop_out.CLK
clk => val_out.CLK
clk => del_sop_cnt[4].CLK
clk => del_sop_cnt[3].CLK
clk => del_sop_cnt[2].CLK
clk => del_sop_cnt[1].CLK
clk => del_sop_cnt[0].CLK
clk => sop_de.CLK
clk => exp_en.CLK
clk => sop_d.CLK
clk => output_count[9].CLK
clk => output_count[8].CLK
clk => output_count[7].CLK
clk => output_count[6].CLK
clk => output_count[5].CLK
clk => output_count[4].CLK
clk => output_count[3].CLK
clk => output_count[2].CLK
clk => output_count[1].CLK
clk => output_count[0].CLK
clk => data_real_in_reg[15].CLK
clk => data_real_in_reg[14].CLK
clk => data_real_in_reg[13].CLK
clk => data_real_in_reg[12].CLK
clk => data_real_in_reg[11].CLK
clk => data_real_in_reg[10].CLK
clk => data_real_in_reg[9].CLK
clk => data_real_in_reg[8].CLK
clk => data_real_in_reg[7].CLK
clk => data_real_in_reg[6].CLK
clk => data_real_in_reg[5].CLK
clk => data_real_in_reg[4].CLK
clk => data_real_in_reg[3].CLK
clk => data_real_in_reg[2].CLK
clk => data_real_in_reg[1].CLK
clk => data_real_in_reg[0].CLK
clk => data_imag_in_reg[15].CLK
clk => data_imag_in_reg[14].CLK
clk => data_imag_in_reg[13].CLK
clk => data_imag_in_reg[12].CLK
clk => data_imag_in_reg[11].CLK
clk => data_imag_in_reg[10].CLK
clk => data_imag_in_reg[9].CLK
clk => data_imag_in_reg[8].CLK
clk => data_imag_in_reg[7].CLK
clk => data_imag_in_reg[6].CLK
clk => data_imag_in_reg[5].CLK
clk => data_imag_in_reg[4].CLK
clk => data_imag_in_reg[3].CLK
clk => data_imag_in_reg[2].CLK
clk => data_imag_in_reg[1].CLK
clk => data_imag_in_reg[0].CLK
clk => core_real_in[15].CLK
clk => core_real_in[14].CLK
clk => core_real_in[13].CLK
clk => core_real_in[12].CLK
clk => core_real_in[11].CLK
clk => core_real_in[10].CLK
clk => core_real_in[9].CLK
clk => core_real_in[8].CLK
clk => core_real_in[7].CLK
clk => core_real_in[6].CLK
clk => core_real_in[5].CLK
clk => core_real_in[4].CLK
clk => core_real_in[3].CLK
clk => core_real_in[2].CLK
clk => core_real_in[1].CLK
clk => core_real_in[0].CLK
clk => core_imag_in[15].CLK
clk => core_imag_in[14].CLK
clk => core_imag_in[13].CLK
clk => core_imag_in[12].CLK
clk => core_imag_in[11].CLK
clk => core_imag_in[10].CLK
clk => core_imag_in[9].CLK
clk => core_imag_in[8].CLK
clk => core_imag_in[7].CLK
clk => core_imag_in[6].CLK
clk => core_imag_in[5].CLK
clk => core_imag_in[4].CLK
clk => core_imag_in[3].CLK
clk => core_imag_in[2].CLK
clk => core_imag_in[1].CLK
clk => core_imag_in[0].CLK
clk => fft_dirn.CLK
clk => master_sink_ena~reg0.CLK
clk => asj_fft_m_k_counter:ctrl.clk
clk => fft_s1_cur~7.IN1
clk => fft_s2_cur~8.IN1
reset => asj_fft_bfp_ctrl:gen_se:bfpc.reset
reset => asj_fft_dft_bfp_sgl:gen_se:bfpdft.reset
reset => asj_fft_in_write_sgl:writer.reset
reset => asj_fft_tdl_bit_rst:delay_swd.reset
reset => asj_fft_m_k_counter:ctrl.reset
reset => fft_s1_cur~6.OUTPUTSELECT
reset => fft_s1_cur~5.OUTPUTSELECT
reset => fft_s1_cur~4.OUTPUTSELECT
reset => fft_s1_cur~3.OUTPUTSELECT
reset => fft_s1_cur~2.OUTPUTSELECT
reset => fft_s1_cur~1.OUTPUTSELECT
reset => fft_s1_cur~0.OUTPUTSELECT
reset => master_sink_ena~1.OUTPUTSELECT
reset => core_imag_in~31.OUTPUTSELECT
reset => core_imag_in~30.OUTPUTSELECT
reset => core_imag_in~29.OUTPUTSELECT
reset => core_imag_in~28.OUTPUTSELECT
reset => core_imag_in~27.OUTPUTSELECT
reset => core_imag_in~26.OUTPUTSELECT
reset => core_imag_in~25.OUTPUTSELECT
reset => core_imag_in~24.OUTPUTSELECT
reset => core_imag_in~23.OUTPUTSELECT
reset => core_imag_in~22.OUTPUTSELECT
reset => core_imag_in~21.OUTPUTSELECT
reset => core_imag_in~20.OUTPUTSELECT
reset => core_imag_in~19.OUTPUTSELECT
reset => core_imag_in~18.OUTPUTSELECT
reset => core_imag_in~17.OUTPUTSELECT
reset => core_imag_in~16.OUTPUTSELECT
reset => core_real_in~31.OUTPUTSELECT
reset => core_real_in~30.OUTPUTSELECT
reset => core_real_in~29.OUTPUTSELECT
reset => core_real_in~28.OUTPUTSELECT
reset => core_real_in~27.OUTPUTSELECT
reset => core_real_in~26.OUTPUTSELECT
reset => core_real_in~25.OUTPUTSELECT
reset => core_real_in~24.OUTPUTSELECT
reset => core_real_in~23.OUTPUTSELECT
reset => core_real_in~22.OUTPUTSELECT
reset => core_real_in~21.OUTPUTSELECT
reset => core_real_in~20.OUTPUTSELECT
reset => core_real_in~19.OUTPUTSELECT
reset => core_real_in~18.OUTPUTSELECT
reset => core_real_in~17.OUTPUTSELECT
reset => core_real_in~16.OUTPUTSELECT
reset => data_imag_in_reg~15.OUTPUTSELECT
reset => data_imag_in_reg~14.OUTPUTSELECT
reset => data_imag_in_reg~13.OUTPUTSELECT
reset => data_imag_in_reg~12.OUTPUTSELECT
reset => data_imag_in_reg~11.OUTPUTSELECT
reset => data_imag_in_reg~10.OUTPUTSELECT
reset => data_imag_in_reg~9.OUTPUTSELECT
reset => data_imag_in_reg~8.OUTPUTSELECT
reset => data_imag_in_reg~7.OUTPUTSELECT
reset => data_imag_in_reg~6.OUTPUTSELECT
reset => data_imag_in_reg~5.OUTPUTSELECT
reset => data_imag_in_reg~4.OUTPUTSELECT
reset => data_imag_in_reg~3.OUTPUTSELECT
reset => data_imag_in_reg~2.OUTPUTSELECT
reset => data_imag_in_reg~1.OUTPUTSELECT
reset => data_imag_in_reg~0.OUTPUTSELECT
reset => data_real_in_reg~15.OUTPUTSELECT
reset => data_real_in_reg~14.OUTPUTSELECT
reset => data_real_in_reg~13.OUTPUTSELECT
reset => data_real_in_reg~12.OUTPUTSELECT
reset => data_real_in_reg~11.OUTPUTSELECT
reset => data_real_in_reg~10.OUTPUTSELECT
reset => data_real_in_reg~9.OUTPUTSELECT
reset => data_real_in_reg~8.OUTPUTSELECT
reset => data_real_in_reg~7.OUTPUTSELECT
reset => data_real_in_reg~6.OUTPUTSELECT
reset => data_real_in_reg~5.OUTPUTSELECT
reset => data_real_in_reg~4.OUTPUTSELECT
reset => data_real_in_reg~3.OUTPUTSELECT
reset => data_real_in_reg~2.OUTPUTSELECT
reset => data_real_in_reg~1.OUTPUTSELECT
reset => data_real_in_reg~0.OUTPUTSELECT
reset => fft_s2_cur~7.OUTPUTSELECT
reset => fft_s2_cur~6.OUTPUTSELECT
reset => fft_s2_cur~5.OUTPUTSELECT
reset => fft_s2_cur~4.OUTPUTSELECT
reset => fft_s2_cur~3.OUTPUTSELECT
reset => exponent_out~11.OUTPUTSELECT
reset => exponent_out~10.OUTPUTSELECT
reset => exponent_out~9.OUTPUTSELECT
reset => exponent_out~8.OUTPUTSELECT
reset => exponent_out~7.OUTPUTSELECT
reset => exponent_out~6.OUTPUTSELECT
reset => master_source_eop~1.OUTPUTSELECT
reset => master_source_sop~1.OUTPUTSELECT
reset => master_source_ena~1.OUTPUTSELECT
reset => fft_imag_out~47.OUTPUTSELECT
reset => fft_imag_out~46.OUTPUTSELECT
reset => fft_imag_out~45.OUTPUTSELECT
reset => fft_imag_out~44.OUTPUTSELECT
reset => fft_imag_out~43.OUTPUTSELECT
reset => fft_imag_out~42.OUTPUTSELECT
reset => fft_imag_out~41.OUTPUTSELECT
reset => fft_imag_out~40.OUTPUTSELECT
reset => fft_imag_out~39.OUTPUTSELECT
reset => fft_imag_out~38.OUTPUTSELECT
reset => fft_imag_out~37.OUTPUTSELECT
reset => fft_imag_out~36.OUTPUTSELECT
reset => fft_imag_out~35.OUTPUTSELECT
reset => fft_imag_out~34.OUTPUTSELECT
reset => fft_imag_out~33.OUTPUTSELECT
reset => fft_imag_out~32.OUTPUTSELECT
reset => fft_real_out~47.OUTPUTSELECT
reset => fft_real_out~46.OUTPUTSELECT
reset => fft_real_out~45.OUTPUTSELECT
reset => fft_real_out~44.OUTPUTSELECT
reset => fft_real_out~43.OUTPUTSELECT
reset => fft_real_out~42.OUTPUTSELECT
reset => fft_real_out~41.OUTPUTSELECT
reset => fft_real_out~40.OUTPUTSELECT
reset => fft_real_out~39.OUTPUTSELECT
reset => fft_real_out~38.OUTPUTSELECT
reset => fft_real_out~37.OUTPUTSELECT
reset => fft_real_out~36.OUTPUTSELECT
reset => fft_real_out~35.OUTPUTSELECT
reset => fft_real_out~34.OUTPUTSELECT
reset => fft_real_out~33.OUTPUTSELECT
reset => fft_real_out~32.OUTPUTSELECT
reset => k_count_tw_en~2.OUTPUTSELECT
reset => quad_del_1~2.OUTPUTSELECT
reset => quad_del_1~1.OUTPUTSELECT
reset => quad_del_1~0.OUTPUTSELECT
reset => quad_del_0~2.OUTPUTSELECT
reset => quad_del_0~1.OUTPUTSELECT
reset => quad_del_0~0.OUTPUTSELECT
reset => twiddle_data_imag~62.OUTPUTSELECT
reset => twiddle_data_imag~61.OUTPUTSELECT
reset => twiddle_data_imag~60.OUTPUTSELECT
reset => twiddle_data_imag~59.OUTPUTSELECT
reset => twiddle_data_imag~58.OUTPUTSELECT
reset => twiddle_data_imag~57.OUTPUTSELECT
reset => twiddle_data_imag~56.OUTPUTSELECT
reset => twiddle_data_imag~55.OUTPUTSELECT
reset => twiddle_data_imag~54.OUTPUTSELECT
reset => twiddle_data_imag~53.OUTPUTSELECT
reset => twiddle_data_imag~52.OUTPUTSELECT
reset => twiddle_data_imag~51.OUTPUTSELECT
reset => twiddle_data_imag~50.OUTPUTSELECT
reset => twiddle_data_imag~49.OUTPUTSELECT
reset => twiddle_data_imag~48.OUTPUTSELECT
reset => twiddle_data_imag~47.OUTPUTSELECT
reset => twiddle_data_real~49.OUTPUTSELECT
reset => twiddle_data_real~48.OUTPUTSELECT
reset => twiddle_data_real~47.OUTPUTSELECT
reset => twiddle_data_real~46.OUTPUTSELECT
reset => twiddle_data_real~45.OUTPUTSELECT
reset => twiddle_data_real~44.OUTPUTSELECT
reset => twiddle_data_real~43.OUTPUTSELECT
reset => twiddle_data_real~42.OUTPUTSELECT
reset => twiddle_data_real~41.OUTPUTSELECT
reset => twiddle_data_real~40.OUTPUTSELECT
reset => twiddle_data_real~39.OUTPUTSELECT
reset => twiddle_data_real~38.OUTPUTSELECT
reset => twiddle_data_real~37.OUTPUTSELECT
reset => twiddle_data_real~36.OUTPUTSELECT
reset => twiddle_data_real~35.OUTPUTSELECT
reset => twiddle_data_real~34.OUTPUTSELECT
reset => k_count_wr_en~2.OUTPUTSELECT
reset => p_tdl~56.OUTPUTSELECT
reset => p_tdl~55.OUTPUTSELECT
reset => p_tdl~54.OUTPUTSELECT
reset => p_tdl~53.OUTPUTSELECT
reset => p_tdl~52.OUTPUTSELECT
reset => p_tdl~51.OUTPUTSELECT
reset => p_tdl~50.OUTPUTSELECT
reset => p_tdl~49.OUTPUTSELECT
reset => p_tdl~48.OUTPUTSELECT
reset => p_tdl~47.OUTPUTSELECT
reset => p_tdl~46.OUTPUTSELECT
reset => p_tdl~45.OUTPUTSELECT
reset => p_tdl~44.OUTPUTSELECT
reset => p_tdl~43.OUTPUTSELECT
reset => p_tdl~42.OUTPUTSELECT
reset => p_tdl~41.OUTPUTSELECT
reset => p_tdl~40.OUTPUTSELECT
reset => p_tdl~39.OUTPUTSELECT
reset => p_tdl~38.OUTPUTSELECT
reset => p_tdl~37.OUTPUTSELECT
reset => p_tdl~36.OUTPUTSELECT
reset => p_tdl~35.OUTPUTSELECT
reset => p_tdl~34.OUTPUTSELECT
reset => p_tdl~33.OUTPUTSELECT
reset => p_tdl~32.OUTPUTSELECT
reset => p_tdl~31.OUTPUTSELECT
reset => p_tdl~30.OUTPUTSELECT
reset => p_tdl~29.OUTPUTSELECT
reset => p_tdl~28.OUTPUTSELECT
reset => p_tdl~27.OUTPUTSELECT
reset => p_tdl~26.OUTPUTSELECT
reset => p_tdl~25.OUTPUTSELECT
reset => p_tdl~24.OUTPUTSELECT
reset => p_tdl~23.OUTPUTSELECT
reset => p_tdl~22.OUTPUTSELECT
reset => p_tdl~21.OUTPUTSELECT
reset => p_tdl~20.OUTPUTSELECT
reset => p_tdl~19.OUTPUTSELECT
reset => p_tdl~18.OUTPUTSELECT
reset => p_tdl~17.OUTPUTSELECT
reset => p_tdl~16.OUTPUTSELECT
reset => p_tdl~15.OUTPUTSELECT
reset => p_tdl~14.OUTPUTSELECT
reset => p_tdl~13.OUTPUTSELECT
reset => p_tdl~12.OUTPUTSELECT
reset => p_tdl~11.OUTPUTSELECT
reset => p_tdl~10.OUTPUTSELECT
reset => p_tdl~9.OUTPUTSELECT
reset => p_tdl~8.OUTPUTSELECT
reset => p_tdl~7.OUTPUTSELECT
reset => p_tdl~6.OUTPUTSELECT
reset => p_tdl~5.OUTPUTSELECT
reset => p_tdl~4.OUTPUTSELECT
reset => p_tdl~3.OUTPUTSELECT
reset => p_tdl~2.OUTPUTSELECT
reset => p_tdl~1.OUTPUTSELECT
reset => p_tdl~0.OUTPUTSELECT
reset => data_rdy_vec~27.OUTPUTSELECT
reset => data_rdy_vec~26.OUTPUTSELECT
reset => data_rdy_vec~25.OUTPUTSELECT
reset => data_rdy_vec~24.OUTPUTSELECT
reset => data_rdy_vec~23.OUTPUTSELECT
reset => data_rdy_vec~22.OUTPUTSELECT
reset => data_rdy_vec~21.OUTPUTSELECT
reset => data_rdy_vec~20.OUTPUTSELECT
reset => data_rdy_vec~19.OUTPUTSELECT
reset => data_rdy_vec~18.OUTPUTSELECT
reset => data_rdy_vec~17.OUTPUTSELECT
reset => data_rdy_vec~16.OUTPUTSELECT
reset => data_rdy_vec~15.OUTPUTSELECT
reset => data_rdy_vec~14.OUTPUTSELECT
reset => data_rdy_vec~13.OUTPUTSELECT
reset => data_rdy_vec~12.OUTPUTSELECT
reset => data_rdy_vec~11.OUTPUTSELECT
reset => data_rdy_vec~10.OUTPUTSELECT
reset => data_rdy_vec~9.OUTPUTSELECT
reset => data_rdy_vec~8.OUTPUTSELECT
reset => data_rdy_vec~7.OUTPUTSELECT
reset => data_rdy_vec~6.OUTPUTSELECT
reset => data_rdy_vec~5.OUTPUTSELECT
reset => data_rdy_vec~4.OUTPUTSELECT
reset => data_rdy_vec~3.OUTPUTSELECT
reset => data_rdy_vec~2.OUTPUTSELECT
reset => data_rdy_vec~1.OUTPUTSELECT
reset => data_rdy_vec~0.OUTPUTSELECT
reset => fft_s2_cur.idle.DATAIN
inv_i => fft_dirn.DATAIN
data_real_in[0] => data_real_in_reg~15.DATAA
data_real_in[1] => data_real_in_reg~14.DATAA
data_real_in[2] => data_real_in_reg~13.DATAA
data_real_in[3] => data_real_in_reg~12.DATAA
data_real_in[4] => data_real_in_reg~11.DATAA
data_real_in[5] => data_real_in_reg~10.DATAA
data_real_in[6] => data_real_in_reg~9.DATAA
data_real_in[7] => data_real_in_reg~8.DATAA
data_real_in[8] => data_real_in_reg~7.DATAA
data_real_in[9] => data_real_in_reg~6.DATAA
data_real_in[10] => data_real_in_reg~5.DATAA
data_real_in[11] => data_real_in_reg~4.DATAA
data_real_in[12] => data_real_in_reg~3.DATAA
data_real_in[13] => data_real_in_reg~2.DATAA
data_real_in[14] => data_real_in_reg~1.DATAA
data_real_in[15] => data_real_in_reg~0.DATAA
data_imag_in[0] => data_imag_in_reg~15.DATAA
data_imag_in[1] => data_imag_in_reg~14.DATAA
data_imag_in[2] => data_imag_in_reg~13.DATAA
data_imag_in[3] => data_imag_in_reg~12.DATAA
data_imag_in[4] => data_imag_in_reg~11.DATAA
data_imag_in[5] => data_imag_in_reg~10.DATAA
data_imag_in[6] => data_imag_in_reg~9.DATAA
data_imag_in[7] => data_imag_in_reg~8.DATAA
data_imag_in[8] => data_imag_in_reg~7.DATAA
data_imag_in[9] => data_imag_in_reg~6.DATAA
data_imag_in[10] => data_imag_in_reg~5.DATAA
data_imag_in[11] => data_imag_in_reg~4.DATAA
data_imag_in[12] => data_imag_in_reg~3.DATAA
data_imag_in[13] => data_imag_in_reg~2.DATAA
data_imag_in[14] => data_imag_in_reg~1.DATAA
data_imag_in[15] => data_imag_in_reg~0.DATAA
fft_real_out[0] <= fft_real_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[1] <= fft_real_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[2] <= fft_real_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[3] <= fft_real_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[4] <= fft_real_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[5] <= fft_real_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[6] <= fft_real_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[7] <= fft_real_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[8] <= fft_real_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[9] <= fft_real_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[10] <= fft_real_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[11] <= fft_real_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[12] <= fft_real_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[13] <= fft_real_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[14] <= fft_real_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_real_out[15] <= fft_real_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[0] <= fft_imag_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[1] <= fft_imag_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[2] <= fft_imag_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[3] <= fft_imag_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[4] <= fft_imag_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[5] <= fft_imag_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[6] <= fft_imag_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[7] <= fft_imag_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[8] <= fft_imag_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[9] <= fft_imag_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[10] <= fft_imag_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[11] <= fft_imag_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[12] <= fft_imag_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[13] <= fft_imag_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[14] <= fft_imag_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_imag_out[15] <= fft_imag_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exponent_out[0] <= exponent_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exponent_out[1] <= exponent_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exponent_out[2] <= exponent_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exponent_out[3] <= exponent_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exponent_out[4] <= exponent_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exponent_out[5] <= exponent_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_sink_sop => Selector6.IN3
master_sink_sop => asj_fft_in_write_sgl:writer.stp
master_sink_sop => asj_fft_m_k_counter:ctrl.stp
master_sink_sop => Selector5.IN1
master_sink_sop => fft_dirn.ENA
master_sink_dav => Selector5.IN3
master_sink_dav => Selector3.IN4
master_sink_dav => Selector4.IN1
master_sink_ena <= master_sink_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_source_dav => fsm_2~0.IN1
master_source_ena <= master_source_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_source_sop <= master_source_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_source_eop <= master_source_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl
clk => k_count[9]~reg0.CLK
clk => k_count[8]~reg0.CLK
clk => k_count[7]~reg0.CLK
clk => k_count[6]~reg0.CLK
clk => k_count[5]~reg0.CLK
clk => k_count[4]~reg0.CLK
clk => k_count[3]~reg0.CLK
clk => k_count[2]~reg0.CLK
clk => k_count[1]~reg0.CLK
clk => k_count[0]~reg0.CLK
clk => k[11].CLK
clk => k[10].CLK
clk => k[9].CLK
clk => k[8].CLK
clk => k[7].CLK
clk => k[6].CLK
clk => k[5].CLK
clk => k[4].CLK
clk => k[3].CLK
clk => k[2].CLK
clk => k[1].CLK
clk => k[0].CLK
clk => p[2].CLK
clk => p[1].CLK
clk => p[0].CLK
clk => del_npi_cnt[4].CLK
clk => del_npi_cnt[3].CLK
clk => del_npi_cnt[2].CLK
clk => del_npi_cnt[1].CLK
clk => del_npi_cnt[0].CLK
clk => next_pass_id.CLK
clk => next_pass_i.CLK
clk => blk_done~reg0.CLK
clk => k_state~7.IN1
reset => np~0.IN0
reset => p~11.OUTPUTSELECT
reset => p~10.OUTPUTSELECT
reset => p~9.OUTPUTSELECT
reset => cnt_k~0.IN0
stp => np~0.IN1
start => Selector0.IN2
start => next_pass_en.IN1
start => k_state~0.DATAB
next_block => cnt_k~0.IN1
next_block => p~8.OUTPUTSELECT
next_block => p~7.OUTPUTSELECT
next_block => p~6.OUTPUTSELECT
p_count[0] <= p[0].DB_MAX_OUTPUT_PORT_TYPE
p_count[1] <= p[1].DB_MAX_OUTPUT_PORT_TYPE
p_count[2] <= p[2].DB_MAX_OUTPUT_PORT_TYPE
k_count[0] <= k_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[1] <= k_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[2] <= k_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[3] <= k_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[4] <= k_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[5] <= k_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[6] <= k_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[7] <= k_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[8] <= k_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[9] <= k_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pass <= next_pass_i.DB_MAX_OUTPUT_PORT_TYPE
blk_done <= blk_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit_rst:delay_swd
clk => tdl_arr[9].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[0].CLK
reset => tdl_arr~9.OUTPUTSELECT
reset => tdl_arr~8.OUTPUTSELECT
reset => tdl_arr~7.OUTPUTSELECT
reset => tdl_arr~6.OUTPUTSELECT
reset => tdl_arr~5.OUTPUTSELECT
reset => tdl_arr~4.OUTPUTSELECT
reset => tdl_arr~3.OUTPUTSELECT
reset => tdl_arr~2.OUTPUTSELECT
reset => tdl_arr~1.OUTPUTSELECT
reset => tdl_arr~0.OUTPUTSELECT
data_in => tdl_arr~9.DATAA
data_out <= tdl_arr[9].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer
clk => so_count[9].CLK
clk => so_count[8].CLK
clk => so_count[7].CLK
clk => so_count[6].CLK
clk => so_count[5].CLK
clk => so_count[4].CLK
clk => so_count[3].CLK
clk => so_count[2].CLK
clk => so_count[1].CLK
clk => so_count[0].CLK
clk => anb.CLK
clk => data_rdy_int.CLK
clk => burst_count_en.CLK
clk => rdy_for_next_block.CLK
clk => disable_wr~reg0.CLK
clk => wren[3].CLK
clk => wren[2].CLK
clk => wren[1].CLK
clk => wren[0].CLK
clk => data_in_r[15]~reg0.CLK
clk => data_in_r[14]~reg0.CLK
clk => data_in_r[13]~reg0.CLK
clk => data_in_r[12]~reg0.CLK
clk => data_in_r[11]~reg0.CLK
clk => data_in_r[10]~reg0.CLK
clk => data_in_r[9]~reg0.CLK
clk => data_in_r[8]~reg0.CLK
clk => data_in_r[7]~reg0.CLK
clk => data_in_r[6]~reg0.CLK
clk => data_in_r[5]~reg0.CLK
clk => data_in_r[4]~reg0.CLK
clk => data_in_r[3]~reg0.CLK
clk => data_in_r[2]~reg0.CLK
clk => data_in_r[1]~reg0.CLK
clk => data_in_r[0]~reg0.CLK
clk => data_in_i[15]~reg0.CLK
clk => data_in_i[14]~reg0.CLK
clk => data_in_i[13]~reg0.CLK
clk => data_in_i[12]~reg0.CLK
clk => data_in_i[11]~reg0.CLK
clk => data_in_i[10]~reg0.CLK
clk => data_in_i[9]~reg0.CLK
clk => data_in_i[8]~reg0.CLK
clk => data_in_i[7]~reg0.CLK
clk => data_in_i[6]~reg0.CLK
clk => data_in_i[5]~reg0.CLK
clk => data_in_i[4]~reg0.CLK
clk => data_in_i[3]~reg0.CLK
clk => data_in_i[2]~reg0.CLK
clk => data_in_i[1]~reg0.CLK
clk => data_in_i[0]~reg0.CLK
clk => wr_address_i_int[9].CLK
clk => wr_address_i_int[8].CLK
clk => wr_address_i_int[7].CLK
clk => wr_address_i_int[6].CLK
clk => wr_address_i_int[5].CLK
clk => wr_address_i_int[4].CLK
clk => wr_address_i_int[3].CLK
clk => wr_address_i_int[2].CLK
clk => wr_address_i_int[1].CLK
clk => wr_address_i_int[0].CLK
clk => wr_address_i_early[9].CLK
clk => wr_address_i_early[8].CLK
clk => wr_address_i_early[7].CLK
clk => wr_address_i_early[6].CLK
clk => wr_address_i_early[5].CLK
clk => wr_address_i_early[4].CLK
clk => wr_address_i_early[3].CLK
clk => wr_address_i_early[2].CLK
clk => wr_address_i_early[1].CLK
clk => wr_address_i_early[0].CLK
clk => asj_fft_tdl_bit_rst:gen_soe:delay_swd.clk
reset => asj_fft_tdl_bit_rst:gen_soe:delay_swd.reset
reset => wr_address_i_early~9.OUTPUTSELECT
reset => wr_address_i_early~8.OUTPUTSELECT
reset => wr_address_i_early~7.OUTPUTSELECT
reset => wr_address_i_early~6.OUTPUTSELECT
reset => wr_address_i_early~5.OUTPUTSELECT
reset => wr_address_i_early~4.OUTPUTSELECT
reset => wr_address_i_early~3.OUTPUTSELECT
reset => wr_address_i_early~2.OUTPUTSELECT
reset => wr_address_i_early~1.OUTPUTSELECT
reset => wr_address_i_early~0.OUTPUTSELECT
reset => wr_address_i_int~9.OUTPUTSELECT
reset => wr_address_i_int~8.OUTPUTSELECT
reset => wr_address_i_int~7.OUTPUTSELECT
reset => wr_address_i_int~6.OUTPUTSELECT
reset => wr_address_i_int~5.OUTPUTSELECT
reset => wr_address_i_int~4.OUTPUTSELECT
reset => wr_address_i_int~3.OUTPUTSELECT
reset => wr_address_i_int~2.OUTPUTSELECT
reset => wr_address_i_int~1.OUTPUTSELECT
reset => wr_address_i_int~0.OUTPUTSELECT
reset => data_in_i~15.OUTPUTSELECT
reset => data_in_i~14.OUTPUTSELECT
reset => data_in_i~13.OUTPUTSELECT
reset => data_in_i~12.OUTPUTSELECT
reset => data_in_i~11.OUTPUTSELECT
reset => data_in_i~10.OUTPUTSELECT
reset => data_in_i~9.OUTPUTSELECT
reset => data_in_i~8.OUTPUTSELECT
reset => data_in_i~7.OUTPUTSELECT
reset => data_in_i~6.OUTPUTSELECT
reset => data_in_i~5.OUTPUTSELECT
reset => data_in_i~4.OUTPUTSELECT
reset => data_in_i~3.OUTPUTSELECT
reset => data_in_i~2.OUTPUTSELECT
reset => data_in_i~1.OUTPUTSELECT
reset => data_in_i~0.OUTPUTSELECT
reset => data_in_r~15.OUTPUTSELECT
reset => data_in_r~14.OUTPUTSELECT
reset => data_in_r~13.OUTPUTSELECT
reset => data_in_r~12.OUTPUTSELECT
reset => data_in_r~11.OUTPUTSELECT
reset => data_in_r~10.OUTPUTSELECT
reset => data_in_r~9.OUTPUTSELECT
reset => data_in_r~8.OUTPUTSELECT
reset => data_in_r~7.OUTPUTSELECT
reset => data_in_r~6.OUTPUTSELECT
reset => data_in_r~5.OUTPUTSELECT
reset => data_in_r~4.OUTPUTSELECT
reset => data_in_r~3.OUTPUTSELECT
reset => data_in_r~2.OUTPUTSELECT
reset => data_in_r~1.OUTPUTSELECT
reset => data_in_r~0.OUTPUTSELECT
reset => disable_wr~0.OUTPUTSELECT
reset => rdy_for_next_block~0.OUTPUTSELECT
reset => burst_count_en~2.OUTPUTSELECT
reset => data_rdy_int~2.OUTPUTSELECT
reset => anb~1.OUTPUTSELECT
reset => counter_i~0.IN0
reset => wren[0].DATAIN
reset => wren[1].DATAIN
reset => wren[2].DATAIN
reset => wren[3].DATAIN
stp => burst_count_en~1.OUTPUTSELECT
stp => counter_i~0.IN1
val => asj_fft_tdl_bit_rst:gen_soe:delay_swd.data_in
block_done => data_rdy_int~0.OUTPUTSELECT
data_real_in[0] => data_in_r~15.DATAA
data_real_in[1] => data_in_r~14.DATAA
data_real_in[2] => data_in_r~13.DATAA
data_real_in[3] => data_in_r~12.DATAA
data_real_in[4] => data_in_r~11.DATAA
data_real_in[5] => data_in_r~10.DATAA
data_real_in[6] => data_in_r~9.DATAA
data_real_in[7] => data_in_r~8.DATAA
data_real_in[8] => data_in_r~7.DATAA
data_real_in[9] => data_in_r~6.DATAA
data_real_in[10] => data_in_r~5.DATAA
data_real_in[11] => data_in_r~4.DATAA
data_real_in[12] => data_in_r~3.DATAA
data_real_in[13] => data_in_r~2.DATAA
data_real_in[14] => data_in_r~1.DATAA
data_real_in[15] => data_in_r~0.DATAA
data_imag_in[0] => data_in_i~15.DATAA
data_imag_in[1] => data_in_i~14.DATAA
data_imag_in[2] => data_in_i~13.DATAA
data_imag_in[3] => data_in_i~12.DATAA
data_imag_in[4] => data_in_i~11.DATAA
data_imag_in[5] => data_in_i~10.DATAA
data_imag_in[6] => data_in_i~9.DATAA
data_imag_in[7] => data_in_i~8.DATAA
data_imag_in[8] => data_in_i~7.DATAA
data_imag_in[9] => data_in_i~6.DATAA
data_imag_in[10] => data_in_i~5.DATAA
data_imag_in[11] => data_in_i~4.DATAA
data_imag_in[12] => data_in_i~3.DATAA
data_imag_in[13] => data_in_i~2.DATAA
data_imag_in[14] => data_in_i~1.DATAA
data_imag_in[15] => data_in_i~0.DATAA
wr_address_i[0] <= wr_address_i_int[0].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[1] <= wr_address_i_int[1].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[2] <= wr_address_i_int[2].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[3] <= wr_address_i_int[3].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[4] <= wr_address_i_int[4].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[5] <= wr_address_i_int[5].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[6] <= wr_address_i_int[6].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[7] <= wr_address_i_int[7].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[8] <= wr_address_i_int[8].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[9] <= wr_address_i_int[9].DB_MAX_OUTPUT_PORT_TYPE
byte_enable[0] <= <VCC>
byte_enable[1] <= <VCC>
byte_enable[2] <= <VCC>
byte_enable[3] <= <VCC>
byte_enable[4] <= <VCC>
byte_enable[5] <= <VCC>
byte_enable[6] <= <VCC>
byte_enable[7] <= <VCC>
byte_enable[8] <= <VCC>
byte_enable[9] <= <VCC>
byte_enable[10] <= <VCC>
byte_enable[11] <= <VCC>
byte_enable[12] <= <VCC>
byte_enable[13] <= <VCC>
byte_enable[14] <= <VCC>
byte_enable[15] <= <VCC>
wren_i[0] <= wren[0].DB_MAX_OUTPUT_PORT_TYPE
wren_i[1] <= wren[1].DB_MAX_OUTPUT_PORT_TYPE
wren_i[2] <= wren[2].DB_MAX_OUTPUT_PORT_TYPE
wren_i[3] <= wren[3].DB_MAX_OUTPUT_PORT_TYPE
data_rdy <= data_rdy_int.DB_MAX_OUTPUT_PORT_TYPE
a_not_b <= anb.DB_MAX_OUTPUT_PORT_TYPE
disable_wr <= disable_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_block <= rdy_for_next_block.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[0] <= data_in_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[1] <= data_in_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[2] <= data_in_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[3] <= data_in_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[4] <= data_in_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[5] <= data_in_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[6] <= data_in_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[7] <= data_in_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[8] <= data_in_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[9] <= data_in_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[10] <= data_in_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[11] <= data_in_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[12] <= data_in_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[13] <= data_in_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[14] <= data_in_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[15] <= data_in_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[0] <= data_in_i[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[1] <= data_in_i[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[2] <= data_in_i[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[3] <= data_in_i[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[4] <= data_in_i[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[5] <= data_in_i[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[6] <= data_in_i[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[7] <= data_in_i[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[8] <= data_in_i[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[9] <= data_in_i[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[10] <= data_in_i[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[11] <= data_in_i[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[12] <= data_in_i[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[13] <= data_in_i[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[14] <= data_in_i[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[15] <= data_in_i[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_soe:delay_swd
clk => tdl_arr[0].CLK
reset => tdl_arr~0.OUTPUTSELECT
data_in => tdl_arr~0.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc
clk => wraddress_a_bus[9]~reg0.CLK
clk => wraddress_a_bus[8]~reg0.CLK
clk => wraddress_a_bus[7]~reg0.CLK
clk => wraddress_a_bus[6]~reg0.CLK
clk => wraddress_a_bus[5]~reg0.CLK
clk => wraddress_a_bus[4]~reg0.CLK
clk => wraddress_a_bus[3]~reg0.CLK
clk => wraddress_a_bus[2]~reg0.CLK
clk => wraddress_a_bus[1]~reg0.CLK
clk => wraddress_a_bus[0]~reg0.CLK
clk => a_ram_data_in_bus[31]~reg0.CLK
clk => a_ram_data_in_bus[30]~reg0.CLK
clk => a_ram_data_in_bus[29]~reg0.CLK
clk => a_ram_data_in_bus[28]~reg0.CLK
clk => a_ram_data_in_bus[27]~reg0.CLK
clk => a_ram_data_in_bus[26]~reg0.CLK
clk => a_ram_data_in_bus[25]~reg0.CLK
clk => a_ram_data_in_bus[24]~reg0.CLK
clk => a_ram_data_in_bus[23]~reg0.CLK
clk => a_ram_data_in_bus[22]~reg0.CLK
clk => a_ram_data_in_bus[21]~reg0.CLK
clk => a_ram_data_in_bus[20]~reg0.CLK
clk => a_ram_data_in_bus[19]~reg0.CLK
clk => a_ram_data_in_bus[18]~reg0.CLK
clk => a_ram_data_in_bus[17]~reg0.CLK
clk => a_ram_data_in_bus[16]~reg0.CLK
clk => a_ram_data_in_bus[15]~reg0.CLK
clk => a_ram_data_in_bus[14]~reg0.CLK
clk => a_ram_data_in_bus[13]~reg0.CLK
clk => a_ram_data_in_bus[12]~reg0.CLK
clk => a_ram_data_in_bus[11]~reg0.CLK
clk => a_ram_data_in_bus[10]~reg0.CLK
clk => a_ram_data_in_bus[9]~reg0.CLK
clk => a_ram_data_in_bus[8]~reg0.CLK
clk => a_ram_data_in_bus[7]~reg0.CLK
clk => a_ram_data_in_bus[6]~reg0.CLK
clk => a_ram_data_in_bus[5]~reg0.CLK
clk => a_ram_data_in_bus[4]~reg0.CLK
clk => a_ram_data_in_bus[3]~reg0.CLK
clk => a_ram_data_in_bus[2]~reg0.CLK
clk => a_ram_data_in_bus[1]~reg0.CLK
clk => a_ram_data_in_bus[0]~reg0.CLK
clk => ram_data_out[31]~reg0.CLK
clk => ram_data_out[30]~reg0.CLK
clk => ram_data_out[29]~reg0.CLK
clk => ram_data_out[28]~reg0.CLK
clk => ram_data_out[27]~reg0.CLK
clk => ram_data_out[26]~reg0.CLK
clk => ram_data_out[25]~reg0.CLK
clk => ram_data_out[24]~reg0.CLK
clk => ram_data_out[23]~reg0.CLK
clk => ram_data_out[22]~reg0.CLK
clk => ram_data_out[21]~reg0.CLK
clk => ram_data_out[20]~reg0.CLK
clk => ram_data_out[19]~reg0.CLK
clk => ram_data_out[18]~reg0.CLK
clk => ram_data_out[17]~reg0.CLK
clk => ram_data_out[16]~reg0.CLK
clk => ram_data_out[15]~reg0.CLK
clk => ram_data_out[14]~reg0.CLK
clk => ram_data_out[13]~reg0.CLK
clk => ram_data_out[12]~reg0.CLK
clk => ram_data_out[11]~reg0.CLK
clk => ram_data_out[10]~reg0.CLK
clk => ram_data_out[9]~reg0.CLK
clk => ram_data_out[8]~reg0.CLK
clk => ram_data_out[7]~reg0.CLK
clk => ram_data_out[6]~reg0.CLK
clk => ram_data_out[5]~reg0.CLK
clk => ram_data_out[4]~reg0.CLK
clk => ram_data_out[3]~reg0.CLK
clk => ram_data_out[2]~reg0.CLK
clk => ram_data_out[1]~reg0.CLK
clk => ram_data_out[0]~reg0.CLK
clk => rdaddress_a_bus[9]~reg0.CLK
clk => rdaddress_a_bus[8]~reg0.CLK
clk => rdaddress_a_bus[7]~reg0.CLK
clk => rdaddress_a_bus[6]~reg0.CLK
clk => rdaddress_a_bus[5]~reg0.CLK
clk => rdaddress_a_bus[4]~reg0.CLK
clk => rdaddress_a_bus[3]~reg0.CLK
clk => rdaddress_a_bus[2]~reg0.CLK
clk => rdaddress_a_bus[1]~reg0.CLK
clk => rdaddress_a_bus[0]~reg0.CLK
sel_wraddr_in => wraddress_a_bus~9.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus~8.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus~7.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus~6.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus~5.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus~4.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus~3.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus~2.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus~1.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus~0.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~31.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~30.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~29.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~28.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~27.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~26.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~25.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~24.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~23.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~22.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~21.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~20.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~19.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~18.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~17.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~16.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~15.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~14.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~13.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~12.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~11.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~10.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~9.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~8.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~7.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~6.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~5.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~4.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~3.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~2.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~1.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus~0.OUTPUTSELECT
sel_lpp => ~NO_FANOUT~
sel_lpp_nm1 => ~NO_FANOUT~
data_rdy => ~NO_FANOUT~
wraddr_i_sw[0] => wraddress_a_bus~9.DATAB
wraddr_i_sw[1] => wraddress_a_bus~8.DATAB
wraddr_i_sw[2] => wraddress_a_bus~7.DATAB
wraddr_i_sw[3] => wraddress_a_bus~6.DATAB
wraddr_i_sw[4] => wraddress_a_bus~5.DATAB
wraddr_i_sw[5] => wraddress_a_bus~4.DATAB
wraddr_i_sw[6] => wraddress_a_bus~3.DATAB
wraddr_i_sw[7] => wraddress_a_bus~2.DATAB
wraddr_i_sw[8] => wraddress_a_bus~1.DATAB
wraddr_i_sw[9] => wraddress_a_bus~0.DATAB
wraddr_sw[0] => wraddress_a_bus~9.DATAA
wraddr_sw[1] => wraddress_a_bus~8.DATAA
wraddr_sw[2] => wraddress_a_bus~7.DATAA
wraddr_sw[3] => wraddress_a_bus~6.DATAA
wraddr_sw[4] => wraddress_a_bus~5.DATAA
wraddr_sw[5] => wraddress_a_bus~4.DATAA
wraddr_sw[6] => wraddress_a_bus~3.DATAA
wraddr_sw[7] => wraddress_a_bus~2.DATAA
wraddr_sw[8] => wraddress_a_bus~1.DATAA
wraddr_sw[9] => wraddress_a_bus~0.DATAA
rdaddr_sw[0] => rdaddress_a_bus[0]~reg0.DATAIN
rdaddr_sw[1] => rdaddress_a_bus[1]~reg0.DATAIN
rdaddr_sw[2] => rdaddress_a_bus[2]~reg0.DATAIN
rdaddr_sw[3] => rdaddress_a_bus[3]~reg0.DATAIN
rdaddr_sw[4] => rdaddress_a_bus[4]~reg0.DATAIN
rdaddr_sw[5] => rdaddress_a_bus[5]~reg0.DATAIN
rdaddr_sw[6] => rdaddress_a_bus[6]~reg0.DATAIN
rdaddr_sw[7] => rdaddress_a_bus[7]~reg0.DATAIN
rdaddr_sw[8] => rdaddress_a_bus[8]~reg0.DATAIN
rdaddr_sw[9] => rdaddress_a_bus[9]~reg0.DATAIN
lpp_rdaddr_sw[0] => ~NO_FANOUT~
lpp_rdaddr_sw[1] => ~NO_FANOUT~
lpp_rdaddr_sw[2] => ~NO_FANOUT~
lpp_rdaddr_sw[3] => ~NO_FANOUT~
lpp_rdaddr_sw[4] => ~NO_FANOUT~
lpp_rdaddr_sw[5] => ~NO_FANOUT~
lpp_rdaddr_sw[6] => ~NO_FANOUT~
lpp_rdaddr_sw[7] => ~NO_FANOUT~
lpp_rdaddr_sw[8] => ~NO_FANOUT~
lpp_rdaddr_sw[9] => ~NO_FANOUT~
ram_data_in_sw[0] => a_ram_data_in_bus~31.DATAA
ram_data_in_sw[1] => a_ram_data_in_bus~30.DATAA
ram_data_in_sw[2] => a_ram_data_in_bus~29.DATAA
ram_data_in_sw[3] => a_ram_data_in_bus~28.DATAA
ram_data_in_sw[4] => a_ram_data_in_bus~27.DATAA
ram_data_in_sw[5] => a_ram_data_in_bus~26.DATAA
ram_data_in_sw[6] => a_ram_data_in_bus~25.DATAA
ram_data_in_sw[7] => a_ram_data_in_bus~24.DATAA
ram_data_in_sw[8] => a_ram_data_in_bus~23.DATAA
ram_data_in_sw[9] => a_ram_data_in_bus~22.DATAA
ram_data_in_sw[10] => a_ram_data_in_bus~21.DATAA
ram_data_in_sw[11] => a_ram_data_in_bus~20.DATAA
ram_data_in_sw[12] => a_ram_data_in_bus~19.DATAA
ram_data_in_sw[13] => a_ram_data_in_bus~18.DATAA
ram_data_in_sw[14] => a_ram_data_in_bus~17.DATAA
ram_data_in_sw[15] => a_ram_data_in_bus~16.DATAA
ram_data_in_sw[16] => a_ram_data_in_bus~15.DATAA
ram_data_in_sw[17] => a_ram_data_in_bus~14.DATAA
ram_data_in_sw[18] => a_ram_data_in_bus~13.DATAA
ram_data_in_sw[19] => a_ram_data_in_bus~12.DATAA
ram_data_in_sw[20] => a_ram_data_in_bus~11.DATAA
ram_data_in_sw[21] => a_ram_data_in_bus~10.DATAA
ram_data_in_sw[22] => a_ram_data_in_bus~9.DATAA
ram_data_in_sw[23] => a_ram_data_in_bus~8.DATAA
ram_data_in_sw[24] => a_ram_data_in_bus~7.DATAA
ram_data_in_sw[25] => a_ram_data_in_bus~6.DATAA
ram_data_in_sw[26] => a_ram_data_in_bus~5.DATAA
ram_data_in_sw[27] => a_ram_data_in_bus~4.DATAA
ram_data_in_sw[28] => a_ram_data_in_bus~3.DATAA
ram_data_in_sw[29] => a_ram_data_in_bus~2.DATAA
ram_data_in_sw[30] => a_ram_data_in_bus~1.DATAA
ram_data_in_sw[31] => a_ram_data_in_bus~0.DATAA
i_ram_data_in_sw[0] => a_ram_data_in_bus~31.DATAB
i_ram_data_in_sw[1] => a_ram_data_in_bus~30.DATAB
i_ram_data_in_sw[2] => a_ram_data_in_bus~29.DATAB
i_ram_data_in_sw[3] => a_ram_data_in_bus~28.DATAB
i_ram_data_in_sw[4] => a_ram_data_in_bus~27.DATAB
i_ram_data_in_sw[5] => a_ram_data_in_bus~26.DATAB
i_ram_data_in_sw[6] => a_ram_data_in_bus~25.DATAB
i_ram_data_in_sw[7] => a_ram_data_in_bus~24.DATAB
i_ram_data_in_sw[8] => a_ram_data_in_bus~23.DATAB
i_ram_data_in_sw[9] => a_ram_data_in_bus~22.DATAB
i_ram_data_in_sw[10] => a_ram_data_in_bus~21.DATAB
i_ram_data_in_sw[11] => a_ram_data_in_bus~20.DATAB
i_ram_data_in_sw[12] => a_ram_data_in_bus~19.DATAB
i_ram_data_in_sw[13] => a_ram_data_in_bus~18.DATAB
i_ram_data_in_sw[14] => a_ram_data_in_bus~17.DATAB
i_ram_data_in_sw[15] => a_ram_data_in_bus~16.DATAB
i_ram_data_in_sw[16] => a_ram_data_in_bus~15.DATAB
i_ram_data_in_sw[17] => a_ram_data_in_bus~14.DATAB
i_ram_data_in_sw[18] => a_ram_data_in_bus~13.DATAB
i_ram_data_in_sw[19] => a_ram_data_in_bus~12.DATAB
i_ram_data_in_sw[20] => a_ram_data_in_bus~11.DATAB
i_ram_data_in_sw[21] => a_ram_data_in_bus~10.DATAB
i_ram_data_in_sw[22] => a_ram_data_in_bus~9.DATAB
i_ram_data_in_sw[23] => a_ram_data_in_bus~8.DATAB
i_ram_data_in_sw[24] => a_ram_data_in_bus~7.DATAB
i_ram_data_in_sw[25] => a_ram_data_in_bus~6.DATAB
i_ram_data_in_sw[26] => a_ram_data_in_bus~5.DATAB
i_ram_data_in_sw[27] => a_ram_data_in_bus~4.DATAB
i_ram_data_in_sw[28] => a_ram_data_in_bus~3.DATAB
i_ram_data_in_sw[29] => a_ram_data_in_bus~2.DATAB
i_ram_data_in_sw[30] => a_ram_data_in_bus~1.DATAB
i_ram_data_in_sw[31] => a_ram_data_in_bus~0.DATAB
a_ram_data_out_bus[0] => ram_data_out[0]~reg0.DATAIN
a_ram_data_out_bus[1] => ram_data_out[1]~reg0.DATAIN
a_ram_data_out_bus[2] => ram_data_out[2]~reg0.DATAIN
a_ram_data_out_bus[3] => ram_data_out[3]~reg0.DATAIN
a_ram_data_out_bus[4] => ram_data_out[4]~reg0.DATAIN
a_ram_data_out_bus[5] => ram_data_out[5]~reg0.DATAIN
a_ram_data_out_bus[6] => ram_data_out[6]~reg0.DATAIN
a_ram_data_out_bus[7] => ram_data_out[7]~reg0.DATAIN
a_ram_data_out_bus[8] => ram_data_out[8]~reg0.DATAIN
a_ram_data_out_bus[9] => ram_data_out[9]~reg0.DATAIN
a_ram_data_out_bus[10] => ram_data_out[10]~reg0.DATAIN
a_ram_data_out_bus[11] => ram_data_out[11]~reg0.DATAIN
a_ram_data_out_bus[12] => ram_data_out[12]~reg0.DATAIN
a_ram_data_out_bus[13] => ram_data_out[13]~reg0.DATAIN
a_ram_data_out_bus[14] => ram_data_out[14]~reg0.DATAIN
a_ram_data_out_bus[15] => ram_data_out[15]~reg0.DATAIN
a_ram_data_out_bus[16] => ram_data_out[16]~reg0.DATAIN
a_ram_data_out_bus[17] => ram_data_out[17]~reg0.DATAIN
a_ram_data_out_bus[18] => ram_data_out[18]~reg0.DATAIN
a_ram_data_out_bus[19] => ram_data_out[19]~reg0.DATAIN
a_ram_data_out_bus[20] => ram_data_out[20]~reg0.DATAIN
a_ram_data_out_bus[21] => ram_data_out[21]~reg0.DATAIN
a_ram_data_out_bus[22] => ram_data_out[22]~reg0.DATAIN
a_ram_data_out_bus[23] => ram_data_out[23]~reg0.DATAIN
a_ram_data_out_bus[24] => ram_data_out[24]~reg0.DATAIN
a_ram_data_out_bus[25] => ram_data_out[25]~reg0.DATAIN
a_ram_data_out_bus[26] => ram_data_out[26]~reg0.DATAIN
a_ram_data_out_bus[27] => ram_data_out[27]~reg0.DATAIN
a_ram_data_out_bus[28] => ram_data_out[28]~reg0.DATAIN
a_ram_data_out_bus[29] => ram_data_out[29]~reg0.DATAIN
a_ram_data_out_bus[30] => ram_data_out[30]~reg0.DATAIN
a_ram_data_out_bus[31] => ram_data_out[31]~reg0.DATAIN
a_ram_data_in_bus[0] <= a_ram_data_in_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[1] <= a_ram_data_in_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[2] <= a_ram_data_in_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[3] <= a_ram_data_in_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[4] <= a_ram_data_in_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[5] <= a_ram_data_in_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[6] <= a_ram_data_in_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[7] <= a_ram_data_in_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[8] <= a_ram_data_in_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[9] <= a_ram_data_in_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[10] <= a_ram_data_in_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[11] <= a_ram_data_in_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[12] <= a_ram_data_in_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[13] <= a_ram_data_in_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[14] <= a_ram_data_in_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[15] <= a_ram_data_in_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[16] <= a_ram_data_in_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[17] <= a_ram_data_in_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[18] <= a_ram_data_in_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[19] <= a_ram_data_in_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[20] <= a_ram_data_in_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[21] <= a_ram_data_in_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[22] <= a_ram_data_in_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[23] <= a_ram_data_in_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[24] <= a_ram_data_in_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[25] <= a_ram_data_in_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[26] <= a_ram_data_in_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[27] <= a_ram_data_in_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[28] <= a_ram_data_in_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[29] <= a_ram_data_in_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[30] <= a_ram_data_in_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[31] <= a_ram_data_in_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[0] <= wraddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[1] <= wraddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[2] <= wraddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[3] <= wraddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[4] <= wraddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[5] <= wraddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[6] <= wraddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[7] <= wraddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[8] <= wraddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[9] <= wraddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[0] <= rdaddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[1] <= rdaddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[2] <= rdaddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[3] <= rdaddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[4] <= rdaddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[5] <= rdaddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[6] <= rdaddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[7] <= rdaddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[8] <= rdaddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[9] <= rdaddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[0] <= ram_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[1] <= ram_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[2] <= ram_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[3] <= ram_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[4] <= ram_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[5] <= ram_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[6] <= ram_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[7] <= ram_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[8] <= ram_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[9] <= ram_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[10] <= ram_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[11] <= ram_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[12] <= ram_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[13] <= ram_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[14] <= ram_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[15] <= ram_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[16] <= ram_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[17] <= ram_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[18] <= ram_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[19] <= ram_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[20] <= ram_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[21] <= ram_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[22] <= ram_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[23] <= ram_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[24] <= ram_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[25] <= ram_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[26] <= ram_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[27] <= ram_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[28] <= ram_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[29] <= ram_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[30] <= ram_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[31] <= ram_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A
clk => asj_fft_data_ram:dat_A.clock
rdaddress[0] => asj_fft_data_ram:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram:dat_A.rdaddress[7]
rdaddress[8] => asj_fft_data_ram:dat_A.rdaddress[8]
rdaddress[9] => asj_fft_data_ram:dat_A.rdaddress[9]
wraddress[0] => asj_fft_data_ram:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram:dat_A.wraddress[7]
wraddress[8] => asj_fft_data_ram:dat_A.wraddress[8]
wraddress[9] => asj_fft_data_ram:dat_A.wraddress[9]
data_in[0] => asj_fft_data_ram:dat_A.data[0]
data_in[1] => asj_fft_data_ram:dat_A.data[1]
data_in[2] => asj_fft_data_ram:dat_A.data[2]
data_in[3] => asj_fft_data_ram:dat_A.data[3]
data_in[4] => asj_fft_data_ram:dat_A.data[4]
data_in[5] => asj_fft_data_ram:dat_A.data[5]
data_in[6] => asj_fft_data_ram:dat_A.data[6]
data_in[7] => asj_fft_data_ram:dat_A.data[7]
data_in[8] => asj_fft_data_ram:dat_A.data[8]
data_in[9] => asj_fft_data_ram:dat_A.data[9]
data_in[10] => asj_fft_data_ram:dat_A.data[10]
data_in[11] => asj_fft_data_ram:dat_A.data[11]
data_in[12] => asj_fft_data_ram:dat_A.data[12]
data_in[13] => asj_fft_data_ram:dat_A.data[13]
data_in[14] => asj_fft_data_ram:dat_A.data[14]
data_in[15] => asj_fft_data_ram:dat_A.data[15]
data_in[16] => asj_fft_data_ram:dat_A.data[16]
data_in[17] => asj_fft_data_ram:dat_A.data[17]
data_in[18] => asj_fft_data_ram:dat_A.data[18]
data_in[19] => asj_fft_data_ram:dat_A.data[19]
data_in[20] => asj_fft_data_ram:dat_A.data[20]
data_in[21] => asj_fft_data_ram:dat_A.data[21]
data_in[22] => asj_fft_data_ram:dat_A.data[22]
data_in[23] => asj_fft_data_ram:dat_A.data[23]
data_in[24] => asj_fft_data_ram:dat_A.data[24]
data_in[25] => asj_fft_data_ram:dat_A.data[25]
data_in[26] => asj_fft_data_ram:dat_A.data[26]
data_in[27] => asj_fft_data_ram:dat_A.data[27]
data_in[28] => asj_fft_data_ram:dat_A.data[28]
data_in[29] => asj_fft_data_ram:dat_A.data[29]
data_in[30] => asj_fft_data_ram:dat_A.data[30]
data_in[31] => asj_fft_data_ram:dat_A.data[31]
wren => asj_fft_data_ram:dat_A.wren
rden => asj_fft_data_ram:dat_A.rden
data_out[0] <= asj_fft_data_ram:dat_A.q[0]
data_out[1] <= asj_fft_data_ram:dat_A.q[1]
data_out[2] <= asj_fft_data_ram:dat_A.q[2]
data_out[3] <= asj_fft_data_ram:dat_A.q[3]
data_out[4] <= asj_fft_data_ram:dat_A.q[4]
data_out[5] <= asj_fft_data_ram:dat_A.q[5]
data_out[6] <= asj_fft_data_ram:dat_A.q[6]
data_out[7] <= asj_fft_data_ram:dat_A.q[7]
data_out[8] <= asj_fft_data_ram:dat_A.q[8]
data_out[9] <= asj_fft_data_ram:dat_A.q[9]
data_out[10] <= asj_fft_data_ram:dat_A.q[10]
data_out[11] <= asj_fft_data_ram:dat_A.q[11]
data_out[12] <= asj_fft_data_ram:dat_A.q[12]
data_out[13] <= asj_fft_data_ram:dat_A.q[13]
data_out[14] <= asj_fft_data_ram:dat_A.q[14]
data_out[15] <= asj_fft_data_ram:dat_A.q[15]
data_out[16] <= asj_fft_data_ram:dat_A.q[16]
data_out[17] <= asj_fft_data_ram:dat_A.q[17]
data_out[18] <= asj_fft_data_ram:dat_A.q[18]
data_out[19] <= asj_fft_data_ram:dat_A.q[19]
data_out[20] <= asj_fft_data_ram:dat_A.q[20]
data_out[21] <= asj_fft_data_ram:dat_A.q[21]
data_out[22] <= asj_fft_data_ram:dat_A.q[22]
data_out[23] <= asj_fft_data_ram:dat_A.q[23]
data_out[24] <= asj_fft_data_ram:dat_A.q[24]
data_out[25] <= asj_fft_data_ram:dat_A.q[25]
data_out[26] <= asj_fft_data_ram:dat_A.q[26]
data_out[27] <= asj_fft_data_ram:dat_A.q[27]
data_out[28] <= asj_fft_data_ram:dat_A.q[28]
data_out[29] <= asj_fft_data_ram:dat_A.q[29]
data_out[30] <= asj_fft_data_ram:dat_A.q[30]
data_out[31] <= asj_fft_data_ram:dat_A.q[31]


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:gen_M4K:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:gen_M4K:altsyncram_component.address_a[9]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:gen_M4K:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:gen_M4K:altsyncram_component.address_b[9]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_1al3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1al3:auto_generated.data_a[0]
data_a[1] => altsyncram_1al3:auto_generated.data_a[1]
data_a[2] => altsyncram_1al3:auto_generated.data_a[2]
data_a[3] => altsyncram_1al3:auto_generated.data_a[3]
data_a[4] => altsyncram_1al3:auto_generated.data_a[4]
data_a[5] => altsyncram_1al3:auto_generated.data_a[5]
data_a[6] => altsyncram_1al3:auto_generated.data_a[6]
data_a[7] => altsyncram_1al3:auto_generated.data_a[7]
data_a[8] => altsyncram_1al3:auto_generated.data_a[8]
data_a[9] => altsyncram_1al3:auto_generated.data_a[9]
data_a[10] => altsyncram_1al3:auto_generated.data_a[10]
data_a[11] => altsyncram_1al3:auto_generated.data_a[11]
data_a[12] => altsyncram_1al3:auto_generated.data_a[12]
data_a[13] => altsyncram_1al3:auto_generated.data_a[13]
data_a[14] => altsyncram_1al3:auto_generated.data_a[14]
data_a[15] => altsyncram_1al3:auto_generated.data_a[15]
data_a[16] => altsyncram_1al3:auto_generated.data_a[16]
data_a[17] => altsyncram_1al3:auto_generated.data_a[17]
data_a[18] => altsyncram_1al3:auto_generated.data_a[18]
data_a[19] => altsyncram_1al3:auto_generated.data_a[19]
data_a[20] => altsyncram_1al3:auto_generated.data_a[20]
data_a[21] => altsyncram_1al3:auto_generated.data_a[21]
data_a[22] => altsyncram_1al3:auto_generated.data_a[22]
data_a[23] => altsyncram_1al3:auto_generated.data_a[23]
data_a[24] => altsyncram_1al3:auto_generated.data_a[24]
data_a[25] => altsyncram_1al3:auto_generated.data_a[25]
data_a[26] => altsyncram_1al3:auto_generated.data_a[26]
data_a[27] => altsyncram_1al3:auto_generated.data_a[27]
data_a[28] => altsyncram_1al3:auto_generated.data_a[28]
data_a[29] => altsyncram_1al3:auto_generated.data_a[29]
data_a[30] => altsyncram_1al3:auto_generated.data_a[30]
data_a[31] => altsyncram_1al3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_1al3:auto_generated.address_a[0]
address_a[1] => altsyncram_1al3:auto_generated.address_a[1]
address_a[2] => altsyncram_1al3:auto_generated.address_a[2]
address_a[3] => altsyncram_1al3:auto_generated.address_a[3]
address_a[4] => altsyncram_1al3:auto_generated.address_a[4]
address_a[5] => altsyncram_1al3:auto_generated.address_a[5]
address_a[6] => altsyncram_1al3:auto_generated.address_a[6]
address_a[7] => altsyncram_1al3:auto_generated.address_a[7]
address_a[8] => altsyncram_1al3:auto_generated.address_a[8]
address_a[9] => altsyncram_1al3:auto_generated.address_a[9]
address_b[0] => altsyncram_1al3:auto_generated.address_b[0]
address_b[1] => altsyncram_1al3:auto_generated.address_b[1]
address_b[2] => altsyncram_1al3:auto_generated.address_b[2]
address_b[3] => altsyncram_1al3:auto_generated.address_b[3]
address_b[4] => altsyncram_1al3:auto_generated.address_b[4]
address_b[5] => altsyncram_1al3:auto_generated.address_b[5]
address_b[6] => altsyncram_1al3:auto_generated.address_b[6]
address_b[7] => altsyncram_1al3:auto_generated.address_b[7]
address_b[8] => altsyncram_1al3:auto_generated.address_b[8]
address_b[9] => altsyncram_1al3:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1al3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_1al3:auto_generated.q_b[0]
q_b[1] <= altsyncram_1al3:auto_generated.q_b[1]
q_b[2] <= altsyncram_1al3:auto_generated.q_b[2]
q_b[3] <= altsyncram_1al3:auto_generated.q_b[3]
q_b[4] <= altsyncram_1al3:auto_generated.q_b[4]
q_b[5] <= altsyncram_1al3:auto_generated.q_b[5]
q_b[6] <= altsyncram_1al3:auto_generated.q_b[6]
q_b[7] <= altsyncram_1al3:auto_generated.q_b[7]
q_b[8] <= altsyncram_1al3:auto_generated.q_b[8]
q_b[9] <= altsyncram_1al3:auto_generated.q_b[9]
q_b[10] <= altsyncram_1al3:auto_generated.q_b[10]
q_b[11] <= altsyncram_1al3:auto_generated.q_b[11]
q_b[12] <= altsyncram_1al3:auto_generated.q_b[12]
q_b[13] <= altsyncram_1al3:auto_generated.q_b[13]
q_b[14] <= altsyncram_1al3:auto_generated.q_b[14]
q_b[15] <= altsyncram_1al3:auto_generated.q_b[15]
q_b[16] <= altsyncram_1al3:auto_generated.q_b[16]
q_b[17] <= altsyncram_1al3:auto_generated.q_b[17]
q_b[18] <= altsyncram_1al3:auto_generated.q_b[18]
q_b[19] <= altsyncram_1al3:auto_generated.q_b[19]
q_b[20] <= altsyncram_1al3:auto_generated.q_b[20]
q_b[21] <= altsyncram_1al3:auto_generated.q_b[21]
q_b[22] <= altsyncram_1al3:auto_generated.q_b[22]
q_b[23] <= altsyncram_1al3:auto_generated.q_b[23]
q_b[24] <= altsyncram_1al3:auto_generated.q_b[24]
q_b[25] <= altsyncram_1al3:auto_generated.q_b[25]
q_b[26] <= altsyncram_1al3:auto_generated.q_b[26]
q_b[27] <= altsyncram_1al3:auto_generated.q_b[27]
q_b[28] <= altsyncram_1al3:auto_generated.q_b[28]
q_b[29] <= altsyncram_1al3:auto_generated.q_b[29]
q_b[30] <= altsyncram_1al3:auto_generated.q_b[30]
q_b[31] <= altsyncram_1al3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1al3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen
clk => rd_addr_a[9]~reg0.CLK
clk => rd_addr_a[8]~reg0.CLK
clk => rd_addr_a[7]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
k_count[0] => Mux9.IN7
k_count[0] => Mux7.IN7
k_count[0] => Mux5.IN7
k_count[0] => Mux3.IN7
k_count[0] => Mux1.IN2
k_count[0] => Mux1.IN3
k_count[1] => Mux8.IN7
k_count[1] => Mux6.IN7
k_count[1] => Mux4.IN7
k_count[1] => Mux2.IN7
k_count[1] => Mux0.IN2
k_count[1] => Mux0.IN3
k_count[2] => Mux9.IN3
k_count[2] => Mux9.IN4
k_count[2] => Mux9.IN5
k_count[2] => Mux9.IN6
k_count[2] => Mux7.IN6
k_count[2] => Mux3.IN4
k_count[2] => Mux3.IN5
k_count[2] => Mux3.IN6
k_count[3] => Mux8.IN3
k_count[3] => Mux8.IN4
k_count[3] => Mux8.IN5
k_count[3] => Mux8.IN6
k_count[3] => Mux6.IN6
k_count[3] => Mux2.IN4
k_count[3] => Mux2.IN5
k_count[3] => Mux2.IN6
k_count[4] => Mux7.IN3
k_count[4] => Mux7.IN4
k_count[4] => Mux7.IN5
k_count[4] => Mux5.IN2
k_count[4] => Mux5.IN3
k_count[4] => Mux5.IN4
k_count[4] => Mux5.IN5
k_count[4] => Mux5.IN6
k_count[5] => Mux6.IN3
k_count[5] => Mux6.IN4
k_count[5] => Mux6.IN5
k_count[5] => Mux4.IN2
k_count[5] => Mux4.IN3
k_count[5] => Mux4.IN4
k_count[5] => Mux4.IN5
k_count[5] => Mux4.IN6
k_count[6] => Mux7.IN0
k_count[6] => Mux7.IN1
k_count[6] => Mux7.IN2
k_count[6] => Mux5.IN0
k_count[6] => Mux5.IN1
k_count[6] => Mux3.IN1
k_count[6] => Mux3.IN2
k_count[6] => Mux3.IN3
k_count[7] => Mux6.IN0
k_count[7] => Mux6.IN1
k_count[7] => Mux6.IN2
k_count[7] => Mux4.IN0
k_count[7] => Mux4.IN1
k_count[7] => Mux2.IN1
k_count[7] => Mux2.IN2
k_count[7] => Mux2.IN3
k_count[8] => Mux9.IN0
k_count[8] => Mux9.IN1
k_count[8] => Mux9.IN2
k_count[8] => Mux3.IN0
k_count[8] => Mux1.IN0
k_count[8] => Mux1.IN1
k_count[9] => Mux8.IN0
k_count[9] => Mux8.IN1
k_count[9] => Mux8.IN2
k_count[9] => Mux2.IN0
k_count[9] => Mux0.IN0
k_count[9] => Mux0.IN1
p_count[0] => Mux9.IN10
p_count[0] => Mux8.IN10
p_count[0] => Mux7.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux2.IN10
p_count[1] => Mux9.IN9
p_count[1] => Mux8.IN9
p_count[1] => Mux7.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux1.IN5
p_count[1] => Mux0.IN5
p_count[2] => Mux9.IN8
p_count[2] => Mux8.IN8
p_count[2] => Mux7.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux1.IN4
p_count[2] => Mux0.IN4
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[4] <= rd_addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[5] <= rd_addr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[6] <= rd_addr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[7] <= rd_addr_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[8] <= rd_addr_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[9] <= rd_addr_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= <GND>
rd_addr_b[1] <= <GND>
rd_addr_b[2] <= <GND>
rd_addr_b[3] <= <GND>
rd_addr_b[4] <= <GND>
rd_addr_b[5] <= <GND>
rd_addr_b[6] <= <GND>
rd_addr_b[7] <= <GND>
rd_addr_b[8] <= <GND>
rd_addr_b[9] <= <GND>
rd_addr_c[0] <= <GND>
rd_addr_c[1] <= <GND>
rd_addr_c[2] <= <GND>
rd_addr_c[3] <= <GND>
rd_addr_c[4] <= <GND>
rd_addr_c[5] <= <GND>
rd_addr_c[6] <= <GND>
rd_addr_c[7] <= <GND>
rd_addr_c[8] <= <GND>
rd_addr_c[9] <= <GND>
rd_addr_d[0] <= <GND>
rd_addr_d[1] <= <GND>
rd_addr_d[2] <= <GND>
rd_addr_d[3] <= <GND>
rd_addr_d[4] <= <GND>
rd_addr_d[5] <= <GND>
rd_addr_d[6] <= <GND>
rd_addr_d[7] <= <GND>
rd_addr_d[8] <= <GND>
rd_addr_d[9] <= <GND>
sw_data_read[0] <= <GND>
sw_data_read[1] <= <GND>


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen
clk => rd_addr_a[9]~reg0.CLK
clk => rd_addr_a[8]~reg0.CLK
clk => rd_addr_a[7]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
k_count[0] => Mux9.IN7
k_count[0] => Mux7.IN7
k_count[0] => Mux5.IN7
k_count[0] => Mux3.IN7
k_count[0] => Mux1.IN2
k_count[0] => Mux1.IN3
k_count[1] => Mux8.IN7
k_count[1] => Mux6.IN7
k_count[1] => Mux4.IN7
k_count[1] => Mux2.IN7
k_count[1] => Mux0.IN2
k_count[1] => Mux0.IN3
k_count[2] => Mux9.IN3
k_count[2] => Mux9.IN4
k_count[2] => Mux9.IN5
k_count[2] => Mux9.IN6
k_count[2] => Mux7.IN6
k_count[2] => Mux3.IN4
k_count[2] => Mux3.IN5
k_count[2] => Mux3.IN6
k_count[3] => Mux8.IN3
k_count[3] => Mux8.IN4
k_count[3] => Mux8.IN5
k_count[3] => Mux8.IN6
k_count[3] => Mux6.IN6
k_count[3] => Mux2.IN4
k_count[3] => Mux2.IN5
k_count[3] => Mux2.IN6
k_count[4] => Mux7.IN3
k_count[4] => Mux7.IN4
k_count[4] => Mux7.IN5
k_count[4] => Mux5.IN2
k_count[4] => Mux5.IN3
k_count[4] => Mux5.IN4
k_count[4] => Mux5.IN5
k_count[4] => Mux5.IN6
k_count[5] => Mux6.IN3
k_count[5] => Mux6.IN4
k_count[5] => Mux6.IN5
k_count[5] => Mux4.IN2
k_count[5] => Mux4.IN3
k_count[5] => Mux4.IN4
k_count[5] => Mux4.IN5
k_count[5] => Mux4.IN6
k_count[6] => Mux7.IN0
k_count[6] => Mux7.IN1
k_count[6] => Mux7.IN2
k_count[6] => Mux5.IN0
k_count[6] => Mux5.IN1
k_count[6] => Mux3.IN1
k_count[6] => Mux3.IN2
k_count[6] => Mux3.IN3
k_count[7] => Mux6.IN0
k_count[7] => Mux6.IN1
k_count[7] => Mux6.IN2
k_count[7] => Mux4.IN0
k_count[7] => Mux4.IN1
k_count[7] => Mux2.IN1
k_count[7] => Mux2.IN2
k_count[7] => Mux2.IN3
k_count[8] => Mux9.IN0
k_count[8] => Mux9.IN1
k_count[8] => Mux9.IN2
k_count[8] => Mux3.IN0
k_count[8] => Mux1.IN0
k_count[8] => Mux1.IN1
k_count[9] => Mux8.IN0
k_count[9] => Mux8.IN1
k_count[9] => Mux8.IN2
k_count[9] => Mux2.IN0
k_count[9] => Mux0.IN0
k_count[9] => Mux0.IN1
p_count[0] => Mux9.IN10
p_count[0] => Mux8.IN10
p_count[0] => Mux7.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux2.IN10
p_count[1] => Mux9.IN9
p_count[1] => Mux8.IN9
p_count[1] => Mux7.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux1.IN5
p_count[1] => Mux0.IN5
p_count[2] => Mux9.IN8
p_count[2] => Mux8.IN8
p_count[2] => Mux7.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux1.IN4
p_count[2] => Mux0.IN4
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[4] <= rd_addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[5] <= rd_addr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[6] <= rd_addr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[7] <= rd_addr_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[8] <= rd_addr_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[9] <= rd_addr_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= <GND>
rd_addr_b[1] <= <GND>
rd_addr_b[2] <= <GND>
rd_addr_b[3] <= <GND>
rd_addr_b[4] <= <GND>
rd_addr_b[5] <= <GND>
rd_addr_b[6] <= <GND>
rd_addr_b[7] <= <GND>
rd_addr_b[8] <= <GND>
rd_addr_b[9] <= <GND>
rd_addr_c[0] <= <GND>
rd_addr_c[1] <= <GND>
rd_addr_c[2] <= <GND>
rd_addr_c[3] <= <GND>
rd_addr_c[4] <= <GND>
rd_addr_c[5] <= <GND>
rd_addr_c[6] <= <GND>
rd_addr_c[7] <= <GND>
rd_addr_c[8] <= <GND>
rd_addr_c[9] <= <GND>
rd_addr_d[0] <= <GND>
rd_addr_d[1] <= <GND>
rd_addr_d[2] <= <GND>
rd_addr_d[3] <= <GND>
rd_addr_d[4] <= <GND>
rd_addr_d[5] <= <GND>
rd_addr_d[6] <= <GND>
rd_addr_d[7] <= <GND>
rd_addr_d[8] <= <GND>
rd_addr_d[9] <= <GND>
sw_data_read[0] <= <GND>
sw_data_read[1] <= <GND>


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft
clk => asj_fft_cmult_can:gen_canonic:cm1.clk
clk => asj_fft_bfp_i:bfp_scale.clk
clk => asj_fft_bfp_o:bfp_detect.clk
clk => asj_fft_pround:gen_full_rnd:u1.clk
clk => sel_arr[0][1].CLK
clk => sel_arr[0][0].CLK
clk => sel_arr[1][1].CLK
clk => sel_arr[1][0].CLK
clk => sel_arr[2][1].CLK
clk => sel_arr[2][0].CLK
clk => sel_arr[3][1].CLK
clk => sel_arr[3][0].CLK
clk => sel_arr[4][1].CLK
clk => sel_arr[4][0].CLK
clk => sel_arr[5][1].CLK
clk => sel_arr[5][0].CLK
clk => sel_arr[6][1].CLK
clk => sel_arr[6][0].CLK
clk => sel_arr[7][1].CLK
clk => sel_arr[7][0].CLK
clk => sel_arr[8][1].CLK
clk => sel_arr[8][0].CLK
clk => sel_arr[9][1].CLK
clk => sel_arr[9][0].CLK
clk => butterfly_st1[0][0][15].CLK
clk => butterfly_st1[0][0][14].CLK
clk => butterfly_st1[0][0][13].CLK
clk => butterfly_st1[0][0][12].CLK
clk => butterfly_st1[0][0][11].CLK
clk => butterfly_st1[0][0][10].CLK
clk => butterfly_st1[0][0][9].CLK
clk => butterfly_st1[0][0][8].CLK
clk => butterfly_st1[0][0][7].CLK
clk => butterfly_st1[0][0][6].CLK
clk => butterfly_st1[0][0][5].CLK
clk => butterfly_st1[0][0][4].CLK
clk => butterfly_st1[0][0][3].CLK
clk => butterfly_st1[0][0][2].CLK
clk => butterfly_st1[0][0][1].CLK
clk => butterfly_st1[0][0][0].CLK
clk => butterfly_st1[0][1][15].CLK
clk => butterfly_st1[0][1][14].CLK
clk => butterfly_st1[0][1][13].CLK
clk => butterfly_st1[0][1][12].CLK
clk => butterfly_st1[0][1][11].CLK
clk => butterfly_st1[0][1][10].CLK
clk => butterfly_st1[0][1][9].CLK
clk => butterfly_st1[0][1][8].CLK
clk => butterfly_st1[0][1][7].CLK
clk => butterfly_st1[0][1][6].CLK
clk => butterfly_st1[0][1][5].CLK
clk => butterfly_st1[0][1][4].CLK
clk => butterfly_st1[0][1][3].CLK
clk => butterfly_st1[0][1][2].CLK
clk => butterfly_st1[0][1][1].CLK
clk => butterfly_st1[0][1][0].CLK
clk => butterfly_st1[1][0][15].CLK
clk => butterfly_st1[1][0][14].CLK
clk => butterfly_st1[1][0][13].CLK
clk => butterfly_st1[1][0][12].CLK
clk => butterfly_st1[1][0][11].CLK
clk => butterfly_st1[1][0][10].CLK
clk => butterfly_st1[1][0][9].CLK
clk => butterfly_st1[1][0][8].CLK
clk => butterfly_st1[1][0][7].CLK
clk => butterfly_st1[1][0][6].CLK
clk => butterfly_st1[1][0][5].CLK
clk => butterfly_st1[1][0][4].CLK
clk => butterfly_st1[1][0][3].CLK
clk => butterfly_st1[1][0][2].CLK
clk => butterfly_st1[1][0][1].CLK
clk => butterfly_st1[1][0][0].CLK
clk => butterfly_st1[1][1][15].CLK
clk => butterfly_st1[1][1][14].CLK
clk => butterfly_st1[1][1][13].CLK
clk => butterfly_st1[1][1][12].CLK
clk => butterfly_st1[1][1][11].CLK
clk => butterfly_st1[1][1][10].CLK
clk => butterfly_st1[1][1][9].CLK
clk => butterfly_st1[1][1][8].CLK
clk => butterfly_st1[1][1][7].CLK
clk => butterfly_st1[1][1][6].CLK
clk => butterfly_st1[1][1][5].CLK
clk => butterfly_st1[1][1][4].CLK
clk => butterfly_st1[1][1][3].CLK
clk => butterfly_st1[1][1][2].CLK
clk => butterfly_st1[1][1][1].CLK
clk => butterfly_st1[1][1][0].CLK
clk => butterfly_st1[2][0][15].CLK
clk => butterfly_st1[2][0][14].CLK
clk => butterfly_st1[2][0][13].CLK
clk => butterfly_st1[2][0][12].CLK
clk => butterfly_st1[2][0][11].CLK
clk => butterfly_st1[2][0][10].CLK
clk => butterfly_st1[2][0][9].CLK
clk => butterfly_st1[2][0][8].CLK
clk => butterfly_st1[2][0][7].CLK
clk => butterfly_st1[2][0][6].CLK
clk => butterfly_st1[2][0][5].CLK
clk => butterfly_st1[2][0][4].CLK
clk => butterfly_st1[2][0][3].CLK
clk => butterfly_st1[2][0][2].CLK
clk => butterfly_st1[2][0][1].CLK
clk => butterfly_st1[2][0][0].CLK
clk => butterfly_st1[2][1][15].CLK
clk => butterfly_st1[2][1][14].CLK
clk => butterfly_st1[2][1][13].CLK
clk => butterfly_st1[2][1][12].CLK
clk => butterfly_st1[2][1][11].CLK
clk => butterfly_st1[2][1][10].CLK
clk => butterfly_st1[2][1][9].CLK
clk => butterfly_st1[2][1][8].CLK
clk => butterfly_st1[2][1][7].CLK
clk => butterfly_st1[2][1][6].CLK
clk => butterfly_st1[2][1][5].CLK
clk => butterfly_st1[2][1][4].CLK
clk => butterfly_st1[2][1][3].CLK
clk => butterfly_st1[2][1][2].CLK
clk => butterfly_st1[2][1][1].CLK
clk => butterfly_st1[2][1][0].CLK
clk => butterfly_st1[3][0][15].CLK
clk => butterfly_st1[3][0][14].CLK
clk => butterfly_st1[3][0][13].CLK
clk => butterfly_st1[3][0][12].CLK
clk => butterfly_st1[3][0][11].CLK
clk => butterfly_st1[3][0][10].CLK
clk => butterfly_st1[3][0][9].CLK
clk => butterfly_st1[3][0][8].CLK
clk => butterfly_st1[3][0][7].CLK
clk => butterfly_st1[3][0][6].CLK
clk => butterfly_st1[3][0][5].CLK
clk => butterfly_st1[3][0][4].CLK
clk => butterfly_st1[3][0][3].CLK
clk => butterfly_st1[3][0][2].CLK
clk => butterfly_st1[3][0][1].CLK
clk => butterfly_st1[3][0][0].CLK
clk => butterfly_st1[3][1][15].CLK
clk => butterfly_st1[3][1][14].CLK
clk => butterfly_st1[3][1][13].CLK
clk => butterfly_st1[3][1][12].CLK
clk => butterfly_st1[3][1][11].CLK
clk => butterfly_st1[3][1][10].CLK
clk => butterfly_st1[3][1][9].CLK
clk => butterfly_st1[3][1][8].CLK
clk => butterfly_st1[3][1][7].CLK
clk => butterfly_st1[3][1][6].CLK
clk => butterfly_st1[3][1][5].CLK
clk => butterfly_st1[3][1][4].CLK
clk => butterfly_st1[3][1][3].CLK
clk => butterfly_st1[3][1][2].CLK
clk => butterfly_st1[3][1][1].CLK
clk => butterfly_st1[3][1][0].CLK
clk => x_1_real_held[16].CLK
clk => x_1_real_held[15].CLK
clk => x_1_real_held[14].CLK
clk => x_1_real_held[13].CLK
clk => x_1_real_held[12].CLK
clk => x_1_real_held[11].CLK
clk => x_1_real_held[10].CLK
clk => x_1_real_held[9].CLK
clk => x_1_real_held[8].CLK
clk => x_1_real_held[7].CLK
clk => x_1_real_held[6].CLK
clk => x_1_real_held[5].CLK
clk => x_1_real_held[4].CLK
clk => x_1_real_held[3].CLK
clk => x_1_real_held[2].CLK
clk => x_1_real_held[1].CLK
clk => x_1_real_held[0].CLK
clk => x_2_real_held[16].CLK
clk => x_2_real_held[15].CLK
clk => x_2_real_held[14].CLK
clk => x_2_real_held[13].CLK
clk => x_2_real_held[12].CLK
clk => x_2_real_held[11].CLK
clk => x_2_real_held[10].CLK
clk => x_2_real_held[9].CLK
clk => x_2_real_held[8].CLK
clk => x_2_real_held[7].CLK
clk => x_2_real_held[6].CLK
clk => x_2_real_held[5].CLK
clk => x_2_real_held[4].CLK
clk => x_2_real_held[3].CLK
clk => x_2_real_held[2].CLK
clk => x_2_real_held[1].CLK
clk => x_2_real_held[0].CLK
clk => x_3_real_held[16].CLK
clk => x_3_real_held[15].CLK
clk => x_3_real_held[14].CLK
clk => x_3_real_held[13].CLK
clk => x_3_real_held[12].CLK
clk => x_3_real_held[11].CLK
clk => x_3_real_held[10].CLK
clk => x_3_real_held[9].CLK
clk => x_3_real_held[8].CLK
clk => x_3_real_held[7].CLK
clk => x_3_real_held[6].CLK
clk => x_3_real_held[5].CLK
clk => x_3_real_held[4].CLK
clk => x_3_real_held[3].CLK
clk => x_3_real_held[2].CLK
clk => x_3_real_held[1].CLK
clk => x_3_real_held[0].CLK
clk => x_4_real_held[16].CLK
clk => x_4_real_held[15].CLK
clk => x_4_real_held[14].CLK
clk => x_4_real_held[13].CLK
clk => x_4_real_held[12].CLK
clk => x_4_real_held[11].CLK
clk => x_4_real_held[10].CLK
clk => x_4_real_held[9].CLK
clk => x_4_real_held[8].CLK
clk => x_4_real_held[7].CLK
clk => x_4_real_held[6].CLK
clk => x_4_real_held[5].CLK
clk => x_4_real_held[4].CLK
clk => x_4_real_held[3].CLK
clk => x_4_real_held[2].CLK
clk => x_4_real_held[1].CLK
clk => x_4_real_held[0].CLK
clk => x_1_imag_held[16].CLK
clk => x_1_imag_held[15].CLK
clk => x_1_imag_held[14].CLK
clk => x_1_imag_held[13].CLK
clk => x_1_imag_held[12].CLK
clk => x_1_imag_held[11].CLK
clk => x_1_imag_held[10].CLK
clk => x_1_imag_held[9].CLK
clk => x_1_imag_held[8].CLK
clk => x_1_imag_held[7].CLK
clk => x_1_imag_held[6].CLK
clk => x_1_imag_held[5].CLK
clk => x_1_imag_held[4].CLK
clk => x_1_imag_held[3].CLK
clk => x_1_imag_held[2].CLK
clk => x_1_imag_held[1].CLK
clk => x_1_imag_held[0].CLK
clk => x_2_imag_held[16].CLK
clk => x_2_imag_held[15].CLK
clk => x_2_imag_held[14].CLK
clk => x_2_imag_held[13].CLK
clk => x_2_imag_held[12].CLK
clk => x_2_imag_held[11].CLK
clk => x_2_imag_held[10].CLK
clk => x_2_imag_held[9].CLK
clk => x_2_imag_held[8].CLK
clk => x_2_imag_held[7].CLK
clk => x_2_imag_held[6].CLK
clk => x_2_imag_held[5].CLK
clk => x_2_imag_held[4].CLK
clk => x_2_imag_held[3].CLK
clk => x_2_imag_held[2].CLK
clk => x_2_imag_held[1].CLK
clk => x_2_imag_held[0].CLK
clk => x_3_imag_held[16].CLK
clk => x_3_imag_held[15].CLK
clk => x_3_imag_held[14].CLK
clk => x_3_imag_held[13].CLK
clk => x_3_imag_held[12].CLK
clk => x_3_imag_held[11].CLK
clk => x_3_imag_held[10].CLK
clk => x_3_imag_held[9].CLK
clk => x_3_imag_held[8].CLK
clk => x_3_imag_held[7].CLK
clk => x_3_imag_held[6].CLK
clk => x_3_imag_held[5].CLK
clk => x_3_imag_held[4].CLK
clk => x_3_imag_held[3].CLK
clk => x_3_imag_held[2].CLK
clk => x_3_imag_held[1].CLK
clk => x_3_imag_held[0].CLK
clk => x_4_imag_held[16].CLK
clk => x_4_imag_held[15].CLK
clk => x_4_imag_held[14].CLK
clk => x_4_imag_held[13].CLK
clk => x_4_imag_held[12].CLK
clk => x_4_imag_held[11].CLK
clk => x_4_imag_held[10].CLK
clk => x_4_imag_held[9].CLK
clk => x_4_imag_held[8].CLK
clk => x_4_imag_held[7].CLK
clk => x_4_imag_held[6].CLK
clk => x_4_imag_held[5].CLK
clk => x_4_imag_held[4].CLK
clk => x_4_imag_held[3].CLK
clk => x_4_imag_held[2].CLK
clk => x_4_imag_held[1].CLK
clk => x_4_imag_held[0].CLK
clk => sr[2].CLK
clk => sr[1].CLK
clk => sr[0].CLK
clk => si[2].CLK
clk => si[1].CLK
clk => si[0].CLK
clk => result_x1_x3_real[16].CLK
clk => result_x1_x3_real[15].CLK
clk => result_x1_x3_real[14].CLK
clk => result_x1_x3_real[13].CLK
clk => result_x1_x3_real[12].CLK
clk => result_x1_x3_real[11].CLK
clk => result_x1_x3_real[10].CLK
clk => result_x1_x3_real[9].CLK
clk => result_x1_x3_real[8].CLK
clk => result_x1_x3_real[7].CLK
clk => result_x1_x3_real[6].CLK
clk => result_x1_x3_real[5].CLK
clk => result_x1_x3_real[4].CLK
clk => result_x1_x3_real[3].CLK
clk => result_x1_x3_real[2].CLK
clk => result_x1_x3_real[1].CLK
clk => result_x1_x3_real[0].CLK
clk => result_x2_x4_real[16].CLK
clk => result_x2_x4_real[15].CLK
clk => result_x2_x4_real[14].CLK
clk => result_x2_x4_real[13].CLK
clk => result_x2_x4_real[12].CLK
clk => result_x2_x4_real[11].CLK
clk => result_x2_x4_real[10].CLK
clk => result_x2_x4_real[9].CLK
clk => result_x2_x4_real[8].CLK
clk => result_x2_x4_real[7].CLK
clk => result_x2_x4_real[6].CLK
clk => result_x2_x4_real[5].CLK
clk => result_x2_x4_real[4].CLK
clk => result_x2_x4_real[3].CLK
clk => result_x2_x4_real[2].CLK
clk => result_x2_x4_real[1].CLK
clk => result_x2_x4_real[0].CLK
clk => butterfly_st_real[17].CLK
clk => butterfly_st_real[16].CLK
clk => butterfly_st_real[15].CLK
clk => butterfly_st_real[14].CLK
clk => butterfly_st_real[13].CLK
clk => butterfly_st_real[12].CLK
clk => butterfly_st_real[11].CLK
clk => butterfly_st_real[10].CLK
clk => butterfly_st_real[9].CLK
clk => butterfly_st_real[8].CLK
clk => butterfly_st_real[7].CLK
clk => butterfly_st_real[6].CLK
clk => butterfly_st_real[5].CLK
clk => butterfly_st_real[4].CLK
clk => butterfly_st_real[3].CLK
clk => butterfly_st_real[2].CLK
clk => butterfly_st_real[1].CLK
clk => butterfly_st_real[0].CLK
clk => result_x1_x3_imag[16].CLK
clk => result_x1_x3_imag[15].CLK
clk => result_x1_x3_imag[14].CLK
clk => result_x1_x3_imag[13].CLK
clk => result_x1_x3_imag[12].CLK
clk => result_x1_x3_imag[11].CLK
clk => result_x1_x3_imag[10].CLK
clk => result_x1_x3_imag[9].CLK
clk => result_x1_x3_imag[8].CLK
clk => result_x1_x3_imag[7].CLK
clk => result_x1_x3_imag[6].CLK
clk => result_x1_x3_imag[5].CLK
clk => result_x1_x3_imag[4].CLK
clk => result_x1_x3_imag[3].CLK
clk => result_x1_x3_imag[2].CLK
clk => result_x1_x3_imag[1].CLK
clk => result_x1_x3_imag[0].CLK
clk => result_x2_x4_imag[16].CLK
clk => result_x2_x4_imag[15].CLK
clk => result_x2_x4_imag[14].CLK
clk => result_x2_x4_imag[13].CLK
clk => result_x2_x4_imag[12].CLK
clk => result_x2_x4_imag[11].CLK
clk => result_x2_x4_imag[10].CLK
clk => result_x2_x4_imag[9].CLK
clk => result_x2_x4_imag[8].CLK
clk => result_x2_x4_imag[7].CLK
clk => result_x2_x4_imag[6].CLK
clk => result_x2_x4_imag[5].CLK
clk => result_x2_x4_imag[4].CLK
clk => result_x2_x4_imag[3].CLK
clk => result_x2_x4_imag[2].CLK
clk => result_x2_x4_imag[1].CLK
clk => result_x2_x4_imag[0].CLK
clk => butterfly_st_imag[17].CLK
clk => butterfly_st_imag[16].CLK
clk => butterfly_st_imag[15].CLK
clk => butterfly_st_imag[14].CLK
clk => butterfly_st_imag[13].CLK
clk => butterfly_st_imag[12].CLK
clk => butterfly_st_imag[11].CLK
clk => butterfly_st_imag[10].CLK
clk => butterfly_st_imag[9].CLK
clk => butterfly_st_imag[8].CLK
clk => butterfly_st_imag[7].CLK
clk => butterfly_st_imag[6].CLK
clk => butterfly_st_imag[5].CLK
clk => butterfly_st_imag[4].CLK
clk => butterfly_st_imag[3].CLK
clk => butterfly_st_imag[2].CLK
clk => butterfly_st_imag[1].CLK
clk => butterfly_st_imag[0].CLK
clk => asj_fft_pround:gen_full_rnd:u0.clk
clken => asj_fft_bfp_o:bfp_detect.data_rdy
clken => asj_fft_pround:gen_full_rnd:u1.clken
clken => asj_fft_pround:gen_full_rnd:u0.clken
reset => asj_fft_cmult_can:gen_canonic:cm1.reset
reset => result_x1_x3_real[16].ACLR
reset => result_x1_x3_real[15].ACLR
reset => result_x1_x3_real[14].ACLR
reset => result_x1_x3_real[13].ACLR
reset => result_x1_x3_real[12].ACLR
reset => result_x1_x3_real[11].ACLR
reset => result_x1_x3_real[10].ACLR
reset => result_x1_x3_real[9].ACLR
reset => result_x1_x3_real[8].ACLR
reset => result_x1_x3_real[7].ACLR
reset => result_x1_x3_real[6].ACLR
reset => result_x1_x3_real[5].ACLR
reset => result_x1_x3_real[4].ACLR
reset => result_x1_x3_real[3].ACLR
reset => result_x1_x3_real[2].ACLR
reset => result_x1_x3_real[1].ACLR
reset => result_x1_x3_real[0].ACLR
reset => result_x2_x4_real[16].ACLR
reset => result_x2_x4_real[15].ACLR
reset => result_x2_x4_real[14].ACLR
reset => result_x2_x4_real[13].ACLR
reset => result_x2_x4_real[12].ACLR
reset => result_x2_x4_real[11].ACLR
reset => result_x2_x4_real[10].ACLR
reset => result_x2_x4_real[9].ACLR
reset => result_x2_x4_real[8].ACLR
reset => result_x2_x4_real[7].ACLR
reset => result_x2_x4_real[6].ACLR
reset => result_x2_x4_real[5].ACLR
reset => result_x2_x4_real[4].ACLR
reset => result_x2_x4_real[3].ACLR
reset => result_x2_x4_real[2].ACLR
reset => result_x2_x4_real[1].ACLR
reset => result_x2_x4_real[0].ACLR
reset => butterfly_st_real[17].ACLR
reset => butterfly_st_real[16].ACLR
reset => butterfly_st_real[15].ACLR
reset => butterfly_st_real[14].ACLR
reset => butterfly_st_real[13].ACLR
reset => butterfly_st_real[12].ACLR
reset => butterfly_st_real[11].ACLR
reset => butterfly_st_real[10].ACLR
reset => butterfly_st_real[9].ACLR
reset => butterfly_st_real[8].ACLR
reset => butterfly_st_real[7].ACLR
reset => butterfly_st_real[6].ACLR
reset => butterfly_st_real[5].ACLR
reset => butterfly_st_real[4].ACLR
reset => butterfly_st_real[3].ACLR
reset => butterfly_st_real[2].ACLR
reset => butterfly_st_real[1].ACLR
reset => butterfly_st_real[0].ACLR
reset => result_x1_x3_imag[16].ACLR
reset => result_x1_x3_imag[15].ACLR
reset => result_x1_x3_imag[14].ACLR
reset => result_x1_x3_imag[13].ACLR
reset => result_x1_x3_imag[12].ACLR
reset => result_x1_x3_imag[11].ACLR
reset => result_x1_x3_imag[10].ACLR
reset => result_x1_x3_imag[9].ACLR
reset => result_x1_x3_imag[8].ACLR
reset => result_x1_x3_imag[7].ACLR
reset => result_x1_x3_imag[6].ACLR
reset => result_x1_x3_imag[5].ACLR
reset => result_x1_x3_imag[4].ACLR
reset => result_x1_x3_imag[3].ACLR
reset => result_x1_x3_imag[2].ACLR
reset => result_x1_x3_imag[1].ACLR
reset => result_x1_x3_imag[0].ACLR
reset => result_x2_x4_imag[16].ACLR
reset => result_x2_x4_imag[15].ACLR
reset => result_x2_x4_imag[14].ACLR
reset => result_x2_x4_imag[13].ACLR
reset => result_x2_x4_imag[12].ACLR
reset => result_x2_x4_imag[11].ACLR
reset => result_x2_x4_imag[10].ACLR
reset => result_x2_x4_imag[9].ACLR
reset => result_x2_x4_imag[8].ACLR
reset => result_x2_x4_imag[7].ACLR
reset => result_x2_x4_imag[6].ACLR
reset => result_x2_x4_imag[5].ACLR
reset => result_x2_x4_imag[4].ACLR
reset => result_x2_x4_imag[3].ACLR
reset => result_x2_x4_imag[2].ACLR
reset => result_x2_x4_imag[1].ACLR
reset => result_x2_x4_imag[0].ACLR
reset => butterfly_st_imag[17].ACLR
reset => butterfly_st_imag[16].ACLR
reset => butterfly_st_imag[15].ACLR
reset => butterfly_st_imag[14].ACLR
reset => butterfly_st_imag[13].ACLR
reset => butterfly_st_imag[12].ACLR
reset => butterfly_st_imag[11].ACLR
reset => butterfly_st_imag[10].ACLR
reset => butterfly_st_imag[9].ACLR
reset => butterfly_st_imag[8].ACLR
reset => butterfly_st_imag[7].ACLR
reset => butterfly_st_imag[6].ACLR
reset => butterfly_st_imag[5].ACLR
reset => butterfly_st_imag[4].ACLR
reset => butterfly_st_imag[3].ACLR
reset => butterfly_st_imag[2].ACLR
reset => butterfly_st_imag[1].ACLR
reset => butterfly_st_imag[0].ACLR
reset => asj_fft_bfp_o:bfp_detect.reset
reset => si~1.OUTPUTSELECT
reset => si~0.OUTPUTSELECT
reset => sr~0.OUTPUTSELECT
reset => butterfly_st1~127.OUTPUTSELECT
reset => butterfly_st1~126.OUTPUTSELECT
reset => butterfly_st1~125.OUTPUTSELECT
reset => butterfly_st1~124.OUTPUTSELECT
reset => butterfly_st1~123.OUTPUTSELECT
reset => butterfly_st1~122.OUTPUTSELECT
reset => butterfly_st1~121.OUTPUTSELECT
reset => butterfly_st1~120.OUTPUTSELECT
reset => butterfly_st1~119.OUTPUTSELECT
reset => butterfly_st1~118.OUTPUTSELECT
reset => butterfly_st1~117.OUTPUTSELECT
reset => butterfly_st1~116.OUTPUTSELECT
reset => butterfly_st1~115.OUTPUTSELECT
reset => butterfly_st1~114.OUTPUTSELECT
reset => butterfly_st1~113.OUTPUTSELECT
reset => butterfly_st1~112.OUTPUTSELECT
reset => butterfly_st1~111.OUTPUTSELECT
reset => butterfly_st1~110.OUTPUTSELECT
reset => butterfly_st1~109.OUTPUTSELECT
reset => butterfly_st1~108.OUTPUTSELECT
reset => butterfly_st1~107.OUTPUTSELECT
reset => butterfly_st1~106.OUTPUTSELECT
reset => butterfly_st1~105.OUTPUTSELECT
reset => butterfly_st1~104.OUTPUTSELECT
reset => butterfly_st1~103.OUTPUTSELECT
reset => butterfly_st1~102.OUTPUTSELECT
reset => butterfly_st1~101.OUTPUTSELECT
reset => butterfly_st1~100.OUTPUTSELECT
reset => butterfly_st1~99.OUTPUTSELECT
reset => butterfly_st1~98.OUTPUTSELECT
reset => butterfly_st1~97.OUTPUTSELECT
reset => butterfly_st1~96.OUTPUTSELECT
reset => butterfly_st1~95.OUTPUTSELECT
reset => butterfly_st1~94.OUTPUTSELECT
reset => butterfly_st1~93.OUTPUTSELECT
reset => butterfly_st1~92.OUTPUTSELECT
reset => butterfly_st1~91.OUTPUTSELECT
reset => butterfly_st1~90.OUTPUTSELECT
reset => butterfly_st1~89.OUTPUTSELECT
reset => butterfly_st1~88.OUTPUTSELECT
reset => butterfly_st1~87.OUTPUTSELECT
reset => butterfly_st1~86.OUTPUTSELECT
reset => butterfly_st1~85.OUTPUTSELECT
reset => butterfly_st1~84.OUTPUTSELECT
reset => butterfly_st1~83.OUTPUTSELECT
reset => butterfly_st1~82.OUTPUTSELECT
reset => butterfly_st1~81.OUTPUTSELECT
reset => butterfly_st1~80.OUTPUTSELECT
reset => butterfly_st1~79.OUTPUTSELECT
reset => butterfly_st1~78.OUTPUTSELECT
reset => butterfly_st1~77.OUTPUTSELECT
reset => butterfly_st1~76.OUTPUTSELECT
reset => butterfly_st1~75.OUTPUTSELECT
reset => butterfly_st1~74.OUTPUTSELECT
reset => butterfly_st1~73.OUTPUTSELECT
reset => butterfly_st1~72.OUTPUTSELECT
reset => butterfly_st1~71.OUTPUTSELECT
reset => butterfly_st1~70.OUTPUTSELECT
reset => butterfly_st1~69.OUTPUTSELECT
reset => butterfly_st1~68.OUTPUTSELECT
reset => butterfly_st1~67.OUTPUTSELECT
reset => butterfly_st1~66.OUTPUTSELECT
reset => butterfly_st1~65.OUTPUTSELECT
reset => butterfly_st1~64.OUTPUTSELECT
reset => butterfly_st1~63.OUTPUTSELECT
reset => butterfly_st1~62.OUTPUTSELECT
reset => butterfly_st1~61.OUTPUTSELECT
reset => butterfly_st1~60.OUTPUTSELECT
reset => butterfly_st1~59.OUTPUTSELECT
reset => butterfly_st1~58.OUTPUTSELECT
reset => butterfly_st1~57.OUTPUTSELECT
reset => butterfly_st1~56.OUTPUTSELECT
reset => butterfly_st1~55.OUTPUTSELECT
reset => butterfly_st1~54.OUTPUTSELECT
reset => butterfly_st1~53.OUTPUTSELECT
reset => butterfly_st1~52.OUTPUTSELECT
reset => butterfly_st1~51.OUTPUTSELECT
reset => butterfly_st1~50.OUTPUTSELECT
reset => butterfly_st1~49.OUTPUTSELECT
reset => butterfly_st1~48.OUTPUTSELECT
reset => butterfly_st1~47.OUTPUTSELECT
reset => butterfly_st1~46.OUTPUTSELECT
reset => butterfly_st1~45.OUTPUTSELECT
reset => butterfly_st1~44.OUTPUTSELECT
reset => butterfly_st1~43.OUTPUTSELECT
reset => butterfly_st1~42.OUTPUTSELECT
reset => butterfly_st1~41.OUTPUTSELECT
reset => butterfly_st1~40.OUTPUTSELECT
reset => butterfly_st1~39.OUTPUTSELECT
reset => butterfly_st1~38.OUTPUTSELECT
reset => butterfly_st1~37.OUTPUTSELECT
reset => butterfly_st1~36.OUTPUTSELECT
reset => butterfly_st1~35.OUTPUTSELECT
reset => butterfly_st1~34.OUTPUTSELECT
reset => butterfly_st1~33.OUTPUTSELECT
reset => butterfly_st1~32.OUTPUTSELECT
reset => butterfly_st1~31.OUTPUTSELECT
reset => butterfly_st1~30.OUTPUTSELECT
reset => butterfly_st1~29.OUTPUTSELECT
reset => butterfly_st1~28.OUTPUTSELECT
reset => butterfly_st1~27.OUTPUTSELECT
reset => butterfly_st1~26.OUTPUTSELECT
reset => butterfly_st1~25.OUTPUTSELECT
reset => butterfly_st1~24.OUTPUTSELECT
reset => butterfly_st1~23.OUTPUTSELECT
reset => butterfly_st1~22.OUTPUTSELECT
reset => butterfly_st1~21.OUTPUTSELECT
reset => butterfly_st1~20.OUTPUTSELECT
reset => butterfly_st1~19.OUTPUTSELECT
reset => butterfly_st1~18.OUTPUTSELECT
reset => butterfly_st1~17.OUTPUTSELECT
reset => butterfly_st1~16.OUTPUTSELECT
reset => butterfly_st1~15.OUTPUTSELECT
reset => butterfly_st1~14.OUTPUTSELECT
reset => butterfly_st1~13.OUTPUTSELECT
reset => butterfly_st1~12.OUTPUTSELECT
reset => butterfly_st1~11.OUTPUTSELECT
reset => butterfly_st1~10.OUTPUTSELECT
reset => butterfly_st1~9.OUTPUTSELECT
reset => butterfly_st1~8.OUTPUTSELECT
reset => butterfly_st1~7.OUTPUTSELECT
reset => butterfly_st1~6.OUTPUTSELECT
reset => butterfly_st1~5.OUTPUTSELECT
reset => butterfly_st1~4.OUTPUTSELECT
reset => butterfly_st1~3.OUTPUTSELECT
reset => butterfly_st1~2.OUTPUTSELECT
reset => butterfly_st1~1.OUTPUTSELECT
reset => butterfly_st1~0.OUTPUTSELECT
reset => sel_arr~19.OUTPUTSELECT
reset => sel_arr~18.OUTPUTSELECT
reset => sel_arr~17.OUTPUTSELECT
reset => sel_arr~16.OUTPUTSELECT
reset => sel_arr~15.OUTPUTSELECT
reset => sel_arr~14.OUTPUTSELECT
reset => sel_arr~13.OUTPUTSELECT
reset => sel_arr~12.OUTPUTSELECT
reset => sel_arr~11.OUTPUTSELECT
reset => sel_arr~10.OUTPUTSELECT
reset => sel_arr~9.OUTPUTSELECT
reset => sel_arr~8.OUTPUTSELECT
reset => sel_arr~7.OUTPUTSELECT
reset => sel_arr~6.OUTPUTSELECT
reset => sel_arr~5.OUTPUTSELECT
reset => sel_arr~4.OUTPUTSELECT
reset => sel_arr~3.OUTPUTSELECT
reset => sel_arr~2.OUTPUTSELECT
reset => sel_arr~1.OUTPUTSELECT
reset => sel_arr~0.OUTPUTSELECT
next_pass => asj_fft_bfp_o:bfp_detect.next_pass
next_blk => asj_fft_bfp_o:bfp_detect.next_blk
sel_lpp => ~NO_FANOUT~
alt_slb_i[0] => asj_fft_bfp_i:bfp_scale.bfp_factor[0]
alt_slb_i[1] => asj_fft_bfp_i:bfp_scale.bfp_factor[1]
alt_slb_i[2] => asj_fft_bfp_i:bfp_scale.bfp_factor[2]
sel[0] => sel_arr~1.DATAA
sel[1] => sel_arr~0.DATAA
data_real_i[0] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[0]
data_real_i[1] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[1]
data_real_i[2] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[2]
data_real_i[3] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[3]
data_real_i[4] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[4]
data_real_i[5] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[5]
data_real_i[6] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[6]
data_real_i[7] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[7]
data_real_i[8] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[8]
data_real_i[9] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[9]
data_real_i[10] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[10]
data_real_i[11] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[11]
data_real_i[12] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[12]
data_real_i[13] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[13]
data_real_i[14] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[14]
data_real_i[15] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[15]
data_imag_i[0] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[0]
data_imag_i[1] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[1]
data_imag_i[2] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[2]
data_imag_i[3] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[3]
data_imag_i[4] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[4]
data_imag_i[5] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[5]
data_imag_i[6] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[6]
data_imag_i[7] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[7]
data_imag_i[8] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[8]
data_imag_i[9] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[9]
data_imag_i[10] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[10]
data_imag_i[11] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[11]
data_imag_i[12] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[12]
data_imag_i[13] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[13]
data_imag_i[14] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[14]
data_imag_i[15] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[15]
twid_real[0] => asj_fft_cmult_can:gen_canonic:cm1.datac[0]
twid_real[1] => asj_fft_cmult_can:gen_canonic:cm1.datac[1]
twid_real[2] => asj_fft_cmult_can:gen_canonic:cm1.datac[2]
twid_real[3] => asj_fft_cmult_can:gen_canonic:cm1.datac[3]
twid_real[4] => asj_fft_cmult_can:gen_canonic:cm1.datac[4]
twid_real[5] => asj_fft_cmult_can:gen_canonic:cm1.datac[5]
twid_real[6] => asj_fft_cmult_can:gen_canonic:cm1.datac[6]
twid_real[7] => asj_fft_cmult_can:gen_canonic:cm1.datac[7]
twid_real[8] => asj_fft_cmult_can:gen_canonic:cm1.datac[8]
twid_real[9] => asj_fft_cmult_can:gen_canonic:cm1.datac[9]
twid_real[10] => asj_fft_cmult_can:gen_canonic:cm1.datac[10]
twid_real[11] => asj_fft_cmult_can:gen_canonic:cm1.datac[11]
twid_real[12] => asj_fft_cmult_can:gen_canonic:cm1.datac[12]
twid_real[13] => asj_fft_cmult_can:gen_canonic:cm1.datac[13]
twid_real[14] => asj_fft_cmult_can:gen_canonic:cm1.datac[14]
twid_real[15] => asj_fft_cmult_can:gen_canonic:cm1.datac[15]
twid_imag[0] => asj_fft_cmult_can:gen_canonic:cm1.datad[0]
twid_imag[1] => asj_fft_cmult_can:gen_canonic:cm1.datad[1]
twid_imag[2] => asj_fft_cmult_can:gen_canonic:cm1.datad[2]
twid_imag[3] => asj_fft_cmult_can:gen_canonic:cm1.datad[3]
twid_imag[4] => asj_fft_cmult_can:gen_canonic:cm1.datad[4]
twid_imag[5] => asj_fft_cmult_can:gen_canonic:cm1.datad[5]
twid_imag[6] => asj_fft_cmult_can:gen_canonic:cm1.datad[6]
twid_imag[7] => asj_fft_cmult_can:gen_canonic:cm1.datad[7]
twid_imag[8] => asj_fft_cmult_can:gen_canonic:cm1.datad[8]
twid_imag[9] => asj_fft_cmult_can:gen_canonic:cm1.datad[9]
twid_imag[10] => asj_fft_cmult_can:gen_canonic:cm1.datad[10]
twid_imag[11] => asj_fft_cmult_can:gen_canonic:cm1.datad[11]
twid_imag[12] => asj_fft_cmult_can:gen_canonic:cm1.datad[12]
twid_imag[13] => asj_fft_cmult_can:gen_canonic:cm1.datad[13]
twid_imag[14] => asj_fft_cmult_can:gen_canonic:cm1.datad[14]
twid_imag[15] => asj_fft_cmult_can:gen_canonic:cm1.datad[15]
data_real_o[0] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[0]
data_real_o[1] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[1]
data_real_o[2] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[2]
data_real_o[3] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[3]
data_real_o[4] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[4]
data_real_o[5] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[5]
data_real_o[6] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[6]
data_real_o[7] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[7]
data_real_o[8] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[8]
data_real_o[9] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[9]
data_real_o[10] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[10]
data_real_o[11] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[11]
data_real_o[12] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[12]
data_real_o[13] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[13]
data_real_o[14] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[14]
data_real_o[15] <= asj_fft_cmult_can:gen_canonic:cm1.imag_out[15]
data_imag_o[0] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[0]
data_imag_o[1] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[1]
data_imag_o[2] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[2]
data_imag_o[3] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[3]
data_imag_o[4] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[4]
data_imag_o[5] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[5]
data_imag_o[6] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[6]
data_imag_o[7] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[7]
data_imag_o[8] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[8]
data_imag_o[9] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[9]
data_imag_o[10] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[10]
data_imag_o[11] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[11]
data_imag_o[12] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[12]
data_imag_o[13] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[13]
data_imag_o[14] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[14]
data_imag_o[15] <= asj_fft_cmult_can:gen_canonic:cm1.real_out[15]
alt_slb_o[0] <= asj_fft_bfp_o:bfp_detect.lut_out[0]
alt_slb_o[1] <= asj_fft_bfp_o:bfp_detect.lut_out[1]
alt_slb_o[2] <= asj_fft_bfp_o:bfp_detect.lut_out[2]


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_p1j:auto_generated.dataa[0]
dataa[1] => add_sub_p1j:auto_generated.dataa[1]
dataa[2] => add_sub_p1j:auto_generated.dataa[2]
dataa[3] => add_sub_p1j:auto_generated.dataa[3]
dataa[4] => add_sub_p1j:auto_generated.dataa[4]
dataa[5] => add_sub_p1j:auto_generated.dataa[5]
dataa[6] => add_sub_p1j:auto_generated.dataa[6]
dataa[7] => add_sub_p1j:auto_generated.dataa[7]
dataa[8] => add_sub_p1j:auto_generated.dataa[8]
dataa[9] => add_sub_p1j:auto_generated.dataa[9]
dataa[10] => add_sub_p1j:auto_generated.dataa[10]
dataa[11] => add_sub_p1j:auto_generated.dataa[11]
dataa[12] => add_sub_p1j:auto_generated.dataa[12]
dataa[13] => add_sub_p1j:auto_generated.dataa[13]
dataa[14] => add_sub_p1j:auto_generated.dataa[14]
dataa[15] => add_sub_p1j:auto_generated.dataa[15]
dataa[16] => add_sub_p1j:auto_generated.dataa[16]
dataa[17] => add_sub_p1j:auto_generated.dataa[17]
dataa[18] => add_sub_p1j:auto_generated.dataa[18]
datab[0] => add_sub_p1j:auto_generated.datab[0]
datab[1] => add_sub_p1j:auto_generated.datab[1]
datab[2] => add_sub_p1j:auto_generated.datab[2]
datab[3] => add_sub_p1j:auto_generated.datab[3]
datab[4] => add_sub_p1j:auto_generated.datab[4]
datab[5] => add_sub_p1j:auto_generated.datab[5]
datab[6] => add_sub_p1j:auto_generated.datab[6]
datab[7] => add_sub_p1j:auto_generated.datab[7]
datab[8] => add_sub_p1j:auto_generated.datab[8]
datab[9] => add_sub_p1j:auto_generated.datab[9]
datab[10] => add_sub_p1j:auto_generated.datab[10]
datab[11] => add_sub_p1j:auto_generated.datab[11]
datab[12] => add_sub_p1j:auto_generated.datab[12]
datab[13] => add_sub_p1j:auto_generated.datab[13]
datab[14] => add_sub_p1j:auto_generated.datab[14]
datab[15] => add_sub_p1j:auto_generated.datab[15]
datab[16] => add_sub_p1j:auto_generated.datab[16]
datab[17] => add_sub_p1j:auto_generated.datab[17]
datab[18] => add_sub_p1j:auto_generated.datab[18]
cin => add_sub_p1j:auto_generated.cin
add_sub => add_sub_p1j:auto_generated.add_sub
clock => add_sub_p1j:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_p1j:auto_generated.result[0]
result[1] <= add_sub_p1j:auto_generated.result[1]
result[2] <= add_sub_p1j:auto_generated.result[2]
result[3] <= add_sub_p1j:auto_generated.result[3]
result[4] <= add_sub_p1j:auto_generated.result[4]
result[5] <= add_sub_p1j:auto_generated.result[5]
result[6] <= add_sub_p1j:auto_generated.result[6]
result[7] <= add_sub_p1j:auto_generated.result[7]
result[8] <= add_sub_p1j:auto_generated.result[8]
result[9] <= add_sub_p1j:auto_generated.result[9]
result[10] <= add_sub_p1j:auto_generated.result[10]
result[11] <= add_sub_p1j:auto_generated.result[11]
result[12] <= add_sub_p1j:auto_generated.result[12]
result[13] <= add_sub_p1j:auto_generated.result[13]
result[14] <= add_sub_p1j:auto_generated.result[14]
result[15] <= add_sub_p1j:auto_generated.result[15]
result[16] <= add_sub_p1j:auto_generated.result[16]
result[17] <= add_sub_p1j:auto_generated.result[17]
result[18] <= add_sub_p1j:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_p1j:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_p1j:auto_generated.dataa[0]
dataa[1] => add_sub_p1j:auto_generated.dataa[1]
dataa[2] => add_sub_p1j:auto_generated.dataa[2]
dataa[3] => add_sub_p1j:auto_generated.dataa[3]
dataa[4] => add_sub_p1j:auto_generated.dataa[4]
dataa[5] => add_sub_p1j:auto_generated.dataa[5]
dataa[6] => add_sub_p1j:auto_generated.dataa[6]
dataa[7] => add_sub_p1j:auto_generated.dataa[7]
dataa[8] => add_sub_p1j:auto_generated.dataa[8]
dataa[9] => add_sub_p1j:auto_generated.dataa[9]
dataa[10] => add_sub_p1j:auto_generated.dataa[10]
dataa[11] => add_sub_p1j:auto_generated.dataa[11]
dataa[12] => add_sub_p1j:auto_generated.dataa[12]
dataa[13] => add_sub_p1j:auto_generated.dataa[13]
dataa[14] => add_sub_p1j:auto_generated.dataa[14]
dataa[15] => add_sub_p1j:auto_generated.dataa[15]
dataa[16] => add_sub_p1j:auto_generated.dataa[16]
dataa[17] => add_sub_p1j:auto_generated.dataa[17]
dataa[18] => add_sub_p1j:auto_generated.dataa[18]
datab[0] => add_sub_p1j:auto_generated.datab[0]
datab[1] => add_sub_p1j:auto_generated.datab[1]
datab[2] => add_sub_p1j:auto_generated.datab[2]
datab[3] => add_sub_p1j:auto_generated.datab[3]
datab[4] => add_sub_p1j:auto_generated.datab[4]
datab[5] => add_sub_p1j:auto_generated.datab[5]
datab[6] => add_sub_p1j:auto_generated.datab[6]
datab[7] => add_sub_p1j:auto_generated.datab[7]
datab[8] => add_sub_p1j:auto_generated.datab[8]
datab[9] => add_sub_p1j:auto_generated.datab[9]
datab[10] => add_sub_p1j:auto_generated.datab[10]
datab[11] => add_sub_p1j:auto_generated.datab[11]
datab[12] => add_sub_p1j:auto_generated.datab[12]
datab[13] => add_sub_p1j:auto_generated.datab[13]
datab[14] => add_sub_p1j:auto_generated.datab[14]
datab[15] => add_sub_p1j:auto_generated.datab[15]
datab[16] => add_sub_p1j:auto_generated.datab[16]
datab[17] => add_sub_p1j:auto_generated.datab[17]
datab[18] => add_sub_p1j:auto_generated.datab[18]
cin => add_sub_p1j:auto_generated.cin
add_sub => add_sub_p1j:auto_generated.add_sub
clock => add_sub_p1j:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_p1j:auto_generated.result[0]
result[1] <= add_sub_p1j:auto_generated.result[1]
result[2] <= add_sub_p1j:auto_generated.result[2]
result[3] <= add_sub_p1j:auto_generated.result[3]
result[4] <= add_sub_p1j:auto_generated.result[4]
result[5] <= add_sub_p1j:auto_generated.result[5]
result[6] <= add_sub_p1j:auto_generated.result[6]
result[7] <= add_sub_p1j:auto_generated.result[7]
result[8] <= add_sub_p1j:auto_generated.result[8]
result[9] <= add_sub_p1j:auto_generated.result[9]
result[10] <= add_sub_p1j:auto_generated.result[10]
result[11] <= add_sub_p1j:auto_generated.result[11]
result[12] <= add_sub_p1j:auto_generated.result[12]
result[13] <= add_sub_p1j:auto_generated.result[13]
result[14] <= add_sub_p1j:auto_generated.result[14]
result[15] <= add_sub_p1j:auto_generated.result[15]
result[16] <= add_sub_p1j:auto_generated.result[16]
result[17] <= add_sub_p1j:auto_generated.result[17]
result[18] <= add_sub_p1j:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_p1j:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect
clk => asj_fft_tdl_bit:gen_blk_float:gen_1_input_bfp_o:delay_next_pass3.clk
clk => del_np_cnt[4].CLK
clk => del_np_cnt[3].CLK
clk => del_np_cnt[2].CLK
clk => del_np_cnt[1].CLK
clk => del_np_cnt[0].CLK
clk => en_gain_lut_8_pts.CLK
clk => gain_lut_8pts[3].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[0].CLK
clk => slb_i[3].CLK
clk => slb_i[2].CLK
clk => slb_i[1].CLK
clk => slb_i[0].CLK
clk => gain_lut_blk[3].CLK
clk => gain_lut_blk[2].CLK
clk => gain_lut_blk[1].CLK
clk => gain_lut_blk[0].CLK
clk => asj_fft_tdl_bit:gen_blk_float:gen_1_input_bfp_o:delay_next_pass.clk
clk => sdet~8.IN1
reset => lut_out_tmp~2.OUTPUTSELECT
reset => lut_out_tmp~1.OUTPUTSELECT
reset => lut_out_tmp~0.OUTPUTSELECT
reset => gain_lut_8pts~11.OUTPUTSELECT
reset => gain_lut_8pts~10.OUTPUTSELECT
reset => gain_lut_8pts~9.OUTPUTSELECT
reset => gain_lut_8pts~8.OUTPUTSELECT
reset => sdet~7.OUTPUTSELECT
reset => sdet~6.OUTPUTSELECT
reset => sdet~5.OUTPUTSELECT
reset => sdet~4.OUTPUTSELECT
next_pass => asj_fft_tdl_bit:gen_blk_float:gen_1_input_bfp_o:delay_next_pass.data_in
data_rdy => ~NO_FANOUT~
next_blk => reg_slb~1.IN1
next_blk => sdet~0.DATAA
next_blk => sdet~1.DATAA
gain_in_1pt[0] => ~NO_FANOUT~
gain_in_1pt[1] => ~NO_FANOUT~
gain_in_1pt[2] => ~NO_FANOUT~
gain_in_1pt[3] => ~NO_FANOUT~
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => ~NO_FANOUT~
real_bfp_0_in[4] => ~NO_FANOUT~
real_bfp_0_in[5] => ~NO_FANOUT~
real_bfp_0_in[6] => ~NO_FANOUT~
real_bfp_0_in[7] => ~NO_FANOUT~
real_bfp_0_in[8] => ~NO_FANOUT~
real_bfp_0_in[9] => ~NO_FANOUT~
real_bfp_0_in[10] => ~NO_FANOUT~
real_bfp_0_in[11] => rail_n_r[0][0].IN1
real_bfp_0_in[11] => rail_p_r[0][0].IN1
real_bfp_0_in[12] => rail_n_r[0][1].IN1
real_bfp_0_in[12] => rail_p_r[0][1].IN1
real_bfp_0_in[13] => rail_n_r[0][2].IN1
real_bfp_0_in[13] => rail_p_r[0][2].IN1
real_bfp_0_in[14] => rail_n_r[0][3].IN1
real_bfp_0_in[14] => rail_p_r[0][3].IN1
real_bfp_0_in[15] => rail_n_r[0][0].IN0
real_bfp_0_in[15] => rail_p_r[0][0].IN0
real_bfp_0_in[15] => rail_n_r[0][1].IN0
real_bfp_0_in[15] => rail_p_r[0][1].IN0
real_bfp_0_in[15] => rail_n_r[0][2].IN0
real_bfp_0_in[15] => rail_p_r[0][2].IN0
real_bfp_0_in[15] => rail_n_r[0][3].IN0
real_bfp_0_in[15] => rail_p_r[0][3].IN0
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => ~NO_FANOUT~
real_bfp_1_in[4] => ~NO_FANOUT~
real_bfp_1_in[5] => ~NO_FANOUT~
real_bfp_1_in[6] => ~NO_FANOUT~
real_bfp_1_in[7] => ~NO_FANOUT~
real_bfp_1_in[8] => ~NO_FANOUT~
real_bfp_1_in[9] => ~NO_FANOUT~
real_bfp_1_in[10] => ~NO_FANOUT~
real_bfp_1_in[11] => ~NO_FANOUT~
real_bfp_1_in[12] => ~NO_FANOUT~
real_bfp_1_in[13] => ~NO_FANOUT~
real_bfp_1_in[14] => ~NO_FANOUT~
real_bfp_1_in[15] => ~NO_FANOUT~
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => ~NO_FANOUT~
real_bfp_2_in[4] => ~NO_FANOUT~
real_bfp_2_in[5] => ~NO_FANOUT~
real_bfp_2_in[6] => ~NO_FANOUT~
real_bfp_2_in[7] => ~NO_FANOUT~
real_bfp_2_in[8] => ~NO_FANOUT~
real_bfp_2_in[9] => ~NO_FANOUT~
real_bfp_2_in[10] => ~NO_FANOUT~
real_bfp_2_in[11] => ~NO_FANOUT~
real_bfp_2_in[12] => ~NO_FANOUT~
real_bfp_2_in[13] => ~NO_FANOUT~
real_bfp_2_in[14] => ~NO_FANOUT~
real_bfp_2_in[15] => ~NO_FANOUT~
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => ~NO_FANOUT~
real_bfp_3_in[4] => ~NO_FANOUT~
real_bfp_3_in[5] => ~NO_FANOUT~
real_bfp_3_in[6] => ~NO_FANOUT~
real_bfp_3_in[7] => ~NO_FANOUT~
real_bfp_3_in[8] => ~NO_FANOUT~
real_bfp_3_in[9] => ~NO_FANOUT~
real_bfp_3_in[10] => ~NO_FANOUT~
real_bfp_3_in[11] => ~NO_FANOUT~
real_bfp_3_in[12] => ~NO_FANOUT~
real_bfp_3_in[13] => ~NO_FANOUT~
real_bfp_3_in[14] => ~NO_FANOUT~
real_bfp_3_in[15] => ~NO_FANOUT~
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => ~NO_FANOUT~
imag_bfp_0_in[4] => ~NO_FANOUT~
imag_bfp_0_in[5] => ~NO_FANOUT~
imag_bfp_0_in[6] => ~NO_FANOUT~
imag_bfp_0_in[7] => ~NO_FANOUT~
imag_bfp_0_in[8] => ~NO_FANOUT~
imag_bfp_0_in[9] => ~NO_FANOUT~
imag_bfp_0_in[10] => ~NO_FANOUT~
imag_bfp_0_in[11] => rail_n_i[0][0].IN1
imag_bfp_0_in[11] => rail_p_i[0][0].IN1
imag_bfp_0_in[12] => rail_n_i[0][1].IN1
imag_bfp_0_in[12] => rail_p_i[0][1].IN1
imag_bfp_0_in[13] => rail_n_i[0][2].IN1
imag_bfp_0_in[13] => rail_p_i[0][2].IN1
imag_bfp_0_in[14] => rail_n_i[0][3].IN1
imag_bfp_0_in[14] => rail_p_i[0][3].IN1
imag_bfp_0_in[15] => rail_n_i[0][0].IN0
imag_bfp_0_in[15] => rail_p_i[0][0].IN0
imag_bfp_0_in[15] => rail_n_i[0][1].IN0
imag_bfp_0_in[15] => rail_p_i[0][1].IN0
imag_bfp_0_in[15] => rail_n_i[0][2].IN0
imag_bfp_0_in[15] => rail_p_i[0][2].IN0
imag_bfp_0_in[15] => rail_n_i[0][3].IN0
imag_bfp_0_in[15] => rail_p_i[0][3].IN0
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => ~NO_FANOUT~
imag_bfp_1_in[4] => ~NO_FANOUT~
imag_bfp_1_in[5] => ~NO_FANOUT~
imag_bfp_1_in[6] => ~NO_FANOUT~
imag_bfp_1_in[7] => ~NO_FANOUT~
imag_bfp_1_in[8] => ~NO_FANOUT~
imag_bfp_1_in[9] => ~NO_FANOUT~
imag_bfp_1_in[10] => ~NO_FANOUT~
imag_bfp_1_in[11] => ~NO_FANOUT~
imag_bfp_1_in[12] => ~NO_FANOUT~
imag_bfp_1_in[13] => ~NO_FANOUT~
imag_bfp_1_in[14] => ~NO_FANOUT~
imag_bfp_1_in[15] => ~NO_FANOUT~
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => ~NO_FANOUT~
imag_bfp_2_in[4] => ~NO_FANOUT~
imag_bfp_2_in[5] => ~NO_FANOUT~
imag_bfp_2_in[6] => ~NO_FANOUT~
imag_bfp_2_in[7] => ~NO_FANOUT~
imag_bfp_2_in[8] => ~NO_FANOUT~
imag_bfp_2_in[9] => ~NO_FANOUT~
imag_bfp_2_in[10] => ~NO_FANOUT~
imag_bfp_2_in[11] => ~NO_FANOUT~
imag_bfp_2_in[12] => ~NO_FANOUT~
imag_bfp_2_in[13] => ~NO_FANOUT~
imag_bfp_2_in[14] => ~NO_FANOUT~
imag_bfp_2_in[15] => ~NO_FANOUT~
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => ~NO_FANOUT~
imag_bfp_3_in[4] => ~NO_FANOUT~
imag_bfp_3_in[5] => ~NO_FANOUT~
imag_bfp_3_in[6] => ~NO_FANOUT~
imag_bfp_3_in[7] => ~NO_FANOUT~
imag_bfp_3_in[8] => ~NO_FANOUT~
imag_bfp_3_in[9] => ~NO_FANOUT~
imag_bfp_3_in[10] => ~NO_FANOUT~
imag_bfp_3_in[11] => ~NO_FANOUT~
imag_bfp_3_in[12] => ~NO_FANOUT~
imag_bfp_3_in[13] => ~NO_FANOUT~
imag_bfp_3_in[14] => ~NO_FANOUT~
imag_bfp_3_in[15] => ~NO_FANOUT~
lut_out[0] <= lut_out_tmp~2.DB_MAX_OUTPUT_PORT_TYPE
lut_out[1] <= lut_out_tmp~1.DB_MAX_OUTPUT_PORT_TYPE
lut_out[2] <= lut_out_tmp~0.DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass
clk => tdl_arr[8].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[0].CLK
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3
clk => tdl_arr[2].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[0].CLK
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[2].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale
clk => r_array_out[0][15].CLK
clk => r_array_out[0][14].CLK
clk => r_array_out[0][13].CLK
clk => r_array_out[0][12].CLK
clk => r_array_out[0][11].CLK
clk => r_array_out[0][10].CLK
clk => r_array_out[0][9].CLK
clk => r_array_out[0][8].CLK
clk => r_array_out[0][7].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][0].CLK
clk => i_array_out[0][15].CLK
clk => i_array_out[0][14].CLK
clk => i_array_out[0][13].CLK
clk => i_array_out[0][12].CLK
clk => i_array_out[0][11].CLK
clk => i_array_out[0][10].CLK
clk => i_array_out[0][9].CLK
clk => i_array_out[0][8].CLK
clk => i_array_out[0][7].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][0].CLK
real_bfp_0_in[0] => Mux15.IN10
real_bfp_0_in[0] => Mux14.IN10
real_bfp_0_in[0] => Mux13.IN10
real_bfp_0_in[0] => Mux12.IN10
real_bfp_0_in[0] => Mux11.IN10
real_bfp_0_in[1] => Mux14.IN9
real_bfp_0_in[1] => Mux13.IN9
real_bfp_0_in[1] => Mux12.IN9
real_bfp_0_in[1] => Mux11.IN9
real_bfp_0_in[1] => Mux10.IN10
real_bfp_0_in[2] => Mux13.IN8
real_bfp_0_in[2] => Mux12.IN8
real_bfp_0_in[2] => Mux11.IN8
real_bfp_0_in[2] => Mux10.IN9
real_bfp_0_in[2] => Mux9.IN10
real_bfp_0_in[3] => Mux12.IN7
real_bfp_0_in[3] => Mux11.IN7
real_bfp_0_in[3] => Mux10.IN8
real_bfp_0_in[3] => Mux9.IN9
real_bfp_0_in[3] => Mux8.IN10
real_bfp_0_in[4] => Mux11.IN6
real_bfp_0_in[4] => Mux10.IN7
real_bfp_0_in[4] => Mux9.IN8
real_bfp_0_in[4] => Mux8.IN9
real_bfp_0_in[4] => Mux7.IN10
real_bfp_0_in[5] => Mux10.IN6
real_bfp_0_in[5] => Mux9.IN7
real_bfp_0_in[5] => Mux8.IN8
real_bfp_0_in[5] => Mux7.IN9
real_bfp_0_in[5] => Mux6.IN10
real_bfp_0_in[6] => Mux9.IN6
real_bfp_0_in[6] => Mux8.IN7
real_bfp_0_in[6] => Mux7.IN8
real_bfp_0_in[6] => Mux6.IN9
real_bfp_0_in[6] => Mux5.IN10
real_bfp_0_in[7] => Mux8.IN6
real_bfp_0_in[7] => Mux7.IN7
real_bfp_0_in[7] => Mux6.IN8
real_bfp_0_in[7] => Mux5.IN9
real_bfp_0_in[7] => Mux4.IN10
real_bfp_0_in[8] => Mux7.IN6
real_bfp_0_in[8] => Mux6.IN7
real_bfp_0_in[8] => Mux5.IN8
real_bfp_0_in[8] => Mux4.IN9
real_bfp_0_in[8] => Mux3.IN10
real_bfp_0_in[9] => Mux6.IN6
real_bfp_0_in[9] => Mux5.IN7
real_bfp_0_in[9] => Mux4.IN8
real_bfp_0_in[9] => Mux3.IN9
real_bfp_0_in[9] => Mux2.IN10
real_bfp_0_in[10] => Mux5.IN6
real_bfp_0_in[10] => Mux4.IN7
real_bfp_0_in[10] => Mux3.IN8
real_bfp_0_in[10] => Mux2.IN9
real_bfp_0_in[10] => Mux1.IN10
real_bfp_0_in[11] => Mux4.IN6
real_bfp_0_in[11] => Mux3.IN7
real_bfp_0_in[11] => Mux2.IN8
real_bfp_0_in[11] => Mux1.IN9
real_bfp_0_in[11] => Mux0.IN10
real_bfp_0_in[12] => Mux3.IN6
real_bfp_0_in[12] => Mux2.IN7
real_bfp_0_in[12] => Mux1.IN8
real_bfp_0_in[12] => Mux0.IN9
real_bfp_0_in[13] => Mux2.IN6
real_bfp_0_in[13] => Mux1.IN7
real_bfp_0_in[13] => Mux0.IN8
real_bfp_0_in[14] => Mux1.IN6
real_bfp_0_in[14] => Mux0.IN7
real_bfp_0_in[15] => Mux0.IN6
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => ~NO_FANOUT~
real_bfp_1_in[4] => ~NO_FANOUT~
real_bfp_1_in[5] => ~NO_FANOUT~
real_bfp_1_in[6] => ~NO_FANOUT~
real_bfp_1_in[7] => ~NO_FANOUT~
real_bfp_1_in[8] => ~NO_FANOUT~
real_bfp_1_in[9] => ~NO_FANOUT~
real_bfp_1_in[10] => ~NO_FANOUT~
real_bfp_1_in[11] => ~NO_FANOUT~
real_bfp_1_in[12] => ~NO_FANOUT~
real_bfp_1_in[13] => ~NO_FANOUT~
real_bfp_1_in[14] => ~NO_FANOUT~
real_bfp_1_in[15] => ~NO_FANOUT~
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => ~NO_FANOUT~
real_bfp_2_in[4] => ~NO_FANOUT~
real_bfp_2_in[5] => ~NO_FANOUT~
real_bfp_2_in[6] => ~NO_FANOUT~
real_bfp_2_in[7] => ~NO_FANOUT~
real_bfp_2_in[8] => ~NO_FANOUT~
real_bfp_2_in[9] => ~NO_FANOUT~
real_bfp_2_in[10] => ~NO_FANOUT~
real_bfp_2_in[11] => ~NO_FANOUT~
real_bfp_2_in[12] => ~NO_FANOUT~
real_bfp_2_in[13] => ~NO_FANOUT~
real_bfp_2_in[14] => ~NO_FANOUT~
real_bfp_2_in[15] => ~NO_FANOUT~
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => ~NO_FANOUT~
real_bfp_3_in[4] => ~NO_FANOUT~
real_bfp_3_in[5] => ~NO_FANOUT~
real_bfp_3_in[6] => ~NO_FANOUT~
real_bfp_3_in[7] => ~NO_FANOUT~
real_bfp_3_in[8] => ~NO_FANOUT~
real_bfp_3_in[9] => ~NO_FANOUT~
real_bfp_3_in[10] => ~NO_FANOUT~
real_bfp_3_in[11] => ~NO_FANOUT~
real_bfp_3_in[12] => ~NO_FANOUT~
real_bfp_3_in[13] => ~NO_FANOUT~
real_bfp_3_in[14] => ~NO_FANOUT~
real_bfp_3_in[15] => ~NO_FANOUT~
imag_bfp_0_in[0] => Mux31.IN10
imag_bfp_0_in[0] => Mux30.IN10
imag_bfp_0_in[0] => Mux29.IN10
imag_bfp_0_in[0] => Mux28.IN10
imag_bfp_0_in[0] => Mux27.IN10
imag_bfp_0_in[1] => Mux30.IN9
imag_bfp_0_in[1] => Mux29.IN9
imag_bfp_0_in[1] => Mux28.IN9
imag_bfp_0_in[1] => Mux27.IN9
imag_bfp_0_in[1] => Mux26.IN10
imag_bfp_0_in[2] => Mux29.IN8
imag_bfp_0_in[2] => Mux28.IN8
imag_bfp_0_in[2] => Mux27.IN8
imag_bfp_0_in[2] => Mux26.IN9
imag_bfp_0_in[2] => Mux25.IN10
imag_bfp_0_in[3] => Mux28.IN7
imag_bfp_0_in[3] => Mux27.IN7
imag_bfp_0_in[3] => Mux26.IN8
imag_bfp_0_in[3] => Mux25.IN9
imag_bfp_0_in[3] => Mux24.IN10
imag_bfp_0_in[4] => Mux27.IN6
imag_bfp_0_in[4] => Mux26.IN7
imag_bfp_0_in[4] => Mux25.IN8
imag_bfp_0_in[4] => Mux24.IN9
imag_bfp_0_in[4] => Mux23.IN10
imag_bfp_0_in[5] => Mux26.IN6
imag_bfp_0_in[5] => Mux25.IN7
imag_bfp_0_in[5] => Mux24.IN8
imag_bfp_0_in[5] => Mux23.IN9
imag_bfp_0_in[5] => Mux22.IN10
imag_bfp_0_in[6] => Mux25.IN6
imag_bfp_0_in[6] => Mux24.IN7
imag_bfp_0_in[6] => Mux23.IN8
imag_bfp_0_in[6] => Mux22.IN9
imag_bfp_0_in[6] => Mux21.IN10
imag_bfp_0_in[7] => Mux24.IN6
imag_bfp_0_in[7] => Mux23.IN7
imag_bfp_0_in[7] => Mux22.IN8
imag_bfp_0_in[7] => Mux21.IN9
imag_bfp_0_in[7] => Mux20.IN10
imag_bfp_0_in[8] => Mux23.IN6
imag_bfp_0_in[8] => Mux22.IN7
imag_bfp_0_in[8] => Mux21.IN8
imag_bfp_0_in[8] => Mux20.IN9
imag_bfp_0_in[8] => Mux19.IN10
imag_bfp_0_in[9] => Mux22.IN6
imag_bfp_0_in[9] => Mux21.IN7
imag_bfp_0_in[9] => Mux20.IN8
imag_bfp_0_in[9] => Mux19.IN9
imag_bfp_0_in[9] => Mux18.IN10
imag_bfp_0_in[10] => Mux21.IN6
imag_bfp_0_in[10] => Mux20.IN7
imag_bfp_0_in[10] => Mux19.IN8
imag_bfp_0_in[10] => Mux18.IN9
imag_bfp_0_in[10] => Mux17.IN10
imag_bfp_0_in[11] => Mux20.IN6
imag_bfp_0_in[11] => Mux19.IN7
imag_bfp_0_in[11] => Mux18.IN8
imag_bfp_0_in[11] => Mux17.IN9
imag_bfp_0_in[11] => Mux16.IN10
imag_bfp_0_in[12] => Mux19.IN6
imag_bfp_0_in[12] => Mux18.IN7
imag_bfp_0_in[12] => Mux17.IN8
imag_bfp_0_in[12] => Mux16.IN9
imag_bfp_0_in[13] => Mux18.IN6
imag_bfp_0_in[13] => Mux17.IN7
imag_bfp_0_in[13] => Mux16.IN8
imag_bfp_0_in[14] => Mux17.IN6
imag_bfp_0_in[14] => Mux16.IN7
imag_bfp_0_in[15] => Mux16.IN6
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => ~NO_FANOUT~
imag_bfp_1_in[4] => ~NO_FANOUT~
imag_bfp_1_in[5] => ~NO_FANOUT~
imag_bfp_1_in[6] => ~NO_FANOUT~
imag_bfp_1_in[7] => ~NO_FANOUT~
imag_bfp_1_in[8] => ~NO_FANOUT~
imag_bfp_1_in[9] => ~NO_FANOUT~
imag_bfp_1_in[10] => ~NO_FANOUT~
imag_bfp_1_in[11] => ~NO_FANOUT~
imag_bfp_1_in[12] => ~NO_FANOUT~
imag_bfp_1_in[13] => ~NO_FANOUT~
imag_bfp_1_in[14] => ~NO_FANOUT~
imag_bfp_1_in[15] => ~NO_FANOUT~
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => ~NO_FANOUT~
imag_bfp_2_in[4] => ~NO_FANOUT~
imag_bfp_2_in[5] => ~NO_FANOUT~
imag_bfp_2_in[6] => ~NO_FANOUT~
imag_bfp_2_in[7] => ~NO_FANOUT~
imag_bfp_2_in[8] => ~NO_FANOUT~
imag_bfp_2_in[9] => ~NO_FANOUT~
imag_bfp_2_in[10] => ~NO_FANOUT~
imag_bfp_2_in[11] => ~NO_FANOUT~
imag_bfp_2_in[12] => ~NO_FANOUT~
imag_bfp_2_in[13] => ~NO_FANOUT~
imag_bfp_2_in[14] => ~NO_FANOUT~
imag_bfp_2_in[15] => ~NO_FANOUT~
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => ~NO_FANOUT~
imag_bfp_3_in[4] => ~NO_FANOUT~
imag_bfp_3_in[5] => ~NO_FANOUT~
imag_bfp_3_in[6] => ~NO_FANOUT~
imag_bfp_3_in[7] => ~NO_FANOUT~
imag_bfp_3_in[8] => ~NO_FANOUT~
imag_bfp_3_in[9] => ~NO_FANOUT~
imag_bfp_3_in[10] => ~NO_FANOUT~
imag_bfp_3_in[11] => ~NO_FANOUT~
imag_bfp_3_in[12] => ~NO_FANOUT~
imag_bfp_3_in[13] => ~NO_FANOUT~
imag_bfp_3_in[14] => ~NO_FANOUT~
imag_bfp_3_in[15] => ~NO_FANOUT~
bfp_factor[0] => Mux31.IN9
bfp_factor[0] => Mux30.IN8
bfp_factor[0] => Mux29.IN7
bfp_factor[0] => Mux28.IN6
bfp_factor[0] => Mux27.IN5
bfp_factor[0] => Mux26.IN5
bfp_factor[0] => Mux25.IN5
bfp_factor[0] => Mux24.IN5
bfp_factor[0] => Mux23.IN5
bfp_factor[0] => Mux22.IN5
bfp_factor[0] => Mux21.IN5
bfp_factor[0] => Mux20.IN5
bfp_factor[0] => Mux19.IN5
bfp_factor[0] => Mux18.IN5
bfp_factor[0] => Mux17.IN5
bfp_factor[0] => Mux16.IN5
bfp_factor[0] => Mux15.IN9
bfp_factor[0] => Mux14.IN8
bfp_factor[0] => Mux13.IN7
bfp_factor[0] => Mux12.IN6
bfp_factor[0] => Mux11.IN5
bfp_factor[0] => Mux10.IN5
bfp_factor[0] => Mux9.IN5
bfp_factor[0] => Mux8.IN5
bfp_factor[0] => Mux7.IN5
bfp_factor[0] => Mux6.IN5
bfp_factor[0] => Mux5.IN5
bfp_factor[0] => Mux4.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux0.IN5
bfp_factor[1] => Mux31.IN8
bfp_factor[1] => Mux30.IN7
bfp_factor[1] => Mux29.IN6
bfp_factor[1] => Mux28.IN5
bfp_factor[1] => Mux27.IN4
bfp_factor[1] => Mux26.IN4
bfp_factor[1] => Mux25.IN4
bfp_factor[1] => Mux24.IN4
bfp_factor[1] => Mux23.IN4
bfp_factor[1] => Mux22.IN4
bfp_factor[1] => Mux21.IN4
bfp_factor[1] => Mux20.IN4
bfp_factor[1] => Mux19.IN4
bfp_factor[1] => Mux18.IN4
bfp_factor[1] => Mux17.IN4
bfp_factor[1] => Mux16.IN4
bfp_factor[1] => Mux15.IN8
bfp_factor[1] => Mux14.IN7
bfp_factor[1] => Mux13.IN6
bfp_factor[1] => Mux12.IN5
bfp_factor[1] => Mux11.IN4
bfp_factor[1] => Mux10.IN4
bfp_factor[1] => Mux9.IN4
bfp_factor[1] => Mux8.IN4
bfp_factor[1] => Mux7.IN4
bfp_factor[1] => Mux6.IN4
bfp_factor[1] => Mux5.IN4
bfp_factor[1] => Mux4.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux0.IN4
bfp_factor[2] => Mux31.IN7
bfp_factor[2] => Mux30.IN6
bfp_factor[2] => Mux29.IN5
bfp_factor[2] => Mux28.IN4
bfp_factor[2] => Mux27.IN3
bfp_factor[2] => Mux26.IN3
bfp_factor[2] => Mux25.IN3
bfp_factor[2] => Mux24.IN3
bfp_factor[2] => Mux23.IN3
bfp_factor[2] => Mux22.IN3
bfp_factor[2] => Mux21.IN3
bfp_factor[2] => Mux20.IN3
bfp_factor[2] => Mux19.IN3
bfp_factor[2] => Mux18.IN3
bfp_factor[2] => Mux17.IN3
bfp_factor[2] => Mux16.IN3
bfp_factor[2] => Mux15.IN7
bfp_factor[2] => Mux14.IN6
bfp_factor[2] => Mux13.IN5
bfp_factor[2] => Mux12.IN4
bfp_factor[2] => Mux11.IN3
bfp_factor[2] => Mux10.IN3
bfp_factor[2] => Mux9.IN3
bfp_factor[2] => Mux8.IN3
bfp_factor[2] => Mux7.IN3
bfp_factor[2] => Mux6.IN3
bfp_factor[2] => Mux5.IN3
bfp_factor[2] => Mux4.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux0.IN3
real_bfp_0_out[0] <= r_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[1] <= r_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[2] <= r_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[3] <= r_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[4] <= r_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[5] <= r_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[6] <= r_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[7] <= r_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[8] <= r_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[9] <= r_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[10] <= r_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[11] <= r_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[12] <= r_array_out[0][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[13] <= r_array_out[0][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[14] <= r_array_out[0][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[15] <= r_array_out[0][15].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[0] <= <GND>
real_bfp_1_out[1] <= <GND>
real_bfp_1_out[2] <= <GND>
real_bfp_1_out[3] <= <GND>
real_bfp_1_out[4] <= <GND>
real_bfp_1_out[5] <= <GND>
real_bfp_1_out[6] <= <GND>
real_bfp_1_out[7] <= <GND>
real_bfp_1_out[8] <= <GND>
real_bfp_1_out[9] <= <GND>
real_bfp_1_out[10] <= <GND>
real_bfp_1_out[11] <= <GND>
real_bfp_1_out[12] <= <GND>
real_bfp_1_out[13] <= <GND>
real_bfp_1_out[14] <= <GND>
real_bfp_1_out[15] <= <GND>
real_bfp_2_out[0] <= <GND>
real_bfp_2_out[1] <= <GND>
real_bfp_2_out[2] <= <GND>
real_bfp_2_out[3] <= <GND>
real_bfp_2_out[4] <= <GND>
real_bfp_2_out[5] <= <GND>
real_bfp_2_out[6] <= <GND>
real_bfp_2_out[7] <= <GND>
real_bfp_2_out[8] <= <GND>
real_bfp_2_out[9] <= <GND>
real_bfp_2_out[10] <= <GND>
real_bfp_2_out[11] <= <GND>
real_bfp_2_out[12] <= <GND>
real_bfp_2_out[13] <= <GND>
real_bfp_2_out[14] <= <GND>
real_bfp_2_out[15] <= <GND>
real_bfp_3_out[0] <= <GND>
real_bfp_3_out[1] <= <GND>
real_bfp_3_out[2] <= <GND>
real_bfp_3_out[3] <= <GND>
real_bfp_3_out[4] <= <GND>
real_bfp_3_out[5] <= <GND>
real_bfp_3_out[6] <= <GND>
real_bfp_3_out[7] <= <GND>
real_bfp_3_out[8] <= <GND>
real_bfp_3_out[9] <= <GND>
real_bfp_3_out[10] <= <GND>
real_bfp_3_out[11] <= <GND>
real_bfp_3_out[12] <= <GND>
real_bfp_3_out[13] <= <GND>
real_bfp_3_out[14] <= <GND>
real_bfp_3_out[15] <= <GND>
imag_bfp_0_out[0] <= i_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[1] <= i_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[2] <= i_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[3] <= i_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[4] <= i_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[5] <= i_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[6] <= i_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[7] <= i_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[8] <= i_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[9] <= i_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[10] <= i_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[11] <= i_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[12] <= i_array_out[0][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[13] <= i_array_out[0][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[14] <= i_array_out[0][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[15] <= i_array_out[0][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[0] <= <GND>
imag_bfp_1_out[1] <= <GND>
imag_bfp_1_out[2] <= <GND>
imag_bfp_1_out[3] <= <GND>
imag_bfp_1_out[4] <= <GND>
imag_bfp_1_out[5] <= <GND>
imag_bfp_1_out[6] <= <GND>
imag_bfp_1_out[7] <= <GND>
imag_bfp_1_out[8] <= <GND>
imag_bfp_1_out[9] <= <GND>
imag_bfp_1_out[10] <= <GND>
imag_bfp_1_out[11] <= <GND>
imag_bfp_1_out[12] <= <GND>
imag_bfp_1_out[13] <= <GND>
imag_bfp_1_out[14] <= <GND>
imag_bfp_1_out[15] <= <GND>
imag_bfp_2_out[0] <= <GND>
imag_bfp_2_out[1] <= <GND>
imag_bfp_2_out[2] <= <GND>
imag_bfp_2_out[3] <= <GND>
imag_bfp_2_out[4] <= <GND>
imag_bfp_2_out[5] <= <GND>
imag_bfp_2_out[6] <= <GND>
imag_bfp_2_out[7] <= <GND>
imag_bfp_2_out[8] <= <GND>
imag_bfp_2_out[9] <= <GND>
imag_bfp_2_out[10] <= <GND>
imag_bfp_2_out[11] <= <GND>
imag_bfp_2_out[12] <= <GND>
imag_bfp_2_out[13] <= <GND>
imag_bfp_2_out[14] <= <GND>
imag_bfp_2_out[15] <= <GND>
imag_bfp_3_out[0] <= <GND>
imag_bfp_3_out[1] <= <GND>
imag_bfp_3_out[2] <= <GND>
imag_bfp_3_out[3] <= <GND>
imag_bfp_3_out[4] <= <GND>
imag_bfp_3_out[5] <= <GND>
imag_bfp_3_out[6] <= <GND>
imag_bfp_3_out[7] <= <GND>
imag_bfp_3_out[8] <= <GND>
imag_bfp_3_out[9] <= <GND>
imag_bfp_3_out[10] <= <GND>
imag_bfp_3_out[11] <= <GND>
imag_bfp_3_out[12] <= <GND>
imag_bfp_3_out[13] <= <GND>
imag_bfp_3_out[14] <= <GND>
imag_bfp_3_out[15] <= <GND>


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1
clk => asj_fft_pround:gen_unsc:u1.clk
clk => asj_fft_pround:gen_unsc:u0.clk
clk => LPM_MULT:gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d.CLOCK
clk => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.CLOCK
clk => result_a_c_se[32].CLK
clk => result_a_c_se[31].CLK
clk => result_a_c_se[30].CLK
clk => result_a_c_se[29].CLK
clk => result_a_c_se[28].CLK
clk => result_a_c_se[27].CLK
clk => result_a_c_se[26].CLK
clk => result_a_c_se[25].CLK
clk => result_a_c_se[24].CLK
clk => result_a_c_se[23].CLK
clk => result_a_c_se[22].CLK
clk => result_a_c_se[21].CLK
clk => result_a_c_se[20].CLK
clk => result_a_c_se[19].CLK
clk => result_a_c_se[18].CLK
clk => result_a_c_se[17].CLK
clk => result_a_c_se[16].CLK
clk => result_a_c_se[15].CLK
clk => result_a_c_se[14].CLK
clk => result_a_c_se[13].CLK
clk => result_a_c_se[12].CLK
clk => result_a_c_se[11].CLK
clk => result_a_c_se[10].CLK
clk => result_a_c_se[9].CLK
clk => result_a_c_se[8].CLK
clk => result_a_c_se[7].CLK
clk => result_a_c_se[6].CLK
clk => result_a_c_se[5].CLK
clk => result_a_c_se[4].CLK
clk => result_a_c_se[3].CLK
clk => result_a_c_se[2].CLK
clk => result_a_c_se[1].CLK
clk => result_a_c_se[0].CLK
clk => result_b_d_se[32].CLK
clk => result_b_d_se[31].CLK
clk => result_b_d_se[30].CLK
clk => result_b_d_se[29].CLK
clk => result_b_d_se[28].CLK
clk => result_b_d_se[27].CLK
clk => result_b_d_se[26].CLK
clk => result_b_d_se[25].CLK
clk => result_b_d_se[24].CLK
clk => result_b_d_se[23].CLK
clk => result_b_d_se[22].CLK
clk => result_b_d_se[21].CLK
clk => result_b_d_se[20].CLK
clk => result_b_d_se[19].CLK
clk => result_b_d_se[18].CLK
clk => result_b_d_se[17].CLK
clk => result_b_d_se[16].CLK
clk => result_b_d_se[15].CLK
clk => result_b_d_se[14].CLK
clk => result_b_d_se[13].CLK
clk => result_b_d_se[12].CLK
clk => result_b_d_se[11].CLK
clk => result_b_d_se[10].CLK
clk => result_b_d_se[9].CLK
clk => result_b_d_se[8].CLK
clk => result_b_d_se[7].CLK
clk => result_b_d_se[6].CLK
clk => result_b_d_se[5].CLK
clk => result_b_d_se[4].CLK
clk => result_b_d_se[3].CLK
clk => result_b_d_se[2].CLK
clk => result_b_d_se[1].CLK
clk => result_b_d_se[0].CLK
clk => result_real_1_tmp[31].CLK
clk => result_real_1_tmp[30].CLK
clk => result_real_1_tmp[29].CLK
clk => result_real_1_tmp[28].CLK
clk => result_real_1_tmp[27].CLK
clk => result_real_1_tmp[26].CLK
clk => result_real_1_tmp[25].CLK
clk => result_real_1_tmp[24].CLK
clk => result_real_1_tmp[23].CLK
clk => result_real_1_tmp[22].CLK
clk => result_real_1_tmp[21].CLK
clk => result_real_1_tmp[20].CLK
clk => result_real_1_tmp[19].CLK
clk => result_real_1_tmp[18].CLK
clk => result_real_1_tmp[17].CLK
clk => result_real_1_tmp[16].CLK
clk => result_real_1_tmp[15].CLK
clk => result_real_1_tmp[14].CLK
clk => result_real_1_tmp[13].CLK
clk => result_real_1_tmp[12].CLK
clk => result_real_1_tmp[11].CLK
clk => result_real_1_tmp[10].CLK
clk => result_real_1_tmp[9].CLK
clk => result_real_1_tmp[8].CLK
clk => result_real_1_tmp[7].CLK
clk => result_real_1_tmp[6].CLK
clk => result_real_1_tmp[5].CLK
clk => result_real_1_tmp[4].CLK
clk => result_real_1_tmp[3].CLK
clk => result_real_1_tmp[2].CLK
clk => result_real_1_tmp[1].CLK
clk => result_real_1_tmp[0].CLK
clk => addresult_a_b[16].CLK
clk => addresult_a_b[15].CLK
clk => addresult_a_b[14].CLK
clk => addresult_a_b[13].CLK
clk => addresult_a_b[12].CLK
clk => addresult_a_b[11].CLK
clk => addresult_a_b[10].CLK
clk => addresult_a_b[9].CLK
clk => addresult_a_b[8].CLK
clk => addresult_a_b[7].CLK
clk => addresult_a_b[6].CLK
clk => addresult_a_b[5].CLK
clk => addresult_a_b[4].CLK
clk => addresult_a_b[3].CLK
clk => addresult_a_b[2].CLK
clk => addresult_a_b[1].CLK
clk => addresult_a_b[0].CLK
clk => addresult_c_d[16].CLK
clk => addresult_c_d[15].CLK
clk => addresult_c_d[14].CLK
clk => addresult_c_d[13].CLK
clk => addresult_c_d[12].CLK
clk => addresult_c_d[11].CLK
clk => addresult_c_d[10].CLK
clk => addresult_c_d[9].CLK
clk => addresult_c_d[8].CLK
clk => addresult_c_d[7].CLK
clk => addresult_c_d[6].CLK
clk => addresult_c_d[5].CLK
clk => addresult_c_d[4].CLK
clk => addresult_c_d[3].CLK
clk => addresult_c_d[2].CLK
clk => addresult_c_d[1].CLK
clk => addresult_c_d[0].CLK
clk => addresult_ac_bd[32].CLK
clk => addresult_ac_bd[31].CLK
clk => addresult_ac_bd[30].CLK
clk => addresult_ac_bd[29].CLK
clk => addresult_ac_bd[28].CLK
clk => addresult_ac_bd[27].CLK
clk => addresult_ac_bd[26].CLK
clk => addresult_ac_bd[25].CLK
clk => addresult_ac_bd[24].CLK
clk => addresult_ac_bd[23].CLK
clk => addresult_ac_bd[22].CLK
clk => addresult_ac_bd[21].CLK
clk => addresult_ac_bd[20].CLK
clk => addresult_ac_bd[19].CLK
clk => addresult_ac_bd[18].CLK
clk => addresult_ac_bd[17].CLK
clk => addresult_ac_bd[16].CLK
clk => addresult_ac_bd[15].CLK
clk => addresult_ac_bd[14].CLK
clk => addresult_ac_bd[13].CLK
clk => addresult_ac_bd[12].CLK
clk => addresult_ac_bd[11].CLK
clk => addresult_ac_bd[10].CLK
clk => addresult_ac_bd[9].CLK
clk => addresult_ac_bd[8].CLK
clk => addresult_ac_bd[7].CLK
clk => addresult_ac_bd[6].CLK
clk => addresult_ac_bd[5].CLK
clk => addresult_ac_bd[4].CLK
clk => addresult_ac_bd[3].CLK
clk => addresult_ac_bd[2].CLK
clk => addresult_ac_bd[1].CLK
clk => addresult_ac_bd[0].CLK
clk => result_a_b_c_d_se[33].CLK
clk => result_a_b_c_d_se[32].CLK
clk => result_a_b_c_d_se[31].CLK
clk => result_a_b_c_d_se[30].CLK
clk => result_a_b_c_d_se[29].CLK
clk => result_a_b_c_d_se[28].CLK
clk => result_a_b_c_d_se[27].CLK
clk => result_a_b_c_d_se[26].CLK
clk => result_a_b_c_d_se[25].CLK
clk => result_a_b_c_d_se[24].CLK
clk => result_a_b_c_d_se[23].CLK
clk => result_a_b_c_d_se[22].CLK
clk => result_a_b_c_d_se[21].CLK
clk => result_a_b_c_d_se[20].CLK
clk => result_a_b_c_d_se[19].CLK
clk => result_a_b_c_d_se[18].CLK
clk => result_a_b_c_d_se[17].CLK
clk => result_a_b_c_d_se[16].CLK
clk => result_a_b_c_d_se[15].CLK
clk => result_a_b_c_d_se[14].CLK
clk => result_a_b_c_d_se[13].CLK
clk => result_a_b_c_d_se[12].CLK
clk => result_a_b_c_d_se[11].CLK
clk => result_a_b_c_d_se[10].CLK
clk => result_a_b_c_d_se[9].CLK
clk => result_a_b_c_d_se[8].CLK
clk => result_a_b_c_d_se[7].CLK
clk => result_a_b_c_d_se[6].CLK
clk => result_a_b_c_d_se[5].CLK
clk => result_a_b_c_d_se[4].CLK
clk => result_a_b_c_d_se[3].CLK
clk => result_a_b_c_d_se[2].CLK
clk => result_a_b_c_d_se[1].CLK
clk => result_a_b_c_d_se[0].CLK
clk => result_imag_1[31].CLK
clk => result_imag_1[30].CLK
clk => result_imag_1[29].CLK
clk => result_imag_1[28].CLK
clk => result_imag_1[27].CLK
clk => result_imag_1[26].CLK
clk => result_imag_1[25].CLK
clk => result_imag_1[24].CLK
clk => result_imag_1[23].CLK
clk => result_imag_1[22].CLK
clk => result_imag_1[21].CLK
clk => result_imag_1[20].CLK
clk => result_imag_1[19].CLK
clk => result_imag_1[18].CLK
clk => result_imag_1[17].CLK
clk => result_imag_1[16].CLK
clk => result_imag_1[15].CLK
clk => result_imag_1[14].CLK
clk => result_imag_1[13].CLK
clk => result_imag_1[12].CLK
clk => result_imag_1[11].CLK
clk => result_imag_1[10].CLK
clk => result_imag_1[9].CLK
clk => result_imag_1[8].CLK
clk => result_imag_1[7].CLK
clk => result_imag_1[6].CLK
clk => result_imag_1[5].CLK
clk => result_imag_1[4].CLK
clk => result_imag_1[3].CLK
clk => result_imag_1[2].CLK
clk => result_imag_1[1].CLK
clk => result_imag_1[0].CLK
clk => real_out[15]~reg0.CLK
clk => real_out[14]~reg0.CLK
clk => real_out[13]~reg0.CLK
clk => real_out[12]~reg0.CLK
clk => real_out[11]~reg0.CLK
clk => real_out[10]~reg0.CLK
clk => real_out[9]~reg0.CLK
clk => real_out[8]~reg0.CLK
clk => real_out[7]~reg0.CLK
clk => real_out[6]~reg0.CLK
clk => real_out[5]~reg0.CLK
clk => real_out[4]~reg0.CLK
clk => real_out[3]~reg0.CLK
clk => real_out[2]~reg0.CLK
clk => real_out[1]~reg0.CLK
clk => real_out[0]~reg0.CLK
clk => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.CLOCK
reset => result_real_1_tmp[31].ACLR
reset => result_real_1_tmp[30].ACLR
reset => result_real_1_tmp[29].ACLR
reset => result_real_1_tmp[28].ACLR
reset => result_real_1_tmp[27].ACLR
reset => result_real_1_tmp[26].ACLR
reset => result_real_1_tmp[25].ACLR
reset => result_real_1_tmp[24].ACLR
reset => result_real_1_tmp[23].ACLR
reset => result_real_1_tmp[22].ACLR
reset => result_real_1_tmp[21].ACLR
reset => result_real_1_tmp[20].ACLR
reset => result_real_1_tmp[19].ACLR
reset => result_real_1_tmp[18].ACLR
reset => result_real_1_tmp[17].ACLR
reset => result_real_1_tmp[16].ACLR
reset => result_real_1_tmp[15].ACLR
reset => result_real_1_tmp[14].ACLR
reset => result_real_1_tmp[13].ACLR
reset => result_real_1_tmp[12].ACLR
reset => result_real_1_tmp[11].ACLR
reset => result_real_1_tmp[10].ACLR
reset => result_real_1_tmp[9].ACLR
reset => result_real_1_tmp[8].ACLR
reset => result_real_1_tmp[7].ACLR
reset => result_real_1_tmp[6].ACLR
reset => result_real_1_tmp[5].ACLR
reset => result_real_1_tmp[4].ACLR
reset => result_real_1_tmp[3].ACLR
reset => result_real_1_tmp[2].ACLR
reset => result_real_1_tmp[1].ACLR
reset => result_real_1_tmp[0].ACLR
reset => addresult_a_b[16].ACLR
reset => addresult_a_b[15].ACLR
reset => addresult_a_b[14].ACLR
reset => addresult_a_b[13].ACLR
reset => addresult_a_b[12].ACLR
reset => addresult_a_b[11].ACLR
reset => addresult_a_b[10].ACLR
reset => addresult_a_b[9].ACLR
reset => addresult_a_b[8].ACLR
reset => addresult_a_b[7].ACLR
reset => addresult_a_b[6].ACLR
reset => addresult_a_b[5].ACLR
reset => addresult_a_b[4].ACLR
reset => addresult_a_b[3].ACLR
reset => addresult_a_b[2].ACLR
reset => addresult_a_b[1].ACLR
reset => addresult_a_b[0].ACLR
reset => addresult_c_d[16].ACLR
reset => addresult_c_d[15].ACLR
reset => addresult_c_d[14].ACLR
reset => addresult_c_d[13].ACLR
reset => addresult_c_d[12].ACLR
reset => addresult_c_d[11].ACLR
reset => addresult_c_d[10].ACLR
reset => addresult_c_d[9].ACLR
reset => addresult_c_d[8].ACLR
reset => addresult_c_d[7].ACLR
reset => addresult_c_d[6].ACLR
reset => addresult_c_d[5].ACLR
reset => addresult_c_d[4].ACLR
reset => addresult_c_d[3].ACLR
reset => addresult_c_d[2].ACLR
reset => addresult_c_d[1].ACLR
reset => addresult_c_d[0].ACLR
reset => addresult_ac_bd[32].ACLR
reset => addresult_ac_bd[31].ACLR
reset => addresult_ac_bd[30].ACLR
reset => addresult_ac_bd[29].ACLR
reset => addresult_ac_bd[28].ACLR
reset => addresult_ac_bd[27].ACLR
reset => addresult_ac_bd[26].ACLR
reset => addresult_ac_bd[25].ACLR
reset => addresult_ac_bd[24].ACLR
reset => addresult_ac_bd[23].ACLR
reset => addresult_ac_bd[22].ACLR
reset => addresult_ac_bd[21].ACLR
reset => addresult_ac_bd[20].ACLR
reset => addresult_ac_bd[19].ACLR
reset => addresult_ac_bd[18].ACLR
reset => addresult_ac_bd[17].ACLR
reset => addresult_ac_bd[16].ACLR
reset => addresult_ac_bd[15].ACLR
reset => addresult_ac_bd[14].ACLR
reset => addresult_ac_bd[13].ACLR
reset => addresult_ac_bd[12].ACLR
reset => addresult_ac_bd[11].ACLR
reset => addresult_ac_bd[10].ACLR
reset => addresult_ac_bd[9].ACLR
reset => addresult_ac_bd[8].ACLR
reset => addresult_ac_bd[7].ACLR
reset => addresult_ac_bd[6].ACLR
reset => addresult_ac_bd[5].ACLR
reset => addresult_ac_bd[4].ACLR
reset => addresult_ac_bd[3].ACLR
reset => addresult_ac_bd[2].ACLR
reset => addresult_ac_bd[1].ACLR
reset => addresult_ac_bd[0].ACLR
reset => result_imag_1[31].ACLR
reset => result_imag_1[30].ACLR
reset => result_imag_1[29].ACLR
reset => result_imag_1[28].ACLR
reset => result_imag_1[27].ACLR
reset => result_imag_1[26].ACLR
reset => result_imag_1[25].ACLR
reset => result_imag_1[24].ACLR
reset => result_imag_1[23].ACLR
reset => result_imag_1[22].ACLR
reset => result_imag_1[21].ACLR
reset => result_imag_1[20].ACLR
reset => result_imag_1[19].ACLR
reset => result_imag_1[18].ACLR
reset => result_imag_1[17].ACLR
reset => result_imag_1[16].ACLR
reset => result_imag_1[15].ACLR
reset => result_imag_1[14].ACLR
reset => result_imag_1[13].ACLR
reset => result_imag_1[12].ACLR
reset => result_imag_1[11].ACLR
reset => result_imag_1[10].ACLR
reset => result_imag_1[9].ACLR
reset => result_imag_1[8].ACLR
reset => result_imag_1[7].ACLR
reset => result_imag_1[6].ACLR
reset => result_imag_1[5].ACLR
reset => result_imag_1[4].ACLR
reset => result_imag_1[3].ACLR
reset => result_imag_1[2].ACLR
reset => result_imag_1[1].ACLR
reset => result_imag_1[0].ACLR
dataa[0] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[0]
dataa[0] => Add1.IN19
dataa[1] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[1]
dataa[1] => Add1.IN18
dataa[2] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[2]
dataa[2] => Add1.IN17
dataa[3] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[3]
dataa[3] => Add1.IN16
dataa[4] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[4]
dataa[4] => Add1.IN15
dataa[5] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[5]
dataa[5] => Add1.IN14
dataa[6] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[6]
dataa[6] => Add1.IN13
dataa[7] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[7]
dataa[7] => Add1.IN12
dataa[8] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[8]
dataa[8] => Add1.IN11
dataa[9] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[9]
dataa[9] => Add1.IN10
dataa[10] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[10]
dataa[10] => Add1.IN9
dataa[11] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[11]
dataa[11] => Add1.IN8
dataa[12] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[12]
dataa[12] => Add1.IN7
dataa[13] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[13]
dataa[13] => Add1.IN6
dataa[14] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[14]
dataa[14] => Add1.IN5
dataa[15] => Add1.IN1
dataa[15] => Add1.IN2
dataa[15] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAA[15]
datab[0] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[0]
datab[0] => Add1.IN34
datab[1] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[1]
datab[1] => Add1.IN33
datab[2] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[2]
datab[2] => Add1.IN32
datab[3] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[3]
datab[3] => Add1.IN31
datab[4] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[4]
datab[4] => Add1.IN30
datab[5] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[5]
datab[5] => Add1.IN29
datab[6] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[6]
datab[6] => Add1.IN28
datab[7] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[7]
datab[7] => Add1.IN27
datab[8] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[8]
datab[8] => Add1.IN26
datab[9] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[9]
datab[9] => Add1.IN25
datab[10] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[10]
datab[10] => Add1.IN24
datab[11] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[11]
datab[11] => Add1.IN23
datab[12] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[12]
datab[12] => Add1.IN22
datab[13] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[13]
datab[13] => Add1.IN21
datab[14] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[14]
datab[14] => Add1.IN20
datab[15] => Add1.IN3
datab[15] => Add1.IN4
datab[15] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAA[15]
datac[0] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[0]
datac[0] => Add2.IN19
datac[1] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[1]
datac[1] => Add2.IN18
datac[2] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[2]
datac[2] => Add2.IN17
datac[3] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[3]
datac[3] => Add2.IN16
datac[4] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[4]
datac[4] => Add2.IN15
datac[5] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[5]
datac[5] => Add2.IN14
datac[6] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[6]
datac[6] => Add2.IN13
datac[7] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[7]
datac[7] => Add2.IN12
datac[8] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[8]
datac[8] => Add2.IN11
datac[9] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[9]
datac[9] => Add2.IN10
datac[10] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[10]
datac[10] => Add2.IN9
datac[11] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[11]
datac[11] => Add2.IN8
datac[12] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[12]
datac[12] => Add2.IN7
datac[13] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[13]
datac[13] => Add2.IN6
datac[14] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[14]
datac[14] => Add2.IN5
datac[15] => Add2.IN1
datac[15] => Add2.IN2
datac[15] => LPM_MULT:gen_ded_m1:gen_unext_m_ac:m_ac.DATAB[15]
datad[0] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[0]
datad[0] => Add2.IN34
datad[1] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[1]
datad[1] => Add2.IN33
datad[2] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[2]
datad[2] => Add2.IN32
datad[3] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[3]
datad[3] => Add2.IN31
datad[4] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[4]
datad[4] => Add2.IN30
datad[5] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[5]
datad[5] => Add2.IN29
datad[6] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[6]
datad[6] => Add2.IN28
datad[7] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[7]
datad[7] => Add2.IN27
datad[8] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[8]
datad[8] => Add2.IN26
datad[9] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[9]
datad[9] => Add2.IN25
datad[10] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[10]
datad[10] => Add2.IN24
datad[11] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[11]
datad[11] => Add2.IN23
datad[12] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[12]
datad[12] => Add2.IN22
datad[13] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[13]
datad[13] => Add2.IN21
datad[14] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[14]
datad[14] => Add2.IN20
datad[15] => Add2.IN3
datad[15] => Add2.IN4
datad[15] => LPM_MULT:gen_ded_m1:gen_unext_m_bd:m_bd.DATAB[15]
real_out[0] <= real_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[1] <= real_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[2] <= real_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[3] <= real_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[4] <= real_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[5] <= real_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[6] <= real_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[7] <= real_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[8] <= real_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[9] <= real_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[10] <= real_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[11] <= real_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[12] <= real_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[13] <= real_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[14] <= real_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_out[15] <= real_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_out[0] <= asj_fft_pround:gen_unsc:u1.yout[0]
imag_out[1] <= asj_fft_pround:gen_unsc:u1.yout[1]
imag_out[2] <= asj_fft_pround:gen_unsc:u1.yout[2]
imag_out[3] <= asj_fft_pround:gen_unsc:u1.yout[3]
imag_out[4] <= asj_fft_pround:gen_unsc:u1.yout[4]
imag_out[5] <= asj_fft_pround:gen_unsc:u1.yout[5]
imag_out[6] <= asj_fft_pround:gen_unsc:u1.yout[6]
imag_out[7] <= asj_fft_pround:gen_unsc:u1.yout[7]
imag_out[8] <= asj_fft_pround:gen_unsc:u1.yout[8]
imag_out[9] <= asj_fft_pround:gen_unsc:u1.yout[9]
imag_out[10] <= asj_fft_pround:gen_unsc:u1.yout[10]
imag_out[11] <= asj_fft_pround:gen_unsc:u1.yout[11]
imag_out[12] <= asj_fft_pround:gen_unsc:u1.yout[12]
imag_out[13] <= asj_fft_pround:gen_unsc:u1.yout[13]
imag_out[14] <= asj_fft_pround:gen_unsc:u1.yout[14]
imag_out[15] <= asj_fft_pround:gen_unsc:u1.yout[15]


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_ac:m_ac
dataa[0] => mult_6701:auto_generated.dataa[0]
dataa[1] => mult_6701:auto_generated.dataa[1]
dataa[2] => mult_6701:auto_generated.dataa[2]
dataa[3] => mult_6701:auto_generated.dataa[3]
dataa[4] => mult_6701:auto_generated.dataa[4]
dataa[5] => mult_6701:auto_generated.dataa[5]
dataa[6] => mult_6701:auto_generated.dataa[6]
dataa[7] => mult_6701:auto_generated.dataa[7]
dataa[8] => mult_6701:auto_generated.dataa[8]
dataa[9] => mult_6701:auto_generated.dataa[9]
dataa[10] => mult_6701:auto_generated.dataa[10]
dataa[11] => mult_6701:auto_generated.dataa[11]
dataa[12] => mult_6701:auto_generated.dataa[12]
dataa[13] => mult_6701:auto_generated.dataa[13]
dataa[14] => mult_6701:auto_generated.dataa[14]
dataa[15] => mult_6701:auto_generated.dataa[15]
datab[0] => mult_6701:auto_generated.datab[0]
datab[1] => mult_6701:auto_generated.datab[1]
datab[2] => mult_6701:auto_generated.datab[2]
datab[3] => mult_6701:auto_generated.datab[3]
datab[4] => mult_6701:auto_generated.datab[4]
datab[5] => mult_6701:auto_generated.datab[5]
datab[6] => mult_6701:auto_generated.datab[6]
datab[7] => mult_6701:auto_generated.datab[7]
datab[8] => mult_6701:auto_generated.datab[8]
datab[9] => mult_6701:auto_generated.datab[9]
datab[10] => mult_6701:auto_generated.datab[10]
datab[11] => mult_6701:auto_generated.datab[11]
datab[12] => mult_6701:auto_generated.datab[12]
datab[13] => mult_6701:auto_generated.datab[13]
datab[14] => mult_6701:auto_generated.datab[14]
datab[15] => mult_6701:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_6701:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_6701:auto_generated.result[0]
result[1] <= mult_6701:auto_generated.result[1]
result[2] <= mult_6701:auto_generated.result[2]
result[3] <= mult_6701:auto_generated.result[3]
result[4] <= mult_6701:auto_generated.result[4]
result[5] <= mult_6701:auto_generated.result[5]
result[6] <= mult_6701:auto_generated.result[6]
result[7] <= mult_6701:auto_generated.result[7]
result[8] <= mult_6701:auto_generated.result[8]
result[9] <= mult_6701:auto_generated.result[9]
result[10] <= mult_6701:auto_generated.result[10]
result[11] <= mult_6701:auto_generated.result[11]
result[12] <= mult_6701:auto_generated.result[12]
result[13] <= mult_6701:auto_generated.result[13]
result[14] <= mult_6701:auto_generated.result[14]
result[15] <= mult_6701:auto_generated.result[15]
result[16] <= mult_6701:auto_generated.result[16]
result[17] <= mult_6701:auto_generated.result[17]
result[18] <= mult_6701:auto_generated.result[18]
result[19] <= mult_6701:auto_generated.result[19]
result[20] <= mult_6701:auto_generated.result[20]
result[21] <= mult_6701:auto_generated.result[21]
result[22] <= mult_6701:auto_generated.result[22]
result[23] <= mult_6701:auto_generated.result[23]
result[24] <= mult_6701:auto_generated.result[24]
result[25] <= mult_6701:auto_generated.result[25]
result[26] <= mult_6701:auto_generated.result[26]
result[27] <= mult_6701:auto_generated.result[27]
result[28] <= mult_6701:auto_generated.result[28]
result[29] <= mult_6701:auto_generated.result[29]
result[30] <= mult_6701:auto_generated.result[30]
result[31] <= mult_6701:auto_generated.result[31]


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_ac:m_ac|mult_6701:auto_generated
clock => mac_mult1.CLK
clock => mac_out2.CLK
clock => dffe3a[31].CLK
clock => dffe3a[30].CLK
clock => dffe3a[29].CLK
clock => dffe3a[28].CLK
clock => dffe3a[27].CLK
clock => dffe3a[26].CLK
clock => dffe3a[25].CLK
clock => dffe3a[24].CLK
clock => dffe3a[23].CLK
clock => dffe3a[22].CLK
clock => dffe3a[21].CLK
clock => dffe3a[20].CLK
clock => dffe3a[19].CLK
clock => dffe3a[18].CLK
clock => dffe3a[17].CLK
clock => dffe3a[16].CLK
clock => dffe3a[15].CLK
clock => dffe3a[14].CLK
clock => dffe3a[13].CLK
clock => dffe3a[12].CLK
clock => dffe3a[11].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= dffe3a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe3a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe3a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe3a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe3a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe3a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe3a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe3a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe3a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe3a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe3a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe3a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe3a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe3a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe3a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe3a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe3a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe3a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe3a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe3a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe3a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe3a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe3a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe3a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe3a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe3a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe3a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe3a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe3a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe3a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe3a[31].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_bd:m_bd
dataa[0] => mult_6701:auto_generated.dataa[0]
dataa[1] => mult_6701:auto_generated.dataa[1]
dataa[2] => mult_6701:auto_generated.dataa[2]
dataa[3] => mult_6701:auto_generated.dataa[3]
dataa[4] => mult_6701:auto_generated.dataa[4]
dataa[5] => mult_6701:auto_generated.dataa[5]
dataa[6] => mult_6701:auto_generated.dataa[6]
dataa[7] => mult_6701:auto_generated.dataa[7]
dataa[8] => mult_6701:auto_generated.dataa[8]
dataa[9] => mult_6701:auto_generated.dataa[9]
dataa[10] => mult_6701:auto_generated.dataa[10]
dataa[11] => mult_6701:auto_generated.dataa[11]
dataa[12] => mult_6701:auto_generated.dataa[12]
dataa[13] => mult_6701:auto_generated.dataa[13]
dataa[14] => mult_6701:auto_generated.dataa[14]
dataa[15] => mult_6701:auto_generated.dataa[15]
datab[0] => mult_6701:auto_generated.datab[0]
datab[1] => mult_6701:auto_generated.datab[1]
datab[2] => mult_6701:auto_generated.datab[2]
datab[3] => mult_6701:auto_generated.datab[3]
datab[4] => mult_6701:auto_generated.datab[4]
datab[5] => mult_6701:auto_generated.datab[5]
datab[6] => mult_6701:auto_generated.datab[6]
datab[7] => mult_6701:auto_generated.datab[7]
datab[8] => mult_6701:auto_generated.datab[8]
datab[9] => mult_6701:auto_generated.datab[9]
datab[10] => mult_6701:auto_generated.datab[10]
datab[11] => mult_6701:auto_generated.datab[11]
datab[12] => mult_6701:auto_generated.datab[12]
datab[13] => mult_6701:auto_generated.datab[13]
datab[14] => mult_6701:auto_generated.datab[14]
datab[15] => mult_6701:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_6701:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_6701:auto_generated.result[0]
result[1] <= mult_6701:auto_generated.result[1]
result[2] <= mult_6701:auto_generated.result[2]
result[3] <= mult_6701:auto_generated.result[3]
result[4] <= mult_6701:auto_generated.result[4]
result[5] <= mult_6701:auto_generated.result[5]
result[6] <= mult_6701:auto_generated.result[6]
result[7] <= mult_6701:auto_generated.result[7]
result[8] <= mult_6701:auto_generated.result[8]
result[9] <= mult_6701:auto_generated.result[9]
result[10] <= mult_6701:auto_generated.result[10]
result[11] <= mult_6701:auto_generated.result[11]
result[12] <= mult_6701:auto_generated.result[12]
result[13] <= mult_6701:auto_generated.result[13]
result[14] <= mult_6701:auto_generated.result[14]
result[15] <= mult_6701:auto_generated.result[15]
result[16] <= mult_6701:auto_generated.result[16]
result[17] <= mult_6701:auto_generated.result[17]
result[18] <= mult_6701:auto_generated.result[18]
result[19] <= mult_6701:auto_generated.result[19]
result[20] <= mult_6701:auto_generated.result[20]
result[21] <= mult_6701:auto_generated.result[21]
result[22] <= mult_6701:auto_generated.result[22]
result[23] <= mult_6701:auto_generated.result[23]
result[24] <= mult_6701:auto_generated.result[24]
result[25] <= mult_6701:auto_generated.result[25]
result[26] <= mult_6701:auto_generated.result[26]
result[27] <= mult_6701:auto_generated.result[27]
result[28] <= mult_6701:auto_generated.result[28]
result[29] <= mult_6701:auto_generated.result[29]
result[30] <= mult_6701:auto_generated.result[30]
result[31] <= mult_6701:auto_generated.result[31]


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_bd:m_bd|mult_6701:auto_generated
clock => mac_mult1.CLK
clock => mac_out2.CLK
clock => dffe3a[31].CLK
clock => dffe3a[30].CLK
clock => dffe3a[29].CLK
clock => dffe3a[28].CLK
clock => dffe3a[27].CLK
clock => dffe3a[26].CLK
clock => dffe3a[25].CLK
clock => dffe3a[24].CLK
clock => dffe3a[23].CLK
clock => dffe3a[22].CLK
clock => dffe3a[21].CLK
clock => dffe3a[20].CLK
clock => dffe3a[19].CLK
clock => dffe3a[18].CLK
clock => dffe3a[17].CLK
clock => dffe3a[16].CLK
clock => dffe3a[15].CLK
clock => dffe3a[14].CLK
clock => dffe3a[13].CLK
clock => dffe3a[12].CLK
clock => dffe3a[11].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= dffe3a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe3a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe3a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe3a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe3a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe3a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe3a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe3a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe3a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe3a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe3a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe3a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe3a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe3a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe3a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe3a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe3a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe3a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe3a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe3a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe3a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe3a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe3a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe3a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe3a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe3a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe3a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe3a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe3a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe3a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe3a[31].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d
dataa[0] => mult_a701:auto_generated.dataa[0]
dataa[1] => mult_a701:auto_generated.dataa[1]
dataa[2] => mult_a701:auto_generated.dataa[2]
dataa[3] => mult_a701:auto_generated.dataa[3]
dataa[4] => mult_a701:auto_generated.dataa[4]
dataa[5] => mult_a701:auto_generated.dataa[5]
dataa[6] => mult_a701:auto_generated.dataa[6]
dataa[7] => mult_a701:auto_generated.dataa[7]
dataa[8] => mult_a701:auto_generated.dataa[8]
dataa[9] => mult_a701:auto_generated.dataa[9]
dataa[10] => mult_a701:auto_generated.dataa[10]
dataa[11] => mult_a701:auto_generated.dataa[11]
dataa[12] => mult_a701:auto_generated.dataa[12]
dataa[13] => mult_a701:auto_generated.dataa[13]
dataa[14] => mult_a701:auto_generated.dataa[14]
dataa[15] => mult_a701:auto_generated.dataa[15]
dataa[16] => mult_a701:auto_generated.dataa[16]
datab[0] => mult_a701:auto_generated.datab[0]
datab[1] => mult_a701:auto_generated.datab[1]
datab[2] => mult_a701:auto_generated.datab[2]
datab[3] => mult_a701:auto_generated.datab[3]
datab[4] => mult_a701:auto_generated.datab[4]
datab[5] => mult_a701:auto_generated.datab[5]
datab[6] => mult_a701:auto_generated.datab[6]
datab[7] => mult_a701:auto_generated.datab[7]
datab[8] => mult_a701:auto_generated.datab[8]
datab[9] => mult_a701:auto_generated.datab[9]
datab[10] => mult_a701:auto_generated.datab[10]
datab[11] => mult_a701:auto_generated.datab[11]
datab[12] => mult_a701:auto_generated.datab[12]
datab[13] => mult_a701:auto_generated.datab[13]
datab[14] => mult_a701:auto_generated.datab[14]
datab[15] => mult_a701:auto_generated.datab[15]
datab[16] => mult_a701:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_a701:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_a701:auto_generated.result[0]
result[1] <= mult_a701:auto_generated.result[1]
result[2] <= mult_a701:auto_generated.result[2]
result[3] <= mult_a701:auto_generated.result[3]
result[4] <= mult_a701:auto_generated.result[4]
result[5] <= mult_a701:auto_generated.result[5]
result[6] <= mult_a701:auto_generated.result[6]
result[7] <= mult_a701:auto_generated.result[7]
result[8] <= mult_a701:auto_generated.result[8]
result[9] <= mult_a701:auto_generated.result[9]
result[10] <= mult_a701:auto_generated.result[10]
result[11] <= mult_a701:auto_generated.result[11]
result[12] <= mult_a701:auto_generated.result[12]
result[13] <= mult_a701:auto_generated.result[13]
result[14] <= mult_a701:auto_generated.result[14]
result[15] <= mult_a701:auto_generated.result[15]
result[16] <= mult_a701:auto_generated.result[16]
result[17] <= mult_a701:auto_generated.result[17]
result[18] <= mult_a701:auto_generated.result[18]
result[19] <= mult_a701:auto_generated.result[19]
result[20] <= mult_a701:auto_generated.result[20]
result[21] <= mult_a701:auto_generated.result[21]
result[22] <= mult_a701:auto_generated.result[22]
result[23] <= mult_a701:auto_generated.result[23]
result[24] <= mult_a701:auto_generated.result[24]
result[25] <= mult_a701:auto_generated.result[25]
result[26] <= mult_a701:auto_generated.result[26]
result[27] <= mult_a701:auto_generated.result[27]
result[28] <= mult_a701:auto_generated.result[28]
result[29] <= mult_a701:auto_generated.result[29]
result[30] <= mult_a701:auto_generated.result[30]
result[31] <= mult_a701:auto_generated.result[31]
result[32] <= mult_a701:auto_generated.result[32]
result[33] <= mult_a701:auto_generated.result[33]


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d|mult_a701:auto_generated
clock => mac_mult1.CLK
clock => mac_out2.CLK
clock => dffe3a[33].CLK
clock => dffe3a[32].CLK
clock => dffe3a[31].CLK
clock => dffe3a[30].CLK
clock => dffe3a[29].CLK
clock => dffe3a[28].CLK
clock => dffe3a[27].CLK
clock => dffe3a[26].CLK
clock => dffe3a[25].CLK
clock => dffe3a[24].CLK
clock => dffe3a[23].CLK
clock => dffe3a[22].CLK
clock => dffe3a[21].CLK
clock => dffe3a[20].CLK
clock => dffe3a[19].CLK
clock => dffe3a[18].CLK
clock => dffe3a[17].CLK
clock => dffe3a[16].CLK
clock => dffe3a[15].CLK
clock => dffe3a[14].CLK
clock => dffe3a[13].CLK
clock => dffe3a[12].CLK
clock => dffe3a[11].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= dffe3a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe3a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe3a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe3a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe3a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe3a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe3a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe3a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe3a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe3a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe3a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe3a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe3a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe3a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe3a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe3a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe3a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe3a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe3a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe3a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe3a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe3a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe3a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe3a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe3a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe3a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe3a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe3a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe3a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe3a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe3a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe3a[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe3a[33].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_l1j:auto_generated.dataa[0]
dataa[1] => add_sub_l1j:auto_generated.dataa[1]
dataa[2] => add_sub_l1j:auto_generated.dataa[2]
dataa[3] => add_sub_l1j:auto_generated.dataa[3]
dataa[4] => add_sub_l1j:auto_generated.dataa[4]
dataa[5] => add_sub_l1j:auto_generated.dataa[5]
dataa[6] => add_sub_l1j:auto_generated.dataa[6]
dataa[7] => add_sub_l1j:auto_generated.dataa[7]
dataa[8] => add_sub_l1j:auto_generated.dataa[8]
dataa[9] => add_sub_l1j:auto_generated.dataa[9]
dataa[10] => add_sub_l1j:auto_generated.dataa[10]
dataa[11] => add_sub_l1j:auto_generated.dataa[11]
dataa[12] => add_sub_l1j:auto_generated.dataa[12]
dataa[13] => add_sub_l1j:auto_generated.dataa[13]
dataa[14] => add_sub_l1j:auto_generated.dataa[14]
dataa[15] => add_sub_l1j:auto_generated.dataa[15]
dataa[16] => add_sub_l1j:auto_generated.dataa[16]
dataa[17] => add_sub_l1j:auto_generated.dataa[17]
dataa[18] => add_sub_l1j:auto_generated.dataa[18]
dataa[19] => add_sub_l1j:auto_generated.dataa[19]
dataa[20] => add_sub_l1j:auto_generated.dataa[20]
dataa[21] => add_sub_l1j:auto_generated.dataa[21]
dataa[22] => add_sub_l1j:auto_generated.dataa[22]
dataa[23] => add_sub_l1j:auto_generated.dataa[23]
dataa[24] => add_sub_l1j:auto_generated.dataa[24]
dataa[25] => add_sub_l1j:auto_generated.dataa[25]
dataa[26] => add_sub_l1j:auto_generated.dataa[26]
dataa[27] => add_sub_l1j:auto_generated.dataa[27]
dataa[28] => add_sub_l1j:auto_generated.dataa[28]
dataa[29] => add_sub_l1j:auto_generated.dataa[29]
dataa[30] => add_sub_l1j:auto_generated.dataa[30]
dataa[31] => add_sub_l1j:auto_generated.dataa[31]
dataa[32] => add_sub_l1j:auto_generated.dataa[32]
datab[0] => add_sub_l1j:auto_generated.datab[0]
datab[1] => add_sub_l1j:auto_generated.datab[1]
datab[2] => add_sub_l1j:auto_generated.datab[2]
datab[3] => add_sub_l1j:auto_generated.datab[3]
datab[4] => add_sub_l1j:auto_generated.datab[4]
datab[5] => add_sub_l1j:auto_generated.datab[5]
datab[6] => add_sub_l1j:auto_generated.datab[6]
datab[7] => add_sub_l1j:auto_generated.datab[7]
datab[8] => add_sub_l1j:auto_generated.datab[8]
datab[9] => add_sub_l1j:auto_generated.datab[9]
datab[10] => add_sub_l1j:auto_generated.datab[10]
datab[11] => add_sub_l1j:auto_generated.datab[11]
datab[12] => add_sub_l1j:auto_generated.datab[12]
datab[13] => add_sub_l1j:auto_generated.datab[13]
datab[14] => add_sub_l1j:auto_generated.datab[14]
datab[15] => add_sub_l1j:auto_generated.datab[15]
datab[16] => add_sub_l1j:auto_generated.datab[16]
datab[17] => add_sub_l1j:auto_generated.datab[17]
datab[18] => add_sub_l1j:auto_generated.datab[18]
datab[19] => add_sub_l1j:auto_generated.datab[19]
datab[20] => add_sub_l1j:auto_generated.datab[20]
datab[21] => add_sub_l1j:auto_generated.datab[21]
datab[22] => add_sub_l1j:auto_generated.datab[22]
datab[23] => add_sub_l1j:auto_generated.datab[23]
datab[24] => add_sub_l1j:auto_generated.datab[24]
datab[25] => add_sub_l1j:auto_generated.datab[25]
datab[26] => add_sub_l1j:auto_generated.datab[26]
datab[27] => add_sub_l1j:auto_generated.datab[27]
datab[28] => add_sub_l1j:auto_generated.datab[28]
datab[29] => add_sub_l1j:auto_generated.datab[29]
datab[30] => add_sub_l1j:auto_generated.datab[30]
datab[31] => add_sub_l1j:auto_generated.datab[31]
datab[32] => add_sub_l1j:auto_generated.datab[32]
cin => add_sub_l1j:auto_generated.cin
add_sub => add_sub_l1j:auto_generated.add_sub
clock => add_sub_l1j:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_l1j:auto_generated.result[0]
result[1] <= add_sub_l1j:auto_generated.result[1]
result[2] <= add_sub_l1j:auto_generated.result[2]
result[3] <= add_sub_l1j:auto_generated.result[3]
result[4] <= add_sub_l1j:auto_generated.result[4]
result[5] <= add_sub_l1j:auto_generated.result[5]
result[6] <= add_sub_l1j:auto_generated.result[6]
result[7] <= add_sub_l1j:auto_generated.result[7]
result[8] <= add_sub_l1j:auto_generated.result[8]
result[9] <= add_sub_l1j:auto_generated.result[9]
result[10] <= add_sub_l1j:auto_generated.result[10]
result[11] <= add_sub_l1j:auto_generated.result[11]
result[12] <= add_sub_l1j:auto_generated.result[12]
result[13] <= add_sub_l1j:auto_generated.result[13]
result[14] <= add_sub_l1j:auto_generated.result[14]
result[15] <= add_sub_l1j:auto_generated.result[15]
result[16] <= add_sub_l1j:auto_generated.result[16]
result[17] <= add_sub_l1j:auto_generated.result[17]
result[18] <= add_sub_l1j:auto_generated.result[18]
result[19] <= add_sub_l1j:auto_generated.result[19]
result[20] <= add_sub_l1j:auto_generated.result[20]
result[21] <= add_sub_l1j:auto_generated.result[21]
result[22] <= add_sub_l1j:auto_generated.result[22]
result[23] <= add_sub_l1j:auto_generated.result[23]
result[24] <= add_sub_l1j:auto_generated.result[24]
result[25] <= add_sub_l1j:auto_generated.result[25]
result[26] <= add_sub_l1j:auto_generated.result[26]
result[27] <= add_sub_l1j:auto_generated.result[27]
result[28] <= add_sub_l1j:auto_generated.result[28]
result[29] <= add_sub_l1j:auto_generated.result[29]
result[30] <= add_sub_l1j:auto_generated.result[30]
result[31] <= add_sub_l1j:auto_generated.result[31]
result[32] <= add_sub_l1j:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_l1j:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u1
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_l1j:auto_generated.dataa[0]
dataa[1] => add_sub_l1j:auto_generated.dataa[1]
dataa[2] => add_sub_l1j:auto_generated.dataa[2]
dataa[3] => add_sub_l1j:auto_generated.dataa[3]
dataa[4] => add_sub_l1j:auto_generated.dataa[4]
dataa[5] => add_sub_l1j:auto_generated.dataa[5]
dataa[6] => add_sub_l1j:auto_generated.dataa[6]
dataa[7] => add_sub_l1j:auto_generated.dataa[7]
dataa[8] => add_sub_l1j:auto_generated.dataa[8]
dataa[9] => add_sub_l1j:auto_generated.dataa[9]
dataa[10] => add_sub_l1j:auto_generated.dataa[10]
dataa[11] => add_sub_l1j:auto_generated.dataa[11]
dataa[12] => add_sub_l1j:auto_generated.dataa[12]
dataa[13] => add_sub_l1j:auto_generated.dataa[13]
dataa[14] => add_sub_l1j:auto_generated.dataa[14]
dataa[15] => add_sub_l1j:auto_generated.dataa[15]
dataa[16] => add_sub_l1j:auto_generated.dataa[16]
dataa[17] => add_sub_l1j:auto_generated.dataa[17]
dataa[18] => add_sub_l1j:auto_generated.dataa[18]
dataa[19] => add_sub_l1j:auto_generated.dataa[19]
dataa[20] => add_sub_l1j:auto_generated.dataa[20]
dataa[21] => add_sub_l1j:auto_generated.dataa[21]
dataa[22] => add_sub_l1j:auto_generated.dataa[22]
dataa[23] => add_sub_l1j:auto_generated.dataa[23]
dataa[24] => add_sub_l1j:auto_generated.dataa[24]
dataa[25] => add_sub_l1j:auto_generated.dataa[25]
dataa[26] => add_sub_l1j:auto_generated.dataa[26]
dataa[27] => add_sub_l1j:auto_generated.dataa[27]
dataa[28] => add_sub_l1j:auto_generated.dataa[28]
dataa[29] => add_sub_l1j:auto_generated.dataa[29]
dataa[30] => add_sub_l1j:auto_generated.dataa[30]
dataa[31] => add_sub_l1j:auto_generated.dataa[31]
dataa[32] => add_sub_l1j:auto_generated.dataa[32]
datab[0] => add_sub_l1j:auto_generated.datab[0]
datab[1] => add_sub_l1j:auto_generated.datab[1]
datab[2] => add_sub_l1j:auto_generated.datab[2]
datab[3] => add_sub_l1j:auto_generated.datab[3]
datab[4] => add_sub_l1j:auto_generated.datab[4]
datab[5] => add_sub_l1j:auto_generated.datab[5]
datab[6] => add_sub_l1j:auto_generated.datab[6]
datab[7] => add_sub_l1j:auto_generated.datab[7]
datab[8] => add_sub_l1j:auto_generated.datab[8]
datab[9] => add_sub_l1j:auto_generated.datab[9]
datab[10] => add_sub_l1j:auto_generated.datab[10]
datab[11] => add_sub_l1j:auto_generated.datab[11]
datab[12] => add_sub_l1j:auto_generated.datab[12]
datab[13] => add_sub_l1j:auto_generated.datab[13]
datab[14] => add_sub_l1j:auto_generated.datab[14]
datab[15] => add_sub_l1j:auto_generated.datab[15]
datab[16] => add_sub_l1j:auto_generated.datab[16]
datab[17] => add_sub_l1j:auto_generated.datab[17]
datab[18] => add_sub_l1j:auto_generated.datab[18]
datab[19] => add_sub_l1j:auto_generated.datab[19]
datab[20] => add_sub_l1j:auto_generated.datab[20]
datab[21] => add_sub_l1j:auto_generated.datab[21]
datab[22] => add_sub_l1j:auto_generated.datab[22]
datab[23] => add_sub_l1j:auto_generated.datab[23]
datab[24] => add_sub_l1j:auto_generated.datab[24]
datab[25] => add_sub_l1j:auto_generated.datab[25]
datab[26] => add_sub_l1j:auto_generated.datab[26]
datab[27] => add_sub_l1j:auto_generated.datab[27]
datab[28] => add_sub_l1j:auto_generated.datab[28]
datab[29] => add_sub_l1j:auto_generated.datab[29]
datab[30] => add_sub_l1j:auto_generated.datab[30]
datab[31] => add_sub_l1j:auto_generated.datab[31]
datab[32] => add_sub_l1j:auto_generated.datab[32]
cin => add_sub_l1j:auto_generated.cin
add_sub => add_sub_l1j:auto_generated.add_sub
clock => add_sub_l1j:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_l1j:auto_generated.result[0]
result[1] <= add_sub_l1j:auto_generated.result[1]
result[2] <= add_sub_l1j:auto_generated.result[2]
result[3] <= add_sub_l1j:auto_generated.result[3]
result[4] <= add_sub_l1j:auto_generated.result[4]
result[5] <= add_sub_l1j:auto_generated.result[5]
result[6] <= add_sub_l1j:auto_generated.result[6]
result[7] <= add_sub_l1j:auto_generated.result[7]
result[8] <= add_sub_l1j:auto_generated.result[8]
result[9] <= add_sub_l1j:auto_generated.result[9]
result[10] <= add_sub_l1j:auto_generated.result[10]
result[11] <= add_sub_l1j:auto_generated.result[11]
result[12] <= add_sub_l1j:auto_generated.result[12]
result[13] <= add_sub_l1j:auto_generated.result[13]
result[14] <= add_sub_l1j:auto_generated.result[14]
result[15] <= add_sub_l1j:auto_generated.result[15]
result[16] <= add_sub_l1j:auto_generated.result[16]
result[17] <= add_sub_l1j:auto_generated.result[17]
result[18] <= add_sub_l1j:auto_generated.result[18]
result[19] <= add_sub_l1j:auto_generated.result[19]
result[20] <= add_sub_l1j:auto_generated.result[20]
result[21] <= add_sub_l1j:auto_generated.result[21]
result[22] <= add_sub_l1j:auto_generated.result[22]
result[23] <= add_sub_l1j:auto_generated.result[23]
result[24] <= add_sub_l1j:auto_generated.result[24]
result[25] <= add_sub_l1j:auto_generated.result[25]
result[26] <= add_sub_l1j:auto_generated.result[26]
result[27] <= add_sub_l1j:auto_generated.result[27]
result[28] <= add_sub_l1j:auto_generated.result[28]
result[29] <= add_sub_l1j:auto_generated.result[29]
result[30] <= add_sub_l1j:auto_generated.result[30]
result[31] <= add_sub_l1j:auto_generated.result[31]
result[32] <= add_sub_l1j:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_l1j:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc
clk => asj_fft_tdl_bit:gen_so_crtl:gen_se_so:delay_next_pass_2.clk
clk => blk_exp[5].CLK
clk => blk_exp[4].CLK
clk => blk_exp[3].CLK
clk => blk_exp[2].CLK
clk => blk_exp[1].CLK
clk => blk_exp[0].CLK
clk => slb_last[2].CLK
clk => slb_last[1].CLK
clk => slb_last[0].CLK
clk => blk_exp_acc[5].CLK
clk => blk_exp_acc[4].CLK
clk => blk_exp_acc[3].CLK
clk => blk_exp_acc[2].CLK
clk => blk_exp_acc[1].CLK
clk => blk_exp_acc[0].CLK
clk => asj_fft_tdl_bit_rst:gen_so_crtl:gen_se_so:delay_next_pass.clk
clken => ~NO_FANOUT~
reset => asj_fft_tdl_bit_rst:gen_so_crtl:gen_se_so:delay_next_pass.reset
reset => blk_exp_acc~23.OUTPUTSELECT
reset => blk_exp_acc~22.OUTPUTSELECT
reset => blk_exp_acc~21.OUTPUTSELECT
reset => blk_exp_acc~20.OUTPUTSELECT
reset => blk_exp_acc~19.OUTPUTSELECT
reset => blk_exp_acc~18.OUTPUTSELECT
reset => slb_last~11.OUTPUTSELECT
reset => slb_last~10.OUTPUTSELECT
reset => slb_last~9.OUTPUTSELECT
reset => blk_exp~11.OUTPUTSELECT
reset => blk_exp~10.OUTPUTSELECT
reset => blk_exp~9.OUTPUTSELECT
reset => blk_exp~8.OUTPUTSELECT
reset => blk_exp~7.OUTPUTSELECT
reset => blk_exp~6.OUTPUTSELECT
next_pass => asj_fft_tdl_bit:gen_so_crtl:gen_se_so:delay_next_pass_2.data_in
next_pass => asj_fft_tdl_bit_rst:gen_so_crtl:gen_se_so:delay_next_pass.data_in
next_blk => blk_exp_acc~5.OUTPUTSELECT
next_blk => blk_exp_acc~4.OUTPUTSELECT
next_blk => blk_exp_acc~3.OUTPUTSELECT
next_blk => blk_exp_acc~2.OUTPUTSELECT
next_blk => blk_exp_acc~1.OUTPUTSELECT
next_blk => blk_exp_acc~0.OUTPUTSELECT
next_blk => slb_last~2.OUTPUTSELECT
next_blk => slb_last~1.OUTPUTSELECT
next_blk => slb_last~0.OUTPUTSELECT
exp_en => blk_exp~5.OUTPUTSELECT
exp_en => blk_exp~4.OUTPUTSELECT
exp_en => blk_exp~3.OUTPUTSELECT
exp_en => blk_exp~2.OUTPUTSELECT
exp_en => blk_exp~1.OUTPUTSELECT
exp_en => blk_exp~0.OUTPUTSELECT
exp_en => reg_exp~0.IN1
alt_slb_i[0] => slb_last~8.DATAB
alt_slb_i[0] => Add0.IN6
alt_slb_i[1] => slb_last~7.DATAB
alt_slb_i[1] => Add0.IN5
alt_slb_i[2] => slb_last~6.DATAB
alt_slb_i[2] => Add0.IN4
alt_slb_o[0] <= slb_last[0].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[1] <= slb_last[1].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[2] <= slb_last[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[0] <= blk_exp[0].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[1] <= blk_exp[1].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[2] <= blk_exp[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[3] <= blk_exp[3].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[4] <= blk_exp[4].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[5] <= blk_exp[5].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit_rst:\gen_so_crtl:gen_se_so:delay_next_pass
clk => tdl_arr[12].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[0].CLK
reset => tdl_arr~12.OUTPUTSELECT
reset => tdl_arr~11.OUTPUTSELECT
reset => tdl_arr~10.OUTPUTSELECT
reset => tdl_arr~9.OUTPUTSELECT
reset => tdl_arr~8.OUTPUTSELECT
reset => tdl_arr~7.OUTPUTSELECT
reset => tdl_arr~6.OUTPUTSELECT
reset => tdl_arr~5.OUTPUTSELECT
reset => tdl_arr~4.OUTPUTSELECT
reset => tdl_arr~3.OUTPUTSELECT
reset => tdl_arr~2.OUTPUTSELECT
reset => tdl_arr~1.OUTPUTSELECT
reset => tdl_arr~0.OUTPUTSELECT
data_in => tdl_arr~12.DATAA
data_out <= tdl_arr[12].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2
clk => tdl_arr[0].CLK
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors
clk => data_addr_held_by1[7].CLK
clk => data_addr_held_by1[6].CLK
clk => data_addr_held_by1[5].CLK
clk => data_addr_held_by1[4].CLK
clk => data_addr_held_by1[3].CLK
clk => data_addr_held_by1[2].CLK
clk => data_addr_held_by1[1].CLK
clk => data_addr_held_by1[0].CLK
clk => data_addr_held_by2[7].CLK
clk => data_addr_held_by2[6].CLK
clk => data_addr_held_by2[5].CLK
clk => data_addr_held_by2[4].CLK
clk => data_addr_held_by2[3].CLK
clk => data_addr_held_by2[2].CLK
clk => data_addr_held_by2[1].CLK
clk => data_addr_held_by2[0].CLK
clk => quad_reg[2].CLK
clk => quad_reg[1].CLK
clk => quad_reg[0].CLK
clk => twad_tempe[7].CLK
clk => twad_tempe[6].CLK
clk => twad_tempe[5].CLK
clk => twad_tempe[4].CLK
clk => twad_tempe[3].CLK
clk => twad_tempe[2].CLK
clk => twad_tempe[1].CLK
clk => twad_tempe[0].CLK
clk => twad_tempo[7].CLK
clk => twad_tempo[6].CLK
clk => twad_tempo[5].CLK
clk => twad_tempo[4].CLK
clk => twad_tempo[3].CLK
clk => twad_tempo[2].CLK
clk => twad_tempo[1].CLK
clk => twad_tempo[0].CLK
clk => perm_addr[9].CLK
clk => perm_addr[8].CLK
clk => perm_addr[7].CLK
clk => perm_addr[6].CLK
clk => perm_addr[5].CLK
clk => perm_addr[4].CLK
clk => perm_addr[3].CLK
clk => perm_addr[2].CLK
clk => perm_addr[1].CLK
clk => perm_addr[0].CLK
data_addr[0] => data_addr_held_by1~7.IN1
data_addr[0] => data_addr_held_by1~6.IN1
data_addr[0] => data_addr_held_by1~5.IN1
data_addr[0] => data_addr_held_by1~4.IN1
data_addr[0] => data_addr_held_by1~3.IN1
data_addr[0] => data_addr_held_by1~2.IN1
data_addr[0] => data_addr_held_by1~1.IN1
data_addr[0] => data_addr_held_by1~0.IN1
data_addr[1] => data_addr_held_by2~7.IN0
data_addr[1] => data_addr_held_by2~6.IN0
data_addr[1] => data_addr_held_by2~5.IN0
data_addr[1] => data_addr_held_by2~4.IN0
data_addr[1] => data_addr_held_by2~3.IN0
data_addr[1] => data_addr_held_by2~2.IN0
data_addr[1] => data_addr_held_by2~1.IN0
data_addr[1] => data_addr_held_by2~0.IN1
data_addr[2] => data_addr_held_by2~0.IN0
data_addr[2] => data_addr_held_by1~0.IN0
data_addr[3] => data_addr_held_by2~1.IN1
data_addr[3] => data_addr_held_by1~1.IN0
data_addr[4] => data_addr_held_by2~2.IN1
data_addr[4] => data_addr_held_by1~2.IN0
data_addr[5] => data_addr_held_by2~3.IN1
data_addr[5] => data_addr_held_by1~3.IN0
data_addr[6] => data_addr_held_by2~4.IN1
data_addr[6] => data_addr_held_by1~4.IN0
data_addr[7] => data_addr_held_by2~5.IN1
data_addr[7] => data_addr_held_by1~5.IN0
data_addr[8] => data_addr_held_by2~6.IN1
data_addr[8] => data_addr_held_by1~6.IN0
data_addr[9] => data_addr_held_by2~7.IN1
data_addr[9] => data_addr_held_by1~7.IN0
p_count[0] => Mux9.IN10
p_count[0] => Mux8.IN10
p_count[0] => Mux7.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux0.IN10
p_count[1] => Mux9.IN9
p_count[1] => Mux8.IN9
p_count[1] => Mux7.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux0.IN9
p_count[2] => Mux9.IN8
p_count[2] => Mux8.IN8
p_count[2] => Mux7.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux0.IN8
tw_addr[0] <= twad_tempe[0].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[1] <= twad_tempe[1].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[2] <= twad_tempe[2].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[3] <= twad_tempe[3].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[4] <= twad_tempe[4].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[5] <= twad_tempe[5].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[6] <= twad_tempe[6].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[7] <= twad_tempe[7].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[8] <= twad_tempo[0].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[9] <= twad_tempo[1].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[10] <= twad_tempo[2].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[11] <= twad_tempo[3].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[12] <= twad_tempo[4].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[13] <= twad_tempo[5].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[14] <= twad_tempo[6].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[15] <= twad_tempo[7].DB_MAX_OUTPUT_PORT_TYPE
quad[0] <= quad_reg[0].DB_MAX_OUTPUT_PORT_TYPE
quad[1] <= quad_reg[1].DB_MAX_OUTPUT_PORT_TYPE
quad[2] <= quad_reg[2].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom
clk => asj_fft_twid_rom_tdp:gen_auto:sin_1n.clock
twade[0] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[0]
twade[1] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[1]
twade[2] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[2]
twade[3] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[3]
twade[4] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[4]
twade[5] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[5]
twade[6] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[6]
twade[7] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[7]
twado[0] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[0]
twado[1] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[1]
twado[2] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[2]
twado[3] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[3]
twado[4] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[4]
twado[5] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[5]
twado[6] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[6]
twado[7] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[7]
t1r[0] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[0]
t1r[1] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[1]
t1r[2] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[2]
t1r[3] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[3]
t1r[4] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[4]
t1r[5] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[5]
t1r[6] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[6]
t1r[7] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[7]
t1r[8] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[8]
t1r[9] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[9]
t1r[10] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[10]
t1r[11] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[11]
t1r[12] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[12]
t1r[13] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[13]
t1r[14] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[14]
t1r[15] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[15]
t1i[0] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[0]
t1i[1] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[1]
t1i[2] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[2]
t1i[3] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[3]
t1i[4] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[4]
t1i[5] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[5]
t1i[6] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[6]
t1i[7] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[7]
t1i[8] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[8]
t1i[9] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[9]
t1i[10] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[10]
t1i[11] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[11]
t1i[12] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[12]
t1i[13] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[13]
t1i[14] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[14]
t1i[15] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[15]


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n
clock => altsyncram:altsyncram_component.clock0
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7g62:auto_generated.data_a[0]
data_a[1] => altsyncram_7g62:auto_generated.data_a[1]
data_a[2] => altsyncram_7g62:auto_generated.data_a[2]
data_a[3] => altsyncram_7g62:auto_generated.data_a[3]
data_a[4] => altsyncram_7g62:auto_generated.data_a[4]
data_a[5] => altsyncram_7g62:auto_generated.data_a[5]
data_a[6] => altsyncram_7g62:auto_generated.data_a[6]
data_a[7] => altsyncram_7g62:auto_generated.data_a[7]
data_a[8] => altsyncram_7g62:auto_generated.data_a[8]
data_a[9] => altsyncram_7g62:auto_generated.data_a[9]
data_a[10] => altsyncram_7g62:auto_generated.data_a[10]
data_a[11] => altsyncram_7g62:auto_generated.data_a[11]
data_a[12] => altsyncram_7g62:auto_generated.data_a[12]
data_a[13] => altsyncram_7g62:auto_generated.data_a[13]
data_a[14] => altsyncram_7g62:auto_generated.data_a[14]
data_a[15] => altsyncram_7g62:auto_generated.data_a[15]
data_b[0] => altsyncram_7g62:auto_generated.data_b[0]
data_b[1] => altsyncram_7g62:auto_generated.data_b[1]
data_b[2] => altsyncram_7g62:auto_generated.data_b[2]
data_b[3] => altsyncram_7g62:auto_generated.data_b[3]
data_b[4] => altsyncram_7g62:auto_generated.data_b[4]
data_b[5] => altsyncram_7g62:auto_generated.data_b[5]
data_b[6] => altsyncram_7g62:auto_generated.data_b[6]
data_b[7] => altsyncram_7g62:auto_generated.data_b[7]
data_b[8] => altsyncram_7g62:auto_generated.data_b[8]
data_b[9] => altsyncram_7g62:auto_generated.data_b[9]
data_b[10] => altsyncram_7g62:auto_generated.data_b[10]
data_b[11] => altsyncram_7g62:auto_generated.data_b[11]
data_b[12] => altsyncram_7g62:auto_generated.data_b[12]
data_b[13] => altsyncram_7g62:auto_generated.data_b[13]
data_b[14] => altsyncram_7g62:auto_generated.data_b[14]
data_b[15] => altsyncram_7g62:auto_generated.data_b[15]
address_a[0] => altsyncram_7g62:auto_generated.address_a[0]
address_a[1] => altsyncram_7g62:auto_generated.address_a[1]
address_a[2] => altsyncram_7g62:auto_generated.address_a[2]
address_a[3] => altsyncram_7g62:auto_generated.address_a[3]
address_a[4] => altsyncram_7g62:auto_generated.address_a[4]
address_a[5] => altsyncram_7g62:auto_generated.address_a[5]
address_a[6] => altsyncram_7g62:auto_generated.address_a[6]
address_a[7] => altsyncram_7g62:auto_generated.address_a[7]
address_b[0] => altsyncram_7g62:auto_generated.address_b[0]
address_b[1] => altsyncram_7g62:auto_generated.address_b[1]
address_b[2] => altsyncram_7g62:auto_generated.address_b[2]
address_b[3] => altsyncram_7g62:auto_generated.address_b[3]
address_b[4] => altsyncram_7g62:auto_generated.address_b[4]
address_b[5] => altsyncram_7g62:auto_generated.address_b[5]
address_b[6] => altsyncram_7g62:auto_generated.address_b[6]
address_b[7] => altsyncram_7g62:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7g62:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7g62:auto_generated.q_a[0]
q_a[1] <= altsyncram_7g62:auto_generated.q_a[1]
q_a[2] <= altsyncram_7g62:auto_generated.q_a[2]
q_a[3] <= altsyncram_7g62:auto_generated.q_a[3]
q_a[4] <= altsyncram_7g62:auto_generated.q_a[4]
q_a[5] <= altsyncram_7g62:auto_generated.q_a[5]
q_a[6] <= altsyncram_7g62:auto_generated.q_a[6]
q_a[7] <= altsyncram_7g62:auto_generated.q_a[7]
q_a[8] <= altsyncram_7g62:auto_generated.q_a[8]
q_a[9] <= altsyncram_7g62:auto_generated.q_a[9]
q_a[10] <= altsyncram_7g62:auto_generated.q_a[10]
q_a[11] <= altsyncram_7g62:auto_generated.q_a[11]
q_a[12] <= altsyncram_7g62:auto_generated.q_a[12]
q_a[13] <= altsyncram_7g62:auto_generated.q_a[13]
q_a[14] <= altsyncram_7g62:auto_generated.q_a[14]
q_a[15] <= altsyncram_7g62:auto_generated.q_a[15]
q_b[0] <= altsyncram_7g62:auto_generated.q_b[0]
q_b[1] <= altsyncram_7g62:auto_generated.q_b[1]
q_b[2] <= altsyncram_7g62:auto_generated.q_b[2]
q_b[3] <= altsyncram_7g62:auto_generated.q_b[3]
q_b[4] <= altsyncram_7g62:auto_generated.q_b[4]
q_b[5] <= altsyncram_7g62:auto_generated.q_b[5]
q_b[6] <= altsyncram_7g62:auto_generated.q_b[6]
q_b[7] <= altsyncram_7g62:auto_generated.q_b[7]
q_b[8] <= altsyncram_7g62:auto_generated.q_b[8]
q_b[9] <= altsyncram_7g62:auto_generated.q_b[9]
q_b[10] <= altsyncram_7g62:auto_generated.q_b[10]
q_b[11] <= altsyncram_7g62:auto_generated.q_b[11]
q_b[12] <= altsyncram_7g62:auto_generated.q_b[12]
q_b[13] <= altsyncram_7g62:auto_generated.q_b[13]
q_b[14] <= altsyncram_7g62:auto_generated.q_b[14]
q_b[15] <= altsyncram_7g62:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_7g62:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT


|LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit:\no_del_input_blk:delay_next_block
clk => tdl_arr[0].CLK
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK
WR_CLK => WR_CLK~0.IN1
WR_RST => WR_DAV~reg0.ACLR
WR_RST => wr_data[36].ACLR
WR_RST => wr_data[35].ACLR
WR_RST => wr_data[34].ACLR
WR_RST => wr_data[33].ACLR
WR_RST => wr_data[32].ACLR
WR_RST => wr_data[31].ACLR
WR_RST => wr_data[30].ACLR
WR_RST => wr_data[29].ACLR
WR_RST => wr_data[28].ACLR
WR_RST => wr_data[27].ACLR
WR_RST => wr_data[26].ACLR
WR_RST => wr_data[25].ACLR
WR_RST => wr_data[24].ACLR
WR_RST => wr_data[23].ACLR
WR_RST => wr_data[22].ACLR
WR_RST => wr_data[21].ACLR
WR_RST => wr_data[20].ACLR
WR_RST => wr_data[19].ACLR
WR_RST => wr_data[18].ACLR
WR_RST => wr_data[17].ACLR
WR_RST => wr_data[16].ACLR
WR_RST => wr_data[15].ACLR
WR_RST => wr_data[14].ACLR
WR_RST => wr_data[13].ACLR
WR_RST => wr_data[12].ACLR
WR_RST => wr_data[11].ACLR
WR_RST => wr_data[10].ACLR
WR_RST => wr_data[9].ACLR
WR_RST => wr_data[8].ACLR
WR_RST => wr_data[7].ACLR
WR_RST => wr_data[6].ACLR
WR_RST => wr_data[5].ACLR
WR_RST => wr_data[4].ACLR
WR_RST => wr_data[3].ACLR
WR_RST => wr_data[2].ACLR
WR_RST => wr_data[1].ACLR
WR_RST => wr_data[0].ACLR
WR_RST => reg_wr_ena.ACLR
WR_ENA => reg_wr_ena.DATAIN
WR_DAV <= WR_DAV~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR_SOP => wr_data[32].DATAIN
WR_EOP => wr_data[33].DATAIN
WR_ERR => wr_data[34].DATAIN
WR_MTY[0] => wr_data[35].DATAIN
WR_MTY[1] => wr_data[36].DATAIN
WR_DAT[0] => wr_data[0].DATAIN
WR_DAT[1] => wr_data[1].DATAIN
WR_DAT[2] => wr_data[2].DATAIN
WR_DAT[3] => wr_data[3].DATAIN
WR_DAT[4] => wr_data[4].DATAIN
WR_DAT[5] => wr_data[5].DATAIN
WR_DAT[6] => wr_data[6].DATAIN
WR_DAT[7] => wr_data[7].DATAIN
WR_DAT[8] => wr_data[8].DATAIN
WR_DAT[9] => wr_data[9].DATAIN
WR_DAT[10] => wr_data[10].DATAIN
WR_DAT[11] => wr_data[11].DATAIN
WR_DAT[12] => wr_data[12].DATAIN
WR_DAT[13] => wr_data[13].DATAIN
WR_DAT[14] => wr_data[14].DATAIN
WR_DAT[15] => wr_data[15].DATAIN
WR_DAT[16] => wr_data[16].DATAIN
WR_DAT[17] => wr_data[17].DATAIN
WR_DAT[18] => wr_data[18].DATAIN
WR_DAT[19] => wr_data[19].DATAIN
WR_DAT[20] => wr_data[20].DATAIN
WR_DAT[21] => wr_data[21].DATAIN
WR_DAT[22] => wr_data[22].DATAIN
WR_DAT[23] => wr_data[23].DATAIN
WR_DAT[24] => wr_data[24].DATAIN
WR_DAT[25] => wr_data[25].DATAIN
WR_DAT[26] => wr_data[26].DATAIN
WR_DAT[27] => wr_data[27].DATAIN
WR_DAT[28] => wr_data[28].DATAIN
WR_DAT[29] => wr_data[29].DATAIN
WR_DAT[30] => wr_data[30].DATAIN
WR_DAT[31] => wr_data[31].DATAIN
RD_CLK => RD_CLK~0.IN1
RD_RST => RD_VAL~reg0.ACLR
RD_RST => RD_DAV~reg0.ACLR
RD_RST => RD_DAT[31]~reg0.ACLR
RD_RST => RD_DAT[30]~reg0.ACLR
RD_RST => RD_DAT[29]~reg0.ACLR
RD_RST => RD_DAT[28]~reg0.ACLR
RD_RST => RD_DAT[27]~reg0.ACLR
RD_RST => RD_DAT[26]~reg0.ACLR
RD_RST => RD_DAT[25]~reg0.ACLR
RD_RST => RD_DAT[24]~reg0.ACLR
RD_RST => RD_DAT[23]~reg0.ACLR
RD_RST => RD_DAT[22]~reg0.ACLR
RD_RST => RD_DAT[21]~reg0.ACLR
RD_RST => RD_DAT[20]~reg0.ACLR
RD_RST => RD_DAT[19]~reg0.ACLR
RD_RST => RD_DAT[18]~reg0.ACLR
RD_RST => RD_DAT[17]~reg0.ACLR
RD_RST => RD_DAT[16]~reg0.ACLR
RD_RST => RD_DAT[15]~reg0.ACLR
RD_RST => RD_DAT[14]~reg0.ACLR
RD_RST => RD_DAT[13]~reg0.ACLR
RD_RST => RD_DAT[12]~reg0.ACLR
RD_RST => RD_DAT[11]~reg0.ACLR
RD_RST => RD_DAT[10]~reg0.ACLR
RD_RST => RD_DAT[9]~reg0.ACLR
RD_RST => RD_DAT[8]~reg0.ACLR
RD_RST => RD_DAT[7]~reg0.ACLR
RD_RST => RD_DAT[6]~reg0.ACLR
RD_RST => RD_DAT[5]~reg0.ACLR
RD_RST => RD_DAT[4]~reg0.ACLR
RD_RST => RD_DAT[3]~reg0.ACLR
RD_RST => RD_DAT[2]~reg0.ACLR
RD_RST => RD_DAT[1]~reg0.ACLR
RD_RST => RD_DAT[0]~reg0.ACLR
RD_RST => RD_SOP~reg0.ACLR
RD_RST => RD_EOP~reg0.ACLR
RD_RST => RD_ERR~reg0.ACLR
RD_RST => RD_MTY[1]~reg0.ACLR
RD_RST => RD_MTY[0]~reg0.ACLR
RD_RST => reg_rd_ena.ACLR
RD_ENA => reg_rd_ena.DATAIN
RD_ENA => RD_VAL~0.IN1
RD_DAV <= RD_DAV~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_VAL <= RD_VAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_SOP <= RD_SOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_EOP <= RD_EOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_ERR <= RD_ERR~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_MTY[0] <= RD_MTY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_MTY[1] <= RD_MTY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[0] <= RD_DAT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[1] <= RD_DAT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[2] <= RD_DAT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[3] <= RD_DAT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[4] <= RD_DAT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[5] <= RD_DAT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[6] <= RD_DAT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[7] <= RD_DAT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[8] <= RD_DAT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[9] <= RD_DAT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[10] <= RD_DAT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[11] <= RD_DAT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[12] <= RD_DAT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[13] <= RD_DAT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[14] <= RD_DAT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[15] <= RD_DAT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[16] <= RD_DAT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[17] <= RD_DAT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[18] <= RD_DAT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[19] <= RD_DAT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[20] <= RD_DAT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[21] <= RD_DAT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[22] <= RD_DAT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[23] <= RD_DAT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[24] <= RD_DAT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[25] <= RD_DAT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[26] <= RD_DAT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[27] <= RD_DAT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[28] <= RD_DAT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[29] <= RD_DAT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[30] <= RD_DAT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[31] <= RD_DAT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO
data[0] => data[0]~36.IN1
data[1] => data[1]~35.IN1
data[2] => data[2]~34.IN1
data[3] => data[3]~33.IN1
data[4] => data[4]~32.IN1
data[5] => data[5]~31.IN1
data[6] => data[6]~30.IN1
data[7] => data[7]~29.IN1
data[8] => data[8]~28.IN1
data[9] => data[9]~27.IN1
data[10] => data[10]~26.IN1
data[11] => data[11]~25.IN1
data[12] => data[12]~24.IN1
data[13] => data[13]~23.IN1
data[14] => data[14]~22.IN1
data[15] => data[15]~21.IN1
data[16] => data[16]~20.IN1
data[17] => data[17]~19.IN1
data[18] => data[18]~18.IN1
data[19] => data[19]~17.IN1
data[20] => data[20]~16.IN1
data[21] => data[21]~15.IN1
data[22] => data[22]~14.IN1
data[23] => data[23]~13.IN1
data[24] => data[24]~12.IN1
data[25] => data[25]~11.IN1
data[26] => data[26]~10.IN1
data[27] => data[27]~9.IN1
data[28] => data[28]~8.IN1
data[29] => data[29]~7.IN1
data[30] => data[30]~6.IN1
data[31] => data[31]~5.IN1
data[32] => data[32]~4.IN1
data[33] => data[33]~3.IN1
data[34] => data[34]~2.IN1
data[35] => data[35]~1.IN1
data[36] => data[36]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
q[32] <= dcfifo:dcfifo_component.q
q[33] <= dcfifo:dcfifo_component.q
q[34] <= dcfifo:dcfifo_component.q
q[35] <= dcfifo:dcfifo_component.q
q[36] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component
data[0] => dcfifo_idl1:auto_generated.data[0]
data[1] => dcfifo_idl1:auto_generated.data[1]
data[2] => dcfifo_idl1:auto_generated.data[2]
data[3] => dcfifo_idl1:auto_generated.data[3]
data[4] => dcfifo_idl1:auto_generated.data[4]
data[5] => dcfifo_idl1:auto_generated.data[5]
data[6] => dcfifo_idl1:auto_generated.data[6]
data[7] => dcfifo_idl1:auto_generated.data[7]
data[8] => dcfifo_idl1:auto_generated.data[8]
data[9] => dcfifo_idl1:auto_generated.data[9]
data[10] => dcfifo_idl1:auto_generated.data[10]
data[11] => dcfifo_idl1:auto_generated.data[11]
data[12] => dcfifo_idl1:auto_generated.data[12]
data[13] => dcfifo_idl1:auto_generated.data[13]
data[14] => dcfifo_idl1:auto_generated.data[14]
data[15] => dcfifo_idl1:auto_generated.data[15]
data[16] => dcfifo_idl1:auto_generated.data[16]
data[17] => dcfifo_idl1:auto_generated.data[17]
data[18] => dcfifo_idl1:auto_generated.data[18]
data[19] => dcfifo_idl1:auto_generated.data[19]
data[20] => dcfifo_idl1:auto_generated.data[20]
data[21] => dcfifo_idl1:auto_generated.data[21]
data[22] => dcfifo_idl1:auto_generated.data[22]
data[23] => dcfifo_idl1:auto_generated.data[23]
data[24] => dcfifo_idl1:auto_generated.data[24]
data[25] => dcfifo_idl1:auto_generated.data[25]
data[26] => dcfifo_idl1:auto_generated.data[26]
data[27] => dcfifo_idl1:auto_generated.data[27]
data[28] => dcfifo_idl1:auto_generated.data[28]
data[29] => dcfifo_idl1:auto_generated.data[29]
data[30] => dcfifo_idl1:auto_generated.data[30]
data[31] => dcfifo_idl1:auto_generated.data[31]
data[32] => dcfifo_idl1:auto_generated.data[32]
data[33] => dcfifo_idl1:auto_generated.data[33]
data[34] => dcfifo_idl1:auto_generated.data[34]
data[35] => dcfifo_idl1:auto_generated.data[35]
data[36] => dcfifo_idl1:auto_generated.data[36]
q[0] <= dcfifo_idl1:auto_generated.q[0]
q[1] <= dcfifo_idl1:auto_generated.q[1]
q[2] <= dcfifo_idl1:auto_generated.q[2]
q[3] <= dcfifo_idl1:auto_generated.q[3]
q[4] <= dcfifo_idl1:auto_generated.q[4]
q[5] <= dcfifo_idl1:auto_generated.q[5]
q[6] <= dcfifo_idl1:auto_generated.q[6]
q[7] <= dcfifo_idl1:auto_generated.q[7]
q[8] <= dcfifo_idl1:auto_generated.q[8]
q[9] <= dcfifo_idl1:auto_generated.q[9]
q[10] <= dcfifo_idl1:auto_generated.q[10]
q[11] <= dcfifo_idl1:auto_generated.q[11]
q[12] <= dcfifo_idl1:auto_generated.q[12]
q[13] <= dcfifo_idl1:auto_generated.q[13]
q[14] <= dcfifo_idl1:auto_generated.q[14]
q[15] <= dcfifo_idl1:auto_generated.q[15]
q[16] <= dcfifo_idl1:auto_generated.q[16]
q[17] <= dcfifo_idl1:auto_generated.q[17]
q[18] <= dcfifo_idl1:auto_generated.q[18]
q[19] <= dcfifo_idl1:auto_generated.q[19]
q[20] <= dcfifo_idl1:auto_generated.q[20]
q[21] <= dcfifo_idl1:auto_generated.q[21]
q[22] <= dcfifo_idl1:auto_generated.q[22]
q[23] <= dcfifo_idl1:auto_generated.q[23]
q[24] <= dcfifo_idl1:auto_generated.q[24]
q[25] <= dcfifo_idl1:auto_generated.q[25]
q[26] <= dcfifo_idl1:auto_generated.q[26]
q[27] <= dcfifo_idl1:auto_generated.q[27]
q[28] <= dcfifo_idl1:auto_generated.q[28]
q[29] <= dcfifo_idl1:auto_generated.q[29]
q[30] <= dcfifo_idl1:auto_generated.q[30]
q[31] <= dcfifo_idl1:auto_generated.q[31]
q[32] <= dcfifo_idl1:auto_generated.q[32]
q[33] <= dcfifo_idl1:auto_generated.q[33]
q[34] <= dcfifo_idl1:auto_generated.q[34]
q[35] <= dcfifo_idl1:auto_generated.q[35]
q[36] <= dcfifo_idl1:auto_generated.q[36]
rdclk => dcfifo_idl1:auto_generated.rdclk
rdreq => dcfifo_idl1:auto_generated.rdreq
wrclk => dcfifo_idl1:auto_generated.wrclk
wrreq => dcfifo_idl1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_idl1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_idl1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated
data[0] => altsyncram_7j01:fifo_ram.data_a[0]
data[1] => altsyncram_7j01:fifo_ram.data_a[1]
data[2] => altsyncram_7j01:fifo_ram.data_a[2]
data[3] => altsyncram_7j01:fifo_ram.data_a[3]
data[4] => altsyncram_7j01:fifo_ram.data_a[4]
data[5] => altsyncram_7j01:fifo_ram.data_a[5]
data[6] => altsyncram_7j01:fifo_ram.data_a[6]
data[7] => altsyncram_7j01:fifo_ram.data_a[7]
data[8] => altsyncram_7j01:fifo_ram.data_a[8]
data[9] => altsyncram_7j01:fifo_ram.data_a[9]
data[10] => altsyncram_7j01:fifo_ram.data_a[10]
data[11] => altsyncram_7j01:fifo_ram.data_a[11]
data[12] => altsyncram_7j01:fifo_ram.data_a[12]
data[13] => altsyncram_7j01:fifo_ram.data_a[13]
data[14] => altsyncram_7j01:fifo_ram.data_a[14]
data[15] => altsyncram_7j01:fifo_ram.data_a[15]
data[16] => altsyncram_7j01:fifo_ram.data_a[16]
data[17] => altsyncram_7j01:fifo_ram.data_a[17]
data[18] => altsyncram_7j01:fifo_ram.data_a[18]
data[19] => altsyncram_7j01:fifo_ram.data_a[19]
data[20] => altsyncram_7j01:fifo_ram.data_a[20]
data[21] => altsyncram_7j01:fifo_ram.data_a[21]
data[22] => altsyncram_7j01:fifo_ram.data_a[22]
data[23] => altsyncram_7j01:fifo_ram.data_a[23]
data[24] => altsyncram_7j01:fifo_ram.data_a[24]
data[25] => altsyncram_7j01:fifo_ram.data_a[25]
data[26] => altsyncram_7j01:fifo_ram.data_a[26]
data[27] => altsyncram_7j01:fifo_ram.data_a[27]
data[28] => altsyncram_7j01:fifo_ram.data_a[28]
data[29] => altsyncram_7j01:fifo_ram.data_a[29]
data[30] => altsyncram_7j01:fifo_ram.data_a[30]
data[31] => altsyncram_7j01:fifo_ram.data_a[31]
data[32] => altsyncram_7j01:fifo_ram.data_a[32]
data[33] => altsyncram_7j01:fifo_ram.data_a[33]
data[34] => altsyncram_7j01:fifo_ram.data_a[34]
data[35] => altsyncram_7j01:fifo_ram.data_a[35]
data[36] => altsyncram_7j01:fifo_ram.data_a[36]
q[0] <= altsyncram_7j01:fifo_ram.q_b[0]
q[1] <= altsyncram_7j01:fifo_ram.q_b[1]
q[2] <= altsyncram_7j01:fifo_ram.q_b[2]
q[3] <= altsyncram_7j01:fifo_ram.q_b[3]
q[4] <= altsyncram_7j01:fifo_ram.q_b[4]
q[5] <= altsyncram_7j01:fifo_ram.q_b[5]
q[6] <= altsyncram_7j01:fifo_ram.q_b[6]
q[7] <= altsyncram_7j01:fifo_ram.q_b[7]
q[8] <= altsyncram_7j01:fifo_ram.q_b[8]
q[9] <= altsyncram_7j01:fifo_ram.q_b[9]
q[10] <= altsyncram_7j01:fifo_ram.q_b[10]
q[11] <= altsyncram_7j01:fifo_ram.q_b[11]
q[12] <= altsyncram_7j01:fifo_ram.q_b[12]
q[13] <= altsyncram_7j01:fifo_ram.q_b[13]
q[14] <= altsyncram_7j01:fifo_ram.q_b[14]
q[15] <= altsyncram_7j01:fifo_ram.q_b[15]
q[16] <= altsyncram_7j01:fifo_ram.q_b[16]
q[17] <= altsyncram_7j01:fifo_ram.q_b[17]
q[18] <= altsyncram_7j01:fifo_ram.q_b[18]
q[19] <= altsyncram_7j01:fifo_ram.q_b[19]
q[20] <= altsyncram_7j01:fifo_ram.q_b[20]
q[21] <= altsyncram_7j01:fifo_ram.q_b[21]
q[22] <= altsyncram_7j01:fifo_ram.q_b[22]
q[23] <= altsyncram_7j01:fifo_ram.q_b[23]
q[24] <= altsyncram_7j01:fifo_ram.q_b[24]
q[25] <= altsyncram_7j01:fifo_ram.q_b[25]
q[26] <= altsyncram_7j01:fifo_ram.q_b[26]
q[27] <= altsyncram_7j01:fifo_ram.q_b[27]
q[28] <= altsyncram_7j01:fifo_ram.q_b[28]
q[29] <= altsyncram_7j01:fifo_ram.q_b[29]
q[30] <= altsyncram_7j01:fifo_ram.q_b[30]
q[31] <= altsyncram_7j01:fifo_ram.q_b[31]
q[32] <= altsyncram_7j01:fifo_ram.q_b[32]
q[33] <= altsyncram_7j01:fifo_ram.q_b[33]
q[34] <= altsyncram_7j01:fifo_ram.q_b[34]
q[35] <= altsyncram_7j01:fifo_ram.q_b[35]
q[36] <= altsyncram_7j01:fifo_ram.q_b[36]
rdclk => a_graycounter_g86:rdptr_g1p.clock
rdclk => altsyncram_7j01:fifo_ram.clock1
rdclk => alt_synch_pipe_8u7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_51c:wrptr_g1p.clock
wrclk => a_graycounter_41c:wrptr_gp.clock
wrclk => altsyncram_7j01:fifo_ram.clock0
wrclk => alt_synch_pipe_9u7:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_g86:rdptr_g1p
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_41c:wrptr_gp
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram
address_a[0] => altsyncram_i7e1:altsyncram5.address_b[0]
address_a[1] => altsyncram_i7e1:altsyncram5.address_b[1]
address_a[2] => altsyncram_i7e1:altsyncram5.address_b[2]
address_a[3] => altsyncram_i7e1:altsyncram5.address_b[3]
address_a[4] => altsyncram_i7e1:altsyncram5.address_b[4]
address_a[5] => altsyncram_i7e1:altsyncram5.address_b[5]
address_a[6] => altsyncram_i7e1:altsyncram5.address_b[6]
address_a[7] => altsyncram_i7e1:altsyncram5.address_b[7]
address_b[0] => altsyncram_i7e1:altsyncram5.address_a[0]
address_b[1] => altsyncram_i7e1:altsyncram5.address_a[1]
address_b[2] => altsyncram_i7e1:altsyncram5.address_a[2]
address_b[3] => altsyncram_i7e1:altsyncram5.address_a[3]
address_b[4] => altsyncram_i7e1:altsyncram5.address_a[4]
address_b[5] => altsyncram_i7e1:altsyncram5.address_a[5]
address_b[6] => altsyncram_i7e1:altsyncram5.address_a[6]
address_b[7] => altsyncram_i7e1:altsyncram5.address_a[7]
addressstall_b => altsyncram_i7e1:altsyncram5.addressstall_a
clock0 => altsyncram_i7e1:altsyncram5.clock1
clock1 => altsyncram_i7e1:altsyncram5.clock0
clocken1 => altsyncram_i7e1:altsyncram5.clocken0
data_a[0] => altsyncram_i7e1:altsyncram5.data_b[0]
data_a[1] => altsyncram_i7e1:altsyncram5.data_b[1]
data_a[2] => altsyncram_i7e1:altsyncram5.data_b[2]
data_a[3] => altsyncram_i7e1:altsyncram5.data_b[3]
data_a[4] => altsyncram_i7e1:altsyncram5.data_b[4]
data_a[5] => altsyncram_i7e1:altsyncram5.data_b[5]
data_a[6] => altsyncram_i7e1:altsyncram5.data_b[6]
data_a[7] => altsyncram_i7e1:altsyncram5.data_b[7]
data_a[8] => altsyncram_i7e1:altsyncram5.data_b[8]
data_a[9] => altsyncram_i7e1:altsyncram5.data_b[9]
data_a[10] => altsyncram_i7e1:altsyncram5.data_b[10]
data_a[11] => altsyncram_i7e1:altsyncram5.data_b[11]
data_a[12] => altsyncram_i7e1:altsyncram5.data_b[12]
data_a[13] => altsyncram_i7e1:altsyncram5.data_b[13]
data_a[14] => altsyncram_i7e1:altsyncram5.data_b[14]
data_a[15] => altsyncram_i7e1:altsyncram5.data_b[15]
data_a[16] => altsyncram_i7e1:altsyncram5.data_b[16]
data_a[17] => altsyncram_i7e1:altsyncram5.data_b[17]
data_a[18] => altsyncram_i7e1:altsyncram5.data_b[18]
data_a[19] => altsyncram_i7e1:altsyncram5.data_b[19]
data_a[20] => altsyncram_i7e1:altsyncram5.data_b[20]
data_a[21] => altsyncram_i7e1:altsyncram5.data_b[21]
data_a[22] => altsyncram_i7e1:altsyncram5.data_b[22]
data_a[23] => altsyncram_i7e1:altsyncram5.data_b[23]
data_a[24] => altsyncram_i7e1:altsyncram5.data_b[24]
data_a[25] => altsyncram_i7e1:altsyncram5.data_b[25]
data_a[26] => altsyncram_i7e1:altsyncram5.data_b[26]
data_a[27] => altsyncram_i7e1:altsyncram5.data_b[27]
data_a[28] => altsyncram_i7e1:altsyncram5.data_b[28]
data_a[29] => altsyncram_i7e1:altsyncram5.data_b[29]
data_a[30] => altsyncram_i7e1:altsyncram5.data_b[30]
data_a[31] => altsyncram_i7e1:altsyncram5.data_b[31]
data_a[32] => altsyncram_i7e1:altsyncram5.data_b[32]
data_a[33] => altsyncram_i7e1:altsyncram5.data_b[33]
data_a[34] => altsyncram_i7e1:altsyncram5.data_b[34]
data_a[35] => altsyncram_i7e1:altsyncram5.data_b[35]
data_a[36] => altsyncram_i7e1:altsyncram5.data_b[36]
q_b[0] <= altsyncram_i7e1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_i7e1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_i7e1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_i7e1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_i7e1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_i7e1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_i7e1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_i7e1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_i7e1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_i7e1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_i7e1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_i7e1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_i7e1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_i7e1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_i7e1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_i7e1:altsyncram5.q_a[15]
q_b[16] <= altsyncram_i7e1:altsyncram5.q_a[16]
q_b[17] <= altsyncram_i7e1:altsyncram5.q_a[17]
q_b[18] <= altsyncram_i7e1:altsyncram5.q_a[18]
q_b[19] <= altsyncram_i7e1:altsyncram5.q_a[19]
q_b[20] <= altsyncram_i7e1:altsyncram5.q_a[20]
q_b[21] <= altsyncram_i7e1:altsyncram5.q_a[21]
q_b[22] <= altsyncram_i7e1:altsyncram5.q_a[22]
q_b[23] <= altsyncram_i7e1:altsyncram5.q_a[23]
q_b[24] <= altsyncram_i7e1:altsyncram5.q_a[24]
q_b[25] <= altsyncram_i7e1:altsyncram5.q_a[25]
q_b[26] <= altsyncram_i7e1:altsyncram5.q_a[26]
q_b[27] <= altsyncram_i7e1:altsyncram5.q_a[27]
q_b[28] <= altsyncram_i7e1:altsyncram5.q_a[28]
q_b[29] <= altsyncram_i7e1:altsyncram5.q_a[29]
q_b[30] <= altsyncram_i7e1:altsyncram5.q_a[30]
q_b[31] <= altsyncram_i7e1:altsyncram5.q_a[31]
q_b[32] <= altsyncram_i7e1:altsyncram5.q_a[32]
q_b[33] <= altsyncram_i7e1:altsyncram5.q_a[33]
q_b[34] <= altsyncram_i7e1:altsyncram5.q_a[34]
q_b[35] <= altsyncram_i7e1:altsyncram5.q_a[35]
q_b[36] <= altsyncram_i7e1:altsyncram5.q_a[36]
wren_a => altsyncram_i7e1:altsyncram5.clocken1
wren_a => altsyncram_i7e1:altsyncram5.wren_b


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram|altsyncram_i7e1:altsyncram5
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[0] => ram_block6a16.PORTAADDR
address_a[0] => ram_block6a17.PORTAADDR
address_a[0] => ram_block6a18.PORTAADDR
address_a[0] => ram_block6a19.PORTAADDR
address_a[0] => ram_block6a20.PORTAADDR
address_a[0] => ram_block6a21.PORTAADDR
address_a[0] => ram_block6a22.PORTAADDR
address_a[0] => ram_block6a23.PORTAADDR
address_a[0] => ram_block6a24.PORTAADDR
address_a[0] => ram_block6a25.PORTAADDR
address_a[0] => ram_block6a26.PORTAADDR
address_a[0] => ram_block6a27.PORTAADDR
address_a[0] => ram_block6a28.PORTAADDR
address_a[0] => ram_block6a29.PORTAADDR
address_a[0] => ram_block6a30.PORTAADDR
address_a[0] => ram_block6a31.PORTAADDR
address_a[0] => ram_block6a32.PORTAADDR
address_a[0] => ram_block6a33.PORTAADDR
address_a[0] => ram_block6a34.PORTAADDR
address_a[0] => ram_block6a35.PORTAADDR
address_a[0] => ram_block6a36.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[1] => ram_block6a16.PORTAADDR1
address_a[1] => ram_block6a17.PORTAADDR1
address_a[1] => ram_block6a18.PORTAADDR1
address_a[1] => ram_block6a19.PORTAADDR1
address_a[1] => ram_block6a20.PORTAADDR1
address_a[1] => ram_block6a21.PORTAADDR1
address_a[1] => ram_block6a22.PORTAADDR1
address_a[1] => ram_block6a23.PORTAADDR1
address_a[1] => ram_block6a24.PORTAADDR1
address_a[1] => ram_block6a25.PORTAADDR1
address_a[1] => ram_block6a26.PORTAADDR1
address_a[1] => ram_block6a27.PORTAADDR1
address_a[1] => ram_block6a28.PORTAADDR1
address_a[1] => ram_block6a29.PORTAADDR1
address_a[1] => ram_block6a30.PORTAADDR1
address_a[1] => ram_block6a31.PORTAADDR1
address_a[1] => ram_block6a32.PORTAADDR1
address_a[1] => ram_block6a33.PORTAADDR1
address_a[1] => ram_block6a34.PORTAADDR1
address_a[1] => ram_block6a35.PORTAADDR1
address_a[1] => ram_block6a36.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[2] => ram_block6a16.PORTAADDR2
address_a[2] => ram_block6a17.PORTAADDR2
address_a[2] => ram_block6a18.PORTAADDR2
address_a[2] => ram_block6a19.PORTAADDR2
address_a[2] => ram_block6a20.PORTAADDR2
address_a[2] => ram_block6a21.PORTAADDR2
address_a[2] => ram_block6a22.PORTAADDR2
address_a[2] => ram_block6a23.PORTAADDR2
address_a[2] => ram_block6a24.PORTAADDR2
address_a[2] => ram_block6a25.PORTAADDR2
address_a[2] => ram_block6a26.PORTAADDR2
address_a[2] => ram_block6a27.PORTAADDR2
address_a[2] => ram_block6a28.PORTAADDR2
address_a[2] => ram_block6a29.PORTAADDR2
address_a[2] => ram_block6a30.PORTAADDR2
address_a[2] => ram_block6a31.PORTAADDR2
address_a[2] => ram_block6a32.PORTAADDR2
address_a[2] => ram_block6a33.PORTAADDR2
address_a[2] => ram_block6a34.PORTAADDR2
address_a[2] => ram_block6a35.PORTAADDR2
address_a[2] => ram_block6a36.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[3] => ram_block6a16.PORTAADDR3
address_a[3] => ram_block6a17.PORTAADDR3
address_a[3] => ram_block6a18.PORTAADDR3
address_a[3] => ram_block6a19.PORTAADDR3
address_a[3] => ram_block6a20.PORTAADDR3
address_a[3] => ram_block6a21.PORTAADDR3
address_a[3] => ram_block6a22.PORTAADDR3
address_a[3] => ram_block6a23.PORTAADDR3
address_a[3] => ram_block6a24.PORTAADDR3
address_a[3] => ram_block6a25.PORTAADDR3
address_a[3] => ram_block6a26.PORTAADDR3
address_a[3] => ram_block6a27.PORTAADDR3
address_a[3] => ram_block6a28.PORTAADDR3
address_a[3] => ram_block6a29.PORTAADDR3
address_a[3] => ram_block6a30.PORTAADDR3
address_a[3] => ram_block6a31.PORTAADDR3
address_a[3] => ram_block6a32.PORTAADDR3
address_a[3] => ram_block6a33.PORTAADDR3
address_a[3] => ram_block6a34.PORTAADDR3
address_a[3] => ram_block6a35.PORTAADDR3
address_a[3] => ram_block6a36.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[4] => ram_block6a16.PORTAADDR4
address_a[4] => ram_block6a17.PORTAADDR4
address_a[4] => ram_block6a18.PORTAADDR4
address_a[4] => ram_block6a19.PORTAADDR4
address_a[4] => ram_block6a20.PORTAADDR4
address_a[4] => ram_block6a21.PORTAADDR4
address_a[4] => ram_block6a22.PORTAADDR4
address_a[4] => ram_block6a23.PORTAADDR4
address_a[4] => ram_block6a24.PORTAADDR4
address_a[4] => ram_block6a25.PORTAADDR4
address_a[4] => ram_block6a26.PORTAADDR4
address_a[4] => ram_block6a27.PORTAADDR4
address_a[4] => ram_block6a28.PORTAADDR4
address_a[4] => ram_block6a29.PORTAADDR4
address_a[4] => ram_block6a30.PORTAADDR4
address_a[4] => ram_block6a31.PORTAADDR4
address_a[4] => ram_block6a32.PORTAADDR4
address_a[4] => ram_block6a33.PORTAADDR4
address_a[4] => ram_block6a34.PORTAADDR4
address_a[4] => ram_block6a35.PORTAADDR4
address_a[4] => ram_block6a36.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[5] => ram_block6a16.PORTAADDR5
address_a[5] => ram_block6a17.PORTAADDR5
address_a[5] => ram_block6a18.PORTAADDR5
address_a[5] => ram_block6a19.PORTAADDR5
address_a[5] => ram_block6a20.PORTAADDR5
address_a[5] => ram_block6a21.PORTAADDR5
address_a[5] => ram_block6a22.PORTAADDR5
address_a[5] => ram_block6a23.PORTAADDR5
address_a[5] => ram_block6a24.PORTAADDR5
address_a[5] => ram_block6a25.PORTAADDR5
address_a[5] => ram_block6a26.PORTAADDR5
address_a[5] => ram_block6a27.PORTAADDR5
address_a[5] => ram_block6a28.PORTAADDR5
address_a[5] => ram_block6a29.PORTAADDR5
address_a[5] => ram_block6a30.PORTAADDR5
address_a[5] => ram_block6a31.PORTAADDR5
address_a[5] => ram_block6a32.PORTAADDR5
address_a[5] => ram_block6a33.PORTAADDR5
address_a[5] => ram_block6a34.PORTAADDR5
address_a[5] => ram_block6a35.PORTAADDR5
address_a[5] => ram_block6a36.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[6] => ram_block6a16.PORTAADDR6
address_a[6] => ram_block6a17.PORTAADDR6
address_a[6] => ram_block6a18.PORTAADDR6
address_a[6] => ram_block6a19.PORTAADDR6
address_a[6] => ram_block6a20.PORTAADDR6
address_a[6] => ram_block6a21.PORTAADDR6
address_a[6] => ram_block6a22.PORTAADDR6
address_a[6] => ram_block6a23.PORTAADDR6
address_a[6] => ram_block6a24.PORTAADDR6
address_a[6] => ram_block6a25.PORTAADDR6
address_a[6] => ram_block6a26.PORTAADDR6
address_a[6] => ram_block6a27.PORTAADDR6
address_a[6] => ram_block6a28.PORTAADDR6
address_a[6] => ram_block6a29.PORTAADDR6
address_a[6] => ram_block6a30.PORTAADDR6
address_a[6] => ram_block6a31.PORTAADDR6
address_a[6] => ram_block6a32.PORTAADDR6
address_a[6] => ram_block6a33.PORTAADDR6
address_a[6] => ram_block6a34.PORTAADDR6
address_a[6] => ram_block6a35.PORTAADDR6
address_a[6] => ram_block6a36.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[7] => ram_block6a16.PORTAADDR7
address_a[7] => ram_block6a17.PORTAADDR7
address_a[7] => ram_block6a18.PORTAADDR7
address_a[7] => ram_block6a19.PORTAADDR7
address_a[7] => ram_block6a20.PORTAADDR7
address_a[7] => ram_block6a21.PORTAADDR7
address_a[7] => ram_block6a22.PORTAADDR7
address_a[7] => ram_block6a23.PORTAADDR7
address_a[7] => ram_block6a24.PORTAADDR7
address_a[7] => ram_block6a25.PORTAADDR7
address_a[7] => ram_block6a26.PORTAADDR7
address_a[7] => ram_block6a27.PORTAADDR7
address_a[7] => ram_block6a28.PORTAADDR7
address_a[7] => ram_block6a29.PORTAADDR7
address_a[7] => ram_block6a30.PORTAADDR7
address_a[7] => ram_block6a31.PORTAADDR7
address_a[7] => ram_block6a32.PORTAADDR7
address_a[7] => ram_block6a33.PORTAADDR7
address_a[7] => ram_block6a34.PORTAADDR7
address_a[7] => ram_block6a35.PORTAADDR7
address_a[7] => ram_block6a36.PORTAADDR7
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[0] => ram_block6a16.PORTBADDR
address_b[0] => ram_block6a17.PORTBADDR
address_b[0] => ram_block6a18.PORTBADDR
address_b[0] => ram_block6a19.PORTBADDR
address_b[0] => ram_block6a20.PORTBADDR
address_b[0] => ram_block6a21.PORTBADDR
address_b[0] => ram_block6a22.PORTBADDR
address_b[0] => ram_block6a23.PORTBADDR
address_b[0] => ram_block6a24.PORTBADDR
address_b[0] => ram_block6a25.PORTBADDR
address_b[0] => ram_block6a26.PORTBADDR
address_b[0] => ram_block6a27.PORTBADDR
address_b[0] => ram_block6a28.PORTBADDR
address_b[0] => ram_block6a29.PORTBADDR
address_b[0] => ram_block6a30.PORTBADDR
address_b[0] => ram_block6a31.PORTBADDR
address_b[0] => ram_block6a32.PORTBADDR
address_b[0] => ram_block6a33.PORTBADDR
address_b[0] => ram_block6a34.PORTBADDR
address_b[0] => ram_block6a35.PORTBADDR
address_b[0] => ram_block6a36.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[1] => ram_block6a16.PORTBADDR1
address_b[1] => ram_block6a17.PORTBADDR1
address_b[1] => ram_block6a18.PORTBADDR1
address_b[1] => ram_block6a19.PORTBADDR1
address_b[1] => ram_block6a20.PORTBADDR1
address_b[1] => ram_block6a21.PORTBADDR1
address_b[1] => ram_block6a22.PORTBADDR1
address_b[1] => ram_block6a23.PORTBADDR1
address_b[1] => ram_block6a24.PORTBADDR1
address_b[1] => ram_block6a25.PORTBADDR1
address_b[1] => ram_block6a26.PORTBADDR1
address_b[1] => ram_block6a27.PORTBADDR1
address_b[1] => ram_block6a28.PORTBADDR1
address_b[1] => ram_block6a29.PORTBADDR1
address_b[1] => ram_block6a30.PORTBADDR1
address_b[1] => ram_block6a31.PORTBADDR1
address_b[1] => ram_block6a32.PORTBADDR1
address_b[1] => ram_block6a33.PORTBADDR1
address_b[1] => ram_block6a34.PORTBADDR1
address_b[1] => ram_block6a35.PORTBADDR1
address_b[1] => ram_block6a36.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[2] => ram_block6a16.PORTBADDR2
address_b[2] => ram_block6a17.PORTBADDR2
address_b[2] => ram_block6a18.PORTBADDR2
address_b[2] => ram_block6a19.PORTBADDR2
address_b[2] => ram_block6a20.PORTBADDR2
address_b[2] => ram_block6a21.PORTBADDR2
address_b[2] => ram_block6a22.PORTBADDR2
address_b[2] => ram_block6a23.PORTBADDR2
address_b[2] => ram_block6a24.PORTBADDR2
address_b[2] => ram_block6a25.PORTBADDR2
address_b[2] => ram_block6a26.PORTBADDR2
address_b[2] => ram_block6a27.PORTBADDR2
address_b[2] => ram_block6a28.PORTBADDR2
address_b[2] => ram_block6a29.PORTBADDR2
address_b[2] => ram_block6a30.PORTBADDR2
address_b[2] => ram_block6a31.PORTBADDR2
address_b[2] => ram_block6a32.PORTBADDR2
address_b[2] => ram_block6a33.PORTBADDR2
address_b[2] => ram_block6a34.PORTBADDR2
address_b[2] => ram_block6a35.PORTBADDR2
address_b[2] => ram_block6a36.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[3] => ram_block6a16.PORTBADDR3
address_b[3] => ram_block6a17.PORTBADDR3
address_b[3] => ram_block6a18.PORTBADDR3
address_b[3] => ram_block6a19.PORTBADDR3
address_b[3] => ram_block6a20.PORTBADDR3
address_b[3] => ram_block6a21.PORTBADDR3
address_b[3] => ram_block6a22.PORTBADDR3
address_b[3] => ram_block6a23.PORTBADDR3
address_b[3] => ram_block6a24.PORTBADDR3
address_b[3] => ram_block6a25.PORTBADDR3
address_b[3] => ram_block6a26.PORTBADDR3
address_b[3] => ram_block6a27.PORTBADDR3
address_b[3] => ram_block6a28.PORTBADDR3
address_b[3] => ram_block6a29.PORTBADDR3
address_b[3] => ram_block6a30.PORTBADDR3
address_b[3] => ram_block6a31.PORTBADDR3
address_b[3] => ram_block6a32.PORTBADDR3
address_b[3] => ram_block6a33.PORTBADDR3
address_b[3] => ram_block6a34.PORTBADDR3
address_b[3] => ram_block6a35.PORTBADDR3
address_b[3] => ram_block6a36.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[4] => ram_block6a16.PORTBADDR4
address_b[4] => ram_block6a17.PORTBADDR4
address_b[4] => ram_block6a18.PORTBADDR4
address_b[4] => ram_block6a19.PORTBADDR4
address_b[4] => ram_block6a20.PORTBADDR4
address_b[4] => ram_block6a21.PORTBADDR4
address_b[4] => ram_block6a22.PORTBADDR4
address_b[4] => ram_block6a23.PORTBADDR4
address_b[4] => ram_block6a24.PORTBADDR4
address_b[4] => ram_block6a25.PORTBADDR4
address_b[4] => ram_block6a26.PORTBADDR4
address_b[4] => ram_block6a27.PORTBADDR4
address_b[4] => ram_block6a28.PORTBADDR4
address_b[4] => ram_block6a29.PORTBADDR4
address_b[4] => ram_block6a30.PORTBADDR4
address_b[4] => ram_block6a31.PORTBADDR4
address_b[4] => ram_block6a32.PORTBADDR4
address_b[4] => ram_block6a33.PORTBADDR4
address_b[4] => ram_block6a34.PORTBADDR4
address_b[4] => ram_block6a35.PORTBADDR4
address_b[4] => ram_block6a36.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[5] => ram_block6a16.PORTBADDR5
address_b[5] => ram_block6a17.PORTBADDR5
address_b[5] => ram_block6a18.PORTBADDR5
address_b[5] => ram_block6a19.PORTBADDR5
address_b[5] => ram_block6a20.PORTBADDR5
address_b[5] => ram_block6a21.PORTBADDR5
address_b[5] => ram_block6a22.PORTBADDR5
address_b[5] => ram_block6a23.PORTBADDR5
address_b[5] => ram_block6a24.PORTBADDR5
address_b[5] => ram_block6a25.PORTBADDR5
address_b[5] => ram_block6a26.PORTBADDR5
address_b[5] => ram_block6a27.PORTBADDR5
address_b[5] => ram_block6a28.PORTBADDR5
address_b[5] => ram_block6a29.PORTBADDR5
address_b[5] => ram_block6a30.PORTBADDR5
address_b[5] => ram_block6a31.PORTBADDR5
address_b[5] => ram_block6a32.PORTBADDR5
address_b[5] => ram_block6a33.PORTBADDR5
address_b[5] => ram_block6a34.PORTBADDR5
address_b[5] => ram_block6a35.PORTBADDR5
address_b[5] => ram_block6a36.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[6] => ram_block6a16.PORTBADDR6
address_b[6] => ram_block6a17.PORTBADDR6
address_b[6] => ram_block6a18.PORTBADDR6
address_b[6] => ram_block6a19.PORTBADDR6
address_b[6] => ram_block6a20.PORTBADDR6
address_b[6] => ram_block6a21.PORTBADDR6
address_b[6] => ram_block6a22.PORTBADDR6
address_b[6] => ram_block6a23.PORTBADDR6
address_b[6] => ram_block6a24.PORTBADDR6
address_b[6] => ram_block6a25.PORTBADDR6
address_b[6] => ram_block6a26.PORTBADDR6
address_b[6] => ram_block6a27.PORTBADDR6
address_b[6] => ram_block6a28.PORTBADDR6
address_b[6] => ram_block6a29.PORTBADDR6
address_b[6] => ram_block6a30.PORTBADDR6
address_b[6] => ram_block6a31.PORTBADDR6
address_b[6] => ram_block6a32.PORTBADDR6
address_b[6] => ram_block6a33.PORTBADDR6
address_b[6] => ram_block6a34.PORTBADDR6
address_b[6] => ram_block6a35.PORTBADDR6
address_b[6] => ram_block6a36.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[7] => ram_block6a16.PORTBADDR7
address_b[7] => ram_block6a17.PORTBADDR7
address_b[7] => ram_block6a18.PORTBADDR7
address_b[7] => ram_block6a19.PORTBADDR7
address_b[7] => ram_block6a20.PORTBADDR7
address_b[7] => ram_block6a21.PORTBADDR7
address_b[7] => ram_block6a22.PORTBADDR7
address_b[7] => ram_block6a23.PORTBADDR7
address_b[7] => ram_block6a24.PORTBADDR7
address_b[7] => ram_block6a25.PORTBADDR7
address_b[7] => ram_block6a26.PORTBADDR7
address_b[7] => ram_block6a27.PORTBADDR7
address_b[7] => ram_block6a28.PORTBADDR7
address_b[7] => ram_block6a29.PORTBADDR7
address_b[7] => ram_block6a30.PORTBADDR7
address_b[7] => ram_block6a31.PORTBADDR7
address_b[7] => ram_block6a32.PORTBADDR7
address_b[7] => ram_block6a33.PORTBADDR7
address_b[7] => ram_block6a34.PORTBADDR7
address_b[7] => ram_block6a35.PORTBADDR7
address_b[7] => ram_block6a36.PORTBADDR7
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
addressstall_a => ram_block6a16.PORTAADDRSTALL
addressstall_a => ram_block6a17.PORTAADDRSTALL
addressstall_a => ram_block6a18.PORTAADDRSTALL
addressstall_a => ram_block6a19.PORTAADDRSTALL
addressstall_a => ram_block6a20.PORTAADDRSTALL
addressstall_a => ram_block6a21.PORTAADDRSTALL
addressstall_a => ram_block6a22.PORTAADDRSTALL
addressstall_a => ram_block6a23.PORTAADDRSTALL
addressstall_a => ram_block6a24.PORTAADDRSTALL
addressstall_a => ram_block6a25.PORTAADDRSTALL
addressstall_a => ram_block6a26.PORTAADDRSTALL
addressstall_a => ram_block6a27.PORTAADDRSTALL
addressstall_a => ram_block6a28.PORTAADDRSTALL
addressstall_a => ram_block6a29.PORTAADDRSTALL
addressstall_a => ram_block6a30.PORTAADDRSTALL
addressstall_a => ram_block6a31.PORTAADDRSTALL
addressstall_a => ram_block6a32.PORTAADDRSTALL
addressstall_a => ram_block6a33.PORTAADDRSTALL
addressstall_a => ram_block6a34.PORTAADDRSTALL
addressstall_a => ram_block6a35.PORTAADDRSTALL
addressstall_a => ram_block6a36.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock0 => ram_block6a16.CLK0
clock0 => ram_block6a17.CLK0
clock0 => ram_block6a18.CLK0
clock0 => ram_block6a19.CLK0
clock0 => ram_block6a20.CLK0
clock0 => ram_block6a21.CLK0
clock0 => ram_block6a22.CLK0
clock0 => ram_block6a23.CLK0
clock0 => ram_block6a24.CLK0
clock0 => ram_block6a25.CLK0
clock0 => ram_block6a26.CLK0
clock0 => ram_block6a27.CLK0
clock0 => ram_block6a28.CLK0
clock0 => ram_block6a29.CLK0
clock0 => ram_block6a30.CLK0
clock0 => ram_block6a31.CLK0
clock0 => ram_block6a32.CLK0
clock0 => ram_block6a33.CLK0
clock0 => ram_block6a34.CLK0
clock0 => ram_block6a35.CLK0
clock0 => ram_block6a36.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clock1 => ram_block6a16.CLK1
clock1 => ram_block6a17.CLK1
clock1 => ram_block6a18.CLK1
clock1 => ram_block6a19.CLK1
clock1 => ram_block6a20.CLK1
clock1 => ram_block6a21.CLK1
clock1 => ram_block6a22.CLK1
clock1 => ram_block6a23.CLK1
clock1 => ram_block6a24.CLK1
clock1 => ram_block6a25.CLK1
clock1 => ram_block6a26.CLK1
clock1 => ram_block6a27.CLK1
clock1 => ram_block6a28.CLK1
clock1 => ram_block6a29.CLK1
clock1 => ram_block6a30.CLK1
clock1 => ram_block6a31.CLK1
clock1 => ram_block6a32.CLK1
clock1 => ram_block6a33.CLK1
clock1 => ram_block6a34.CLK1
clock1 => ram_block6a35.CLK1
clock1 => ram_block6a36.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken0 => ram_block6a16.ENA0
clocken0 => ram_block6a17.ENA0
clocken0 => ram_block6a18.ENA0
clocken0 => ram_block6a19.ENA0
clocken0 => ram_block6a20.ENA0
clocken0 => ram_block6a21.ENA0
clocken0 => ram_block6a22.ENA0
clocken0 => ram_block6a23.ENA0
clocken0 => ram_block6a24.ENA0
clocken0 => ram_block6a25.ENA0
clocken0 => ram_block6a26.ENA0
clocken0 => ram_block6a27.ENA0
clocken0 => ram_block6a28.ENA0
clocken0 => ram_block6a29.ENA0
clocken0 => ram_block6a30.ENA0
clocken0 => ram_block6a31.ENA0
clocken0 => ram_block6a32.ENA0
clocken0 => ram_block6a33.ENA0
clocken0 => ram_block6a34.ENA0
clocken0 => ram_block6a35.ENA0
clocken0 => ram_block6a36.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
clocken1 => ram_block6a16.ENA1
clocken1 => ram_block6a17.ENA1
clocken1 => ram_block6a18.ENA1
clocken1 => ram_block6a19.ENA1
clocken1 => ram_block6a20.ENA1
clocken1 => ram_block6a21.ENA1
clocken1 => ram_block6a22.ENA1
clocken1 => ram_block6a23.ENA1
clocken1 => ram_block6a24.ENA1
clocken1 => ram_block6a25.ENA1
clocken1 => ram_block6a26.ENA1
clocken1 => ram_block6a27.ENA1
clocken1 => ram_block6a28.ENA1
clocken1 => ram_block6a29.ENA1
clocken1 => ram_block6a30.ENA1
clocken1 => ram_block6a31.ENA1
clocken1 => ram_block6a32.ENA1
clocken1 => ram_block6a33.ENA1
clocken1 => ram_block6a34.ENA1
clocken1 => ram_block6a35.ENA1
clocken1 => ram_block6a36.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_a[16] => ram_block6a16.PORTADATAIN
data_a[17] => ram_block6a17.PORTADATAIN
data_a[18] => ram_block6a18.PORTADATAIN
data_a[19] => ram_block6a19.PORTADATAIN
data_a[20] => ram_block6a20.PORTADATAIN
data_a[21] => ram_block6a21.PORTADATAIN
data_a[22] => ram_block6a22.PORTADATAIN
data_a[23] => ram_block6a23.PORTADATAIN
data_a[24] => ram_block6a24.PORTADATAIN
data_a[25] => ram_block6a25.PORTADATAIN
data_a[26] => ram_block6a26.PORTADATAIN
data_a[27] => ram_block6a27.PORTADATAIN
data_a[28] => ram_block6a28.PORTADATAIN
data_a[29] => ram_block6a29.PORTADATAIN
data_a[30] => ram_block6a30.PORTADATAIN
data_a[31] => ram_block6a31.PORTADATAIN
data_a[32] => ram_block6a32.PORTADATAIN
data_a[33] => ram_block6a33.PORTADATAIN
data_a[34] => ram_block6a34.PORTADATAIN
data_a[35] => ram_block6a35.PORTADATAIN
data_a[36] => ram_block6a36.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
data_b[16] => ram_block6a16.PORTBDATAIN
data_b[17] => ram_block6a17.PORTBDATAIN
data_b[18] => ram_block6a18.PORTBDATAIN
data_b[19] => ram_block6a19.PORTBDATAIN
data_b[20] => ram_block6a20.PORTBDATAIN
data_b[21] => ram_block6a21.PORTBDATAIN
data_b[22] => ram_block6a22.PORTBDATAIN
data_b[23] => ram_block6a23.PORTBDATAIN
data_b[24] => ram_block6a24.PORTBDATAIN
data_b[25] => ram_block6a25.PORTBDATAIN
data_b[26] => ram_block6a26.PORTBDATAIN
data_b[27] => ram_block6a27.PORTBDATAIN
data_b[28] => ram_block6a28.PORTBDATAIN
data_b[29] => ram_block6a29.PORTBDATAIN
data_b[30] => ram_block6a30.PORTBDATAIN
data_b[31] => ram_block6a31.PORTBDATAIN
data_b[32] => ram_block6a32.PORTBDATAIN
data_b[33] => ram_block6a33.PORTBDATAIN
data_b[34] => ram_block6a34.PORTBDATAIN
data_b[35] => ram_block6a35.PORTBDATAIN
data_b[36] => ram_block6a36.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_a[16] <= ram_block6a16.PORTADATAOUT
q_a[17] <= ram_block6a17.PORTADATAOUT
q_a[18] <= ram_block6a18.PORTADATAOUT
q_a[19] <= ram_block6a19.PORTADATAOUT
q_a[20] <= ram_block6a20.PORTADATAOUT
q_a[21] <= ram_block6a21.PORTADATAOUT
q_a[22] <= ram_block6a22.PORTADATAOUT
q_a[23] <= ram_block6a23.PORTADATAOUT
q_a[24] <= ram_block6a24.PORTADATAOUT
q_a[25] <= ram_block6a25.PORTADATAOUT
q_a[26] <= ram_block6a26.PORTADATAOUT
q_a[27] <= ram_block6a27.PORTADATAOUT
q_a[28] <= ram_block6a28.PORTADATAOUT
q_a[29] <= ram_block6a29.PORTADATAOUT
q_a[30] <= ram_block6a30.PORTADATAOUT
q_a[31] <= ram_block6a31.PORTADATAOUT
q_a[32] <= ram_block6a32.PORTADATAOUT
q_a[33] <= ram_block6a33.PORTADATAOUT
q_a[34] <= ram_block6a34.PORTADATAOUT
q_a[35] <= ram_block6a35.PORTADATAOUT
q_a[36] <= ram_block6a36.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
q_b[16] <= ram_block6a16.PORTBDATAOUT
q_b[17] <= ram_block6a17.PORTBDATAOUT
q_b[18] <= ram_block6a18.PORTBDATAOUT
q_b[19] <= ram_block6a19.PORTBDATAOUT
q_b[20] <= ram_block6a20.PORTBDATAOUT
q_b[21] <= ram_block6a21.PORTBDATAOUT
q_b[22] <= ram_block6a22.PORTBDATAOUT
q_b[23] <= ram_block6a23.PORTBDATAOUT
q_b[24] <= ram_block6a24.PORTBDATAOUT
q_b[25] <= ram_block6a25.PORTBDATAOUT
q_b[26] <= ram_block6a26.PORTBDATAOUT
q_b[27] <= ram_block6a27.PORTBDATAOUT
q_b[28] <= ram_block6a28.PORTBDATAOUT
q_b[29] <= ram_block6a29.PORTBDATAOUT
q_b[30] <= ram_block6a30.PORTBDATAOUT
q_b[31] <= ram_block6a31.PORTBDATAOUT
q_b[32] <= ram_block6a32.PORTBDATAOUT
q_b[33] <= ram_block6a33.PORTBDATAOUT
q_b[34] <= ram_block6a34.PORTBDATAOUT
q_b[35] <= ram_block6a35.PORTBDATAOUT
q_b[36] <= ram_block6a36.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_a => ram_block6a16.PORTAWE
wren_a => ram_block6a17.PORTAWE
wren_a => ram_block6a18.PORTAWE
wren_a => ram_block6a19.PORTAWE
wren_a => ram_block6a20.PORTAWE
wren_a => ram_block6a21.PORTAWE
wren_a => ram_block6a22.PORTAWE
wren_a => ram_block6a23.PORTAWE
wren_a => ram_block6a24.PORTAWE
wren_a => ram_block6a25.PORTAWE
wren_a => ram_block6a26.PORTAWE
wren_a => ram_block6a27.PORTAWE
wren_a => ram_block6a28.PORTAWE
wren_a => ram_block6a29.PORTAWE
wren_a => ram_block6a30.PORTAWE
wren_a => ram_block6a31.PORTAWE
wren_a => ram_block6a32.PORTAWE
wren_a => ram_block6a33.PORTAWE
wren_a => ram_block6a34.PORTAWE
wren_a => ram_block6a35.PORTAWE
wren_a => ram_block6a36.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE
wren_b => ram_block6a16.PORTBRE
wren_b => ram_block6a17.PORTBRE
wren_b => ram_block6a18.PORTBRE
wren_b => ram_block6a19.PORTBRE
wren_b => ram_block6a20.PORTBRE
wren_b => ram_block6a21.PORTBRE
wren_b => ram_block6a22.PORTBRE
wren_b => ram_block6a23.PORTBRE
wren_b => ram_block6a24.PORTBRE
wren_b => ram_block6a25.PORTBRE
wren_b => ram_block6a26.PORTBRE
wren_b => ram_block6a27.PORTBRE
wren_b => ram_block6a28.PORTBRE
wren_b => ram_block6a29.PORTBRE
wren_b => ram_block6a30.PORTBRE
wren_b => ram_block6a31.PORTBRE
wren_b => ram_block6a32.PORTBRE
wren_b => ram_block6a33.PORTBRE
wren_b => ram_block6a34.PORTBRE
wren_b => ram_block6a35.PORTBRE
wren_b => ram_block6a36.PORTBRE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|dffpipe_c2e:rdaclr
clock => dffe7a[0].CLK
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp
clock => dffpipe_2v8:dffpipe8.clock
d[0] => dffpipe_2v8:dffpipe8.d[0]
d[1] => dffpipe_2v8:dffpipe8.d[1]
d[2] => dffpipe_2v8:dffpipe8.d[2]
d[3] => dffpipe_2v8:dffpipe8.d[3]
d[4] => dffpipe_2v8:dffpipe8.d[4]
d[5] => dffpipe_2v8:dffpipe8.d[5]
d[6] => dffpipe_2v8:dffpipe8.d[6]
d[7] => dffpipe_2v8:dffpipe8.d[7]
d[8] => dffpipe_2v8:dffpipe8.d[8]
q[0] <= dffpipe_2v8:dffpipe8.q[0]
q[1] <= dffpipe_2v8:dffpipe8.q[1]
q[2] <= dffpipe_2v8:dffpipe8.q[2]
q[3] <= dffpipe_2v8:dffpipe8.q[3]
q[4] <= dffpipe_2v8:dffpipe8.q[4]
q[5] <= dffpipe_2v8:dffpipe8.q[5]
q[6] <= dffpipe_2v8:dffpipe8.q[6]
q[7] <= dffpipe_2v8:dffpipe8.q[7]
q[8] <= dffpipe_2v8:dffpipe8.q[8]


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe8
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp
clock => dffpipe_3v8:dffpipe11.clock
d[0] => dffpipe_3v8:dffpipe11.d[0]
d[1] => dffpipe_3v8:dffpipe11.d[1]
d[2] => dffpipe_3v8:dffpipe11.d[2]
d[3] => dffpipe_3v8:dffpipe11.d[3]
d[4] => dffpipe_3v8:dffpipe11.d[4]
d[5] => dffpipe_3v8:dffpipe11.d[5]
d[6] => dffpipe_3v8:dffpipe11.d[6]
d[7] => dffpipe_3v8:dffpipe11.d[7]
d[8] => dffpipe_3v8:dffpipe11.d[8]
q[0] <= dffpipe_3v8:dffpipe11.q[0]
q[1] <= dffpipe_3v8:dffpipe11.q[1]
q[2] <= dffpipe_3v8:dffpipe11.q[2]
q[3] <= dffpipe_3v8:dffpipe11.q[3]
q[4] <= dffpipe_3v8:dffpipe11.q[4]
q[5] <= dffpipe_3v8:dffpipe11.q[5]
q[6] <= dffpipe_3v8:dffpipe11.q[6]
q[7] <= dffpipe_3v8:dffpipe11.q[7]
q[8] <= dffpipe_3v8:dffpipe11.q[8]


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe11
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|cmpr_t16:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[8] => data_wire[6].IN0
datab[8] => data_wire[6].IN1


|LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|cmpr_t16:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[8] => data_wire[6].IN0
datab[8] => data_wire[6].IN1


|LAB_DESIGN|EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL
CLK => reg_fifo_af.CLK
CLK => reg_fifo_ff.CLK
CLK => reg_fifo_rst_n.CLK
CLK => reg_fifo_rst_n_dup.CLK
CLK => reg_fifo_cs_n.CLK
CLK => reg_fifo_en.CLK
CLK => reg_fifo_wr.CLK
CLK => reg_fifo_data[35].CLK
CLK => reg_fifo_data[34].CLK
CLK => reg_fifo_data[33].CLK
CLK => reg_fifo_data[32].CLK
CLK => reg_fifo_data[31].CLK
CLK => reg_fifo_data[30].CLK
CLK => reg_fifo_data[29].CLK
CLK => reg_fifo_data[28].CLK
CLK => reg_fifo_data[27].CLK
CLK => reg_fifo_data[26].CLK
CLK => reg_fifo_data[25].CLK
CLK => reg_fifo_data[24].CLK
CLK => reg_fifo_data[23].CLK
CLK => reg_fifo_data[22].CLK
CLK => reg_fifo_data[21].CLK
CLK => reg_fifo_data[20].CLK
CLK => reg_fifo_data[19].CLK
CLK => reg_fifo_data[18].CLK
CLK => reg_fifo_data[17].CLK
CLK => reg_fifo_data[16].CLK
CLK => reg_fifo_data[15].CLK
CLK => reg_fifo_data[14].CLK
CLK => reg_fifo_data[13].CLK
CLK => reg_fifo_data[12].CLK
CLK => reg_fifo_data[11].CLK
CLK => reg_fifo_data[10].CLK
CLK => reg_fifo_data[9].CLK
CLK => reg_fifo_data[8].CLK
CLK => reg_fifo_data[7].CLK
CLK => reg_fifo_data[6].CLK
CLK => reg_fifo_data[5].CLK
CLK => reg_fifo_data[4].CLK
CLK => reg_fifo_data[3].CLK
CLK => reg_fifo_data[2].CLK
CLK => reg_fifo_data[1].CLK
CLK => reg_fifo_data[0].CLK
RESET => reg_fifo_af.ACLR
RESET => reg_fifo_ff.ACLR
RESET => reg_fifo_rst_n.ACLR
RESET => reg_fifo_rst_n_dup.ACLR
RESET => reg_fifo_cs_n.PRESET
RESET => reg_fifo_en.ACLR
RESET => reg_fifo_wr.ACLR
RESET => reg_fifo_data[35].ACLR
RESET => reg_fifo_data[34].ACLR
RESET => reg_fifo_data[33].ACLR
RESET => reg_fifo_data[32].ACLR
RESET => reg_fifo_data[31].ACLR
RESET => reg_fifo_data[30].ACLR
RESET => reg_fifo_data[29].ACLR
RESET => reg_fifo_data[28].ACLR
RESET => reg_fifo_data[27].ACLR
RESET => reg_fifo_data[26].ACLR
RESET => reg_fifo_data[25].ACLR
RESET => reg_fifo_data[24].ACLR
RESET => reg_fifo_data[23].ACLR
RESET => reg_fifo_data[22].ACLR
RESET => reg_fifo_data[21].ACLR
RESET => reg_fifo_data[20].ACLR
RESET => reg_fifo_data[19].ACLR
RESET => reg_fifo_data[18].ACLR
RESET => reg_fifo_data[17].ACLR
RESET => reg_fifo_data[16].ACLR
RESET => reg_fifo_data[15].ACLR
RESET => reg_fifo_data[14].ACLR
RESET => reg_fifo_data[13].ACLR
RESET => reg_fifo_data[12].ACLR
RESET => reg_fifo_data[11].ACLR
RESET => reg_fifo_data[10].ACLR
RESET => reg_fifo_data[9].ACLR
RESET => reg_fifo_data[8].ACLR
RESET => reg_fifo_data[7].ACLR
RESET => reg_fifo_data[6].ACLR
RESET => reg_fifo_data[5].ACLR
RESET => reg_fifo_data[4].ACLR
RESET => reg_fifo_data[3].ACLR
RESET => reg_fifo_data[2].ACLR
RESET => reg_fifo_data[1].ACLR
RESET => reg_fifo_data[0].ACLR
RD_RST_N => reset_delay.DATAIN
RD_RST_N => reg_fifo_rst_n.DATAIN
WR_RST_N <= WR_RST_N~0.DB_MAX_OUTPUT_PORT_TYPE
MASTER_SINK_ENA <= MASTER_SINK_ENA~0.DB_MAX_OUTPUT_PORT_TYPE
MASTER_SINK_DAV => reg_fifo_en~0.IN0
MASTER_SINK_VAL => reg_fifo_en~0.IN1
MASTER_SINK_SOP => reg_fifo_data[32].DATAIN
MASTER_SINK_EOP => reg_fifo_data[33].DATAIN
MASTER_SINK_ERR => ~NO_FANOUT~
MASTER_SINK_MTY[0] => reg_fifo_data[34].DATAIN
MASTER_SINK_MTY[1] => reg_fifo_data[35].DATAIN
MASTER_SINK_DAT[0] => reg_fifo_data[0].DATAIN
MASTER_SINK_DAT[1] => reg_fifo_data[1].DATAIN
MASTER_SINK_DAT[2] => reg_fifo_data[2].DATAIN
MASTER_SINK_DAT[3] => reg_fifo_data[3].DATAIN
MASTER_SINK_DAT[4] => reg_fifo_data[4].DATAIN
MASTER_SINK_DAT[5] => reg_fifo_data[5].DATAIN
MASTER_SINK_DAT[6] => reg_fifo_data[6].DATAIN
MASTER_SINK_DAT[7] => reg_fifo_data[7].DATAIN
MASTER_SINK_DAT[8] => reg_fifo_data[8].DATAIN
MASTER_SINK_DAT[9] => reg_fifo_data[9].DATAIN
MASTER_SINK_DAT[10] => reg_fifo_data[10].DATAIN
MASTER_SINK_DAT[11] => reg_fifo_data[11].DATAIN
MASTER_SINK_DAT[12] => reg_fifo_data[12].DATAIN
MASTER_SINK_DAT[13] => reg_fifo_data[13].DATAIN
MASTER_SINK_DAT[14] => reg_fifo_data[14].DATAIN
MASTER_SINK_DAT[15] => reg_fifo_data[15].DATAIN
MASTER_SINK_DAT[16] => reg_fifo_data[16].DATAIN
MASTER_SINK_DAT[17] => reg_fifo_data[17].DATAIN
MASTER_SINK_DAT[18] => reg_fifo_data[18].DATAIN
MASTER_SINK_DAT[19] => reg_fifo_data[19].DATAIN
MASTER_SINK_DAT[20] => reg_fifo_data[20].DATAIN
MASTER_SINK_DAT[21] => reg_fifo_data[21].DATAIN
MASTER_SINK_DAT[22] => reg_fifo_data[22].DATAIN
MASTER_SINK_DAT[23] => reg_fifo_data[23].DATAIN
MASTER_SINK_DAT[24] => reg_fifo_data[24].DATAIN
MASTER_SINK_DAT[25] => reg_fifo_data[25].DATAIN
MASTER_SINK_DAT[26] => reg_fifo_data[26].DATAIN
MASTER_SINK_DAT[27] => reg_fifo_data[27].DATAIN
MASTER_SINK_DAT[28] => reg_fifo_data[28].DATAIN
MASTER_SINK_DAT[29] => reg_fifo_data[29].DATAIN
MASTER_SINK_DAT[30] => reg_fifo_data[30].DATAIN
MASTER_SINK_DAT[31] => reg_fifo_data[31].DATAIN
FIFOA_AF_N => reg_fifo_af.DATAIN
FIFOA_FF_N => reg_fifo_ff.DATAIN
FIFOA_RST_N <= reg_fifo_rst_n.DB_MAX_OUTPUT_PORT_TYPE
FIFOA_CS_N <= reg_fifo_cs_n.DB_MAX_OUTPUT_PORT_TYPE
FIFOA_EN <= reg_fifo_en.DB_MAX_OUTPUT_PORT_TYPE
FIFOA_WR <= reg_fifo_wr.DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[0] <= reg_fifo_data[0].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[1] <= reg_fifo_data[1].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[2] <= reg_fifo_data[2].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[3] <= reg_fifo_data[3].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[4] <= reg_fifo_data[4].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[5] <= reg_fifo_data[5].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[6] <= reg_fifo_data[6].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[7] <= reg_fifo_data[7].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[8] <= reg_fifo_data[8].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[9] <= reg_fifo_data[9].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[10] <= reg_fifo_data[10].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[11] <= reg_fifo_data[11].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[12] <= reg_fifo_data[12].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[13] <= reg_fifo_data[13].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[14] <= reg_fifo_data[14].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[15] <= reg_fifo_data[15].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[16] <= reg_fifo_data[16].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[17] <= reg_fifo_data[17].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[18] <= reg_fifo_data[18].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[19] <= reg_fifo_data[19].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[20] <= reg_fifo_data[20].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[21] <= reg_fifo_data[21].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[22] <= reg_fifo_data[22].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[23] <= reg_fifo_data[23].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[24] <= reg_fifo_data[24].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[25] <= reg_fifo_data[25].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[26] <= reg_fifo_data[26].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[27] <= reg_fifo_data[27].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[28] <= reg_fifo_data[28].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[29] <= reg_fifo_data[29].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[30] <= reg_fifo_data[30].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[31] <= reg_fifo_data[31].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[32] <= reg_fifo_data[32].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[33] <= reg_fifo_data[33].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[34] <= reg_fifo_data[34].DB_MAX_OUTPUT_PORT_TYPE
FIFOA_DATA[35] <= reg_fifo_data[35].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL
CLK => reg_fifo_ae.CLK
CLK => reg_fifo_ef.CLK
CLK => reg_fifo_data[35].CLK
CLK => reg_fifo_data[34].CLK
CLK => reg_fifo_data[33].CLK
CLK => reg_fifo_data[32].CLK
CLK => reg_fifo_data[31].CLK
CLK => reg_fifo_data[30].CLK
CLK => reg_fifo_data[29].CLK
CLK => reg_fifo_data[28].CLK
CLK => reg_fifo_data[27].CLK
CLK => reg_fifo_data[26].CLK
CLK => reg_fifo_data[25].CLK
CLK => reg_fifo_data[24].CLK
CLK => reg_fifo_data[23].CLK
CLK => reg_fifo_data[22].CLK
CLK => reg_fifo_data[21].CLK
CLK => reg_fifo_data[20].CLK
CLK => reg_fifo_data[19].CLK
CLK => reg_fifo_data[18].CLK
CLK => reg_fifo_data[17].CLK
CLK => reg_fifo_data[16].CLK
CLK => reg_fifo_data[15].CLK
CLK => reg_fifo_data[14].CLK
CLK => reg_fifo_data[13].CLK
CLK => reg_fifo_data[12].CLK
CLK => reg_fifo_data[11].CLK
CLK => reg_fifo_data[10].CLK
CLK => reg_fifo_data[9].CLK
CLK => reg_fifo_data[8].CLK
CLK => reg_fifo_data[7].CLK
CLK => reg_fifo_data[6].CLK
CLK => reg_fifo_data[5].CLK
CLK => reg_fifo_data[4].CLK
CLK => reg_fifo_data[3].CLK
CLK => reg_fifo_data[2].CLK
CLK => reg_fifo_data[1].CLK
CLK => reg_fifo_data[0].CLK
CLK => reg_fifo_rst_n.CLK
CLK => reg_fifo_rst_n_dup.CLK
CLK => reg_fifo_cs_n.CLK
CLK => reg_fifo_en.CLK
CLK => reg_fifo_rd_n.CLK
RESET => reg_fifo_ae.ACLR
RESET => reg_fifo_ef.ACLR
RESET => reg_fifo_data[35].ACLR
RESET => reg_fifo_data[34].ACLR
RESET => reg_fifo_data[33].ACLR
RESET => reg_fifo_data[32].ACLR
RESET => reg_fifo_data[31].ACLR
RESET => reg_fifo_data[30].ACLR
RESET => reg_fifo_data[29].ACLR
RESET => reg_fifo_data[28].ACLR
RESET => reg_fifo_data[27].ACLR
RESET => reg_fifo_data[26].ACLR
RESET => reg_fifo_data[25].ACLR
RESET => reg_fifo_data[24].ACLR
RESET => reg_fifo_data[23].ACLR
RESET => reg_fifo_data[22].ACLR
RESET => reg_fifo_data[21].ACLR
RESET => reg_fifo_data[20].ACLR
RESET => reg_fifo_data[19].ACLR
RESET => reg_fifo_data[18].ACLR
RESET => reg_fifo_data[17].ACLR
RESET => reg_fifo_data[16].ACLR
RESET => reg_fifo_data[15].ACLR
RESET => reg_fifo_data[14].ACLR
RESET => reg_fifo_data[13].ACLR
RESET => reg_fifo_data[12].ACLR
RESET => reg_fifo_data[11].ACLR
RESET => reg_fifo_data[10].ACLR
RESET => reg_fifo_data[9].ACLR
RESET => reg_fifo_data[8].ACLR
RESET => reg_fifo_data[7].ACLR
RESET => reg_fifo_data[6].ACLR
RESET => reg_fifo_data[5].ACLR
RESET => reg_fifo_data[4].ACLR
RESET => reg_fifo_data[3].ACLR
RESET => reg_fifo_data[2].ACLR
RESET => reg_fifo_data[1].ACLR
RESET => reg_fifo_data[0].ACLR
RESET => reg_fifo_rst_n.ACLR
RESET => reg_fifo_rst_n_dup.ACLR
RESET => reg_fifo_cs_n.PRESET
RESET => reg_fifo_en.ACLR
RESET => reg_fifo_rd_n.PRESET
WR_RST_N => reset_delay.DATAIN
WR_RST_N => reg_fifo_rst_n.DATAIN
RD_RST_N <= RD_RST_N~0.DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_ENA <= MASTER_SRC_ENA~0.DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAV => reg_fifo_en.DATAIN
MASTER_SRC_SOP <= reg_fifo_data[32].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_EOP <= reg_fifo_data[33].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_ERR <= <GND>
MASTER_SRC_MTY[0] <= reg_fifo_data[34].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_MTY[1] <= reg_fifo_data[35].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[0] <= reg_fifo_data[0].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[1] <= reg_fifo_data[1].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[2] <= reg_fifo_data[2].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[3] <= reg_fifo_data[3].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[4] <= reg_fifo_data[4].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[5] <= reg_fifo_data[5].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[6] <= reg_fifo_data[6].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[7] <= reg_fifo_data[7].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[8] <= reg_fifo_data[8].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[9] <= reg_fifo_data[9].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[10] <= reg_fifo_data[10].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[11] <= reg_fifo_data[11].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[12] <= reg_fifo_data[12].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[13] <= reg_fifo_data[13].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[14] <= reg_fifo_data[14].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[15] <= reg_fifo_data[15].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[16] <= reg_fifo_data[16].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[17] <= reg_fifo_data[17].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[18] <= reg_fifo_data[18].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[19] <= reg_fifo_data[19].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[20] <= reg_fifo_data[20].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[21] <= reg_fifo_data[21].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[22] <= reg_fifo_data[22].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[23] <= reg_fifo_data[23].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[24] <= reg_fifo_data[24].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[25] <= reg_fifo_data[25].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[26] <= reg_fifo_data[26].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[27] <= reg_fifo_data[27].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[28] <= reg_fifo_data[28].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[29] <= reg_fifo_data[29].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[30] <= reg_fifo_data[30].DB_MAX_OUTPUT_PORT_TYPE
MASTER_SRC_DAT[31] <= reg_fifo_data[31].DB_MAX_OUTPUT_PORT_TYPE
FIFOB_AE_N => reg_fifo_ae.DATAIN
FIFOB_EF_N => reg_fifo_ef.DATAIN
FIFOB_RST_N <= reg_fifo_rst_n.DB_MAX_OUTPUT_PORT_TYPE
FIFOB_CS_N <= reg_fifo_cs_n.DB_MAX_OUTPUT_PORT_TYPE
FIFOB_EN <= reg_fifo_en.DB_MAX_OUTPUT_PORT_TYPE
FIFOB_RD_N <= reg_fifo_rd_n.DB_MAX_OUTPUT_PORT_TYPE
FIFOB_DATA[0] => reg_fifo_data[0].DATAIN
FIFOB_DATA[1] => reg_fifo_data[1].DATAIN
FIFOB_DATA[2] => reg_fifo_data[2].DATAIN
FIFOB_DATA[3] => reg_fifo_data[3].DATAIN
FIFOB_DATA[4] => reg_fifo_data[4].DATAIN
FIFOB_DATA[5] => reg_fifo_data[5].DATAIN
FIFOB_DATA[6] => reg_fifo_data[6].DATAIN
FIFOB_DATA[7] => reg_fifo_data[7].DATAIN
FIFOB_DATA[8] => reg_fifo_data[8].DATAIN
FIFOB_DATA[9] => reg_fifo_data[9].DATAIN
FIFOB_DATA[10] => reg_fifo_data[10].DATAIN
FIFOB_DATA[11] => reg_fifo_data[11].DATAIN
FIFOB_DATA[12] => reg_fifo_data[12].DATAIN
FIFOB_DATA[13] => reg_fifo_data[13].DATAIN
FIFOB_DATA[14] => reg_fifo_data[14].DATAIN
FIFOB_DATA[15] => reg_fifo_data[15].DATAIN
FIFOB_DATA[16] => reg_fifo_data[16].DATAIN
FIFOB_DATA[17] => reg_fifo_data[17].DATAIN
FIFOB_DATA[18] => reg_fifo_data[18].DATAIN
FIFOB_DATA[19] => reg_fifo_data[19].DATAIN
FIFOB_DATA[20] => reg_fifo_data[20].DATAIN
FIFOB_DATA[21] => reg_fifo_data[21].DATAIN
FIFOB_DATA[22] => reg_fifo_data[22].DATAIN
FIFOB_DATA[23] => reg_fifo_data[23].DATAIN
FIFOB_DATA[24] => reg_fifo_data[24].DATAIN
FIFOB_DATA[25] => reg_fifo_data[25].DATAIN
FIFOB_DATA[26] => reg_fifo_data[26].DATAIN
FIFOB_DATA[27] => reg_fifo_data[27].DATAIN
FIFOB_DATA[28] => reg_fifo_data[28].DATAIN
FIFOB_DATA[29] => reg_fifo_data[29].DATAIN
FIFOB_DATA[30] => reg_fifo_data[30].DATAIN
FIFOB_DATA[31] => reg_fifo_data[31].DATAIN
FIFOB_DATA[32] => reg_fifo_data[32].DATAIN
FIFOB_DATA[33] => reg_fifo_data[33].DATAIN
FIFOB_DATA[34] => reg_fifo_data[34].DATAIN
FIFOB_DATA[35] => reg_fifo_data[35].DATAIN


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK
WR_CLK => WR_CLK~0.IN1
WR_RST => WR_DAV~reg0.ACLR
WR_RST => wr_data[36].ACLR
WR_RST => wr_data[35].ACLR
WR_RST => wr_data[34].ACLR
WR_RST => wr_data[33].ACLR
WR_RST => wr_data[32].ACLR
WR_RST => wr_data[31].ACLR
WR_RST => wr_data[30].ACLR
WR_RST => wr_data[29].ACLR
WR_RST => wr_data[28].ACLR
WR_RST => wr_data[27].ACLR
WR_RST => wr_data[26].ACLR
WR_RST => wr_data[25].ACLR
WR_RST => wr_data[24].ACLR
WR_RST => wr_data[23].ACLR
WR_RST => wr_data[22].ACLR
WR_RST => wr_data[21].ACLR
WR_RST => wr_data[20].ACLR
WR_RST => wr_data[19].ACLR
WR_RST => wr_data[18].ACLR
WR_RST => wr_data[17].ACLR
WR_RST => wr_data[16].ACLR
WR_RST => wr_data[15].ACLR
WR_RST => wr_data[14].ACLR
WR_RST => wr_data[13].ACLR
WR_RST => wr_data[12].ACLR
WR_RST => wr_data[11].ACLR
WR_RST => wr_data[10].ACLR
WR_RST => wr_data[9].ACLR
WR_RST => wr_data[8].ACLR
WR_RST => wr_data[7].ACLR
WR_RST => wr_data[6].ACLR
WR_RST => wr_data[5].ACLR
WR_RST => wr_data[4].ACLR
WR_RST => wr_data[3].ACLR
WR_RST => wr_data[2].ACLR
WR_RST => wr_data[1].ACLR
WR_RST => wr_data[0].ACLR
WR_RST => reg_wr_ena.ACLR
WR_ENA => reg_wr_ena.DATAIN
WR_DAV <= WR_DAV~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR_SOP => wr_data[32].DATAIN
WR_EOP => wr_data[33].DATAIN
WR_ERR => wr_data[34].DATAIN
WR_MTY[0] => wr_data[35].DATAIN
WR_MTY[1] => wr_data[36].DATAIN
WR_DAT[0] => wr_data[0].DATAIN
WR_DAT[1] => wr_data[1].DATAIN
WR_DAT[2] => wr_data[2].DATAIN
WR_DAT[3] => wr_data[3].DATAIN
WR_DAT[4] => wr_data[4].DATAIN
WR_DAT[5] => wr_data[5].DATAIN
WR_DAT[6] => wr_data[6].DATAIN
WR_DAT[7] => wr_data[7].DATAIN
WR_DAT[8] => wr_data[8].DATAIN
WR_DAT[9] => wr_data[9].DATAIN
WR_DAT[10] => wr_data[10].DATAIN
WR_DAT[11] => wr_data[11].DATAIN
WR_DAT[12] => wr_data[12].DATAIN
WR_DAT[13] => wr_data[13].DATAIN
WR_DAT[14] => wr_data[14].DATAIN
WR_DAT[15] => wr_data[15].DATAIN
WR_DAT[16] => wr_data[16].DATAIN
WR_DAT[17] => wr_data[17].DATAIN
WR_DAT[18] => wr_data[18].DATAIN
WR_DAT[19] => wr_data[19].DATAIN
WR_DAT[20] => wr_data[20].DATAIN
WR_DAT[21] => wr_data[21].DATAIN
WR_DAT[22] => wr_data[22].DATAIN
WR_DAT[23] => wr_data[23].DATAIN
WR_DAT[24] => wr_data[24].DATAIN
WR_DAT[25] => wr_data[25].DATAIN
WR_DAT[26] => wr_data[26].DATAIN
WR_DAT[27] => wr_data[27].DATAIN
WR_DAT[28] => wr_data[28].DATAIN
WR_DAT[29] => wr_data[29].DATAIN
WR_DAT[30] => wr_data[30].DATAIN
WR_DAT[31] => wr_data[31].DATAIN
RD_CLK => RD_CLK~0.IN1
RD_RST => RD_VAL~reg0.ACLR
RD_RST => RD_DAV~reg0.ACLR
RD_RST => RD_DAT[31]~reg0.ACLR
RD_RST => RD_DAT[30]~reg0.ACLR
RD_RST => RD_DAT[29]~reg0.ACLR
RD_RST => RD_DAT[28]~reg0.ACLR
RD_RST => RD_DAT[27]~reg0.ACLR
RD_RST => RD_DAT[26]~reg0.ACLR
RD_RST => RD_DAT[25]~reg0.ACLR
RD_RST => RD_DAT[24]~reg0.ACLR
RD_RST => RD_DAT[23]~reg0.ACLR
RD_RST => RD_DAT[22]~reg0.ACLR
RD_RST => RD_DAT[21]~reg0.ACLR
RD_RST => RD_DAT[20]~reg0.ACLR
RD_RST => RD_DAT[19]~reg0.ACLR
RD_RST => RD_DAT[18]~reg0.ACLR
RD_RST => RD_DAT[17]~reg0.ACLR
RD_RST => RD_DAT[16]~reg0.ACLR
RD_RST => RD_DAT[15]~reg0.ACLR
RD_RST => RD_DAT[14]~reg0.ACLR
RD_RST => RD_DAT[13]~reg0.ACLR
RD_RST => RD_DAT[12]~reg0.ACLR
RD_RST => RD_DAT[11]~reg0.ACLR
RD_RST => RD_DAT[10]~reg0.ACLR
RD_RST => RD_DAT[9]~reg0.ACLR
RD_RST => RD_DAT[8]~reg0.ACLR
RD_RST => RD_DAT[7]~reg0.ACLR
RD_RST => RD_DAT[6]~reg0.ACLR
RD_RST => RD_DAT[5]~reg0.ACLR
RD_RST => RD_DAT[4]~reg0.ACLR
RD_RST => RD_DAT[3]~reg0.ACLR
RD_RST => RD_DAT[2]~reg0.ACLR
RD_RST => RD_DAT[1]~reg0.ACLR
RD_RST => RD_DAT[0]~reg0.ACLR
RD_RST => RD_SOP~reg0.ACLR
RD_RST => RD_EOP~reg0.ACLR
RD_RST => RD_ERR~reg0.ACLR
RD_RST => RD_MTY[1]~reg0.ACLR
RD_RST => RD_MTY[0]~reg0.ACLR
RD_RST => reg_rd_ena.ACLR
RD_ENA => reg_rd_ena.DATAIN
RD_ENA => RD_VAL~0.IN1
RD_DAV <= RD_DAV~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_VAL <= RD_VAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_SOP <= RD_SOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_EOP <= RD_EOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_ERR <= RD_ERR~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_MTY[0] <= RD_MTY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_MTY[1] <= RD_MTY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[0] <= RD_DAT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[1] <= RD_DAT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[2] <= RD_DAT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[3] <= RD_DAT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[4] <= RD_DAT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[5] <= RD_DAT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[6] <= RD_DAT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[7] <= RD_DAT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[8] <= RD_DAT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[9] <= RD_DAT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[10] <= RD_DAT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[11] <= RD_DAT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[12] <= RD_DAT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[13] <= RD_DAT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[14] <= RD_DAT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[15] <= RD_DAT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[16] <= RD_DAT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[17] <= RD_DAT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[18] <= RD_DAT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[19] <= RD_DAT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[20] <= RD_DAT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[21] <= RD_DAT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[22] <= RD_DAT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[23] <= RD_DAT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[24] <= RD_DAT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[25] <= RD_DAT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[26] <= RD_DAT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[27] <= RD_DAT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[28] <= RD_DAT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[29] <= RD_DAT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[30] <= RD_DAT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_DAT[31] <= RD_DAT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO
data[0] => data[0]~36.IN1
data[1] => data[1]~35.IN1
data[2] => data[2]~34.IN1
data[3] => data[3]~33.IN1
data[4] => data[4]~32.IN1
data[5] => data[5]~31.IN1
data[6] => data[6]~30.IN1
data[7] => data[7]~29.IN1
data[8] => data[8]~28.IN1
data[9] => data[9]~27.IN1
data[10] => data[10]~26.IN1
data[11] => data[11]~25.IN1
data[12] => data[12]~24.IN1
data[13] => data[13]~23.IN1
data[14] => data[14]~22.IN1
data[15] => data[15]~21.IN1
data[16] => data[16]~20.IN1
data[17] => data[17]~19.IN1
data[18] => data[18]~18.IN1
data[19] => data[19]~17.IN1
data[20] => data[20]~16.IN1
data[21] => data[21]~15.IN1
data[22] => data[22]~14.IN1
data[23] => data[23]~13.IN1
data[24] => data[24]~12.IN1
data[25] => data[25]~11.IN1
data[26] => data[26]~10.IN1
data[27] => data[27]~9.IN1
data[28] => data[28]~8.IN1
data[29] => data[29]~7.IN1
data[30] => data[30]~6.IN1
data[31] => data[31]~5.IN1
data[32] => data[32]~4.IN1
data[33] => data[33]~3.IN1
data[34] => data[34]~2.IN1
data[35] => data[35]~1.IN1
data[36] => data[36]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
q[32] <= dcfifo:dcfifo_component.q
q[33] <= dcfifo:dcfifo_component.q
q[34] <= dcfifo:dcfifo_component.q
q[35] <= dcfifo:dcfifo_component.q
q[36] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component
data[0] => dcfifo_idl1:auto_generated.data[0]
data[1] => dcfifo_idl1:auto_generated.data[1]
data[2] => dcfifo_idl1:auto_generated.data[2]
data[3] => dcfifo_idl1:auto_generated.data[3]
data[4] => dcfifo_idl1:auto_generated.data[4]
data[5] => dcfifo_idl1:auto_generated.data[5]
data[6] => dcfifo_idl1:auto_generated.data[6]
data[7] => dcfifo_idl1:auto_generated.data[7]
data[8] => dcfifo_idl1:auto_generated.data[8]
data[9] => dcfifo_idl1:auto_generated.data[9]
data[10] => dcfifo_idl1:auto_generated.data[10]
data[11] => dcfifo_idl1:auto_generated.data[11]
data[12] => dcfifo_idl1:auto_generated.data[12]
data[13] => dcfifo_idl1:auto_generated.data[13]
data[14] => dcfifo_idl1:auto_generated.data[14]
data[15] => dcfifo_idl1:auto_generated.data[15]
data[16] => dcfifo_idl1:auto_generated.data[16]
data[17] => dcfifo_idl1:auto_generated.data[17]
data[18] => dcfifo_idl1:auto_generated.data[18]
data[19] => dcfifo_idl1:auto_generated.data[19]
data[20] => dcfifo_idl1:auto_generated.data[20]
data[21] => dcfifo_idl1:auto_generated.data[21]
data[22] => dcfifo_idl1:auto_generated.data[22]
data[23] => dcfifo_idl1:auto_generated.data[23]
data[24] => dcfifo_idl1:auto_generated.data[24]
data[25] => dcfifo_idl1:auto_generated.data[25]
data[26] => dcfifo_idl1:auto_generated.data[26]
data[27] => dcfifo_idl1:auto_generated.data[27]
data[28] => dcfifo_idl1:auto_generated.data[28]
data[29] => dcfifo_idl1:auto_generated.data[29]
data[30] => dcfifo_idl1:auto_generated.data[30]
data[31] => dcfifo_idl1:auto_generated.data[31]
data[32] => dcfifo_idl1:auto_generated.data[32]
data[33] => dcfifo_idl1:auto_generated.data[33]
data[34] => dcfifo_idl1:auto_generated.data[34]
data[35] => dcfifo_idl1:auto_generated.data[35]
data[36] => dcfifo_idl1:auto_generated.data[36]
q[0] <= dcfifo_idl1:auto_generated.q[0]
q[1] <= dcfifo_idl1:auto_generated.q[1]
q[2] <= dcfifo_idl1:auto_generated.q[2]
q[3] <= dcfifo_idl1:auto_generated.q[3]
q[4] <= dcfifo_idl1:auto_generated.q[4]
q[5] <= dcfifo_idl1:auto_generated.q[5]
q[6] <= dcfifo_idl1:auto_generated.q[6]
q[7] <= dcfifo_idl1:auto_generated.q[7]
q[8] <= dcfifo_idl1:auto_generated.q[8]
q[9] <= dcfifo_idl1:auto_generated.q[9]
q[10] <= dcfifo_idl1:auto_generated.q[10]
q[11] <= dcfifo_idl1:auto_generated.q[11]
q[12] <= dcfifo_idl1:auto_generated.q[12]
q[13] <= dcfifo_idl1:auto_generated.q[13]
q[14] <= dcfifo_idl1:auto_generated.q[14]
q[15] <= dcfifo_idl1:auto_generated.q[15]
q[16] <= dcfifo_idl1:auto_generated.q[16]
q[17] <= dcfifo_idl1:auto_generated.q[17]
q[18] <= dcfifo_idl1:auto_generated.q[18]
q[19] <= dcfifo_idl1:auto_generated.q[19]
q[20] <= dcfifo_idl1:auto_generated.q[20]
q[21] <= dcfifo_idl1:auto_generated.q[21]
q[22] <= dcfifo_idl1:auto_generated.q[22]
q[23] <= dcfifo_idl1:auto_generated.q[23]
q[24] <= dcfifo_idl1:auto_generated.q[24]
q[25] <= dcfifo_idl1:auto_generated.q[25]
q[26] <= dcfifo_idl1:auto_generated.q[26]
q[27] <= dcfifo_idl1:auto_generated.q[27]
q[28] <= dcfifo_idl1:auto_generated.q[28]
q[29] <= dcfifo_idl1:auto_generated.q[29]
q[30] <= dcfifo_idl1:auto_generated.q[30]
q[31] <= dcfifo_idl1:auto_generated.q[31]
q[32] <= dcfifo_idl1:auto_generated.q[32]
q[33] <= dcfifo_idl1:auto_generated.q[33]
q[34] <= dcfifo_idl1:auto_generated.q[34]
q[35] <= dcfifo_idl1:auto_generated.q[35]
q[36] <= dcfifo_idl1:auto_generated.q[36]
rdclk => dcfifo_idl1:auto_generated.rdclk
rdreq => dcfifo_idl1:auto_generated.rdreq
wrclk => dcfifo_idl1:auto_generated.wrclk
wrreq => dcfifo_idl1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_idl1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_idl1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated
data[0] => altsyncram_7j01:fifo_ram.data_a[0]
data[1] => altsyncram_7j01:fifo_ram.data_a[1]
data[2] => altsyncram_7j01:fifo_ram.data_a[2]
data[3] => altsyncram_7j01:fifo_ram.data_a[3]
data[4] => altsyncram_7j01:fifo_ram.data_a[4]
data[5] => altsyncram_7j01:fifo_ram.data_a[5]
data[6] => altsyncram_7j01:fifo_ram.data_a[6]
data[7] => altsyncram_7j01:fifo_ram.data_a[7]
data[8] => altsyncram_7j01:fifo_ram.data_a[8]
data[9] => altsyncram_7j01:fifo_ram.data_a[9]
data[10] => altsyncram_7j01:fifo_ram.data_a[10]
data[11] => altsyncram_7j01:fifo_ram.data_a[11]
data[12] => altsyncram_7j01:fifo_ram.data_a[12]
data[13] => altsyncram_7j01:fifo_ram.data_a[13]
data[14] => altsyncram_7j01:fifo_ram.data_a[14]
data[15] => altsyncram_7j01:fifo_ram.data_a[15]
data[16] => altsyncram_7j01:fifo_ram.data_a[16]
data[17] => altsyncram_7j01:fifo_ram.data_a[17]
data[18] => altsyncram_7j01:fifo_ram.data_a[18]
data[19] => altsyncram_7j01:fifo_ram.data_a[19]
data[20] => altsyncram_7j01:fifo_ram.data_a[20]
data[21] => altsyncram_7j01:fifo_ram.data_a[21]
data[22] => altsyncram_7j01:fifo_ram.data_a[22]
data[23] => altsyncram_7j01:fifo_ram.data_a[23]
data[24] => altsyncram_7j01:fifo_ram.data_a[24]
data[25] => altsyncram_7j01:fifo_ram.data_a[25]
data[26] => altsyncram_7j01:fifo_ram.data_a[26]
data[27] => altsyncram_7j01:fifo_ram.data_a[27]
data[28] => altsyncram_7j01:fifo_ram.data_a[28]
data[29] => altsyncram_7j01:fifo_ram.data_a[29]
data[30] => altsyncram_7j01:fifo_ram.data_a[30]
data[31] => altsyncram_7j01:fifo_ram.data_a[31]
data[32] => altsyncram_7j01:fifo_ram.data_a[32]
data[33] => altsyncram_7j01:fifo_ram.data_a[33]
data[34] => altsyncram_7j01:fifo_ram.data_a[34]
data[35] => altsyncram_7j01:fifo_ram.data_a[35]
data[36] => altsyncram_7j01:fifo_ram.data_a[36]
q[0] <= altsyncram_7j01:fifo_ram.q_b[0]
q[1] <= altsyncram_7j01:fifo_ram.q_b[1]
q[2] <= altsyncram_7j01:fifo_ram.q_b[2]
q[3] <= altsyncram_7j01:fifo_ram.q_b[3]
q[4] <= altsyncram_7j01:fifo_ram.q_b[4]
q[5] <= altsyncram_7j01:fifo_ram.q_b[5]
q[6] <= altsyncram_7j01:fifo_ram.q_b[6]
q[7] <= altsyncram_7j01:fifo_ram.q_b[7]
q[8] <= altsyncram_7j01:fifo_ram.q_b[8]
q[9] <= altsyncram_7j01:fifo_ram.q_b[9]
q[10] <= altsyncram_7j01:fifo_ram.q_b[10]
q[11] <= altsyncram_7j01:fifo_ram.q_b[11]
q[12] <= altsyncram_7j01:fifo_ram.q_b[12]
q[13] <= altsyncram_7j01:fifo_ram.q_b[13]
q[14] <= altsyncram_7j01:fifo_ram.q_b[14]
q[15] <= altsyncram_7j01:fifo_ram.q_b[15]
q[16] <= altsyncram_7j01:fifo_ram.q_b[16]
q[17] <= altsyncram_7j01:fifo_ram.q_b[17]
q[18] <= altsyncram_7j01:fifo_ram.q_b[18]
q[19] <= altsyncram_7j01:fifo_ram.q_b[19]
q[20] <= altsyncram_7j01:fifo_ram.q_b[20]
q[21] <= altsyncram_7j01:fifo_ram.q_b[21]
q[22] <= altsyncram_7j01:fifo_ram.q_b[22]
q[23] <= altsyncram_7j01:fifo_ram.q_b[23]
q[24] <= altsyncram_7j01:fifo_ram.q_b[24]
q[25] <= altsyncram_7j01:fifo_ram.q_b[25]
q[26] <= altsyncram_7j01:fifo_ram.q_b[26]
q[27] <= altsyncram_7j01:fifo_ram.q_b[27]
q[28] <= altsyncram_7j01:fifo_ram.q_b[28]
q[29] <= altsyncram_7j01:fifo_ram.q_b[29]
q[30] <= altsyncram_7j01:fifo_ram.q_b[30]
q[31] <= altsyncram_7j01:fifo_ram.q_b[31]
q[32] <= altsyncram_7j01:fifo_ram.q_b[32]
q[33] <= altsyncram_7j01:fifo_ram.q_b[33]
q[34] <= altsyncram_7j01:fifo_ram.q_b[34]
q[35] <= altsyncram_7j01:fifo_ram.q_b[35]
q[36] <= altsyncram_7j01:fifo_ram.q_b[36]
rdclk => a_graycounter_g86:rdptr_g1p.clock
rdclk => altsyncram_7j01:fifo_ram.clock1
rdclk => alt_synch_pipe_8u7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_51c:wrptr_g1p.clock
wrclk => a_graycounter_41c:wrptr_gp.clock
wrclk => altsyncram_7j01:fifo_ram.clock0
wrclk => alt_synch_pipe_9u7:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_g86:rdptr_g1p
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_41c:wrptr_gp
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram
address_a[0] => altsyncram_i7e1:altsyncram5.address_b[0]
address_a[1] => altsyncram_i7e1:altsyncram5.address_b[1]
address_a[2] => altsyncram_i7e1:altsyncram5.address_b[2]
address_a[3] => altsyncram_i7e1:altsyncram5.address_b[3]
address_a[4] => altsyncram_i7e1:altsyncram5.address_b[4]
address_a[5] => altsyncram_i7e1:altsyncram5.address_b[5]
address_a[6] => altsyncram_i7e1:altsyncram5.address_b[6]
address_a[7] => altsyncram_i7e1:altsyncram5.address_b[7]
address_b[0] => altsyncram_i7e1:altsyncram5.address_a[0]
address_b[1] => altsyncram_i7e1:altsyncram5.address_a[1]
address_b[2] => altsyncram_i7e1:altsyncram5.address_a[2]
address_b[3] => altsyncram_i7e1:altsyncram5.address_a[3]
address_b[4] => altsyncram_i7e1:altsyncram5.address_a[4]
address_b[5] => altsyncram_i7e1:altsyncram5.address_a[5]
address_b[6] => altsyncram_i7e1:altsyncram5.address_a[6]
address_b[7] => altsyncram_i7e1:altsyncram5.address_a[7]
addressstall_b => altsyncram_i7e1:altsyncram5.addressstall_a
clock0 => altsyncram_i7e1:altsyncram5.clock1
clock1 => altsyncram_i7e1:altsyncram5.clock0
clocken1 => altsyncram_i7e1:altsyncram5.clocken0
data_a[0] => altsyncram_i7e1:altsyncram5.data_b[0]
data_a[1] => altsyncram_i7e1:altsyncram5.data_b[1]
data_a[2] => altsyncram_i7e1:altsyncram5.data_b[2]
data_a[3] => altsyncram_i7e1:altsyncram5.data_b[3]
data_a[4] => altsyncram_i7e1:altsyncram5.data_b[4]
data_a[5] => altsyncram_i7e1:altsyncram5.data_b[5]
data_a[6] => altsyncram_i7e1:altsyncram5.data_b[6]
data_a[7] => altsyncram_i7e1:altsyncram5.data_b[7]
data_a[8] => altsyncram_i7e1:altsyncram5.data_b[8]
data_a[9] => altsyncram_i7e1:altsyncram5.data_b[9]
data_a[10] => altsyncram_i7e1:altsyncram5.data_b[10]
data_a[11] => altsyncram_i7e1:altsyncram5.data_b[11]
data_a[12] => altsyncram_i7e1:altsyncram5.data_b[12]
data_a[13] => altsyncram_i7e1:altsyncram5.data_b[13]
data_a[14] => altsyncram_i7e1:altsyncram5.data_b[14]
data_a[15] => altsyncram_i7e1:altsyncram5.data_b[15]
data_a[16] => altsyncram_i7e1:altsyncram5.data_b[16]
data_a[17] => altsyncram_i7e1:altsyncram5.data_b[17]
data_a[18] => altsyncram_i7e1:altsyncram5.data_b[18]
data_a[19] => altsyncram_i7e1:altsyncram5.data_b[19]
data_a[20] => altsyncram_i7e1:altsyncram5.data_b[20]
data_a[21] => altsyncram_i7e1:altsyncram5.data_b[21]
data_a[22] => altsyncram_i7e1:altsyncram5.data_b[22]
data_a[23] => altsyncram_i7e1:altsyncram5.data_b[23]
data_a[24] => altsyncram_i7e1:altsyncram5.data_b[24]
data_a[25] => altsyncram_i7e1:altsyncram5.data_b[25]
data_a[26] => altsyncram_i7e1:altsyncram5.data_b[26]
data_a[27] => altsyncram_i7e1:altsyncram5.data_b[27]
data_a[28] => altsyncram_i7e1:altsyncram5.data_b[28]
data_a[29] => altsyncram_i7e1:altsyncram5.data_b[29]
data_a[30] => altsyncram_i7e1:altsyncram5.data_b[30]
data_a[31] => altsyncram_i7e1:altsyncram5.data_b[31]
data_a[32] => altsyncram_i7e1:altsyncram5.data_b[32]
data_a[33] => altsyncram_i7e1:altsyncram5.data_b[33]
data_a[34] => altsyncram_i7e1:altsyncram5.data_b[34]
data_a[35] => altsyncram_i7e1:altsyncram5.data_b[35]
data_a[36] => altsyncram_i7e1:altsyncram5.data_b[36]
q_b[0] <= altsyncram_i7e1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_i7e1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_i7e1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_i7e1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_i7e1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_i7e1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_i7e1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_i7e1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_i7e1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_i7e1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_i7e1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_i7e1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_i7e1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_i7e1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_i7e1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_i7e1:altsyncram5.q_a[15]
q_b[16] <= altsyncram_i7e1:altsyncram5.q_a[16]
q_b[17] <= altsyncram_i7e1:altsyncram5.q_a[17]
q_b[18] <= altsyncram_i7e1:altsyncram5.q_a[18]
q_b[19] <= altsyncram_i7e1:altsyncram5.q_a[19]
q_b[20] <= altsyncram_i7e1:altsyncram5.q_a[20]
q_b[21] <= altsyncram_i7e1:altsyncram5.q_a[21]
q_b[22] <= altsyncram_i7e1:altsyncram5.q_a[22]
q_b[23] <= altsyncram_i7e1:altsyncram5.q_a[23]
q_b[24] <= altsyncram_i7e1:altsyncram5.q_a[24]
q_b[25] <= altsyncram_i7e1:altsyncram5.q_a[25]
q_b[26] <= altsyncram_i7e1:altsyncram5.q_a[26]
q_b[27] <= altsyncram_i7e1:altsyncram5.q_a[27]
q_b[28] <= altsyncram_i7e1:altsyncram5.q_a[28]
q_b[29] <= altsyncram_i7e1:altsyncram5.q_a[29]
q_b[30] <= altsyncram_i7e1:altsyncram5.q_a[30]
q_b[31] <= altsyncram_i7e1:altsyncram5.q_a[31]
q_b[32] <= altsyncram_i7e1:altsyncram5.q_a[32]
q_b[33] <= altsyncram_i7e1:altsyncram5.q_a[33]
q_b[34] <= altsyncram_i7e1:altsyncram5.q_a[34]
q_b[35] <= altsyncram_i7e1:altsyncram5.q_a[35]
q_b[36] <= altsyncram_i7e1:altsyncram5.q_a[36]
wren_a => altsyncram_i7e1:altsyncram5.clocken1
wren_a => altsyncram_i7e1:altsyncram5.wren_b


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram|altsyncram_i7e1:altsyncram5
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[0] => ram_block6a16.PORTAADDR
address_a[0] => ram_block6a17.PORTAADDR
address_a[0] => ram_block6a18.PORTAADDR
address_a[0] => ram_block6a19.PORTAADDR
address_a[0] => ram_block6a20.PORTAADDR
address_a[0] => ram_block6a21.PORTAADDR
address_a[0] => ram_block6a22.PORTAADDR
address_a[0] => ram_block6a23.PORTAADDR
address_a[0] => ram_block6a24.PORTAADDR
address_a[0] => ram_block6a25.PORTAADDR
address_a[0] => ram_block6a26.PORTAADDR
address_a[0] => ram_block6a27.PORTAADDR
address_a[0] => ram_block6a28.PORTAADDR
address_a[0] => ram_block6a29.PORTAADDR
address_a[0] => ram_block6a30.PORTAADDR
address_a[0] => ram_block6a31.PORTAADDR
address_a[0] => ram_block6a32.PORTAADDR
address_a[0] => ram_block6a33.PORTAADDR
address_a[0] => ram_block6a34.PORTAADDR
address_a[0] => ram_block6a35.PORTAADDR
address_a[0] => ram_block6a36.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[1] => ram_block6a16.PORTAADDR1
address_a[1] => ram_block6a17.PORTAADDR1
address_a[1] => ram_block6a18.PORTAADDR1
address_a[1] => ram_block6a19.PORTAADDR1
address_a[1] => ram_block6a20.PORTAADDR1
address_a[1] => ram_block6a21.PORTAADDR1
address_a[1] => ram_block6a22.PORTAADDR1
address_a[1] => ram_block6a23.PORTAADDR1
address_a[1] => ram_block6a24.PORTAADDR1
address_a[1] => ram_block6a25.PORTAADDR1
address_a[1] => ram_block6a26.PORTAADDR1
address_a[1] => ram_block6a27.PORTAADDR1
address_a[1] => ram_block6a28.PORTAADDR1
address_a[1] => ram_block6a29.PORTAADDR1
address_a[1] => ram_block6a30.PORTAADDR1
address_a[1] => ram_block6a31.PORTAADDR1
address_a[1] => ram_block6a32.PORTAADDR1
address_a[1] => ram_block6a33.PORTAADDR1
address_a[1] => ram_block6a34.PORTAADDR1
address_a[1] => ram_block6a35.PORTAADDR1
address_a[1] => ram_block6a36.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[2] => ram_block6a16.PORTAADDR2
address_a[2] => ram_block6a17.PORTAADDR2
address_a[2] => ram_block6a18.PORTAADDR2
address_a[2] => ram_block6a19.PORTAADDR2
address_a[2] => ram_block6a20.PORTAADDR2
address_a[2] => ram_block6a21.PORTAADDR2
address_a[2] => ram_block6a22.PORTAADDR2
address_a[2] => ram_block6a23.PORTAADDR2
address_a[2] => ram_block6a24.PORTAADDR2
address_a[2] => ram_block6a25.PORTAADDR2
address_a[2] => ram_block6a26.PORTAADDR2
address_a[2] => ram_block6a27.PORTAADDR2
address_a[2] => ram_block6a28.PORTAADDR2
address_a[2] => ram_block6a29.PORTAADDR2
address_a[2] => ram_block6a30.PORTAADDR2
address_a[2] => ram_block6a31.PORTAADDR2
address_a[2] => ram_block6a32.PORTAADDR2
address_a[2] => ram_block6a33.PORTAADDR2
address_a[2] => ram_block6a34.PORTAADDR2
address_a[2] => ram_block6a35.PORTAADDR2
address_a[2] => ram_block6a36.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[3] => ram_block6a16.PORTAADDR3
address_a[3] => ram_block6a17.PORTAADDR3
address_a[3] => ram_block6a18.PORTAADDR3
address_a[3] => ram_block6a19.PORTAADDR3
address_a[3] => ram_block6a20.PORTAADDR3
address_a[3] => ram_block6a21.PORTAADDR3
address_a[3] => ram_block6a22.PORTAADDR3
address_a[3] => ram_block6a23.PORTAADDR3
address_a[3] => ram_block6a24.PORTAADDR3
address_a[3] => ram_block6a25.PORTAADDR3
address_a[3] => ram_block6a26.PORTAADDR3
address_a[3] => ram_block6a27.PORTAADDR3
address_a[3] => ram_block6a28.PORTAADDR3
address_a[3] => ram_block6a29.PORTAADDR3
address_a[3] => ram_block6a30.PORTAADDR3
address_a[3] => ram_block6a31.PORTAADDR3
address_a[3] => ram_block6a32.PORTAADDR3
address_a[3] => ram_block6a33.PORTAADDR3
address_a[3] => ram_block6a34.PORTAADDR3
address_a[3] => ram_block6a35.PORTAADDR3
address_a[3] => ram_block6a36.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[4] => ram_block6a16.PORTAADDR4
address_a[4] => ram_block6a17.PORTAADDR4
address_a[4] => ram_block6a18.PORTAADDR4
address_a[4] => ram_block6a19.PORTAADDR4
address_a[4] => ram_block6a20.PORTAADDR4
address_a[4] => ram_block6a21.PORTAADDR4
address_a[4] => ram_block6a22.PORTAADDR4
address_a[4] => ram_block6a23.PORTAADDR4
address_a[4] => ram_block6a24.PORTAADDR4
address_a[4] => ram_block6a25.PORTAADDR4
address_a[4] => ram_block6a26.PORTAADDR4
address_a[4] => ram_block6a27.PORTAADDR4
address_a[4] => ram_block6a28.PORTAADDR4
address_a[4] => ram_block6a29.PORTAADDR4
address_a[4] => ram_block6a30.PORTAADDR4
address_a[4] => ram_block6a31.PORTAADDR4
address_a[4] => ram_block6a32.PORTAADDR4
address_a[4] => ram_block6a33.PORTAADDR4
address_a[4] => ram_block6a34.PORTAADDR4
address_a[4] => ram_block6a35.PORTAADDR4
address_a[4] => ram_block6a36.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[5] => ram_block6a16.PORTAADDR5
address_a[5] => ram_block6a17.PORTAADDR5
address_a[5] => ram_block6a18.PORTAADDR5
address_a[5] => ram_block6a19.PORTAADDR5
address_a[5] => ram_block6a20.PORTAADDR5
address_a[5] => ram_block6a21.PORTAADDR5
address_a[5] => ram_block6a22.PORTAADDR5
address_a[5] => ram_block6a23.PORTAADDR5
address_a[5] => ram_block6a24.PORTAADDR5
address_a[5] => ram_block6a25.PORTAADDR5
address_a[5] => ram_block6a26.PORTAADDR5
address_a[5] => ram_block6a27.PORTAADDR5
address_a[5] => ram_block6a28.PORTAADDR5
address_a[5] => ram_block6a29.PORTAADDR5
address_a[5] => ram_block6a30.PORTAADDR5
address_a[5] => ram_block6a31.PORTAADDR5
address_a[5] => ram_block6a32.PORTAADDR5
address_a[5] => ram_block6a33.PORTAADDR5
address_a[5] => ram_block6a34.PORTAADDR5
address_a[5] => ram_block6a35.PORTAADDR5
address_a[5] => ram_block6a36.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[6] => ram_block6a16.PORTAADDR6
address_a[6] => ram_block6a17.PORTAADDR6
address_a[6] => ram_block6a18.PORTAADDR6
address_a[6] => ram_block6a19.PORTAADDR6
address_a[6] => ram_block6a20.PORTAADDR6
address_a[6] => ram_block6a21.PORTAADDR6
address_a[6] => ram_block6a22.PORTAADDR6
address_a[6] => ram_block6a23.PORTAADDR6
address_a[6] => ram_block6a24.PORTAADDR6
address_a[6] => ram_block6a25.PORTAADDR6
address_a[6] => ram_block6a26.PORTAADDR6
address_a[6] => ram_block6a27.PORTAADDR6
address_a[6] => ram_block6a28.PORTAADDR6
address_a[6] => ram_block6a29.PORTAADDR6
address_a[6] => ram_block6a30.PORTAADDR6
address_a[6] => ram_block6a31.PORTAADDR6
address_a[6] => ram_block6a32.PORTAADDR6
address_a[6] => ram_block6a33.PORTAADDR6
address_a[6] => ram_block6a34.PORTAADDR6
address_a[6] => ram_block6a35.PORTAADDR6
address_a[6] => ram_block6a36.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[7] => ram_block6a16.PORTAADDR7
address_a[7] => ram_block6a17.PORTAADDR7
address_a[7] => ram_block6a18.PORTAADDR7
address_a[7] => ram_block6a19.PORTAADDR7
address_a[7] => ram_block6a20.PORTAADDR7
address_a[7] => ram_block6a21.PORTAADDR7
address_a[7] => ram_block6a22.PORTAADDR7
address_a[7] => ram_block6a23.PORTAADDR7
address_a[7] => ram_block6a24.PORTAADDR7
address_a[7] => ram_block6a25.PORTAADDR7
address_a[7] => ram_block6a26.PORTAADDR7
address_a[7] => ram_block6a27.PORTAADDR7
address_a[7] => ram_block6a28.PORTAADDR7
address_a[7] => ram_block6a29.PORTAADDR7
address_a[7] => ram_block6a30.PORTAADDR7
address_a[7] => ram_block6a31.PORTAADDR7
address_a[7] => ram_block6a32.PORTAADDR7
address_a[7] => ram_block6a33.PORTAADDR7
address_a[7] => ram_block6a34.PORTAADDR7
address_a[7] => ram_block6a35.PORTAADDR7
address_a[7] => ram_block6a36.PORTAADDR7
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[0] => ram_block6a16.PORTBADDR
address_b[0] => ram_block6a17.PORTBADDR
address_b[0] => ram_block6a18.PORTBADDR
address_b[0] => ram_block6a19.PORTBADDR
address_b[0] => ram_block6a20.PORTBADDR
address_b[0] => ram_block6a21.PORTBADDR
address_b[0] => ram_block6a22.PORTBADDR
address_b[0] => ram_block6a23.PORTBADDR
address_b[0] => ram_block6a24.PORTBADDR
address_b[0] => ram_block6a25.PORTBADDR
address_b[0] => ram_block6a26.PORTBADDR
address_b[0] => ram_block6a27.PORTBADDR
address_b[0] => ram_block6a28.PORTBADDR
address_b[0] => ram_block6a29.PORTBADDR
address_b[0] => ram_block6a30.PORTBADDR
address_b[0] => ram_block6a31.PORTBADDR
address_b[0] => ram_block6a32.PORTBADDR
address_b[0] => ram_block6a33.PORTBADDR
address_b[0] => ram_block6a34.PORTBADDR
address_b[0] => ram_block6a35.PORTBADDR
address_b[0] => ram_block6a36.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[1] => ram_block6a16.PORTBADDR1
address_b[1] => ram_block6a17.PORTBADDR1
address_b[1] => ram_block6a18.PORTBADDR1
address_b[1] => ram_block6a19.PORTBADDR1
address_b[1] => ram_block6a20.PORTBADDR1
address_b[1] => ram_block6a21.PORTBADDR1
address_b[1] => ram_block6a22.PORTBADDR1
address_b[1] => ram_block6a23.PORTBADDR1
address_b[1] => ram_block6a24.PORTBADDR1
address_b[1] => ram_block6a25.PORTBADDR1
address_b[1] => ram_block6a26.PORTBADDR1
address_b[1] => ram_block6a27.PORTBADDR1
address_b[1] => ram_block6a28.PORTBADDR1
address_b[1] => ram_block6a29.PORTBADDR1
address_b[1] => ram_block6a30.PORTBADDR1
address_b[1] => ram_block6a31.PORTBADDR1
address_b[1] => ram_block6a32.PORTBADDR1
address_b[1] => ram_block6a33.PORTBADDR1
address_b[1] => ram_block6a34.PORTBADDR1
address_b[1] => ram_block6a35.PORTBADDR1
address_b[1] => ram_block6a36.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[2] => ram_block6a16.PORTBADDR2
address_b[2] => ram_block6a17.PORTBADDR2
address_b[2] => ram_block6a18.PORTBADDR2
address_b[2] => ram_block6a19.PORTBADDR2
address_b[2] => ram_block6a20.PORTBADDR2
address_b[2] => ram_block6a21.PORTBADDR2
address_b[2] => ram_block6a22.PORTBADDR2
address_b[2] => ram_block6a23.PORTBADDR2
address_b[2] => ram_block6a24.PORTBADDR2
address_b[2] => ram_block6a25.PORTBADDR2
address_b[2] => ram_block6a26.PORTBADDR2
address_b[2] => ram_block6a27.PORTBADDR2
address_b[2] => ram_block6a28.PORTBADDR2
address_b[2] => ram_block6a29.PORTBADDR2
address_b[2] => ram_block6a30.PORTBADDR2
address_b[2] => ram_block6a31.PORTBADDR2
address_b[2] => ram_block6a32.PORTBADDR2
address_b[2] => ram_block6a33.PORTBADDR2
address_b[2] => ram_block6a34.PORTBADDR2
address_b[2] => ram_block6a35.PORTBADDR2
address_b[2] => ram_block6a36.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[3] => ram_block6a16.PORTBADDR3
address_b[3] => ram_block6a17.PORTBADDR3
address_b[3] => ram_block6a18.PORTBADDR3
address_b[3] => ram_block6a19.PORTBADDR3
address_b[3] => ram_block6a20.PORTBADDR3
address_b[3] => ram_block6a21.PORTBADDR3
address_b[3] => ram_block6a22.PORTBADDR3
address_b[3] => ram_block6a23.PORTBADDR3
address_b[3] => ram_block6a24.PORTBADDR3
address_b[3] => ram_block6a25.PORTBADDR3
address_b[3] => ram_block6a26.PORTBADDR3
address_b[3] => ram_block6a27.PORTBADDR3
address_b[3] => ram_block6a28.PORTBADDR3
address_b[3] => ram_block6a29.PORTBADDR3
address_b[3] => ram_block6a30.PORTBADDR3
address_b[3] => ram_block6a31.PORTBADDR3
address_b[3] => ram_block6a32.PORTBADDR3
address_b[3] => ram_block6a33.PORTBADDR3
address_b[3] => ram_block6a34.PORTBADDR3
address_b[3] => ram_block6a35.PORTBADDR3
address_b[3] => ram_block6a36.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[4] => ram_block6a16.PORTBADDR4
address_b[4] => ram_block6a17.PORTBADDR4
address_b[4] => ram_block6a18.PORTBADDR4
address_b[4] => ram_block6a19.PORTBADDR4
address_b[4] => ram_block6a20.PORTBADDR4
address_b[4] => ram_block6a21.PORTBADDR4
address_b[4] => ram_block6a22.PORTBADDR4
address_b[4] => ram_block6a23.PORTBADDR4
address_b[4] => ram_block6a24.PORTBADDR4
address_b[4] => ram_block6a25.PORTBADDR4
address_b[4] => ram_block6a26.PORTBADDR4
address_b[4] => ram_block6a27.PORTBADDR4
address_b[4] => ram_block6a28.PORTBADDR4
address_b[4] => ram_block6a29.PORTBADDR4
address_b[4] => ram_block6a30.PORTBADDR4
address_b[4] => ram_block6a31.PORTBADDR4
address_b[4] => ram_block6a32.PORTBADDR4
address_b[4] => ram_block6a33.PORTBADDR4
address_b[4] => ram_block6a34.PORTBADDR4
address_b[4] => ram_block6a35.PORTBADDR4
address_b[4] => ram_block6a36.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[5] => ram_block6a16.PORTBADDR5
address_b[5] => ram_block6a17.PORTBADDR5
address_b[5] => ram_block6a18.PORTBADDR5
address_b[5] => ram_block6a19.PORTBADDR5
address_b[5] => ram_block6a20.PORTBADDR5
address_b[5] => ram_block6a21.PORTBADDR5
address_b[5] => ram_block6a22.PORTBADDR5
address_b[5] => ram_block6a23.PORTBADDR5
address_b[5] => ram_block6a24.PORTBADDR5
address_b[5] => ram_block6a25.PORTBADDR5
address_b[5] => ram_block6a26.PORTBADDR5
address_b[5] => ram_block6a27.PORTBADDR5
address_b[5] => ram_block6a28.PORTBADDR5
address_b[5] => ram_block6a29.PORTBADDR5
address_b[5] => ram_block6a30.PORTBADDR5
address_b[5] => ram_block6a31.PORTBADDR5
address_b[5] => ram_block6a32.PORTBADDR5
address_b[5] => ram_block6a33.PORTBADDR5
address_b[5] => ram_block6a34.PORTBADDR5
address_b[5] => ram_block6a35.PORTBADDR5
address_b[5] => ram_block6a36.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[6] => ram_block6a16.PORTBADDR6
address_b[6] => ram_block6a17.PORTBADDR6
address_b[6] => ram_block6a18.PORTBADDR6
address_b[6] => ram_block6a19.PORTBADDR6
address_b[6] => ram_block6a20.PORTBADDR6
address_b[6] => ram_block6a21.PORTBADDR6
address_b[6] => ram_block6a22.PORTBADDR6
address_b[6] => ram_block6a23.PORTBADDR6
address_b[6] => ram_block6a24.PORTBADDR6
address_b[6] => ram_block6a25.PORTBADDR6
address_b[6] => ram_block6a26.PORTBADDR6
address_b[6] => ram_block6a27.PORTBADDR6
address_b[6] => ram_block6a28.PORTBADDR6
address_b[6] => ram_block6a29.PORTBADDR6
address_b[6] => ram_block6a30.PORTBADDR6
address_b[6] => ram_block6a31.PORTBADDR6
address_b[6] => ram_block6a32.PORTBADDR6
address_b[6] => ram_block6a33.PORTBADDR6
address_b[6] => ram_block6a34.PORTBADDR6
address_b[6] => ram_block6a35.PORTBADDR6
address_b[6] => ram_block6a36.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[7] => ram_block6a16.PORTBADDR7
address_b[7] => ram_block6a17.PORTBADDR7
address_b[7] => ram_block6a18.PORTBADDR7
address_b[7] => ram_block6a19.PORTBADDR7
address_b[7] => ram_block6a20.PORTBADDR7
address_b[7] => ram_block6a21.PORTBADDR7
address_b[7] => ram_block6a22.PORTBADDR7
address_b[7] => ram_block6a23.PORTBADDR7
address_b[7] => ram_block6a24.PORTBADDR7
address_b[7] => ram_block6a25.PORTBADDR7
address_b[7] => ram_block6a26.PORTBADDR7
address_b[7] => ram_block6a27.PORTBADDR7
address_b[7] => ram_block6a28.PORTBADDR7
address_b[7] => ram_block6a29.PORTBADDR7
address_b[7] => ram_block6a30.PORTBADDR7
address_b[7] => ram_block6a31.PORTBADDR7
address_b[7] => ram_block6a32.PORTBADDR7
address_b[7] => ram_block6a33.PORTBADDR7
address_b[7] => ram_block6a34.PORTBADDR7
address_b[7] => ram_block6a35.PORTBADDR7
address_b[7] => ram_block6a36.PORTBADDR7
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
addressstall_a => ram_block6a16.PORTAADDRSTALL
addressstall_a => ram_block6a17.PORTAADDRSTALL
addressstall_a => ram_block6a18.PORTAADDRSTALL
addressstall_a => ram_block6a19.PORTAADDRSTALL
addressstall_a => ram_block6a20.PORTAADDRSTALL
addressstall_a => ram_block6a21.PORTAADDRSTALL
addressstall_a => ram_block6a22.PORTAADDRSTALL
addressstall_a => ram_block6a23.PORTAADDRSTALL
addressstall_a => ram_block6a24.PORTAADDRSTALL
addressstall_a => ram_block6a25.PORTAADDRSTALL
addressstall_a => ram_block6a26.PORTAADDRSTALL
addressstall_a => ram_block6a27.PORTAADDRSTALL
addressstall_a => ram_block6a28.PORTAADDRSTALL
addressstall_a => ram_block6a29.PORTAADDRSTALL
addressstall_a => ram_block6a30.PORTAADDRSTALL
addressstall_a => ram_block6a31.PORTAADDRSTALL
addressstall_a => ram_block6a32.PORTAADDRSTALL
addressstall_a => ram_block6a33.PORTAADDRSTALL
addressstall_a => ram_block6a34.PORTAADDRSTALL
addressstall_a => ram_block6a35.PORTAADDRSTALL
addressstall_a => ram_block6a36.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock0 => ram_block6a16.CLK0
clock0 => ram_block6a17.CLK0
clock0 => ram_block6a18.CLK0
clock0 => ram_block6a19.CLK0
clock0 => ram_block6a20.CLK0
clock0 => ram_block6a21.CLK0
clock0 => ram_block6a22.CLK0
clock0 => ram_block6a23.CLK0
clock0 => ram_block6a24.CLK0
clock0 => ram_block6a25.CLK0
clock0 => ram_block6a26.CLK0
clock0 => ram_block6a27.CLK0
clock0 => ram_block6a28.CLK0
clock0 => ram_block6a29.CLK0
clock0 => ram_block6a30.CLK0
clock0 => ram_block6a31.CLK0
clock0 => ram_block6a32.CLK0
clock0 => ram_block6a33.CLK0
clock0 => ram_block6a34.CLK0
clock0 => ram_block6a35.CLK0
clock0 => ram_block6a36.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clock1 => ram_block6a16.CLK1
clock1 => ram_block6a17.CLK1
clock1 => ram_block6a18.CLK1
clock1 => ram_block6a19.CLK1
clock1 => ram_block6a20.CLK1
clock1 => ram_block6a21.CLK1
clock1 => ram_block6a22.CLK1
clock1 => ram_block6a23.CLK1
clock1 => ram_block6a24.CLK1
clock1 => ram_block6a25.CLK1
clock1 => ram_block6a26.CLK1
clock1 => ram_block6a27.CLK1
clock1 => ram_block6a28.CLK1
clock1 => ram_block6a29.CLK1
clock1 => ram_block6a30.CLK1
clock1 => ram_block6a31.CLK1
clock1 => ram_block6a32.CLK1
clock1 => ram_block6a33.CLK1
clock1 => ram_block6a34.CLK1
clock1 => ram_block6a35.CLK1
clock1 => ram_block6a36.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken0 => ram_block6a16.ENA0
clocken0 => ram_block6a17.ENA0
clocken0 => ram_block6a18.ENA0
clocken0 => ram_block6a19.ENA0
clocken0 => ram_block6a20.ENA0
clocken0 => ram_block6a21.ENA0
clocken0 => ram_block6a22.ENA0
clocken0 => ram_block6a23.ENA0
clocken0 => ram_block6a24.ENA0
clocken0 => ram_block6a25.ENA0
clocken0 => ram_block6a26.ENA0
clocken0 => ram_block6a27.ENA0
clocken0 => ram_block6a28.ENA0
clocken0 => ram_block6a29.ENA0
clocken0 => ram_block6a30.ENA0
clocken0 => ram_block6a31.ENA0
clocken0 => ram_block6a32.ENA0
clocken0 => ram_block6a33.ENA0
clocken0 => ram_block6a34.ENA0
clocken0 => ram_block6a35.ENA0
clocken0 => ram_block6a36.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
clocken1 => ram_block6a16.ENA1
clocken1 => ram_block6a17.ENA1
clocken1 => ram_block6a18.ENA1
clocken1 => ram_block6a19.ENA1
clocken1 => ram_block6a20.ENA1
clocken1 => ram_block6a21.ENA1
clocken1 => ram_block6a22.ENA1
clocken1 => ram_block6a23.ENA1
clocken1 => ram_block6a24.ENA1
clocken1 => ram_block6a25.ENA1
clocken1 => ram_block6a26.ENA1
clocken1 => ram_block6a27.ENA1
clocken1 => ram_block6a28.ENA1
clocken1 => ram_block6a29.ENA1
clocken1 => ram_block6a30.ENA1
clocken1 => ram_block6a31.ENA1
clocken1 => ram_block6a32.ENA1
clocken1 => ram_block6a33.ENA1
clocken1 => ram_block6a34.ENA1
clocken1 => ram_block6a35.ENA1
clocken1 => ram_block6a36.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_a[16] => ram_block6a16.PORTADATAIN
data_a[17] => ram_block6a17.PORTADATAIN
data_a[18] => ram_block6a18.PORTADATAIN
data_a[19] => ram_block6a19.PORTADATAIN
data_a[20] => ram_block6a20.PORTADATAIN
data_a[21] => ram_block6a21.PORTADATAIN
data_a[22] => ram_block6a22.PORTADATAIN
data_a[23] => ram_block6a23.PORTADATAIN
data_a[24] => ram_block6a24.PORTADATAIN
data_a[25] => ram_block6a25.PORTADATAIN
data_a[26] => ram_block6a26.PORTADATAIN
data_a[27] => ram_block6a27.PORTADATAIN
data_a[28] => ram_block6a28.PORTADATAIN
data_a[29] => ram_block6a29.PORTADATAIN
data_a[30] => ram_block6a30.PORTADATAIN
data_a[31] => ram_block6a31.PORTADATAIN
data_a[32] => ram_block6a32.PORTADATAIN
data_a[33] => ram_block6a33.PORTADATAIN
data_a[34] => ram_block6a34.PORTADATAIN
data_a[35] => ram_block6a35.PORTADATAIN
data_a[36] => ram_block6a36.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
data_b[16] => ram_block6a16.PORTBDATAIN
data_b[17] => ram_block6a17.PORTBDATAIN
data_b[18] => ram_block6a18.PORTBDATAIN
data_b[19] => ram_block6a19.PORTBDATAIN
data_b[20] => ram_block6a20.PORTBDATAIN
data_b[21] => ram_block6a21.PORTBDATAIN
data_b[22] => ram_block6a22.PORTBDATAIN
data_b[23] => ram_block6a23.PORTBDATAIN
data_b[24] => ram_block6a24.PORTBDATAIN
data_b[25] => ram_block6a25.PORTBDATAIN
data_b[26] => ram_block6a26.PORTBDATAIN
data_b[27] => ram_block6a27.PORTBDATAIN
data_b[28] => ram_block6a28.PORTBDATAIN
data_b[29] => ram_block6a29.PORTBDATAIN
data_b[30] => ram_block6a30.PORTBDATAIN
data_b[31] => ram_block6a31.PORTBDATAIN
data_b[32] => ram_block6a32.PORTBDATAIN
data_b[33] => ram_block6a33.PORTBDATAIN
data_b[34] => ram_block6a34.PORTBDATAIN
data_b[35] => ram_block6a35.PORTBDATAIN
data_b[36] => ram_block6a36.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_a[16] <= ram_block6a16.PORTADATAOUT
q_a[17] <= ram_block6a17.PORTADATAOUT
q_a[18] <= ram_block6a18.PORTADATAOUT
q_a[19] <= ram_block6a19.PORTADATAOUT
q_a[20] <= ram_block6a20.PORTADATAOUT
q_a[21] <= ram_block6a21.PORTADATAOUT
q_a[22] <= ram_block6a22.PORTADATAOUT
q_a[23] <= ram_block6a23.PORTADATAOUT
q_a[24] <= ram_block6a24.PORTADATAOUT
q_a[25] <= ram_block6a25.PORTADATAOUT
q_a[26] <= ram_block6a26.PORTADATAOUT
q_a[27] <= ram_block6a27.PORTADATAOUT
q_a[28] <= ram_block6a28.PORTADATAOUT
q_a[29] <= ram_block6a29.PORTADATAOUT
q_a[30] <= ram_block6a30.PORTADATAOUT
q_a[31] <= ram_block6a31.PORTADATAOUT
q_a[32] <= ram_block6a32.PORTADATAOUT
q_a[33] <= ram_block6a33.PORTADATAOUT
q_a[34] <= ram_block6a34.PORTADATAOUT
q_a[35] <= ram_block6a35.PORTADATAOUT
q_a[36] <= ram_block6a36.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
q_b[16] <= ram_block6a16.PORTBDATAOUT
q_b[17] <= ram_block6a17.PORTBDATAOUT
q_b[18] <= ram_block6a18.PORTBDATAOUT
q_b[19] <= ram_block6a19.PORTBDATAOUT
q_b[20] <= ram_block6a20.PORTBDATAOUT
q_b[21] <= ram_block6a21.PORTBDATAOUT
q_b[22] <= ram_block6a22.PORTBDATAOUT
q_b[23] <= ram_block6a23.PORTBDATAOUT
q_b[24] <= ram_block6a24.PORTBDATAOUT
q_b[25] <= ram_block6a25.PORTBDATAOUT
q_b[26] <= ram_block6a26.PORTBDATAOUT
q_b[27] <= ram_block6a27.PORTBDATAOUT
q_b[28] <= ram_block6a28.PORTBDATAOUT
q_b[29] <= ram_block6a29.PORTBDATAOUT
q_b[30] <= ram_block6a30.PORTBDATAOUT
q_b[31] <= ram_block6a31.PORTBDATAOUT
q_b[32] <= ram_block6a32.PORTBDATAOUT
q_b[33] <= ram_block6a33.PORTBDATAOUT
q_b[34] <= ram_block6a34.PORTBDATAOUT
q_b[35] <= ram_block6a35.PORTBDATAOUT
q_b[36] <= ram_block6a36.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_a => ram_block6a16.PORTAWE
wren_a => ram_block6a17.PORTAWE
wren_a => ram_block6a18.PORTAWE
wren_a => ram_block6a19.PORTAWE
wren_a => ram_block6a20.PORTAWE
wren_a => ram_block6a21.PORTAWE
wren_a => ram_block6a22.PORTAWE
wren_a => ram_block6a23.PORTAWE
wren_a => ram_block6a24.PORTAWE
wren_a => ram_block6a25.PORTAWE
wren_a => ram_block6a26.PORTAWE
wren_a => ram_block6a27.PORTAWE
wren_a => ram_block6a28.PORTAWE
wren_a => ram_block6a29.PORTAWE
wren_a => ram_block6a30.PORTAWE
wren_a => ram_block6a31.PORTAWE
wren_a => ram_block6a32.PORTAWE
wren_a => ram_block6a33.PORTAWE
wren_a => ram_block6a34.PORTAWE
wren_a => ram_block6a35.PORTAWE
wren_a => ram_block6a36.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE
wren_b => ram_block6a16.PORTBRE
wren_b => ram_block6a17.PORTBRE
wren_b => ram_block6a18.PORTBRE
wren_b => ram_block6a19.PORTBRE
wren_b => ram_block6a20.PORTBRE
wren_b => ram_block6a21.PORTBRE
wren_b => ram_block6a22.PORTBRE
wren_b => ram_block6a23.PORTBRE
wren_b => ram_block6a24.PORTBRE
wren_b => ram_block6a25.PORTBRE
wren_b => ram_block6a26.PORTBRE
wren_b => ram_block6a27.PORTBRE
wren_b => ram_block6a28.PORTBRE
wren_b => ram_block6a29.PORTBRE
wren_b => ram_block6a30.PORTBRE
wren_b => ram_block6a31.PORTBRE
wren_b => ram_block6a32.PORTBRE
wren_b => ram_block6a33.PORTBRE
wren_b => ram_block6a34.PORTBRE
wren_b => ram_block6a35.PORTBRE
wren_b => ram_block6a36.PORTBRE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|dffpipe_c2e:rdaclr
clock => dffe7a[0].CLK
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp
clock => dffpipe_2v8:dffpipe8.clock
d[0] => dffpipe_2v8:dffpipe8.d[0]
d[1] => dffpipe_2v8:dffpipe8.d[1]
d[2] => dffpipe_2v8:dffpipe8.d[2]
d[3] => dffpipe_2v8:dffpipe8.d[3]
d[4] => dffpipe_2v8:dffpipe8.d[4]
d[5] => dffpipe_2v8:dffpipe8.d[5]
d[6] => dffpipe_2v8:dffpipe8.d[6]
d[7] => dffpipe_2v8:dffpipe8.d[7]
d[8] => dffpipe_2v8:dffpipe8.d[8]
q[0] <= dffpipe_2v8:dffpipe8.q[0]
q[1] <= dffpipe_2v8:dffpipe8.q[1]
q[2] <= dffpipe_2v8:dffpipe8.q[2]
q[3] <= dffpipe_2v8:dffpipe8.q[3]
q[4] <= dffpipe_2v8:dffpipe8.q[4]
q[5] <= dffpipe_2v8:dffpipe8.q[5]
q[6] <= dffpipe_2v8:dffpipe8.q[6]
q[7] <= dffpipe_2v8:dffpipe8.q[7]
q[8] <= dffpipe_2v8:dffpipe8.q[8]


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe8
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp
clock => dffpipe_3v8:dffpipe11.clock
d[0] => dffpipe_3v8:dffpipe11.d[0]
d[1] => dffpipe_3v8:dffpipe11.d[1]
d[2] => dffpipe_3v8:dffpipe11.d[2]
d[3] => dffpipe_3v8:dffpipe11.d[3]
d[4] => dffpipe_3v8:dffpipe11.d[4]
d[5] => dffpipe_3v8:dffpipe11.d[5]
d[6] => dffpipe_3v8:dffpipe11.d[6]
d[7] => dffpipe_3v8:dffpipe11.d[7]
d[8] => dffpipe_3v8:dffpipe11.d[8]
q[0] <= dffpipe_3v8:dffpipe11.q[0]
q[1] <= dffpipe_3v8:dffpipe11.q[1]
q[2] <= dffpipe_3v8:dffpipe11.q[2]
q[3] <= dffpipe_3v8:dffpipe11.q[3]
q[4] <= dffpipe_3v8:dffpipe11.q[4]
q[5] <= dffpipe_3v8:dffpipe11.q[5]
q[6] <= dffpipe_3v8:dffpipe11.q[6]
q[7] <= dffpipe_3v8:dffpipe11.q[7]
q[8] <= dffpipe_3v8:dffpipe11.q[8]


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe11
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|cmpr_t16:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[8] => data_wire[6].IN0
datab[8] => data_wire[6].IN1


|LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|cmpr_t16:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[8] => data_wire[6].IN0
datab[8] => data_wire[6].IN1


|LAB_DESIGN|spi3_tx:iSPI3_TX
a_tfclk => a_tfclk~0.IN1
a_treset_n => a_treset_n~0.IN1
a_dtpa[0] => a_dtpa[0]~0.IN1
b_clk => b_clk~0.IN1
b_reset_n => b_reset_n~0.IN1
b_dav => b_dav~0.IN1
b_val => b_val~0.IN1
b_dat[0] => b_dat[0]~31.IN1
b_dat[1] => b_dat[1]~30.IN1
b_dat[2] => b_dat[2]~29.IN1
b_dat[3] => b_dat[3]~28.IN1
b_dat[4] => b_dat[4]~27.IN1
b_dat[5] => b_dat[5]~26.IN1
b_dat[6] => b_dat[6]~25.IN1
b_dat[7] => b_dat[7]~24.IN1
b_dat[8] => b_dat[8]~23.IN1
b_dat[9] => b_dat[9]~22.IN1
b_dat[10] => b_dat[10]~21.IN1
b_dat[11] => b_dat[11]~20.IN1
b_dat[12] => b_dat[12]~19.IN1
b_dat[13] => b_dat[13]~18.IN1
b_dat[14] => b_dat[14]~17.IN1
b_dat[15] => b_dat[15]~16.IN1
b_dat[16] => b_dat[16]~15.IN1
b_dat[17] => b_dat[17]~14.IN1
b_dat[18] => b_dat[18]~13.IN1
b_dat[19] => b_dat[19]~12.IN1
b_dat[20] => b_dat[20]~11.IN1
b_dat[21] => b_dat[21]~10.IN1
b_dat[22] => b_dat[22]~9.IN1
b_dat[23] => b_dat[23]~8.IN1
b_dat[24] => b_dat[24]~7.IN1
b_dat[25] => b_dat[25]~6.IN1
b_dat[26] => b_dat[26]~5.IN1
b_dat[27] => b_dat[27]~4.IN1
b_dat[28] => b_dat[28]~3.IN1
b_dat[29] => b_dat[29]~2.IN1
b_dat[30] => b_dat[30]~1.IN1
b_dat[31] => b_dat[31]~0.IN1
b_sop => b_sop~0.IN1
b_eop => b_eop~0.IN1
b_err => b_err~0.IN1
b_mty[0] => b_mty[0]~1.IN1
b_mty[1] => b_mty[1]~0.IN1
a_tenb <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.wr_outa
a_tdat[0] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[1] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[2] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[3] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[4] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[5] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[6] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[7] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[8] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[9] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[10] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[11] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[12] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[13] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[14] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[15] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[16] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[17] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[18] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[19] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[20] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[21] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[22] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[23] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[24] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[25] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[26] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[27] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[28] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[29] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[30] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tdat[31] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.data_outa
a_tsop <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.sop_outa
a_teop <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.eop_outa
a_terr <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.err_outa
a_tmod[0] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.mod_outa
a_tmod[1] <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.mod_outa
b_ena <= auk_pac_mtx_mw:auk_pac_mtx_mw_inst.rd_outb1


|LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst
a_fifo_burst[0] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[0]
a_fifo_burst[1] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[1]
a_fifo_burst[2] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[2]
a_fifo_burst[3] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[3]
a_fifo_burst[4] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[4]
a_fifo_burst[5] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[5]
a_fifo_burst[6] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[6]
a_fifo_burst[7] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[7]
a_fifo_burst[8] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[8]
a_fifo_burst[9] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[9]
a_fifo_burst[10] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[10]
a_fifo_burst[11] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[11]
a_fifo_burst[12] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[12]
a_fifo_burst[13] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[13]
a_fifo_burst[14] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[14]
a_fifo_burst[15] => auk_pac_mtx:mtx.pIO_A.FIFO_BURST[15]
a_remote_burst[0] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[0]
a_remote_burst[1] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[1]
a_remote_burst[2] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[2]
a_remote_burst[3] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[3]
a_remote_burst[4] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[4]
a_remote_burst[5] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[5]
a_remote_burst[6] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[6]
a_remote_burst[7] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[7]
a_remote_burst[8] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[8]
a_remote_burst[9] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[9]
a_remote_burst[10] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[10]
a_remote_burst[11] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[11]
a_remote_burst[12] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[12]
a_remote_burst[13] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[13]
a_remote_burst[14] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[14]
a_remote_burst[15] => auk_pac_mtx:mtx.pIO_A.REMOTE_BURST[15]
b1_fifo_burst[0] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[0]
b1_fifo_burst[1] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[1]
b1_fifo_burst[2] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[2]
b1_fifo_burst[3] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[3]
b1_fifo_burst[4] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[4]
b1_fifo_burst[5] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[5]
b1_fifo_burst[6] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[6]
b1_fifo_burst[7] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[7]
b1_fifo_burst[8] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[8]
b1_fifo_burst[9] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[9]
b1_fifo_burst[10] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[10]
b1_fifo_burst[11] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[11]
b1_fifo_burst[12] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[12]
b1_fifo_burst[13] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[13]
b1_fifo_burst[14] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[14]
b1_fifo_burst[15] => auk_pac_mtx:mtx.pIO_B[1].FIFO_BURST[15]
b1_remote_burst[0] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[0]
b1_remote_burst[1] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[1]
b1_remote_burst[2] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[2]
b1_remote_burst[3] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[3]
b1_remote_burst[4] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[4]
b1_remote_burst[5] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[5]
b1_remote_burst[6] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[6]
b1_remote_burst[7] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[7]
b1_remote_burst[8] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[8]
b1_remote_burst[9] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[9]
b1_remote_burst[10] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[10]
b1_remote_burst[11] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[11]
b1_remote_burst[12] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[12]
b1_remote_burst[13] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[13]
b1_remote_burst[14] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[14]
b1_remote_burst[15] => auk_pac_mtx:mtx.pIO_B[1].REMOTE_BURST[15]
b1_full_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[0]
b1_full_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[1]
b1_full_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[2]
b1_full_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[3]
b1_full_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[4]
b1_full_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[5]
b1_full_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[6]
b1_full_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[7]
b1_full_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[8]
b1_full_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[9]
b1_full_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[10]
b1_full_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[11]
b1_full_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[12]
b1_full_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[13]
b1_full_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[14]
b1_full_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[1].FULL_ON_THRESH[15]
b1_full_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[0]
b1_full_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[1]
b1_full_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[2]
b1_full_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[3]
b1_full_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[4]
b1_full_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[5]
b1_full_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[6]
b1_full_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[7]
b1_full_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[8]
b1_full_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[9]
b1_full_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[10]
b1_full_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[11]
b1_full_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[12]
b1_full_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[13]
b1_full_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[14]
b1_full_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[1].FULL_OFF_THRESH[15]
b1_empty_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[0]
b1_empty_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[1]
b1_empty_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[2]
b1_empty_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[3]
b1_empty_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[4]
b1_empty_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[5]
b1_empty_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[6]
b1_empty_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[7]
b1_empty_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[8]
b1_empty_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[9]
b1_empty_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[10]
b1_empty_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[11]
b1_empty_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[12]
b1_empty_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[13]
b1_empty_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[14]
b1_empty_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_ON_THRESH[15]
b1_empty_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[0]
b1_empty_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[1]
b1_empty_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[2]
b1_empty_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[3]
b1_empty_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[4]
b1_empty_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[5]
b1_empty_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[6]
b1_empty_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[7]
b1_empty_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[8]
b1_empty_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[9]
b1_empty_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[10]
b1_empty_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[11]
b1_empty_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[12]
b1_empty_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[13]
b1_empty_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[14]
b1_empty_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[1].EMPTY_OFF_THRESH[15]
b1_master_full_thresh[0] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[0]
b1_master_full_thresh[1] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[1]
b1_master_full_thresh[2] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[2]
b1_master_full_thresh[3] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[3]
b1_master_full_thresh[4] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[4]
b1_master_full_thresh[5] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[5]
b1_master_full_thresh[6] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[6]
b1_master_full_thresh[7] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[7]
b1_master_full_thresh[8] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[8]
b1_master_full_thresh[9] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[9]
b1_master_full_thresh[10] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[10]
b1_master_full_thresh[11] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[11]
b1_master_full_thresh[12] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[12]
b1_master_full_thresh[13] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[13]
b1_master_full_thresh[14] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[14]
b1_master_full_thresh[15] => auk_pac_mtx:mtx.pIO_B[1].MASTER_FULL_THRESH[15]
b2_fifo_burst[0] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[0]
b2_fifo_burst[1] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[1]
b2_fifo_burst[2] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[2]
b2_fifo_burst[3] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[3]
b2_fifo_burst[4] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[4]
b2_fifo_burst[5] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[5]
b2_fifo_burst[6] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[6]
b2_fifo_burst[7] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[7]
b2_fifo_burst[8] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[8]
b2_fifo_burst[9] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[9]
b2_fifo_burst[10] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[10]
b2_fifo_burst[11] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[11]
b2_fifo_burst[12] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[12]
b2_fifo_burst[13] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[13]
b2_fifo_burst[14] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[14]
b2_fifo_burst[15] => auk_pac_mtx:mtx.pIO_B[2].FIFO_BURST[15]
b2_remote_burst[0] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[0]
b2_remote_burst[1] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[1]
b2_remote_burst[2] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[2]
b2_remote_burst[3] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[3]
b2_remote_burst[4] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[4]
b2_remote_burst[5] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[5]
b2_remote_burst[6] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[6]
b2_remote_burst[7] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[7]
b2_remote_burst[8] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[8]
b2_remote_burst[9] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[9]
b2_remote_burst[10] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[10]
b2_remote_burst[11] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[11]
b2_remote_burst[12] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[12]
b2_remote_burst[13] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[13]
b2_remote_burst[14] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[14]
b2_remote_burst[15] => auk_pac_mtx:mtx.pIO_B[2].REMOTE_BURST[15]
b2_full_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[0]
b2_full_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[1]
b2_full_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[2]
b2_full_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[3]
b2_full_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[4]
b2_full_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[5]
b2_full_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[6]
b2_full_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[7]
b2_full_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[8]
b2_full_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[9]
b2_full_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[10]
b2_full_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[11]
b2_full_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[12]
b2_full_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[13]
b2_full_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[14]
b2_full_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[2].FULL_ON_THRESH[15]
b2_full_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[0]
b2_full_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[1]
b2_full_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[2]
b2_full_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[3]
b2_full_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[4]
b2_full_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[5]
b2_full_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[6]
b2_full_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[7]
b2_full_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[8]
b2_full_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[9]
b2_full_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[10]
b2_full_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[11]
b2_full_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[12]
b2_full_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[13]
b2_full_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[14]
b2_full_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[2].FULL_OFF_THRESH[15]
b2_empty_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[0]
b2_empty_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[1]
b2_empty_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[2]
b2_empty_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[3]
b2_empty_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[4]
b2_empty_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[5]
b2_empty_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[6]
b2_empty_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[7]
b2_empty_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[8]
b2_empty_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[9]
b2_empty_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[10]
b2_empty_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[11]
b2_empty_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[12]
b2_empty_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[13]
b2_empty_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[14]
b2_empty_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_ON_THRESH[15]
b2_empty_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[0]
b2_empty_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[1]
b2_empty_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[2]
b2_empty_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[3]
b2_empty_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[4]
b2_empty_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[5]
b2_empty_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[6]
b2_empty_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[7]
b2_empty_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[8]
b2_empty_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[9]
b2_empty_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[10]
b2_empty_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[11]
b2_empty_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[12]
b2_empty_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[13]
b2_empty_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[14]
b2_empty_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[2].EMPTY_OFF_THRESH[15]
b2_master_full_thresh[0] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[0]
b2_master_full_thresh[1] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[1]
b2_master_full_thresh[2] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[2]
b2_master_full_thresh[3] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[3]
b2_master_full_thresh[4] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[4]
b2_master_full_thresh[5] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[5]
b2_master_full_thresh[6] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[6]
b2_master_full_thresh[7] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[7]
b2_master_full_thresh[8] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[8]
b2_master_full_thresh[9] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[9]
b2_master_full_thresh[10] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[10]
b2_master_full_thresh[11] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[11]
b2_master_full_thresh[12] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[12]
b2_master_full_thresh[13] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[13]
b2_master_full_thresh[14] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[14]
b2_master_full_thresh[15] => auk_pac_mtx:mtx.pIO_B[2].MASTER_FULL_THRESH[15]
b3_fifo_burst[0] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[0]
b3_fifo_burst[1] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[1]
b3_fifo_burst[2] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[2]
b3_fifo_burst[3] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[3]
b3_fifo_burst[4] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[4]
b3_fifo_burst[5] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[5]
b3_fifo_burst[6] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[6]
b3_fifo_burst[7] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[7]
b3_fifo_burst[8] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[8]
b3_fifo_burst[9] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[9]
b3_fifo_burst[10] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[10]
b3_fifo_burst[11] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[11]
b3_fifo_burst[12] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[12]
b3_fifo_burst[13] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[13]
b3_fifo_burst[14] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[14]
b3_fifo_burst[15] => auk_pac_mtx:mtx.pIO_B[3].FIFO_BURST[15]
b3_remote_burst[0] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[0]
b3_remote_burst[1] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[1]
b3_remote_burst[2] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[2]
b3_remote_burst[3] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[3]
b3_remote_burst[4] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[4]
b3_remote_burst[5] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[5]
b3_remote_burst[6] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[6]
b3_remote_burst[7] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[7]
b3_remote_burst[8] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[8]
b3_remote_burst[9] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[9]
b3_remote_burst[10] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[10]
b3_remote_burst[11] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[11]
b3_remote_burst[12] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[12]
b3_remote_burst[13] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[13]
b3_remote_burst[14] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[14]
b3_remote_burst[15] => auk_pac_mtx:mtx.pIO_B[3].REMOTE_BURST[15]
b3_full_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[0]
b3_full_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[1]
b3_full_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[2]
b3_full_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[3]
b3_full_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[4]
b3_full_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[5]
b3_full_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[6]
b3_full_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[7]
b3_full_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[8]
b3_full_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[9]
b3_full_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[10]
b3_full_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[11]
b3_full_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[12]
b3_full_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[13]
b3_full_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[14]
b3_full_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[3].FULL_ON_THRESH[15]
b3_full_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[0]
b3_full_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[1]
b3_full_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[2]
b3_full_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[3]
b3_full_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[4]
b3_full_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[5]
b3_full_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[6]
b3_full_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[7]
b3_full_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[8]
b3_full_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[9]
b3_full_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[10]
b3_full_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[11]
b3_full_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[12]
b3_full_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[13]
b3_full_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[14]
b3_full_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[3].FULL_OFF_THRESH[15]
b3_empty_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[0]
b3_empty_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[1]
b3_empty_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[2]
b3_empty_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[3]
b3_empty_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[4]
b3_empty_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[5]
b3_empty_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[6]
b3_empty_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[7]
b3_empty_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[8]
b3_empty_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[9]
b3_empty_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[10]
b3_empty_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[11]
b3_empty_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[12]
b3_empty_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[13]
b3_empty_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[14]
b3_empty_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_ON_THRESH[15]
b3_empty_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[0]
b3_empty_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[1]
b3_empty_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[2]
b3_empty_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[3]
b3_empty_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[4]
b3_empty_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[5]
b3_empty_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[6]
b3_empty_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[7]
b3_empty_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[8]
b3_empty_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[9]
b3_empty_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[10]
b3_empty_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[11]
b3_empty_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[12]
b3_empty_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[13]
b3_empty_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[14]
b3_empty_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[3].EMPTY_OFF_THRESH[15]
b3_master_full_thresh[0] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[0]
b3_master_full_thresh[1] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[1]
b3_master_full_thresh[2] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[2]
b3_master_full_thresh[3] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[3]
b3_master_full_thresh[4] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[4]
b3_master_full_thresh[5] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[5]
b3_master_full_thresh[6] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[6]
b3_master_full_thresh[7] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[7]
b3_master_full_thresh[8] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[8]
b3_master_full_thresh[9] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[9]
b3_master_full_thresh[10] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[10]
b3_master_full_thresh[11] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[11]
b3_master_full_thresh[12] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[12]
b3_master_full_thresh[13] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[13]
b3_master_full_thresh[14] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[14]
b3_master_full_thresh[15] => auk_pac_mtx:mtx.pIO_B[3].MASTER_FULL_THRESH[15]
b4_fifo_burst[0] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[0]
b4_fifo_burst[1] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[1]
b4_fifo_burst[2] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[2]
b4_fifo_burst[3] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[3]
b4_fifo_burst[4] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[4]
b4_fifo_burst[5] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[5]
b4_fifo_burst[6] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[6]
b4_fifo_burst[7] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[7]
b4_fifo_burst[8] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[8]
b4_fifo_burst[9] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[9]
b4_fifo_burst[10] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[10]
b4_fifo_burst[11] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[11]
b4_fifo_burst[12] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[12]
b4_fifo_burst[13] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[13]
b4_fifo_burst[14] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[14]
b4_fifo_burst[15] => auk_pac_mtx:mtx.pIO_B[4].FIFO_BURST[15]
b4_remote_burst[0] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[0]
b4_remote_burst[1] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[1]
b4_remote_burst[2] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[2]
b4_remote_burst[3] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[3]
b4_remote_burst[4] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[4]
b4_remote_burst[5] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[5]
b4_remote_burst[6] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[6]
b4_remote_burst[7] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[7]
b4_remote_burst[8] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[8]
b4_remote_burst[9] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[9]
b4_remote_burst[10] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[10]
b4_remote_burst[11] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[11]
b4_remote_burst[12] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[12]
b4_remote_burst[13] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[13]
b4_remote_burst[14] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[14]
b4_remote_burst[15] => auk_pac_mtx:mtx.pIO_B[4].REMOTE_BURST[15]
b4_full_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[0]
b4_full_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[1]
b4_full_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[2]
b4_full_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[3]
b4_full_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[4]
b4_full_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[5]
b4_full_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[6]
b4_full_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[7]
b4_full_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[8]
b4_full_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[9]
b4_full_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[10]
b4_full_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[11]
b4_full_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[12]
b4_full_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[13]
b4_full_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[14]
b4_full_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[4].FULL_ON_THRESH[15]
b4_full_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[0]
b4_full_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[1]
b4_full_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[2]
b4_full_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[3]
b4_full_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[4]
b4_full_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[5]
b4_full_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[6]
b4_full_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[7]
b4_full_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[8]
b4_full_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[9]
b4_full_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[10]
b4_full_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[11]
b4_full_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[12]
b4_full_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[13]
b4_full_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[14]
b4_full_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[4].FULL_OFF_THRESH[15]
b4_empty_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[0]
b4_empty_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[1]
b4_empty_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[2]
b4_empty_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[3]
b4_empty_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[4]
b4_empty_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[5]
b4_empty_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[6]
b4_empty_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[7]
b4_empty_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[8]
b4_empty_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[9]
b4_empty_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[10]
b4_empty_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[11]
b4_empty_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[12]
b4_empty_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[13]
b4_empty_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[14]
b4_empty_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_ON_THRESH[15]
b4_empty_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[0]
b4_empty_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[1]
b4_empty_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[2]
b4_empty_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[3]
b4_empty_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[4]
b4_empty_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[5]
b4_empty_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[6]
b4_empty_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[7]
b4_empty_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[8]
b4_empty_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[9]
b4_empty_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[10]
b4_empty_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[11]
b4_empty_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[12]
b4_empty_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[13]
b4_empty_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[14]
b4_empty_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[4].EMPTY_OFF_THRESH[15]
b4_master_full_thresh[0] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[0]
b4_master_full_thresh[1] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[1]
b4_master_full_thresh[2] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[2]
b4_master_full_thresh[3] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[3]
b4_master_full_thresh[4] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[4]
b4_master_full_thresh[5] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[5]
b4_master_full_thresh[6] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[6]
b4_master_full_thresh[7] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[7]
b4_master_full_thresh[8] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[8]
b4_master_full_thresh[9] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[9]
b4_master_full_thresh[10] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[10]
b4_master_full_thresh[11] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[11]
b4_master_full_thresh[12] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[12]
b4_master_full_thresh[13] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[13]
b4_master_full_thresh[14] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[14]
b4_master_full_thresh[15] => auk_pac_mtx:mtx.pIO_B[4].MASTER_FULL_THRESH[15]
b5_fifo_burst[0] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[0]
b5_fifo_burst[1] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[1]
b5_fifo_burst[2] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[2]
b5_fifo_burst[3] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[3]
b5_fifo_burst[4] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[4]
b5_fifo_burst[5] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[5]
b5_fifo_burst[6] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[6]
b5_fifo_burst[7] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[7]
b5_fifo_burst[8] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[8]
b5_fifo_burst[9] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[9]
b5_fifo_burst[10] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[10]
b5_fifo_burst[11] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[11]
b5_fifo_burst[12] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[12]
b5_fifo_burst[13] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[13]
b5_fifo_burst[14] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[14]
b5_fifo_burst[15] => auk_pac_mtx:mtx.pIO_B[5].FIFO_BURST[15]
b5_remote_burst[0] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[0]
b5_remote_burst[1] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[1]
b5_remote_burst[2] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[2]
b5_remote_burst[3] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[3]
b5_remote_burst[4] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[4]
b5_remote_burst[5] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[5]
b5_remote_burst[6] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[6]
b5_remote_burst[7] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[7]
b5_remote_burst[8] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[8]
b5_remote_burst[9] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[9]
b5_remote_burst[10] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[10]
b5_remote_burst[11] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[11]
b5_remote_burst[12] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[12]
b5_remote_burst[13] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[13]
b5_remote_burst[14] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[14]
b5_remote_burst[15] => auk_pac_mtx:mtx.pIO_B[5].REMOTE_BURST[15]
b5_full_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[0]
b5_full_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[1]
b5_full_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[2]
b5_full_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[3]
b5_full_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[4]
b5_full_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[5]
b5_full_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[6]
b5_full_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[7]
b5_full_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[8]
b5_full_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[9]
b5_full_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[10]
b5_full_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[11]
b5_full_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[12]
b5_full_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[13]
b5_full_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[14]
b5_full_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[5].FULL_ON_THRESH[15]
b5_full_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[0]
b5_full_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[1]
b5_full_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[2]
b5_full_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[3]
b5_full_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[4]
b5_full_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[5]
b5_full_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[6]
b5_full_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[7]
b5_full_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[8]
b5_full_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[9]
b5_full_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[10]
b5_full_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[11]
b5_full_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[12]
b5_full_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[13]
b5_full_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[14]
b5_full_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[5].FULL_OFF_THRESH[15]
b5_empty_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[0]
b5_empty_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[1]
b5_empty_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[2]
b5_empty_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[3]
b5_empty_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[4]
b5_empty_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[5]
b5_empty_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[6]
b5_empty_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[7]
b5_empty_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[8]
b5_empty_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[9]
b5_empty_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[10]
b5_empty_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[11]
b5_empty_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[12]
b5_empty_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[13]
b5_empty_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[14]
b5_empty_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_ON_THRESH[15]
b5_empty_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[0]
b5_empty_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[1]
b5_empty_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[2]
b5_empty_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[3]
b5_empty_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[4]
b5_empty_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[5]
b5_empty_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[6]
b5_empty_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[7]
b5_empty_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[8]
b5_empty_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[9]
b5_empty_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[10]
b5_empty_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[11]
b5_empty_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[12]
b5_empty_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[13]
b5_empty_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[14]
b5_empty_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[5].EMPTY_OFF_THRESH[15]
b5_master_full_thresh[0] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[0]
b5_master_full_thresh[1] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[1]
b5_master_full_thresh[2] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[2]
b5_master_full_thresh[3] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[3]
b5_master_full_thresh[4] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[4]
b5_master_full_thresh[5] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[5]
b5_master_full_thresh[6] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[6]
b5_master_full_thresh[7] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[7]
b5_master_full_thresh[8] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[8]
b5_master_full_thresh[9] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[9]
b5_master_full_thresh[10] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[10]
b5_master_full_thresh[11] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[11]
b5_master_full_thresh[12] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[12]
b5_master_full_thresh[13] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[13]
b5_master_full_thresh[14] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[14]
b5_master_full_thresh[15] => auk_pac_mtx:mtx.pIO_B[5].MASTER_FULL_THRESH[15]
b6_fifo_burst[0] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[0]
b6_fifo_burst[1] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[1]
b6_fifo_burst[2] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[2]
b6_fifo_burst[3] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[3]
b6_fifo_burst[4] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[4]
b6_fifo_burst[5] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[5]
b6_fifo_burst[6] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[6]
b6_fifo_burst[7] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[7]
b6_fifo_burst[8] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[8]
b6_fifo_burst[9] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[9]
b6_fifo_burst[10] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[10]
b6_fifo_burst[11] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[11]
b6_fifo_burst[12] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[12]
b6_fifo_burst[13] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[13]
b6_fifo_burst[14] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[14]
b6_fifo_burst[15] => auk_pac_mtx:mtx.pIO_B[6].FIFO_BURST[15]
b6_remote_burst[0] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[0]
b6_remote_burst[1] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[1]
b6_remote_burst[2] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[2]
b6_remote_burst[3] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[3]
b6_remote_burst[4] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[4]
b6_remote_burst[5] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[5]
b6_remote_burst[6] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[6]
b6_remote_burst[7] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[7]
b6_remote_burst[8] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[8]
b6_remote_burst[9] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[9]
b6_remote_burst[10] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[10]
b6_remote_burst[11] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[11]
b6_remote_burst[12] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[12]
b6_remote_burst[13] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[13]
b6_remote_burst[14] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[14]
b6_remote_burst[15] => auk_pac_mtx:mtx.pIO_B[6].REMOTE_BURST[15]
b6_full_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[0]
b6_full_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[1]
b6_full_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[2]
b6_full_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[3]
b6_full_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[4]
b6_full_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[5]
b6_full_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[6]
b6_full_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[7]
b6_full_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[8]
b6_full_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[9]
b6_full_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[10]
b6_full_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[11]
b6_full_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[12]
b6_full_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[13]
b6_full_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[14]
b6_full_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[6].FULL_ON_THRESH[15]
b6_full_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[0]
b6_full_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[1]
b6_full_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[2]
b6_full_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[3]
b6_full_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[4]
b6_full_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[5]
b6_full_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[6]
b6_full_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[7]
b6_full_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[8]
b6_full_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[9]
b6_full_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[10]
b6_full_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[11]
b6_full_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[12]
b6_full_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[13]
b6_full_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[14]
b6_full_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[6].FULL_OFF_THRESH[15]
b6_empty_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[0]
b6_empty_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[1]
b6_empty_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[2]
b6_empty_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[3]
b6_empty_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[4]
b6_empty_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[5]
b6_empty_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[6]
b6_empty_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[7]
b6_empty_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[8]
b6_empty_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[9]
b6_empty_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[10]
b6_empty_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[11]
b6_empty_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[12]
b6_empty_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[13]
b6_empty_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[14]
b6_empty_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_ON_THRESH[15]
b6_empty_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[0]
b6_empty_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[1]
b6_empty_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[2]
b6_empty_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[3]
b6_empty_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[4]
b6_empty_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[5]
b6_empty_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[6]
b6_empty_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[7]
b6_empty_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[8]
b6_empty_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[9]
b6_empty_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[10]
b6_empty_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[11]
b6_empty_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[12]
b6_empty_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[13]
b6_empty_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[14]
b6_empty_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[6].EMPTY_OFF_THRESH[15]
b6_master_full_thresh[0] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[0]
b6_master_full_thresh[1] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[1]
b6_master_full_thresh[2] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[2]
b6_master_full_thresh[3] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[3]
b6_master_full_thresh[4] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[4]
b6_master_full_thresh[5] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[5]
b6_master_full_thresh[6] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[6]
b6_master_full_thresh[7] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[7]
b6_master_full_thresh[8] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[8]
b6_master_full_thresh[9] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[9]
b6_master_full_thresh[10] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[10]
b6_master_full_thresh[11] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[11]
b6_master_full_thresh[12] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[12]
b6_master_full_thresh[13] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[13]
b6_master_full_thresh[14] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[14]
b6_master_full_thresh[15] => auk_pac_mtx:mtx.pIO_B[6].MASTER_FULL_THRESH[15]
b7_fifo_burst[0] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[0]
b7_fifo_burst[1] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[1]
b7_fifo_burst[2] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[2]
b7_fifo_burst[3] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[3]
b7_fifo_burst[4] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[4]
b7_fifo_burst[5] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[5]
b7_fifo_burst[6] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[6]
b7_fifo_burst[7] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[7]
b7_fifo_burst[8] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[8]
b7_fifo_burst[9] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[9]
b7_fifo_burst[10] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[10]
b7_fifo_burst[11] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[11]
b7_fifo_burst[12] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[12]
b7_fifo_burst[13] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[13]
b7_fifo_burst[14] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[14]
b7_fifo_burst[15] => auk_pac_mtx:mtx.pIO_B[7].FIFO_BURST[15]
b7_remote_burst[0] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[0]
b7_remote_burst[1] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[1]
b7_remote_burst[2] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[2]
b7_remote_burst[3] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[3]
b7_remote_burst[4] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[4]
b7_remote_burst[5] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[5]
b7_remote_burst[6] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[6]
b7_remote_burst[7] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[7]
b7_remote_burst[8] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[8]
b7_remote_burst[9] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[9]
b7_remote_burst[10] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[10]
b7_remote_burst[11] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[11]
b7_remote_burst[12] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[12]
b7_remote_burst[13] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[13]
b7_remote_burst[14] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[14]
b7_remote_burst[15] => auk_pac_mtx:mtx.pIO_B[7].REMOTE_BURST[15]
b7_full_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[0]
b7_full_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[1]
b7_full_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[2]
b7_full_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[3]
b7_full_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[4]
b7_full_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[5]
b7_full_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[6]
b7_full_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[7]
b7_full_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[8]
b7_full_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[9]
b7_full_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[10]
b7_full_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[11]
b7_full_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[12]
b7_full_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[13]
b7_full_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[14]
b7_full_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[7].FULL_ON_THRESH[15]
b7_full_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[0]
b7_full_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[1]
b7_full_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[2]
b7_full_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[3]
b7_full_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[4]
b7_full_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[5]
b7_full_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[6]
b7_full_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[7]
b7_full_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[8]
b7_full_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[9]
b7_full_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[10]
b7_full_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[11]
b7_full_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[12]
b7_full_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[13]
b7_full_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[14]
b7_full_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[7].FULL_OFF_THRESH[15]
b7_empty_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[0]
b7_empty_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[1]
b7_empty_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[2]
b7_empty_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[3]
b7_empty_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[4]
b7_empty_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[5]
b7_empty_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[6]
b7_empty_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[7]
b7_empty_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[8]
b7_empty_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[9]
b7_empty_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[10]
b7_empty_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[11]
b7_empty_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[12]
b7_empty_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[13]
b7_empty_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[14]
b7_empty_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_ON_THRESH[15]
b7_empty_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[0]
b7_empty_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[1]
b7_empty_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[2]
b7_empty_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[3]
b7_empty_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[4]
b7_empty_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[5]
b7_empty_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[6]
b7_empty_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[7]
b7_empty_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[8]
b7_empty_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[9]
b7_empty_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[10]
b7_empty_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[11]
b7_empty_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[12]
b7_empty_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[13]
b7_empty_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[14]
b7_empty_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[7].EMPTY_OFF_THRESH[15]
b7_master_full_thresh[0] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[0]
b7_master_full_thresh[1] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[1]
b7_master_full_thresh[2] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[2]
b7_master_full_thresh[3] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[3]
b7_master_full_thresh[4] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[4]
b7_master_full_thresh[5] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[5]
b7_master_full_thresh[6] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[6]
b7_master_full_thresh[7] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[7]
b7_master_full_thresh[8] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[8]
b7_master_full_thresh[9] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[9]
b7_master_full_thresh[10] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[10]
b7_master_full_thresh[11] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[11]
b7_master_full_thresh[12] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[12]
b7_master_full_thresh[13] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[13]
b7_master_full_thresh[14] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[14]
b7_master_full_thresh[15] => auk_pac_mtx:mtx.pIO_B[7].MASTER_FULL_THRESH[15]
b8_fifo_burst[0] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[0]
b8_fifo_burst[1] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[1]
b8_fifo_burst[2] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[2]
b8_fifo_burst[3] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[3]
b8_fifo_burst[4] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[4]
b8_fifo_burst[5] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[5]
b8_fifo_burst[6] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[6]
b8_fifo_burst[7] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[7]
b8_fifo_burst[8] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[8]
b8_fifo_burst[9] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[9]
b8_fifo_burst[10] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[10]
b8_fifo_burst[11] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[11]
b8_fifo_burst[12] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[12]
b8_fifo_burst[13] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[13]
b8_fifo_burst[14] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[14]
b8_fifo_burst[15] => auk_pac_mtx:mtx.pIO_B[8].FIFO_BURST[15]
b8_remote_burst[0] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[0]
b8_remote_burst[1] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[1]
b8_remote_burst[2] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[2]
b8_remote_burst[3] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[3]
b8_remote_burst[4] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[4]
b8_remote_burst[5] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[5]
b8_remote_burst[6] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[6]
b8_remote_burst[7] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[7]
b8_remote_burst[8] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[8]
b8_remote_burst[9] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[9]
b8_remote_burst[10] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[10]
b8_remote_burst[11] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[11]
b8_remote_burst[12] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[12]
b8_remote_burst[13] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[13]
b8_remote_burst[14] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[14]
b8_remote_burst[15] => auk_pac_mtx:mtx.pIO_B[8].REMOTE_BURST[15]
b8_full_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[0]
b8_full_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[1]
b8_full_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[2]
b8_full_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[3]
b8_full_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[4]
b8_full_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[5]
b8_full_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[6]
b8_full_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[7]
b8_full_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[8]
b8_full_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[9]
b8_full_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[10]
b8_full_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[11]
b8_full_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[12]
b8_full_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[13]
b8_full_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[14]
b8_full_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[8].FULL_ON_THRESH[15]
b8_full_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[0]
b8_full_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[1]
b8_full_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[2]
b8_full_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[3]
b8_full_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[4]
b8_full_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[5]
b8_full_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[6]
b8_full_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[7]
b8_full_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[8]
b8_full_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[9]
b8_full_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[10]
b8_full_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[11]
b8_full_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[12]
b8_full_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[13]
b8_full_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[14]
b8_full_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[8].FULL_OFF_THRESH[15]
b8_empty_on_thresh[0] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[0]
b8_empty_on_thresh[1] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[1]
b8_empty_on_thresh[2] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[2]
b8_empty_on_thresh[3] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[3]
b8_empty_on_thresh[4] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[4]
b8_empty_on_thresh[5] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[5]
b8_empty_on_thresh[6] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[6]
b8_empty_on_thresh[7] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[7]
b8_empty_on_thresh[8] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[8]
b8_empty_on_thresh[9] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[9]
b8_empty_on_thresh[10] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[10]
b8_empty_on_thresh[11] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[11]
b8_empty_on_thresh[12] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[12]
b8_empty_on_thresh[13] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[13]
b8_empty_on_thresh[14] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[14]
b8_empty_on_thresh[15] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_ON_THRESH[15]
b8_empty_off_thresh[0] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[0]
b8_empty_off_thresh[1] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[1]
b8_empty_off_thresh[2] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[2]
b8_empty_off_thresh[3] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[3]
b8_empty_off_thresh[4] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[4]
b8_empty_off_thresh[5] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[5]
b8_empty_off_thresh[6] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[6]
b8_empty_off_thresh[7] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[7]
b8_empty_off_thresh[8] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[8]
b8_empty_off_thresh[9] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[9]
b8_empty_off_thresh[10] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[10]
b8_empty_off_thresh[11] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[11]
b8_empty_off_thresh[12] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[12]
b8_empty_off_thresh[13] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[13]
b8_empty_off_thresh[14] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[14]
b8_empty_off_thresh[15] => auk_pac_mtx:mtx.pIO_B[8].EMPTY_OFF_THRESH[15]
b8_master_full_thresh[0] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[0]
b8_master_full_thresh[1] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[1]
b8_master_full_thresh[2] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[2]
b8_master_full_thresh[3] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[3]
b8_master_full_thresh[4] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[4]
b8_master_full_thresh[5] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[5]
b8_master_full_thresh[6] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[6]
b8_master_full_thresh[7] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[7]
b8_master_full_thresh[8] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[8]
b8_master_full_thresh[9] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[9]
b8_master_full_thresh[10] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[10]
b8_master_full_thresh[11] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[11]
b8_master_full_thresh[12] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[12]
b8_master_full_thresh[13] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[13]
b8_master_full_thresh[14] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[14]
b8_master_full_thresh[15] => auk_pac_mtx:mtx.pIO_B[8].MASTER_FULL_THRESH[15]
dpav_ina[0] => auk_pac_mtx:mtx.dpav_inA[0]
ppav_ina => auk_pac_mtx:mtx.ppav_inA
spav_ina => auk_pac_mtx:mtx.spav_inA
addr_outa[0] <= auk_pac_mtx:mtx.addr_outA[0]
dpav_outa[0] <= auk_pac_mtx:mtx.dpav_outA[0]
ppav_outa <= auk_pac_mtx:mtx.ppav_outA
spav_outa <= auk_pac_mtx:mtx.spav_outA
addr_ina[0] => auk_pac_mtx:mtx.addr_inA[0]
addr_ina[1] => ~NO_FANOUT~
addr_ina[2] => ~NO_FANOUT~
addr_ina[3] => ~NO_FANOUT~
addr_ina[4] => ~NO_FANOUT~
addr_ina[5] => ~NO_FANOUT~
addr_ina[6] => ~NO_FANOUT~
addr_ina[7] => ~NO_FANOUT~
wr_outa <= auk_pac_mtx:mtx.wr_outA
rd_ina => auk_pac_mtx:mtx.rd_inA
val_outa <= auk_pac_mtx:mtx.val_outA
sx_outa <= auk_pac_mtx:mtx.sx_outA
data_outa[0] <= auk_pac_mtx:mtx.data_outA[0]
data_outa[1] <= auk_pac_mtx:mtx.data_outA[1]
data_outa[2] <= auk_pac_mtx:mtx.data_outA[2]
data_outa[3] <= auk_pac_mtx:mtx.data_outA[3]
data_outa[4] <= auk_pac_mtx:mtx.data_outA[4]
data_outa[5] <= auk_pac_mtx:mtx.data_outA[5]
data_outa[6] <= auk_pac_mtx:mtx.data_outA[6]
data_outa[7] <= auk_pac_mtx:mtx.data_outA[7]
data_outa[8] <= auk_pac_mtx:mtx.data_outA[8]
data_outa[9] <= auk_pac_mtx:mtx.data_outA[9]
data_outa[10] <= auk_pac_mtx:mtx.data_outA[10]
data_outa[11] <= auk_pac_mtx:mtx.data_outA[11]
data_outa[12] <= auk_pac_mtx:mtx.data_outA[12]
data_outa[13] <= auk_pac_mtx:mtx.data_outA[13]
data_outa[14] <= auk_pac_mtx:mtx.data_outA[14]
data_outa[15] <= auk_pac_mtx:mtx.data_outA[15]
data_outa[16] <= auk_pac_mtx:mtx.data_outA[16]
data_outa[17] <= auk_pac_mtx:mtx.data_outA[17]
data_outa[18] <= auk_pac_mtx:mtx.data_outA[18]
data_outa[19] <= auk_pac_mtx:mtx.data_outA[19]
data_outa[20] <= auk_pac_mtx:mtx.data_outA[20]
data_outa[21] <= auk_pac_mtx:mtx.data_outA[21]
data_outa[22] <= auk_pac_mtx:mtx.data_outA[22]
data_outa[23] <= auk_pac_mtx:mtx.data_outA[23]
data_outa[24] <= auk_pac_mtx:mtx.data_outA[24]
data_outa[25] <= auk_pac_mtx:mtx.data_outA[25]
data_outa[26] <= auk_pac_mtx:mtx.data_outA[26]
data_outa[27] <= auk_pac_mtx:mtx.data_outA[27]
data_outa[28] <= auk_pac_mtx:mtx.data_outA[28]
data_outa[29] <= auk_pac_mtx:mtx.data_outA[29]
data_outa[30] <= auk_pac_mtx:mtx.data_outA[30]
data_outa[31] <= auk_pac_mtx:mtx.data_outA[31]
sop_outa <= auk_pac_mtx:mtx.sop_outA
eop_outa <= auk_pac_mtx:mtx.eop_outA
err_outa <= auk_pac_mtx:mtx.err_outA
prty_outa <= auk_pac_mtx:mtx.prty_outA
mod_outa[0] <= auk_pac_mtx:mtx.mod_outA[0]
mod_outa[1] <= auk_pac_mtx:mtx.mod_outA[1]
custom_ina0[0] => auk_pac_mtx:mtx.custom_inA[0][0]
custom_ina0[1] => auk_pac_mtx:mtx.custom_inA[0][1]
custom_ina0[2] => auk_pac_mtx:mtx.custom_inA[0][2]
custom_ina0[3] => auk_pac_mtx:mtx.custom_inA[0][3]
custom_ina0[4] => auk_pac_mtx:mtx.custom_inA[0][4]
custom_ina0[5] => auk_pac_mtx:mtx.custom_inA[0][5]
custom_ina0[6] => auk_pac_mtx:mtx.custom_inA[0][6]
custom_ina0[7] => auk_pac_mtx:mtx.custom_inA[0][7]
custom_ina0[8] => auk_pac_mtx:mtx.custom_inA[0][8]
custom_ina0[9] => auk_pac_mtx:mtx.custom_inA[0][9]
custom_ina0[10] => auk_pac_mtx:mtx.custom_inA[0][10]
custom_ina0[11] => auk_pac_mtx:mtx.custom_inA[0][11]
custom_ina0[12] => auk_pac_mtx:mtx.custom_inA[0][12]
custom_ina0[13] => auk_pac_mtx:mtx.custom_inA[0][13]
custom_ina0[14] => auk_pac_mtx:mtx.custom_inA[0][14]
custom_ina0[15] => auk_pac_mtx:mtx.custom_inA[0][15]
custom_ina0[16] => auk_pac_mtx:mtx.custom_inA[0][16]
custom_ina0[17] => auk_pac_mtx:mtx.custom_inA[0][17]
custom_ina0[18] => auk_pac_mtx:mtx.custom_inA[0][18]
custom_ina0[19] => auk_pac_mtx:mtx.custom_inA[0][19]
custom_ina0[20] => auk_pac_mtx:mtx.custom_inA[0][20]
custom_ina0[21] => auk_pac_mtx:mtx.custom_inA[0][21]
custom_ina0[22] => auk_pac_mtx:mtx.custom_inA[0][22]
custom_ina0[23] => auk_pac_mtx:mtx.custom_inA[0][23]
custom_ina0[24] => auk_pac_mtx:mtx.custom_inA[0][24]
custom_ina0[25] => auk_pac_mtx:mtx.custom_inA[0][25]
custom_ina0[26] => auk_pac_mtx:mtx.custom_inA[0][26]
custom_ina0[27] => auk_pac_mtx:mtx.custom_inA[0][27]
custom_ina0[28] => auk_pac_mtx:mtx.custom_inA[0][28]
custom_ina0[29] => auk_pac_mtx:mtx.custom_inA[0][29]
custom_ina0[30] => auk_pac_mtx:mtx.custom_inA[0][30]
custom_ina0[31] => auk_pac_mtx:mtx.custom_inA[0][31]
custom_outa0[0] <= auk_pac_mtx:mtx.custom_outA[0][0]
custom_outa0[1] <= auk_pac_mtx:mtx.custom_outA[0][1]
custom_outa0[2] <= auk_pac_mtx:mtx.custom_outA[0][2]
custom_outa0[3] <= auk_pac_mtx:mtx.custom_outA[0][3]
custom_outa0[4] <= auk_pac_mtx:mtx.custom_outA[0][4]
custom_outa0[5] <= auk_pac_mtx:mtx.custom_outA[0][5]
custom_outa0[6] <= auk_pac_mtx:mtx.custom_outA[0][6]
custom_outa0[7] <= auk_pac_mtx:mtx.custom_outA[0][7]
custom_outa0[8] <= auk_pac_mtx:mtx.custom_outA[0][8]
custom_outa0[9] <= auk_pac_mtx:mtx.custom_outA[0][9]
custom_outa0[10] <= auk_pac_mtx:mtx.custom_outA[0][10]
custom_outa0[11] <= auk_pac_mtx:mtx.custom_outA[0][11]
custom_outa0[12] <= auk_pac_mtx:mtx.custom_outA[0][12]
custom_outa0[13] <= auk_pac_mtx:mtx.custom_outA[0][13]
custom_outa0[14] <= auk_pac_mtx:mtx.custom_outA[0][14]
custom_outa0[15] <= auk_pac_mtx:mtx.custom_outA[0][15]
custom_outa0[16] <= auk_pac_mtx:mtx.custom_outA[0][16]
custom_outa0[17] <= auk_pac_mtx:mtx.custom_outA[0][17]
custom_outa0[18] <= auk_pac_mtx:mtx.custom_outA[0][18]
custom_outa0[19] <= auk_pac_mtx:mtx.custom_outA[0][19]
custom_outa0[20] <= auk_pac_mtx:mtx.custom_outA[0][20]
custom_outa0[21] <= auk_pac_mtx:mtx.custom_outA[0][21]
custom_outa0[22] <= auk_pac_mtx:mtx.custom_outA[0][22]
custom_outa0[23] <= auk_pac_mtx:mtx.custom_outA[0][23]
custom_outa0[24] <= auk_pac_mtx:mtx.custom_outA[0][24]
custom_outa0[25] <= auk_pac_mtx:mtx.custom_outA[0][25]
custom_outa0[26] <= auk_pac_mtx:mtx.custom_outA[0][26]
custom_outa0[27] <= auk_pac_mtx:mtx.custom_outA[0][27]
custom_outa0[28] <= auk_pac_mtx:mtx.custom_outA[0][28]
custom_outa0[29] <= auk_pac_mtx:mtx.custom_outA[0][29]
custom_outa0[30] <= auk_pac_mtx:mtx.custom_outA[0][30]
custom_outa0[31] <= auk_pac_mtx:mtx.custom_outA[0][31]
clka => auk_pac_mtx:mtx.clkA
reseta => auk_pac_mtx:mtx.resetA
dpav_inb1[0] => auk_pac_mtx:mtx.dpav_inB[1][0]
dpav_inb1[1] => ~NO_FANOUT~
dpav_inb1[2] => ~NO_FANOUT~
dpav_inb1[3] => ~NO_FANOUT~
dpav_inb1[4] => ~NO_FANOUT~
dpav_inb1[5] => ~NO_FANOUT~
dpav_inb1[6] => ~NO_FANOUT~
dpav_inb1[7] => ~NO_FANOUT~
ppav_inb1 => auk_pac_mtx:mtx.ppav_inB[1]
spav_inb1 => auk_pac_mtx:mtx.spav_inB[1]
dav_inb1 => auk_pac_mtx:mtx.dav_inB[1]
addr_outb1[0] <= auk_pac_mtx:mtx.addr_outB[1][0]
dpav_outb1[0] <= auk_pac_mtx:mtx.dpav_outB[1][0]
ppav_outb1 <= auk_pac_mtx:mtx.ppav_outB[1]
spav_outb1 <= auk_pac_mtx:mtx.spav_outB[1]
dav_outb1 <= auk_pac_mtx:mtx.dav_outB[1]
addr_inb1[0] => auk_pac_mtx:mtx.addr_inB[1][0]
addr_inb1[1] => ~NO_FANOUT~
addr_inb1[2] => ~NO_FANOUT~
addr_inb1[3] => ~NO_FANOUT~
addr_inb1[4] => ~NO_FANOUT~
addr_inb1[5] => ~NO_FANOUT~
addr_inb1[6] => ~NO_FANOUT~
addr_inb1[7] => ~NO_FANOUT~
rd_outb1 <= auk_pac_mtx:mtx.rd_outB[1]
wr_inb1 => auk_pac_mtx:mtx.wr_inB[1]
val_inb1 => auk_pac_mtx:mtx.val_inB[1]
sx_inb1 => auk_pac_mtx:mtx.sx_inB[1]
data_inb1[0] => auk_pac_mtx:mtx.data_inB[1][0]
data_inb1[1] => auk_pac_mtx:mtx.data_inB[1][1]
data_inb1[2] => auk_pac_mtx:mtx.data_inB[1][2]
data_inb1[3] => auk_pac_mtx:mtx.data_inB[1][3]
data_inb1[4] => auk_pac_mtx:mtx.data_inB[1][4]
data_inb1[5] => auk_pac_mtx:mtx.data_inB[1][5]
data_inb1[6] => auk_pac_mtx:mtx.data_inB[1][6]
data_inb1[7] => auk_pac_mtx:mtx.data_inB[1][7]
data_inb1[8] => auk_pac_mtx:mtx.data_inB[1][8]
data_inb1[9] => auk_pac_mtx:mtx.data_inB[1][9]
data_inb1[10] => auk_pac_mtx:mtx.data_inB[1][10]
data_inb1[11] => auk_pac_mtx:mtx.data_inB[1][11]
data_inb1[12] => auk_pac_mtx:mtx.data_inB[1][12]
data_inb1[13] => auk_pac_mtx:mtx.data_inB[1][13]
data_inb1[14] => auk_pac_mtx:mtx.data_inB[1][14]
data_inb1[15] => auk_pac_mtx:mtx.data_inB[1][15]
data_inb1[16] => auk_pac_mtx:mtx.data_inB[1][16]
data_inb1[17] => auk_pac_mtx:mtx.data_inB[1][17]
data_inb1[18] => auk_pac_mtx:mtx.data_inB[1][18]
data_inb1[19] => auk_pac_mtx:mtx.data_inB[1][19]
data_inb1[20] => auk_pac_mtx:mtx.data_inB[1][20]
data_inb1[21] => auk_pac_mtx:mtx.data_inB[1][21]
data_inb1[22] => auk_pac_mtx:mtx.data_inB[1][22]
data_inb1[23] => auk_pac_mtx:mtx.data_inB[1][23]
data_inb1[24] => auk_pac_mtx:mtx.data_inB[1][24]
data_inb1[25] => auk_pac_mtx:mtx.data_inB[1][25]
data_inb1[26] => auk_pac_mtx:mtx.data_inB[1][26]
data_inb1[27] => auk_pac_mtx:mtx.data_inB[1][27]
data_inb1[28] => auk_pac_mtx:mtx.data_inB[1][28]
data_inb1[29] => auk_pac_mtx:mtx.data_inB[1][29]
data_inb1[30] => auk_pac_mtx:mtx.data_inB[1][30]
data_inb1[31] => auk_pac_mtx:mtx.data_inB[1][31]
sop_inb1 => auk_pac_mtx:mtx.sop_inB[1]
eop_inb1 => auk_pac_mtx:mtx.eop_inB[1]
err_inb1 => auk_pac_mtx:mtx.err_inB[1]
prty_inb1 => auk_pac_mtx:mtx.prty_inB[1]
mod_inb1[0] => auk_pac_mtx:mtx.mod_inB[1][0]
mod_inb1[1] => auk_pac_mtx:mtx.mod_inB[1][1]
custom_inb1[0] => auk_pac_mtx:mtx.custom_inB[1][0]
custom_inb1[1] => auk_pac_mtx:mtx.custom_inB[1][1]
custom_inb1[2] => auk_pac_mtx:mtx.custom_inB[1][2]
custom_inb1[3] => auk_pac_mtx:mtx.custom_inB[1][3]
custom_inb1[4] => auk_pac_mtx:mtx.custom_inB[1][4]
custom_inb1[5] => auk_pac_mtx:mtx.custom_inB[1][5]
custom_inb1[6] => auk_pac_mtx:mtx.custom_inB[1][6]
custom_inb1[7] => auk_pac_mtx:mtx.custom_inB[1][7]
custom_inb1[8] => auk_pac_mtx:mtx.custom_inB[1][8]
custom_inb1[9] => auk_pac_mtx:mtx.custom_inB[1][9]
custom_inb1[10] => auk_pac_mtx:mtx.custom_inB[1][10]
custom_inb1[11] => auk_pac_mtx:mtx.custom_inB[1][11]
custom_inb1[12] => auk_pac_mtx:mtx.custom_inB[1][12]
custom_inb1[13] => auk_pac_mtx:mtx.custom_inB[1][13]
custom_inb1[14] => auk_pac_mtx:mtx.custom_inB[1][14]
custom_inb1[15] => auk_pac_mtx:mtx.custom_inB[1][15]
custom_inb1[16] => auk_pac_mtx:mtx.custom_inB[1][16]
custom_inb1[17] => auk_pac_mtx:mtx.custom_inB[1][17]
custom_inb1[18] => auk_pac_mtx:mtx.custom_inB[1][18]
custom_inb1[19] => auk_pac_mtx:mtx.custom_inB[1][19]
custom_inb1[20] => auk_pac_mtx:mtx.custom_inB[1][20]
custom_inb1[21] => auk_pac_mtx:mtx.custom_inB[1][21]
custom_inb1[22] => auk_pac_mtx:mtx.custom_inB[1][22]
custom_inb1[23] => auk_pac_mtx:mtx.custom_inB[1][23]
custom_inb1[24] => auk_pac_mtx:mtx.custom_inB[1][24]
custom_inb1[25] => auk_pac_mtx:mtx.custom_inB[1][25]
custom_inb1[26] => auk_pac_mtx:mtx.custom_inB[1][26]
custom_inb1[27] => auk_pac_mtx:mtx.custom_inB[1][27]
custom_inb1[28] => auk_pac_mtx:mtx.custom_inB[1][28]
custom_inb1[29] => auk_pac_mtx:mtx.custom_inB[1][29]
custom_inb1[30] => auk_pac_mtx:mtx.custom_inB[1][30]
custom_inb1[31] => auk_pac_mtx:mtx.custom_inB[1][31]
custom_outb1[0] <= auk_pac_mtx:mtx.custom_outB[1][0]
custom_outb1[1] <= auk_pac_mtx:mtx.custom_outB[1][1]
custom_outb1[2] <= auk_pac_mtx:mtx.custom_outB[1][2]
custom_outb1[3] <= auk_pac_mtx:mtx.custom_outB[1][3]
custom_outb1[4] <= auk_pac_mtx:mtx.custom_outB[1][4]
custom_outb1[5] <= auk_pac_mtx:mtx.custom_outB[1][5]
custom_outb1[6] <= auk_pac_mtx:mtx.custom_outB[1][6]
custom_outb1[7] <= auk_pac_mtx:mtx.custom_outB[1][7]
custom_outb1[8] <= auk_pac_mtx:mtx.custom_outB[1][8]
custom_outb1[9] <= auk_pac_mtx:mtx.custom_outB[1][9]
custom_outb1[10] <= auk_pac_mtx:mtx.custom_outB[1][10]
custom_outb1[11] <= auk_pac_mtx:mtx.custom_outB[1][11]
custom_outb1[12] <= auk_pac_mtx:mtx.custom_outB[1][12]
custom_outb1[13] <= auk_pac_mtx:mtx.custom_outB[1][13]
custom_outb1[14] <= auk_pac_mtx:mtx.custom_outB[1][14]
custom_outb1[15] <= auk_pac_mtx:mtx.custom_outB[1][15]
custom_outb1[16] <= auk_pac_mtx:mtx.custom_outB[1][16]
custom_outb1[17] <= auk_pac_mtx:mtx.custom_outB[1][17]
custom_outb1[18] <= auk_pac_mtx:mtx.custom_outB[1][18]
custom_outb1[19] <= auk_pac_mtx:mtx.custom_outB[1][19]
custom_outb1[20] <= auk_pac_mtx:mtx.custom_outB[1][20]
custom_outb1[21] <= auk_pac_mtx:mtx.custom_outB[1][21]
custom_outb1[22] <= auk_pac_mtx:mtx.custom_outB[1][22]
custom_outb1[23] <= auk_pac_mtx:mtx.custom_outB[1][23]
custom_outb1[24] <= auk_pac_mtx:mtx.custom_outB[1][24]
custom_outb1[25] <= auk_pac_mtx:mtx.custom_outB[1][25]
custom_outb1[26] <= auk_pac_mtx:mtx.custom_outB[1][26]
custom_outb1[27] <= auk_pac_mtx:mtx.custom_outB[1][27]
custom_outb1[28] <= auk_pac_mtx:mtx.custom_outB[1][28]
custom_outb1[29] <= auk_pac_mtx:mtx.custom_outB[1][29]
custom_outb1[30] <= auk_pac_mtx:mtx.custom_outB[1][30]
custom_outb1[31] <= auk_pac_mtx:mtx.custom_outB[1][31]
fov_outb1 <= auk_pac_mtx:mtx.custom_outB[1][3]
custom_ina1[0] => auk_pac_mtx:mtx.custom_inA[1][0]
custom_ina1[1] => auk_pac_mtx:mtx.custom_inA[1][1]
custom_ina1[2] => auk_pac_mtx:mtx.custom_inA[1][2]
custom_ina1[3] => auk_pac_mtx:mtx.custom_inA[1][3]
custom_ina1[4] => auk_pac_mtx:mtx.custom_inA[1][4]
custom_ina1[5] => auk_pac_mtx:mtx.custom_inA[1][5]
custom_ina1[6] => auk_pac_mtx:mtx.custom_inA[1][6]
custom_ina1[7] => auk_pac_mtx:mtx.custom_inA[1][7]
custom_ina1[8] => auk_pac_mtx:mtx.custom_inA[1][8]
custom_ina1[9] => auk_pac_mtx:mtx.custom_inA[1][9]
custom_ina1[10] => auk_pac_mtx:mtx.custom_inA[1][10]
custom_ina1[11] => auk_pac_mtx:mtx.custom_inA[1][11]
custom_ina1[12] => auk_pac_mtx:mtx.custom_inA[1][12]
custom_ina1[13] => auk_pac_mtx:mtx.custom_inA[1][13]
custom_ina1[14] => auk_pac_mtx:mtx.custom_inA[1][14]
custom_ina1[15] => auk_pac_mtx:mtx.custom_inA[1][15]
custom_ina1[16] => auk_pac_mtx:mtx.custom_inA[1][16]
custom_ina1[17] => auk_pac_mtx:mtx.custom_inA[1][17]
custom_ina1[18] => auk_pac_mtx:mtx.custom_inA[1][18]
custom_ina1[19] => auk_pac_mtx:mtx.custom_inA[1][19]
custom_ina1[20] => auk_pac_mtx:mtx.custom_inA[1][20]
custom_ina1[21] => auk_pac_mtx:mtx.custom_inA[1][21]
custom_ina1[22] => auk_pac_mtx:mtx.custom_inA[1][22]
custom_ina1[23] => auk_pac_mtx:mtx.custom_inA[1][23]
custom_ina1[24] => auk_pac_mtx:mtx.custom_inA[1][24]
custom_ina1[25] => auk_pac_mtx:mtx.custom_inA[1][25]
custom_ina1[26] => auk_pac_mtx:mtx.custom_inA[1][26]
custom_ina1[27] => auk_pac_mtx:mtx.custom_inA[1][27]
custom_ina1[28] => auk_pac_mtx:mtx.custom_inA[1][28]
custom_ina1[29] => auk_pac_mtx:mtx.custom_inA[1][29]
custom_ina1[30] => auk_pac_mtx:mtx.custom_inA[1][30]
custom_ina1[31] => auk_pac_mtx:mtx.custom_inA[1][31]
custom_outa1[0] <= auk_pac_mtx:mtx.custom_outA[1][0]
custom_outa1[1] <= auk_pac_mtx:mtx.custom_outA[1][1]
custom_outa1[2] <= auk_pac_mtx:mtx.custom_outA[1][2]
custom_outa1[3] <= auk_pac_mtx:mtx.custom_outA[1][3]
custom_outa1[4] <= auk_pac_mtx:mtx.custom_outA[1][4]
custom_outa1[5] <= auk_pac_mtx:mtx.custom_outA[1][5]
custom_outa1[6] <= auk_pac_mtx:mtx.custom_outA[1][6]
custom_outa1[7] <= auk_pac_mtx:mtx.custom_outA[1][7]
custom_outa1[8] <= auk_pac_mtx:mtx.custom_outA[1][8]
custom_outa1[9] <= auk_pac_mtx:mtx.custom_outA[1][9]
custom_outa1[10] <= auk_pac_mtx:mtx.custom_outA[1][10]
custom_outa1[11] <= auk_pac_mtx:mtx.custom_outA[1][11]
custom_outa1[12] <= auk_pac_mtx:mtx.custom_outA[1][12]
custom_outa1[13] <= auk_pac_mtx:mtx.custom_outA[1][13]
custom_outa1[14] <= auk_pac_mtx:mtx.custom_outA[1][14]
custom_outa1[15] <= auk_pac_mtx:mtx.custom_outA[1][15]
custom_outa1[16] <= auk_pac_mtx:mtx.custom_outA[1][16]
custom_outa1[17] <= auk_pac_mtx:mtx.custom_outA[1][17]
custom_outa1[18] <= auk_pac_mtx:mtx.custom_outA[1][18]
custom_outa1[19] <= auk_pac_mtx:mtx.custom_outA[1][19]
custom_outa1[20] <= auk_pac_mtx:mtx.custom_outA[1][20]
custom_outa1[21] <= auk_pac_mtx:mtx.custom_outA[1][21]
custom_outa1[22] <= auk_pac_mtx:mtx.custom_outA[1][22]
custom_outa1[23] <= auk_pac_mtx:mtx.custom_outA[1][23]
custom_outa1[24] <= auk_pac_mtx:mtx.custom_outA[1][24]
custom_outa1[25] <= auk_pac_mtx:mtx.custom_outA[1][25]
custom_outa1[26] <= auk_pac_mtx:mtx.custom_outA[1][26]
custom_outa1[27] <= auk_pac_mtx:mtx.custom_outA[1][27]
custom_outa1[28] <= auk_pac_mtx:mtx.custom_outA[1][28]
custom_outa1[29] <= auk_pac_mtx:mtx.custom_outA[1][29]
custom_outa1[30] <= auk_pac_mtx:mtx.custom_outA[1][30]
custom_outa1[31] <= auk_pac_mtx:mtx.custom_outA[1][31]
clkb1 => auk_pac_mtx:mtx.clkB[1]
resetb1 => auk_pac_mtx:mtx.resetB[1]
dpav_inb2[0] => ~NO_FANOUT~
dpav_inb2[1] => ~NO_FANOUT~
dpav_inb2[2] => ~NO_FANOUT~
dpav_inb2[3] => ~NO_FANOUT~
dpav_inb2[4] => ~NO_FANOUT~
dpav_inb2[5] => ~NO_FANOUT~
dpav_inb2[6] => ~NO_FANOUT~
dpav_inb2[7] => ~NO_FANOUT~
ppav_inb2 => ~NO_FANOUT~
spav_inb2 => ~NO_FANOUT~
dav_inb2 => ~NO_FANOUT~
addr_outb2[0] <= <GND>
addr_outb2[1] <= <GND>
addr_outb2[2] <= <GND>
addr_outb2[3] <= <GND>
addr_outb2[4] <= <GND>
addr_outb2[5] <= <GND>
addr_outb2[6] <= <GND>
addr_outb2[7] <= <GND>
dpav_outb2[0] <= <GND>
dpav_outb2[1] <= <GND>
dpav_outb2[2] <= <GND>
dpav_outb2[3] <= <GND>
dpav_outb2[4] <= <GND>
dpav_outb2[5] <= <GND>
dpav_outb2[6] <= <GND>
dpav_outb2[7] <= <GND>
ppav_outb2 <= <GND>
spav_outb2 <= <GND>
dav_outb2 <= <GND>
addr_inb2[0] => ~NO_FANOUT~
addr_inb2[1] => ~NO_FANOUT~
addr_inb2[2] => ~NO_FANOUT~
addr_inb2[3] => ~NO_FANOUT~
addr_inb2[4] => ~NO_FANOUT~
addr_inb2[5] => ~NO_FANOUT~
addr_inb2[6] => ~NO_FANOUT~
addr_inb2[7] => ~NO_FANOUT~
rd_outb2 <= <GND>
wr_inb2 => ~NO_FANOUT~
val_inb2 => ~NO_FANOUT~
sx_inb2 => ~NO_FANOUT~
data_inb2[0] => ~NO_FANOUT~
data_inb2[1] => ~NO_FANOUT~
data_inb2[2] => ~NO_FANOUT~
data_inb2[3] => ~NO_FANOUT~
data_inb2[4] => ~NO_FANOUT~
data_inb2[5] => ~NO_FANOUT~
data_inb2[6] => ~NO_FANOUT~
data_inb2[7] => ~NO_FANOUT~
data_inb2[8] => ~NO_FANOUT~
data_inb2[9] => ~NO_FANOUT~
data_inb2[10] => ~NO_FANOUT~
data_inb2[11] => ~NO_FANOUT~
data_inb2[12] => ~NO_FANOUT~
data_inb2[13] => ~NO_FANOUT~
data_inb2[14] => ~NO_FANOUT~
data_inb2[15] => ~NO_FANOUT~
data_inb2[16] => ~NO_FANOUT~
data_inb2[17] => ~NO_FANOUT~
data_inb2[18] => ~NO_FANOUT~
data_inb2[19] => ~NO_FANOUT~
data_inb2[20] => ~NO_FANOUT~
data_inb2[21] => ~NO_FANOUT~
data_inb2[22] => ~NO_FANOUT~
data_inb2[23] => ~NO_FANOUT~
data_inb2[24] => ~NO_FANOUT~
data_inb2[25] => ~NO_FANOUT~
data_inb2[26] => ~NO_FANOUT~
data_inb2[27] => ~NO_FANOUT~
data_inb2[28] => ~NO_FANOUT~
data_inb2[29] => ~NO_FANOUT~
data_inb2[30] => ~NO_FANOUT~
data_inb2[31] => ~NO_FANOUT~
data_inb2[32] => ~NO_FANOUT~
data_inb2[33] => ~NO_FANOUT~
data_inb2[34] => ~NO_FANOUT~
data_inb2[35] => ~NO_FANOUT~
data_inb2[36] => ~NO_FANOUT~
data_inb2[37] => ~NO_FANOUT~
data_inb2[38] => ~NO_FANOUT~
data_inb2[39] => ~NO_FANOUT~
data_inb2[40] => ~NO_FANOUT~
data_inb2[41] => ~NO_FANOUT~
data_inb2[42] => ~NO_FANOUT~
data_inb2[43] => ~NO_FANOUT~
data_inb2[44] => ~NO_FANOUT~
data_inb2[45] => ~NO_FANOUT~
data_inb2[46] => ~NO_FANOUT~
data_inb2[47] => ~NO_FANOUT~
data_inb2[48] => ~NO_FANOUT~
data_inb2[49] => ~NO_FANOUT~
data_inb2[50] => ~NO_FANOUT~
data_inb2[51] => ~NO_FANOUT~
data_inb2[52] => ~NO_FANOUT~
data_inb2[53] => ~NO_FANOUT~
data_inb2[54] => ~NO_FANOUT~
data_inb2[55] => ~NO_FANOUT~
data_inb2[56] => ~NO_FANOUT~
data_inb2[57] => ~NO_FANOUT~
data_inb2[58] => ~NO_FANOUT~
data_inb2[59] => ~NO_FANOUT~
data_inb2[60] => ~NO_FANOUT~
data_inb2[61] => ~NO_FANOUT~
data_inb2[62] => ~NO_FANOUT~
data_inb2[63] => ~NO_FANOUT~
sop_inb2 => ~NO_FANOUT~
eop_inb2 => ~NO_FANOUT~
err_inb2 => ~NO_FANOUT~
prty_inb2 => ~NO_FANOUT~
mod_inb2[0] => ~NO_FANOUT~
mod_inb2[1] => ~NO_FANOUT~
mod_inb2[2] => ~NO_FANOUT~
mod_inb2[3] => ~NO_FANOUT~
custom_inb2[0] => ~NO_FANOUT~
custom_inb2[1] => ~NO_FANOUT~
custom_inb2[2] => ~NO_FANOUT~
custom_inb2[3] => ~NO_FANOUT~
custom_inb2[4] => ~NO_FANOUT~
custom_inb2[5] => ~NO_FANOUT~
custom_inb2[6] => ~NO_FANOUT~
custom_inb2[7] => ~NO_FANOUT~
custom_inb2[8] => ~NO_FANOUT~
custom_inb2[9] => ~NO_FANOUT~
custom_inb2[10] => ~NO_FANOUT~
custom_inb2[11] => ~NO_FANOUT~
custom_inb2[12] => ~NO_FANOUT~
custom_inb2[13] => ~NO_FANOUT~
custom_inb2[14] => ~NO_FANOUT~
custom_inb2[15] => ~NO_FANOUT~
custom_inb2[16] => ~NO_FANOUT~
custom_inb2[17] => ~NO_FANOUT~
custom_inb2[18] => ~NO_FANOUT~
custom_inb2[19] => ~NO_FANOUT~
custom_inb2[20] => ~NO_FANOUT~
custom_inb2[21] => ~NO_FANOUT~
custom_inb2[22] => ~NO_FANOUT~
custom_inb2[23] => ~NO_FANOUT~
custom_inb2[24] => ~NO_FANOUT~
custom_inb2[25] => ~NO_FANOUT~
custom_inb2[26] => ~NO_FANOUT~
custom_inb2[27] => ~NO_FANOUT~
custom_inb2[28] => ~NO_FANOUT~
custom_inb2[29] => ~NO_FANOUT~
custom_inb2[30] => ~NO_FANOUT~
custom_inb2[31] => ~NO_FANOUT~
custom_outb2[0] <= <GND>
custom_outb2[1] <= <GND>
custom_outb2[2] <= <GND>
custom_outb2[3] <= <GND>
custom_outb2[4] <= <GND>
custom_outb2[5] <= <GND>
custom_outb2[6] <= <GND>
custom_outb2[7] <= <GND>
custom_outb2[8] <= <GND>
custom_outb2[9] <= <GND>
custom_outb2[10] <= <GND>
custom_outb2[11] <= <GND>
custom_outb2[12] <= <GND>
custom_outb2[13] <= <GND>
custom_outb2[14] <= <GND>
custom_outb2[15] <= <GND>
custom_outb2[16] <= <GND>
custom_outb2[17] <= <GND>
custom_outb2[18] <= <GND>
custom_outb2[19] <= <GND>
custom_outb2[20] <= <GND>
custom_outb2[21] <= <GND>
custom_outb2[22] <= <GND>
custom_outb2[23] <= <GND>
custom_outb2[24] <= <GND>
custom_outb2[25] <= <GND>
custom_outb2[26] <= <GND>
custom_outb2[27] <= <GND>
custom_outb2[28] <= <GND>
custom_outb2[29] <= <GND>
custom_outb2[30] <= <GND>
custom_outb2[31] <= <GND>
fov_outb2 <= <GND>
custom_ina2[0] => ~NO_FANOUT~
custom_ina2[1] => ~NO_FANOUT~
custom_ina2[2] => ~NO_FANOUT~
custom_ina2[3] => ~NO_FANOUT~
custom_ina2[4] => ~NO_FANOUT~
custom_ina2[5] => ~NO_FANOUT~
custom_ina2[6] => ~NO_FANOUT~
custom_ina2[7] => ~NO_FANOUT~
custom_ina2[8] => ~NO_FANOUT~
custom_ina2[9] => ~NO_FANOUT~
custom_ina2[10] => ~NO_FANOUT~
custom_ina2[11] => ~NO_FANOUT~
custom_ina2[12] => ~NO_FANOUT~
custom_ina2[13] => ~NO_FANOUT~
custom_ina2[14] => ~NO_FANOUT~
custom_ina2[15] => ~NO_FANOUT~
custom_ina2[16] => ~NO_FANOUT~
custom_ina2[17] => ~NO_FANOUT~
custom_ina2[18] => ~NO_FANOUT~
custom_ina2[19] => ~NO_FANOUT~
custom_ina2[20] => ~NO_FANOUT~
custom_ina2[21] => ~NO_FANOUT~
custom_ina2[22] => ~NO_FANOUT~
custom_ina2[23] => ~NO_FANOUT~
custom_ina2[24] => ~NO_FANOUT~
custom_ina2[25] => ~NO_FANOUT~
custom_ina2[26] => ~NO_FANOUT~
custom_ina2[27] => ~NO_FANOUT~
custom_ina2[28] => ~NO_FANOUT~
custom_ina2[29] => ~NO_FANOUT~
custom_ina2[30] => ~NO_FANOUT~
custom_ina2[31] => ~NO_FANOUT~
custom_outa2[0] <= <GND>
custom_outa2[1] <= <GND>
custom_outa2[2] <= <GND>
custom_outa2[3] <= <GND>
custom_outa2[4] <= <GND>
custom_outa2[5] <= <GND>
custom_outa2[6] <= <GND>
custom_outa2[7] <= <GND>
custom_outa2[8] <= <GND>
custom_outa2[9] <= <GND>
custom_outa2[10] <= <GND>
custom_outa2[11] <= <GND>
custom_outa2[12] <= <GND>
custom_outa2[13] <= <GND>
custom_outa2[14] <= <GND>
custom_outa2[15] <= <GND>
custom_outa2[16] <= <GND>
custom_outa2[17] <= <GND>
custom_outa2[18] <= <GND>
custom_outa2[19] <= <GND>
custom_outa2[20] <= <GND>
custom_outa2[21] <= <GND>
custom_outa2[22] <= <GND>
custom_outa2[23] <= <GND>
custom_outa2[24] <= <GND>
custom_outa2[25] <= <GND>
custom_outa2[26] <= <GND>
custom_outa2[27] <= <GND>
custom_outa2[28] <= <GND>
custom_outa2[29] <= <GND>
custom_outa2[30] <= <GND>
custom_outa2[31] <= <GND>
clkb2 => ~NO_FANOUT~
resetb2 => ~NO_FANOUT~
dpav_inb3[0] => ~NO_FANOUT~
dpav_inb3[1] => ~NO_FANOUT~
dpav_inb3[2] => ~NO_FANOUT~
dpav_inb3[3] => ~NO_FANOUT~
dpav_inb3[4] => ~NO_FANOUT~
dpav_inb3[5] => ~NO_FANOUT~
dpav_inb3[6] => ~NO_FANOUT~
dpav_inb3[7] => ~NO_FANOUT~
ppav_inb3 => ~NO_FANOUT~
spav_inb3 => ~NO_FANOUT~
dav_inb3 => ~NO_FANOUT~
addr_outb3[0] <= <GND>
addr_outb3[1] <= <GND>
addr_outb3[2] <= <GND>
addr_outb3[3] <= <GND>
addr_outb3[4] <= <GND>
addr_outb3[5] <= <GND>
addr_outb3[6] <= <GND>
addr_outb3[7] <= <GND>
dpav_outb3[0] <= <GND>
dpav_outb3[1] <= <GND>
dpav_outb3[2] <= <GND>
dpav_outb3[3] <= <GND>
dpav_outb3[4] <= <GND>
dpav_outb3[5] <= <GND>
dpav_outb3[6] <= <GND>
dpav_outb3[7] <= <GND>
ppav_outb3 <= <GND>
spav_outb3 <= <GND>
dav_outb3 <= <GND>
addr_inb3[0] => ~NO_FANOUT~
addr_inb3[1] => ~NO_FANOUT~
addr_inb3[2] => ~NO_FANOUT~
addr_inb3[3] => ~NO_FANOUT~
addr_inb3[4] => ~NO_FANOUT~
addr_inb3[5] => ~NO_FANOUT~
addr_inb3[6] => ~NO_FANOUT~
addr_inb3[7] => ~NO_FANOUT~
rd_outb3 <= <GND>
wr_inb3 => ~NO_FANOUT~
val_inb3 => ~NO_FANOUT~
sx_inb3 => ~NO_FANOUT~
data_inb3[0] => ~NO_FANOUT~
data_inb3[1] => ~NO_FANOUT~
data_inb3[2] => ~NO_FANOUT~
data_inb3[3] => ~NO_FANOUT~
data_inb3[4] => ~NO_FANOUT~
data_inb3[5] => ~NO_FANOUT~
data_inb3[6] => ~NO_FANOUT~
data_inb3[7] => ~NO_FANOUT~
data_inb3[8] => ~NO_FANOUT~
data_inb3[9] => ~NO_FANOUT~
data_inb3[10] => ~NO_FANOUT~
data_inb3[11] => ~NO_FANOUT~
data_inb3[12] => ~NO_FANOUT~
data_inb3[13] => ~NO_FANOUT~
data_inb3[14] => ~NO_FANOUT~
data_inb3[15] => ~NO_FANOUT~
data_inb3[16] => ~NO_FANOUT~
data_inb3[17] => ~NO_FANOUT~
data_inb3[18] => ~NO_FANOUT~
data_inb3[19] => ~NO_FANOUT~
data_inb3[20] => ~NO_FANOUT~
data_inb3[21] => ~NO_FANOUT~
data_inb3[22] => ~NO_FANOUT~
data_inb3[23] => ~NO_FANOUT~
data_inb3[24] => ~NO_FANOUT~
data_inb3[25] => ~NO_FANOUT~
data_inb3[26] => ~NO_FANOUT~
data_inb3[27] => ~NO_FANOUT~
data_inb3[28] => ~NO_FANOUT~
data_inb3[29] => ~NO_FANOUT~
data_inb3[30] => ~NO_FANOUT~
data_inb3[31] => ~NO_FANOUT~
data_inb3[32] => ~NO_FANOUT~
data_inb3[33] => ~NO_FANOUT~
data_inb3[34] => ~NO_FANOUT~
data_inb3[35] => ~NO_FANOUT~
data_inb3[36] => ~NO_FANOUT~
data_inb3[37] => ~NO_FANOUT~
data_inb3[38] => ~NO_FANOUT~
data_inb3[39] => ~NO_FANOUT~
data_inb3[40] => ~NO_FANOUT~
data_inb3[41] => ~NO_FANOUT~
data_inb3[42] => ~NO_FANOUT~
data_inb3[43] => ~NO_FANOUT~
data_inb3[44] => ~NO_FANOUT~
data_inb3[45] => ~NO_FANOUT~
data_inb3[46] => ~NO_FANOUT~
data_inb3[47] => ~NO_FANOUT~
data_inb3[48] => ~NO_FANOUT~
data_inb3[49] => ~NO_FANOUT~
data_inb3[50] => ~NO_FANOUT~
data_inb3[51] => ~NO_FANOUT~
data_inb3[52] => ~NO_FANOUT~
data_inb3[53] => ~NO_FANOUT~
data_inb3[54] => ~NO_FANOUT~
data_inb3[55] => ~NO_FANOUT~
data_inb3[56] => ~NO_FANOUT~
data_inb3[57] => ~NO_FANOUT~
data_inb3[58] => ~NO_FANOUT~
data_inb3[59] => ~NO_FANOUT~
data_inb3[60] => ~NO_FANOUT~
data_inb3[61] => ~NO_FANOUT~
data_inb3[62] => ~NO_FANOUT~
data_inb3[63] => ~NO_FANOUT~
sop_inb3 => ~NO_FANOUT~
eop_inb3 => ~NO_FANOUT~
err_inb3 => ~NO_FANOUT~
prty_inb3 => ~NO_FANOUT~
mod_inb3[0] => ~NO_FANOUT~
mod_inb3[1] => ~NO_FANOUT~
mod_inb3[2] => ~NO_FANOUT~
mod_inb3[3] => ~NO_FANOUT~
custom_inb3[0] => ~NO_FANOUT~
custom_inb3[1] => ~NO_FANOUT~
custom_inb3[2] => ~NO_FANOUT~
custom_inb3[3] => ~NO_FANOUT~
custom_inb3[4] => ~NO_FANOUT~
custom_inb3[5] => ~NO_FANOUT~
custom_inb3[6] => ~NO_FANOUT~
custom_inb3[7] => ~NO_FANOUT~
custom_inb3[8] => ~NO_FANOUT~
custom_inb3[9] => ~NO_FANOUT~
custom_inb3[10] => ~NO_FANOUT~
custom_inb3[11] => ~NO_FANOUT~
custom_inb3[12] => ~NO_FANOUT~
custom_inb3[13] => ~NO_FANOUT~
custom_inb3[14] => ~NO_FANOUT~
custom_inb3[15] => ~NO_FANOUT~
custom_inb3[16] => ~NO_FANOUT~
custom_inb3[17] => ~NO_FANOUT~
custom_inb3[18] => ~NO_FANOUT~
custom_inb3[19] => ~NO_FANOUT~
custom_inb3[20] => ~NO_FANOUT~
custom_inb3[21] => ~NO_FANOUT~
custom_inb3[22] => ~NO_FANOUT~
custom_inb3[23] => ~NO_FANOUT~
custom_inb3[24] => ~NO_FANOUT~
custom_inb3[25] => ~NO_FANOUT~
custom_inb3[26] => ~NO_FANOUT~
custom_inb3[27] => ~NO_FANOUT~
custom_inb3[28] => ~NO_FANOUT~
custom_inb3[29] => ~NO_FANOUT~
custom_inb3[30] => ~NO_FANOUT~
custom_inb3[31] => ~NO_FANOUT~
custom_outb3[0] <= <GND>
custom_outb3[1] <= <GND>
custom_outb3[2] <= <GND>
custom_outb3[3] <= <GND>
custom_outb3[4] <= <GND>
custom_outb3[5] <= <GND>
custom_outb3[6] <= <GND>
custom_outb3[7] <= <GND>
custom_outb3[8] <= <GND>
custom_outb3[9] <= <GND>
custom_outb3[10] <= <GND>
custom_outb3[11] <= <GND>
custom_outb3[12] <= <GND>
custom_outb3[13] <= <GND>
custom_outb3[14] <= <GND>
custom_outb3[15] <= <GND>
custom_outb3[16] <= <GND>
custom_outb3[17] <= <GND>
custom_outb3[18] <= <GND>
custom_outb3[19] <= <GND>
custom_outb3[20] <= <GND>
custom_outb3[21] <= <GND>
custom_outb3[22] <= <GND>
custom_outb3[23] <= <GND>
custom_outb3[24] <= <GND>
custom_outb3[25] <= <GND>
custom_outb3[26] <= <GND>
custom_outb3[27] <= <GND>
custom_outb3[28] <= <GND>
custom_outb3[29] <= <GND>
custom_outb3[30] <= <GND>
custom_outb3[31] <= <GND>
fov_outb3 <= <GND>
custom_ina3[0] => ~NO_FANOUT~
custom_ina3[1] => ~NO_FANOUT~
custom_ina3[2] => ~NO_FANOUT~
custom_ina3[3] => ~NO_FANOUT~
custom_ina3[4] => ~NO_FANOUT~
custom_ina3[5] => ~NO_FANOUT~
custom_ina3[6] => ~NO_FANOUT~
custom_ina3[7] => ~NO_FANOUT~
custom_ina3[8] => ~NO_FANOUT~
custom_ina3[9] => ~NO_FANOUT~
custom_ina3[10] => ~NO_FANOUT~
custom_ina3[11] => ~NO_FANOUT~
custom_ina3[12] => ~NO_FANOUT~
custom_ina3[13] => ~NO_FANOUT~
custom_ina3[14] => ~NO_FANOUT~
custom_ina3[15] => ~NO_FANOUT~
custom_ina3[16] => ~NO_FANOUT~
custom_ina3[17] => ~NO_FANOUT~
custom_ina3[18] => ~NO_FANOUT~
custom_ina3[19] => ~NO_FANOUT~
custom_ina3[20] => ~NO_FANOUT~
custom_ina3[21] => ~NO_FANOUT~
custom_ina3[22] => ~NO_FANOUT~
custom_ina3[23] => ~NO_FANOUT~
custom_ina3[24] => ~NO_FANOUT~
custom_ina3[25] => ~NO_FANOUT~
custom_ina3[26] => ~NO_FANOUT~
custom_ina3[27] => ~NO_FANOUT~
custom_ina3[28] => ~NO_FANOUT~
custom_ina3[29] => ~NO_FANOUT~
custom_ina3[30] => ~NO_FANOUT~
custom_ina3[31] => ~NO_FANOUT~
custom_outa3[0] <= <GND>
custom_outa3[1] <= <GND>
custom_outa3[2] <= <GND>
custom_outa3[3] <= <GND>
custom_outa3[4] <= <GND>
custom_outa3[5] <= <GND>
custom_outa3[6] <= <GND>
custom_outa3[7] <= <GND>
custom_outa3[8] <= <GND>
custom_outa3[9] <= <GND>
custom_outa3[10] <= <GND>
custom_outa3[11] <= <GND>
custom_outa3[12] <= <GND>
custom_outa3[13] <= <GND>
custom_outa3[14] <= <GND>
custom_outa3[15] <= <GND>
custom_outa3[16] <= <GND>
custom_outa3[17] <= <GND>
custom_outa3[18] <= <GND>
custom_outa3[19] <= <GND>
custom_outa3[20] <= <GND>
custom_outa3[21] <= <GND>
custom_outa3[22] <= <GND>
custom_outa3[23] <= <GND>
custom_outa3[24] <= <GND>
custom_outa3[25] <= <GND>
custom_outa3[26] <= <GND>
custom_outa3[27] <= <GND>
custom_outa3[28] <= <GND>
custom_outa3[29] <= <GND>
custom_outa3[30] <= <GND>
custom_outa3[31] <= <GND>
clkb3 => ~NO_FANOUT~
resetb3 => ~NO_FANOUT~
dpav_inb4[0] => ~NO_FANOUT~
dpav_inb4[1] => ~NO_FANOUT~
dpav_inb4[2] => ~NO_FANOUT~
dpav_inb4[3] => ~NO_FANOUT~
dpav_inb4[4] => ~NO_FANOUT~
dpav_inb4[5] => ~NO_FANOUT~
dpav_inb4[6] => ~NO_FANOUT~
dpav_inb4[7] => ~NO_FANOUT~
ppav_inb4 => ~NO_FANOUT~
spav_inb4 => ~NO_FANOUT~
dav_inb4 => ~NO_FANOUT~
addr_outb4[0] <= <GND>
addr_outb4[1] <= <GND>
addr_outb4[2] <= <GND>
addr_outb4[3] <= <GND>
addr_outb4[4] <= <GND>
addr_outb4[5] <= <GND>
addr_outb4[6] <= <GND>
addr_outb4[7] <= <GND>
dpav_outb4[0] <= <GND>
dpav_outb4[1] <= <GND>
dpav_outb4[2] <= <GND>
dpav_outb4[3] <= <GND>
dpav_outb4[4] <= <GND>
dpav_outb4[5] <= <GND>
dpav_outb4[6] <= <GND>
dpav_outb4[7] <= <GND>
ppav_outb4 <= <GND>
spav_outb4 <= <GND>
dav_outb4 <= <GND>
addr_inb4[0] => ~NO_FANOUT~
addr_inb4[1] => ~NO_FANOUT~
addr_inb4[2] => ~NO_FANOUT~
addr_inb4[3] => ~NO_FANOUT~
addr_inb4[4] => ~NO_FANOUT~
addr_inb4[5] => ~NO_FANOUT~
addr_inb4[6] => ~NO_FANOUT~
addr_inb4[7] => ~NO_FANOUT~
rd_outb4 <= <GND>
wr_inb4 => ~NO_FANOUT~
val_inb4 => ~NO_FANOUT~
sx_inb4 => ~NO_FANOUT~
data_inb4[0] => ~NO_FANOUT~
data_inb4[1] => ~NO_FANOUT~
data_inb4[2] => ~NO_FANOUT~
data_inb4[3] => ~NO_FANOUT~
data_inb4[4] => ~NO_FANOUT~
data_inb4[5] => ~NO_FANOUT~
data_inb4[6] => ~NO_FANOUT~
data_inb4[7] => ~NO_FANOUT~
data_inb4[8] => ~NO_FANOUT~
data_inb4[9] => ~NO_FANOUT~
data_inb4[10] => ~NO_FANOUT~
data_inb4[11] => ~NO_FANOUT~
data_inb4[12] => ~NO_FANOUT~
data_inb4[13] => ~NO_FANOUT~
data_inb4[14] => ~NO_FANOUT~
data_inb4[15] => ~NO_FANOUT~
data_inb4[16] => ~NO_FANOUT~
data_inb4[17] => ~NO_FANOUT~
data_inb4[18] => ~NO_FANOUT~
data_inb4[19] => ~NO_FANOUT~
data_inb4[20] => ~NO_FANOUT~
data_inb4[21] => ~NO_FANOUT~
data_inb4[22] => ~NO_FANOUT~
data_inb4[23] => ~NO_FANOUT~
data_inb4[24] => ~NO_FANOUT~
data_inb4[25] => ~NO_FANOUT~
data_inb4[26] => ~NO_FANOUT~
data_inb4[27] => ~NO_FANOUT~
data_inb4[28] => ~NO_FANOUT~
data_inb4[29] => ~NO_FANOUT~
data_inb4[30] => ~NO_FANOUT~
data_inb4[31] => ~NO_FANOUT~
data_inb4[32] => ~NO_FANOUT~
data_inb4[33] => ~NO_FANOUT~
data_inb4[34] => ~NO_FANOUT~
data_inb4[35] => ~NO_FANOUT~
data_inb4[36] => ~NO_FANOUT~
data_inb4[37] => ~NO_FANOUT~
data_inb4[38] => ~NO_FANOUT~
data_inb4[39] => ~NO_FANOUT~
data_inb4[40] => ~NO_FANOUT~
data_inb4[41] => ~NO_FANOUT~
data_inb4[42] => ~NO_FANOUT~
data_inb4[43] => ~NO_FANOUT~
data_inb4[44] => ~NO_FANOUT~
data_inb4[45] => ~NO_FANOUT~
data_inb4[46] => ~NO_FANOUT~
data_inb4[47] => ~NO_FANOUT~
data_inb4[48] => ~NO_FANOUT~
data_inb4[49] => ~NO_FANOUT~
data_inb4[50] => ~NO_FANOUT~
data_inb4[51] => ~NO_FANOUT~
data_inb4[52] => ~NO_FANOUT~
data_inb4[53] => ~NO_FANOUT~
data_inb4[54] => ~NO_FANOUT~
data_inb4[55] => ~NO_FANOUT~
data_inb4[56] => ~NO_FANOUT~
data_inb4[57] => ~NO_FANOUT~
data_inb4[58] => ~NO_FANOUT~
data_inb4[59] => ~NO_FANOUT~
data_inb4[60] => ~NO_FANOUT~
data_inb4[61] => ~NO_FANOUT~
data_inb4[62] => ~NO_FANOUT~
data_inb4[63] => ~NO_FANOUT~
sop_inb4 => ~NO_FANOUT~
eop_inb4 => ~NO_FANOUT~
err_inb4 => ~NO_FANOUT~
prty_inb4 => ~NO_FANOUT~
mod_inb4[0] => ~NO_FANOUT~
mod_inb4[1] => ~NO_FANOUT~
mod_inb4[2] => ~NO_FANOUT~
mod_inb4[3] => ~NO_FANOUT~
custom_inb4[0] => ~NO_FANOUT~
custom_inb4[1] => ~NO_FANOUT~
custom_inb4[2] => ~NO_FANOUT~
custom_inb4[3] => ~NO_FANOUT~
custom_inb4[4] => ~NO_FANOUT~
custom_inb4[5] => ~NO_FANOUT~
custom_inb4[6] => ~NO_FANOUT~
custom_inb4[7] => ~NO_FANOUT~
custom_inb4[8] => ~NO_FANOUT~
custom_inb4[9] => ~NO_FANOUT~
custom_inb4[10] => ~NO_FANOUT~
custom_inb4[11] => ~NO_FANOUT~
custom_inb4[12] => ~NO_FANOUT~
custom_inb4[13] => ~NO_FANOUT~
custom_inb4[14] => ~NO_FANOUT~
custom_inb4[15] => ~NO_FANOUT~
custom_inb4[16] => ~NO_FANOUT~
custom_inb4[17] => ~NO_FANOUT~
custom_inb4[18] => ~NO_FANOUT~
custom_inb4[19] => ~NO_FANOUT~
custom_inb4[20] => ~NO_FANOUT~
custom_inb4[21] => ~NO_FANOUT~
custom_inb4[22] => ~NO_FANOUT~
custom_inb4[23] => ~NO_FANOUT~
custom_inb4[24] => ~NO_FANOUT~
custom_inb4[25] => ~NO_FANOUT~
custom_inb4[26] => ~NO_FANOUT~
custom_inb4[27] => ~NO_FANOUT~
custom_inb4[28] => ~NO_FANOUT~
custom_inb4[29] => ~NO_FANOUT~
custom_inb4[30] => ~NO_FANOUT~
custom_inb4[31] => ~NO_FANOUT~
custom_outb4[0] <= <GND>
custom_outb4[1] <= <GND>
custom_outb4[2] <= <GND>
custom_outb4[3] <= <GND>
custom_outb4[4] <= <GND>
custom_outb4[5] <= <GND>
custom_outb4[6] <= <GND>
custom_outb4[7] <= <GND>
custom_outb4[8] <= <GND>
custom_outb4[9] <= <GND>
custom_outb4[10] <= <GND>
custom_outb4[11] <= <GND>
custom_outb4[12] <= <GND>
custom_outb4[13] <= <GND>
custom_outb4[14] <= <GND>
custom_outb4[15] <= <GND>
custom_outb4[16] <= <GND>
custom_outb4[17] <= <GND>
custom_outb4[18] <= <GND>
custom_outb4[19] <= <GND>
custom_outb4[20] <= <GND>
custom_outb4[21] <= <GND>
custom_outb4[22] <= <GND>
custom_outb4[23] <= <GND>
custom_outb4[24] <= <GND>
custom_outb4[25] <= <GND>
custom_outb4[26] <= <GND>
custom_outb4[27] <= <GND>
custom_outb4[28] <= <GND>
custom_outb4[29] <= <GND>
custom_outb4[30] <= <GND>
custom_outb4[31] <= <GND>
fov_outb4 <= <GND>
custom_ina4[0] => ~NO_FANOUT~
custom_ina4[1] => ~NO_FANOUT~
custom_ina4[2] => ~NO_FANOUT~
custom_ina4[3] => ~NO_FANOUT~
custom_ina4[4] => ~NO_FANOUT~
custom_ina4[5] => ~NO_FANOUT~
custom_ina4[6] => ~NO_FANOUT~
custom_ina4[7] => ~NO_FANOUT~
custom_ina4[8] => ~NO_FANOUT~
custom_ina4[9] => ~NO_FANOUT~
custom_ina4[10] => ~NO_FANOUT~
custom_ina4[11] => ~NO_FANOUT~
custom_ina4[12] => ~NO_FANOUT~
custom_ina4[13] => ~NO_FANOUT~
custom_ina4[14] => ~NO_FANOUT~
custom_ina4[15] => ~NO_FANOUT~
custom_ina4[16] => ~NO_FANOUT~
custom_ina4[17] => ~NO_FANOUT~
custom_ina4[18] => ~NO_FANOUT~
custom_ina4[19] => ~NO_FANOUT~
custom_ina4[20] => ~NO_FANOUT~
custom_ina4[21] => ~NO_FANOUT~
custom_ina4[22] => ~NO_FANOUT~
custom_ina4[23] => ~NO_FANOUT~
custom_ina4[24] => ~NO_FANOUT~
custom_ina4[25] => ~NO_FANOUT~
custom_ina4[26] => ~NO_FANOUT~
custom_ina4[27] => ~NO_FANOUT~
custom_ina4[28] => ~NO_FANOUT~
custom_ina4[29] => ~NO_FANOUT~
custom_ina4[30] => ~NO_FANOUT~
custom_ina4[31] => ~NO_FANOUT~
custom_outa4[0] <= <GND>
custom_outa4[1] <= <GND>
custom_outa4[2] <= <GND>
custom_outa4[3] <= <GND>
custom_outa4[4] <= <GND>
custom_outa4[5] <= <GND>
custom_outa4[6] <= <GND>
custom_outa4[7] <= <GND>
custom_outa4[8] <= <GND>
custom_outa4[9] <= <GND>
custom_outa4[10] <= <GND>
custom_outa4[11] <= <GND>
custom_outa4[12] <= <GND>
custom_outa4[13] <= <GND>
custom_outa4[14] <= <GND>
custom_outa4[15] <= <GND>
custom_outa4[16] <= <GND>
custom_outa4[17] <= <GND>
custom_outa4[18] <= <GND>
custom_outa4[19] <= <GND>
custom_outa4[20] <= <GND>
custom_outa4[21] <= <GND>
custom_outa4[22] <= <GND>
custom_outa4[23] <= <GND>
custom_outa4[24] <= <GND>
custom_outa4[25] <= <GND>
custom_outa4[26] <= <GND>
custom_outa4[27] <= <GND>
custom_outa4[28] <= <GND>
custom_outa4[29] <= <GND>
custom_outa4[30] <= <GND>
custom_outa4[31] <= <GND>
clkb4 => ~NO_FANOUT~
resetb4 => ~NO_FANOUT~
dpav_inb5[0] => ~NO_FANOUT~
dpav_inb5[1] => ~NO_FANOUT~
dpav_inb5[2] => ~NO_FANOUT~
dpav_inb5[3] => ~NO_FANOUT~
dpav_inb5[4] => ~NO_FANOUT~
dpav_inb5[5] => ~NO_FANOUT~
dpav_inb5[6] => ~NO_FANOUT~
dpav_inb5[7] => ~NO_FANOUT~
ppav_inb5 => ~NO_FANOUT~
spav_inb5 => ~NO_FANOUT~
dav_inb5 => ~NO_FANOUT~
addr_outb5[0] <= <GND>
addr_outb5[1] <= <GND>
addr_outb5[2] <= <GND>
addr_outb5[3] <= <GND>
addr_outb5[4] <= <GND>
addr_outb5[5] <= <GND>
addr_outb5[6] <= <GND>
addr_outb5[7] <= <GND>
dpav_outb5[0] <= <GND>
dpav_outb5[1] <= <GND>
dpav_outb5[2] <= <GND>
dpav_outb5[3] <= <GND>
dpav_outb5[4] <= <GND>
dpav_outb5[5] <= <GND>
dpav_outb5[6] <= <GND>
dpav_outb5[7] <= <GND>
ppav_outb5 <= <GND>
spav_outb5 <= <GND>
dav_outb5 <= <GND>
addr_inb5[0] => ~NO_FANOUT~
addr_inb5[1] => ~NO_FANOUT~
addr_inb5[2] => ~NO_FANOUT~
addr_inb5[3] => ~NO_FANOUT~
addr_inb5[4] => ~NO_FANOUT~
addr_inb5[5] => ~NO_FANOUT~
addr_inb5[6] => ~NO_FANOUT~
addr_inb5[7] => ~NO_FANOUT~
rd_outb5 <= <GND>
wr_inb5 => ~NO_FANOUT~
val_inb5 => ~NO_FANOUT~
sx_inb5 => ~NO_FANOUT~
data_inb5[0] => ~NO_FANOUT~
data_inb5[1] => ~NO_FANOUT~
data_inb5[2] => ~NO_FANOUT~
data_inb5[3] => ~NO_FANOUT~
data_inb5[4] => ~NO_FANOUT~
data_inb5[5] => ~NO_FANOUT~
data_inb5[6] => ~NO_FANOUT~
data_inb5[7] => ~NO_FANOUT~
data_inb5[8] => ~NO_FANOUT~
data_inb5[9] => ~NO_FANOUT~
data_inb5[10] => ~NO_FANOUT~
data_inb5[11] => ~NO_FANOUT~
data_inb5[12] => ~NO_FANOUT~
data_inb5[13] => ~NO_FANOUT~
data_inb5[14] => ~NO_FANOUT~
data_inb5[15] => ~NO_FANOUT~
data_inb5[16] => ~NO_FANOUT~
data_inb5[17] => ~NO_FANOUT~
data_inb5[18] => ~NO_FANOUT~
data_inb5[19] => ~NO_FANOUT~
data_inb5[20] => ~NO_FANOUT~
data_inb5[21] => ~NO_FANOUT~
data_inb5[22] => ~NO_FANOUT~
data_inb5[23] => ~NO_FANOUT~
data_inb5[24] => ~NO_FANOUT~
data_inb5[25] => ~NO_FANOUT~
data_inb5[26] => ~NO_FANOUT~
data_inb5[27] => ~NO_FANOUT~
data_inb5[28] => ~NO_FANOUT~
data_inb5[29] => ~NO_FANOUT~
data_inb5[30] => ~NO_FANOUT~
data_inb5[31] => ~NO_FANOUT~
data_inb5[32] => ~NO_FANOUT~
data_inb5[33] => ~NO_FANOUT~
data_inb5[34] => ~NO_FANOUT~
data_inb5[35] => ~NO_FANOUT~
data_inb5[36] => ~NO_FANOUT~
data_inb5[37] => ~NO_FANOUT~
data_inb5[38] => ~NO_FANOUT~
data_inb5[39] => ~NO_FANOUT~
data_inb5[40] => ~NO_FANOUT~
data_inb5[41] => ~NO_FANOUT~
data_inb5[42] => ~NO_FANOUT~
data_inb5[43] => ~NO_FANOUT~
data_inb5[44] => ~NO_FANOUT~
data_inb5[45] => ~NO_FANOUT~
data_inb5[46] => ~NO_FANOUT~
data_inb5[47] => ~NO_FANOUT~
data_inb5[48] => ~NO_FANOUT~
data_inb5[49] => ~NO_FANOUT~
data_inb5[50] => ~NO_FANOUT~
data_inb5[51] => ~NO_FANOUT~
data_inb5[52] => ~NO_FANOUT~
data_inb5[53] => ~NO_FANOUT~
data_inb5[54] => ~NO_FANOUT~
data_inb5[55] => ~NO_FANOUT~
data_inb5[56] => ~NO_FANOUT~
data_inb5[57] => ~NO_FANOUT~
data_inb5[58] => ~NO_FANOUT~
data_inb5[59] => ~NO_FANOUT~
data_inb5[60] => ~NO_FANOUT~
data_inb5[61] => ~NO_FANOUT~
data_inb5[62] => ~NO_FANOUT~
data_inb5[63] => ~NO_FANOUT~
sop_inb5 => ~NO_FANOUT~
eop_inb5 => ~NO_FANOUT~
err_inb5 => ~NO_FANOUT~
prty_inb5 => ~NO_FANOUT~
mod_inb5[0] => ~NO_FANOUT~
mod_inb5[1] => ~NO_FANOUT~
mod_inb5[2] => ~NO_FANOUT~
mod_inb5[3] => ~NO_FANOUT~
custom_inb5[0] => ~NO_FANOUT~
custom_inb5[1] => ~NO_FANOUT~
custom_inb5[2] => ~NO_FANOUT~
custom_inb5[3] => ~NO_FANOUT~
custom_inb5[4] => ~NO_FANOUT~
custom_inb5[5] => ~NO_FANOUT~
custom_inb5[6] => ~NO_FANOUT~
custom_inb5[7] => ~NO_FANOUT~
custom_inb5[8] => ~NO_FANOUT~
custom_inb5[9] => ~NO_FANOUT~
custom_inb5[10] => ~NO_FANOUT~
custom_inb5[11] => ~NO_FANOUT~
custom_inb5[12] => ~NO_FANOUT~
custom_inb5[13] => ~NO_FANOUT~
custom_inb5[14] => ~NO_FANOUT~
custom_inb5[15] => ~NO_FANOUT~
custom_inb5[16] => ~NO_FANOUT~
custom_inb5[17] => ~NO_FANOUT~
custom_inb5[18] => ~NO_FANOUT~
custom_inb5[19] => ~NO_FANOUT~
custom_inb5[20] => ~NO_FANOUT~
custom_inb5[21] => ~NO_FANOUT~
custom_inb5[22] => ~NO_FANOUT~
custom_inb5[23] => ~NO_FANOUT~
custom_inb5[24] => ~NO_FANOUT~
custom_inb5[25] => ~NO_FANOUT~
custom_inb5[26] => ~NO_FANOUT~
custom_inb5[27] => ~NO_FANOUT~
custom_inb5[28] => ~NO_FANOUT~
custom_inb5[29] => ~NO_FANOUT~
custom_inb5[30] => ~NO_FANOUT~
custom_inb5[31] => ~NO_FANOUT~
custom_outb5[0] <= <GND>
custom_outb5[1] <= <GND>
custom_outb5[2] <= <GND>
custom_outb5[3] <= <GND>
custom_outb5[4] <= <GND>
custom_outb5[5] <= <GND>
custom_outb5[6] <= <GND>
custom_outb5[7] <= <GND>
custom_outb5[8] <= <GND>
custom_outb5[9] <= <GND>
custom_outb5[10] <= <GND>
custom_outb5[11] <= <GND>
custom_outb5[12] <= <GND>
custom_outb5[13] <= <GND>
custom_outb5[14] <= <GND>
custom_outb5[15] <= <GND>
custom_outb5[16] <= <GND>
custom_outb5[17] <= <GND>
custom_outb5[18] <= <GND>
custom_outb5[19] <= <GND>
custom_outb5[20] <= <GND>
custom_outb5[21] <= <GND>
custom_outb5[22] <= <GND>
custom_outb5[23] <= <GND>
custom_outb5[24] <= <GND>
custom_outb5[25] <= <GND>
custom_outb5[26] <= <GND>
custom_outb5[27] <= <GND>
custom_outb5[28] <= <GND>
custom_outb5[29] <= <GND>
custom_outb5[30] <= <GND>
custom_outb5[31] <= <GND>
fov_outb5 <= <GND>
custom_ina5[0] => ~NO_FANOUT~
custom_ina5[1] => ~NO_FANOUT~
custom_ina5[2] => ~NO_FANOUT~
custom_ina5[3] => ~NO_FANOUT~
custom_ina5[4] => ~NO_FANOUT~
custom_ina5[5] => ~NO_FANOUT~
custom_ina5[6] => ~NO_FANOUT~
custom_ina5[7] => ~NO_FANOUT~
custom_ina5[8] => ~NO_FANOUT~
custom_ina5[9] => ~NO_FANOUT~
custom_ina5[10] => ~NO_FANOUT~
custom_ina5[11] => ~NO_FANOUT~
custom_ina5[12] => ~NO_FANOUT~
custom_ina5[13] => ~NO_FANOUT~
custom_ina5[14] => ~NO_FANOUT~
custom_ina5[15] => ~NO_FANOUT~
custom_ina5[16] => ~NO_FANOUT~
custom_ina5[17] => ~NO_FANOUT~
custom_ina5[18] => ~NO_FANOUT~
custom_ina5[19] => ~NO_FANOUT~
custom_ina5[20] => ~NO_FANOUT~
custom_ina5[21] => ~NO_FANOUT~
custom_ina5[22] => ~NO_FANOUT~
custom_ina5[23] => ~NO_FANOUT~
custom_ina5[24] => ~NO_FANOUT~
custom_ina5[25] => ~NO_FANOUT~
custom_ina5[26] => ~NO_FANOUT~
custom_ina5[27] => ~NO_FANOUT~
custom_ina5[28] => ~NO_FANOUT~
custom_ina5[29] => ~NO_FANOUT~
custom_ina5[30] => ~NO_FANOUT~
custom_ina5[31] => ~NO_FANOUT~
custom_outa5[0] <= <GND>
custom_outa5[1] <= <GND>
custom_outa5[2] <= <GND>
custom_outa5[3] <= <GND>
custom_outa5[4] <= <GND>
custom_outa5[5] <= <GND>
custom_outa5[6] <= <GND>
custom_outa5[7] <= <GND>
custom_outa5[8] <= <GND>
custom_outa5[9] <= <GND>
custom_outa5[10] <= <GND>
custom_outa5[11] <= <GND>
custom_outa5[12] <= <GND>
custom_outa5[13] <= <GND>
custom_outa5[14] <= <GND>
custom_outa5[15] <= <GND>
custom_outa5[16] <= <GND>
custom_outa5[17] <= <GND>
custom_outa5[18] <= <GND>
custom_outa5[19] <= <GND>
custom_outa5[20] <= <GND>
custom_outa5[21] <= <GND>
custom_outa5[22] <= <GND>
custom_outa5[23] <= <GND>
custom_outa5[24] <= <GND>
custom_outa5[25] <= <GND>
custom_outa5[26] <= <GND>
custom_outa5[27] <= <GND>
custom_outa5[28] <= <GND>
custom_outa5[29] <= <GND>
custom_outa5[30] <= <GND>
custom_outa5[31] <= <GND>
clkb5 => ~NO_FANOUT~
resetb5 => ~NO_FANOUT~
dpav_inb6[0] => ~NO_FANOUT~
dpav_inb6[1] => ~NO_FANOUT~
dpav_inb6[2] => ~NO_FANOUT~
dpav_inb6[3] => ~NO_FANOUT~
dpav_inb6[4] => ~NO_FANOUT~
dpav_inb6[5] => ~NO_FANOUT~
dpav_inb6[6] => ~NO_FANOUT~
dpav_inb6[7] => ~NO_FANOUT~
ppav_inb6 => ~NO_FANOUT~
spav_inb6 => ~NO_FANOUT~
dav_inb6 => ~NO_FANOUT~
addr_outb6[0] <= <GND>
addr_outb6[1] <= <GND>
addr_outb6[2] <= <GND>
addr_outb6[3] <= <GND>
addr_outb6[4] <= <GND>
addr_outb6[5] <= <GND>
addr_outb6[6] <= <GND>
addr_outb6[7] <= <GND>
dpav_outb6[0] <= <GND>
dpav_outb6[1] <= <GND>
dpav_outb6[2] <= <GND>
dpav_outb6[3] <= <GND>
dpav_outb6[4] <= <GND>
dpav_outb6[5] <= <GND>
dpav_outb6[6] <= <GND>
dpav_outb6[7] <= <GND>
ppav_outb6 <= <GND>
spav_outb6 <= <GND>
dav_outb6 <= <GND>
addr_inb6[0] => ~NO_FANOUT~
addr_inb6[1] => ~NO_FANOUT~
addr_inb6[2] => ~NO_FANOUT~
addr_inb6[3] => ~NO_FANOUT~
addr_inb6[4] => ~NO_FANOUT~
addr_inb6[5] => ~NO_FANOUT~
addr_inb6[6] => ~NO_FANOUT~
addr_inb6[7] => ~NO_FANOUT~
rd_outb6 <= <GND>
wr_inb6 => ~NO_FANOUT~
val_inb6 => ~NO_FANOUT~
sx_inb6 => ~NO_FANOUT~
data_inb6[0] => ~NO_FANOUT~
data_inb6[1] => ~NO_FANOUT~
data_inb6[2] => ~NO_FANOUT~
data_inb6[3] => ~NO_FANOUT~
data_inb6[4] => ~NO_FANOUT~
data_inb6[5] => ~NO_FANOUT~
data_inb6[6] => ~NO_FANOUT~
data_inb6[7] => ~NO_FANOUT~
data_inb6[8] => ~NO_FANOUT~
data_inb6[9] => ~NO_FANOUT~
data_inb6[10] => ~NO_FANOUT~
data_inb6[11] => ~NO_FANOUT~
data_inb6[12] => ~NO_FANOUT~
data_inb6[13] => ~NO_FANOUT~
data_inb6[14] => ~NO_FANOUT~
data_inb6[15] => ~NO_FANOUT~
data_inb6[16] => ~NO_FANOUT~
data_inb6[17] => ~NO_FANOUT~
data_inb6[18] => ~NO_FANOUT~
data_inb6[19] => ~NO_FANOUT~
data_inb6[20] => ~NO_FANOUT~
data_inb6[21] => ~NO_FANOUT~
data_inb6[22] => ~NO_FANOUT~
data_inb6[23] => ~NO_FANOUT~
data_inb6[24] => ~NO_FANOUT~
data_inb6[25] => ~NO_FANOUT~
data_inb6[26] => ~NO_FANOUT~
data_inb6[27] => ~NO_FANOUT~
data_inb6[28] => ~NO_FANOUT~
data_inb6[29] => ~NO_FANOUT~
data_inb6[30] => ~NO_FANOUT~
data_inb6[31] => ~NO_FANOUT~
data_inb6[32] => ~NO_FANOUT~
data_inb6[33] => ~NO_FANOUT~
data_inb6[34] => ~NO_FANOUT~
data_inb6[35] => ~NO_FANOUT~
data_inb6[36] => ~NO_FANOUT~
data_inb6[37] => ~NO_FANOUT~
data_inb6[38] => ~NO_FANOUT~
data_inb6[39] => ~NO_FANOUT~
data_inb6[40] => ~NO_FANOUT~
data_inb6[41] => ~NO_FANOUT~
data_inb6[42] => ~NO_FANOUT~
data_inb6[43] => ~NO_FANOUT~
data_inb6[44] => ~NO_FANOUT~
data_inb6[45] => ~NO_FANOUT~
data_inb6[46] => ~NO_FANOUT~
data_inb6[47] => ~NO_FANOUT~
data_inb6[48] => ~NO_FANOUT~
data_inb6[49] => ~NO_FANOUT~
data_inb6[50] => ~NO_FANOUT~
data_inb6[51] => ~NO_FANOUT~
data_inb6[52] => ~NO_FANOUT~
data_inb6[53] => ~NO_FANOUT~
data_inb6[54] => ~NO_FANOUT~
data_inb6[55] => ~NO_FANOUT~
data_inb6[56] => ~NO_FANOUT~
data_inb6[57] => ~NO_FANOUT~
data_inb6[58] => ~NO_FANOUT~
data_inb6[59] => ~NO_FANOUT~
data_inb6[60] => ~NO_FANOUT~
data_inb6[61] => ~NO_FANOUT~
data_inb6[62] => ~NO_FANOUT~
data_inb6[63] => ~NO_FANOUT~
sop_inb6 => ~NO_FANOUT~
eop_inb6 => ~NO_FANOUT~
err_inb6 => ~NO_FANOUT~
prty_inb6 => ~NO_FANOUT~
mod_inb6[0] => ~NO_FANOUT~
mod_inb6[1] => ~NO_FANOUT~
mod_inb6[2] => ~NO_FANOUT~
mod_inb6[3] => ~NO_FANOUT~
custom_inb6[0] => ~NO_FANOUT~
custom_inb6[1] => ~NO_FANOUT~
custom_inb6[2] => ~NO_FANOUT~
custom_inb6[3] => ~NO_FANOUT~
custom_inb6[4] => ~NO_FANOUT~
custom_inb6[5] => ~NO_FANOUT~
custom_inb6[6] => ~NO_FANOUT~
custom_inb6[7] => ~NO_FANOUT~
custom_inb6[8] => ~NO_FANOUT~
custom_inb6[9] => ~NO_FANOUT~
custom_inb6[10] => ~NO_FANOUT~
custom_inb6[11] => ~NO_FANOUT~
custom_inb6[12] => ~NO_FANOUT~
custom_inb6[13] => ~NO_FANOUT~
custom_inb6[14] => ~NO_FANOUT~
custom_inb6[15] => ~NO_FANOUT~
custom_inb6[16] => ~NO_FANOUT~
custom_inb6[17] => ~NO_FANOUT~
custom_inb6[18] => ~NO_FANOUT~
custom_inb6[19] => ~NO_FANOUT~
custom_inb6[20] => ~NO_FANOUT~
custom_inb6[21] => ~NO_FANOUT~
custom_inb6[22] => ~NO_FANOUT~
custom_inb6[23] => ~NO_FANOUT~
custom_inb6[24] => ~NO_FANOUT~
custom_inb6[25] => ~NO_FANOUT~
custom_inb6[26] => ~NO_FANOUT~
custom_inb6[27] => ~NO_FANOUT~
custom_inb6[28] => ~NO_FANOUT~
custom_inb6[29] => ~NO_FANOUT~
custom_inb6[30] => ~NO_FANOUT~
custom_inb6[31] => ~NO_FANOUT~
custom_outb6[0] <= <GND>
custom_outb6[1] <= <GND>
custom_outb6[2] <= <GND>
custom_outb6[3] <= <GND>
custom_outb6[4] <= <GND>
custom_outb6[5] <= <GND>
custom_outb6[6] <= <GND>
custom_outb6[7] <= <GND>
custom_outb6[8] <= <GND>
custom_outb6[9] <= <GND>
custom_outb6[10] <= <GND>
custom_outb6[11] <= <GND>
custom_outb6[12] <= <GND>
custom_outb6[13] <= <GND>
custom_outb6[14] <= <GND>
custom_outb6[15] <= <GND>
custom_outb6[16] <= <GND>
custom_outb6[17] <= <GND>
custom_outb6[18] <= <GND>
custom_outb6[19] <= <GND>
custom_outb6[20] <= <GND>
custom_outb6[21] <= <GND>
custom_outb6[22] <= <GND>
custom_outb6[23] <= <GND>
custom_outb6[24] <= <GND>
custom_outb6[25] <= <GND>
custom_outb6[26] <= <GND>
custom_outb6[27] <= <GND>
custom_outb6[28] <= <GND>
custom_outb6[29] <= <GND>
custom_outb6[30] <= <GND>
custom_outb6[31] <= <GND>
fov_outb6 <= <GND>
custom_ina6[0] => ~NO_FANOUT~
custom_ina6[1] => ~NO_FANOUT~
custom_ina6[2] => ~NO_FANOUT~
custom_ina6[3] => ~NO_FANOUT~
custom_ina6[4] => ~NO_FANOUT~
custom_ina6[5] => ~NO_FANOUT~
custom_ina6[6] => ~NO_FANOUT~
custom_ina6[7] => ~NO_FANOUT~
custom_ina6[8] => ~NO_FANOUT~
custom_ina6[9] => ~NO_FANOUT~
custom_ina6[10] => ~NO_FANOUT~
custom_ina6[11] => ~NO_FANOUT~
custom_ina6[12] => ~NO_FANOUT~
custom_ina6[13] => ~NO_FANOUT~
custom_ina6[14] => ~NO_FANOUT~
custom_ina6[15] => ~NO_FANOUT~
custom_ina6[16] => ~NO_FANOUT~
custom_ina6[17] => ~NO_FANOUT~
custom_ina6[18] => ~NO_FANOUT~
custom_ina6[19] => ~NO_FANOUT~
custom_ina6[20] => ~NO_FANOUT~
custom_ina6[21] => ~NO_FANOUT~
custom_ina6[22] => ~NO_FANOUT~
custom_ina6[23] => ~NO_FANOUT~
custom_ina6[24] => ~NO_FANOUT~
custom_ina6[25] => ~NO_FANOUT~
custom_ina6[26] => ~NO_FANOUT~
custom_ina6[27] => ~NO_FANOUT~
custom_ina6[28] => ~NO_FANOUT~
custom_ina6[29] => ~NO_FANOUT~
custom_ina6[30] => ~NO_FANOUT~
custom_ina6[31] => ~NO_FANOUT~
custom_outa6[0] <= <GND>
custom_outa6[1] <= <GND>
custom_outa6[2] <= <GND>
custom_outa6[3] <= <GND>
custom_outa6[4] <= <GND>
custom_outa6[5] <= <GND>
custom_outa6[6] <= <GND>
custom_outa6[7] <= <GND>
custom_outa6[8] <= <GND>
custom_outa6[9] <= <GND>
custom_outa6[10] <= <GND>
custom_outa6[11] <= <GND>
custom_outa6[12] <= <GND>
custom_outa6[13] <= <GND>
custom_outa6[14] <= <GND>
custom_outa6[15] <= <GND>
custom_outa6[16] <= <GND>
custom_outa6[17] <= <GND>
custom_outa6[18] <= <GND>
custom_outa6[19] <= <GND>
custom_outa6[20] <= <GND>
custom_outa6[21] <= <GND>
custom_outa6[22] <= <GND>
custom_outa6[23] <= <GND>
custom_outa6[24] <= <GND>
custom_outa6[25] <= <GND>
custom_outa6[26] <= <GND>
custom_outa6[27] <= <GND>
custom_outa6[28] <= <GND>
custom_outa6[29] <= <GND>
custom_outa6[30] <= <GND>
custom_outa6[31] <= <GND>
clkb6 => ~NO_FANOUT~
resetb6 => ~NO_FANOUT~
dpav_inb7[0] => ~NO_FANOUT~
dpav_inb7[1] => ~NO_FANOUT~
dpav_inb7[2] => ~NO_FANOUT~
dpav_inb7[3] => ~NO_FANOUT~
dpav_inb7[4] => ~NO_FANOUT~
dpav_inb7[5] => ~NO_FANOUT~
dpav_inb7[6] => ~NO_FANOUT~
dpav_inb7[7] => ~NO_FANOUT~
ppav_inb7 => ~NO_FANOUT~
spav_inb7 => ~NO_FANOUT~
dav_inb7 => ~NO_FANOUT~
addr_outb7[0] <= <GND>
addr_outb7[1] <= <GND>
addr_outb7[2] <= <GND>
addr_outb7[3] <= <GND>
addr_outb7[4] <= <GND>
addr_outb7[5] <= <GND>
addr_outb7[6] <= <GND>
addr_outb7[7] <= <GND>
dpav_outb7[0] <= <GND>
dpav_outb7[1] <= <GND>
dpav_outb7[2] <= <GND>
dpav_outb7[3] <= <GND>
dpav_outb7[4] <= <GND>
dpav_outb7[5] <= <GND>
dpav_outb7[6] <= <GND>
dpav_outb7[7] <= <GND>
ppav_outb7 <= <GND>
spav_outb7 <= <GND>
dav_outb7 <= <GND>
addr_inb7[0] => ~NO_FANOUT~
addr_inb7[1] => ~NO_FANOUT~
addr_inb7[2] => ~NO_FANOUT~
addr_inb7[3] => ~NO_FANOUT~
addr_inb7[4] => ~NO_FANOUT~
addr_inb7[5] => ~NO_FANOUT~
addr_inb7[6] => ~NO_FANOUT~
addr_inb7[7] => ~NO_FANOUT~
rd_outb7 <= <GND>
wr_inb7 => ~NO_FANOUT~
val_inb7 => ~NO_FANOUT~
sx_inb7 => ~NO_FANOUT~
data_inb7[0] => ~NO_FANOUT~
data_inb7[1] => ~NO_FANOUT~
data_inb7[2] => ~NO_FANOUT~
data_inb7[3] => ~NO_FANOUT~
data_inb7[4] => ~NO_FANOUT~
data_inb7[5] => ~NO_FANOUT~
data_inb7[6] => ~NO_FANOUT~
data_inb7[7] => ~NO_FANOUT~
data_inb7[8] => ~NO_FANOUT~
data_inb7[9] => ~NO_FANOUT~
data_inb7[10] => ~NO_FANOUT~
data_inb7[11] => ~NO_FANOUT~
data_inb7[12] => ~NO_FANOUT~
data_inb7[13] => ~NO_FANOUT~
data_inb7[14] => ~NO_FANOUT~
data_inb7[15] => ~NO_FANOUT~
data_inb7[16] => ~NO_FANOUT~
data_inb7[17] => ~NO_FANOUT~
data_inb7[18] => ~NO_FANOUT~
data_inb7[19] => ~NO_FANOUT~
data_inb7[20] => ~NO_FANOUT~
data_inb7[21] => ~NO_FANOUT~
data_inb7[22] => ~NO_FANOUT~
data_inb7[23] => ~NO_FANOUT~
data_inb7[24] => ~NO_FANOUT~
data_inb7[25] => ~NO_FANOUT~
data_inb7[26] => ~NO_FANOUT~
data_inb7[27] => ~NO_FANOUT~
data_inb7[28] => ~NO_FANOUT~
data_inb7[29] => ~NO_FANOUT~
data_inb7[30] => ~NO_FANOUT~
data_inb7[31] => ~NO_FANOUT~
data_inb7[32] => ~NO_FANOUT~
data_inb7[33] => ~NO_FANOUT~
data_inb7[34] => ~NO_FANOUT~
data_inb7[35] => ~NO_FANOUT~
data_inb7[36] => ~NO_FANOUT~
data_inb7[37] => ~NO_FANOUT~
data_inb7[38] => ~NO_FANOUT~
data_inb7[39] => ~NO_FANOUT~
data_inb7[40] => ~NO_FANOUT~
data_inb7[41] => ~NO_FANOUT~
data_inb7[42] => ~NO_FANOUT~
data_inb7[43] => ~NO_FANOUT~
data_inb7[44] => ~NO_FANOUT~
data_inb7[45] => ~NO_FANOUT~
data_inb7[46] => ~NO_FANOUT~
data_inb7[47] => ~NO_FANOUT~
data_inb7[48] => ~NO_FANOUT~
data_inb7[49] => ~NO_FANOUT~
data_inb7[50] => ~NO_FANOUT~
data_inb7[51] => ~NO_FANOUT~
data_inb7[52] => ~NO_FANOUT~
data_inb7[53] => ~NO_FANOUT~
data_inb7[54] => ~NO_FANOUT~
data_inb7[55] => ~NO_FANOUT~
data_inb7[56] => ~NO_FANOUT~
data_inb7[57] => ~NO_FANOUT~
data_inb7[58] => ~NO_FANOUT~
data_inb7[59] => ~NO_FANOUT~
data_inb7[60] => ~NO_FANOUT~
data_inb7[61] => ~NO_FANOUT~
data_inb7[62] => ~NO_FANOUT~
data_inb7[63] => ~NO_FANOUT~
sop_inb7 => ~NO_FANOUT~
eop_inb7 => ~NO_FANOUT~
err_inb7 => ~NO_FANOUT~
prty_inb7 => ~NO_FANOUT~
mod_inb7[0] => ~NO_FANOUT~
mod_inb7[1] => ~NO_FANOUT~
mod_inb7[2] => ~NO_FANOUT~
mod_inb7[3] => ~NO_FANOUT~
custom_inb7[0] => ~NO_FANOUT~
custom_inb7[1] => ~NO_FANOUT~
custom_inb7[2] => ~NO_FANOUT~
custom_inb7[3] => ~NO_FANOUT~
custom_inb7[4] => ~NO_FANOUT~
custom_inb7[5] => ~NO_FANOUT~
custom_inb7[6] => ~NO_FANOUT~
custom_inb7[7] => ~NO_FANOUT~
custom_inb7[8] => ~NO_FANOUT~
custom_inb7[9] => ~NO_FANOUT~
custom_inb7[10] => ~NO_FANOUT~
custom_inb7[11] => ~NO_FANOUT~
custom_inb7[12] => ~NO_FANOUT~
custom_inb7[13] => ~NO_FANOUT~
custom_inb7[14] => ~NO_FANOUT~
custom_inb7[15] => ~NO_FANOUT~
custom_inb7[16] => ~NO_FANOUT~
custom_inb7[17] => ~NO_FANOUT~
custom_inb7[18] => ~NO_FANOUT~
custom_inb7[19] => ~NO_FANOUT~
custom_inb7[20] => ~NO_FANOUT~
custom_inb7[21] => ~NO_FANOUT~
custom_inb7[22] => ~NO_FANOUT~
custom_inb7[23] => ~NO_FANOUT~
custom_inb7[24] => ~NO_FANOUT~
custom_inb7[25] => ~NO_FANOUT~
custom_inb7[26] => ~NO_FANOUT~
custom_inb7[27] => ~NO_FANOUT~
custom_inb7[28] => ~NO_FANOUT~
custom_inb7[29] => ~NO_FANOUT~
custom_inb7[30] => ~NO_FANOUT~
custom_inb7[31] => ~NO_FANOUT~
custom_outb7[0] <= <GND>
custom_outb7[1] <= <GND>
custom_outb7[2] <= <GND>
custom_outb7[3] <= <GND>
custom_outb7[4] <= <GND>
custom_outb7[5] <= <GND>
custom_outb7[6] <= <GND>
custom_outb7[7] <= <GND>
custom_outb7[8] <= <GND>
custom_outb7[9] <= <GND>
custom_outb7[10] <= <GND>
custom_outb7[11] <= <GND>
custom_outb7[12] <= <GND>
custom_outb7[13] <= <GND>
custom_outb7[14] <= <GND>
custom_outb7[15] <= <GND>
custom_outb7[16] <= <GND>
custom_outb7[17] <= <GND>
custom_outb7[18] <= <GND>
custom_outb7[19] <= <GND>
custom_outb7[20] <= <GND>
custom_outb7[21] <= <GND>
custom_outb7[22] <= <GND>
custom_outb7[23] <= <GND>
custom_outb7[24] <= <GND>
custom_outb7[25] <= <GND>
custom_outb7[26] <= <GND>
custom_outb7[27] <= <GND>
custom_outb7[28] <= <GND>
custom_outb7[29] <= <GND>
custom_outb7[30] <= <GND>
custom_outb7[31] <= <GND>
fov_outb7 <= <GND>
custom_ina7[0] => ~NO_FANOUT~
custom_ina7[1] => ~NO_FANOUT~
custom_ina7[2] => ~NO_FANOUT~
custom_ina7[3] => ~NO_FANOUT~
custom_ina7[4] => ~NO_FANOUT~
custom_ina7[5] => ~NO_FANOUT~
custom_ina7[6] => ~NO_FANOUT~
custom_ina7[7] => ~NO_FANOUT~
custom_ina7[8] => ~NO_FANOUT~
custom_ina7[9] => ~NO_FANOUT~
custom_ina7[10] => ~NO_FANOUT~
custom_ina7[11] => ~NO_FANOUT~
custom_ina7[12] => ~NO_FANOUT~
custom_ina7[13] => ~NO_FANOUT~
custom_ina7[14] => ~NO_FANOUT~
custom_ina7[15] => ~NO_FANOUT~
custom_ina7[16] => ~NO_FANOUT~
custom_ina7[17] => ~NO_FANOUT~
custom_ina7[18] => ~NO_FANOUT~
custom_ina7[19] => ~NO_FANOUT~
custom_ina7[20] => ~NO_FANOUT~
custom_ina7[21] => ~NO_FANOUT~
custom_ina7[22] => ~NO_FANOUT~
custom_ina7[23] => ~NO_FANOUT~
custom_ina7[24] => ~NO_FANOUT~
custom_ina7[25] => ~NO_FANOUT~
custom_ina7[26] => ~NO_FANOUT~
custom_ina7[27] => ~NO_FANOUT~
custom_ina7[28] => ~NO_FANOUT~
custom_ina7[29] => ~NO_FANOUT~
custom_ina7[30] => ~NO_FANOUT~
custom_ina7[31] => ~NO_FANOUT~
custom_outa7[0] <= <GND>
custom_outa7[1] <= <GND>
custom_outa7[2] <= <GND>
custom_outa7[3] <= <GND>
custom_outa7[4] <= <GND>
custom_outa7[5] <= <GND>
custom_outa7[6] <= <GND>
custom_outa7[7] <= <GND>
custom_outa7[8] <= <GND>
custom_outa7[9] <= <GND>
custom_outa7[10] <= <GND>
custom_outa7[11] <= <GND>
custom_outa7[12] <= <GND>
custom_outa7[13] <= <GND>
custom_outa7[14] <= <GND>
custom_outa7[15] <= <GND>
custom_outa7[16] <= <GND>
custom_outa7[17] <= <GND>
custom_outa7[18] <= <GND>
custom_outa7[19] <= <GND>
custom_outa7[20] <= <GND>
custom_outa7[21] <= <GND>
custom_outa7[22] <= <GND>
custom_outa7[23] <= <GND>
custom_outa7[24] <= <GND>
custom_outa7[25] <= <GND>
custom_outa7[26] <= <GND>
custom_outa7[27] <= <GND>
custom_outa7[28] <= <GND>
custom_outa7[29] <= <GND>
custom_outa7[30] <= <GND>
custom_outa7[31] <= <GND>
clkb7 => ~NO_FANOUT~
resetb7 => ~NO_FANOUT~
dpav_inb8[0] => ~NO_FANOUT~
dpav_inb8[1] => ~NO_FANOUT~
dpav_inb8[2] => ~NO_FANOUT~
dpav_inb8[3] => ~NO_FANOUT~
dpav_inb8[4] => ~NO_FANOUT~
dpav_inb8[5] => ~NO_FANOUT~
dpav_inb8[6] => ~NO_FANOUT~
dpav_inb8[7] => ~NO_FANOUT~
ppav_inb8 => ~NO_FANOUT~
spav_inb8 => ~NO_FANOUT~
dav_inb8 => ~NO_FANOUT~
addr_outb8[0] <= <GND>
addr_outb8[1] <= <GND>
addr_outb8[2] <= <GND>
addr_outb8[3] <= <GND>
addr_outb8[4] <= <GND>
addr_outb8[5] <= <GND>
addr_outb8[6] <= <GND>
addr_outb8[7] <= <GND>
dpav_outb8[0] <= <GND>
dpav_outb8[1] <= <GND>
dpav_outb8[2] <= <GND>
dpav_outb8[3] <= <GND>
dpav_outb8[4] <= <GND>
dpav_outb8[5] <= <GND>
dpav_outb8[6] <= <GND>
dpav_outb8[7] <= <GND>
ppav_outb8 <= <GND>
spav_outb8 <= <GND>
dav_outb8 <= <GND>
addr_inb8[0] => ~NO_FANOUT~
addr_inb8[1] => ~NO_FANOUT~
addr_inb8[2] => ~NO_FANOUT~
addr_inb8[3] => ~NO_FANOUT~
addr_inb8[4] => ~NO_FANOUT~
addr_inb8[5] => ~NO_FANOUT~
addr_inb8[6] => ~NO_FANOUT~
addr_inb8[7] => ~NO_FANOUT~
rd_outb8 <= <GND>
wr_inb8 => ~NO_FANOUT~
val_inb8 => ~NO_FANOUT~
sx_inb8 => ~NO_FANOUT~
data_inb8[0] => ~NO_FANOUT~
data_inb8[1] => ~NO_FANOUT~
data_inb8[2] => ~NO_FANOUT~
data_inb8[3] => ~NO_FANOUT~
data_inb8[4] => ~NO_FANOUT~
data_inb8[5] => ~NO_FANOUT~
data_inb8[6] => ~NO_FANOUT~
data_inb8[7] => ~NO_FANOUT~
data_inb8[8] => ~NO_FANOUT~
data_inb8[9] => ~NO_FANOUT~
data_inb8[10] => ~NO_FANOUT~
data_inb8[11] => ~NO_FANOUT~
data_inb8[12] => ~NO_FANOUT~
data_inb8[13] => ~NO_FANOUT~
data_inb8[14] => ~NO_FANOUT~
data_inb8[15] => ~NO_FANOUT~
data_inb8[16] => ~NO_FANOUT~
data_inb8[17] => ~NO_FANOUT~
data_inb8[18] => ~NO_FANOUT~
data_inb8[19] => ~NO_FANOUT~
data_inb8[20] => ~NO_FANOUT~
data_inb8[21] => ~NO_FANOUT~
data_inb8[22] => ~NO_FANOUT~
data_inb8[23] => ~NO_FANOUT~
data_inb8[24] => ~NO_FANOUT~
data_inb8[25] => ~NO_FANOUT~
data_inb8[26] => ~NO_FANOUT~
data_inb8[27] => ~NO_FANOUT~
data_inb8[28] => ~NO_FANOUT~
data_inb8[29] => ~NO_FANOUT~
data_inb8[30] => ~NO_FANOUT~
data_inb8[31] => ~NO_FANOUT~
data_inb8[32] => ~NO_FANOUT~
data_inb8[33] => ~NO_FANOUT~
data_inb8[34] => ~NO_FANOUT~
data_inb8[35] => ~NO_FANOUT~
data_inb8[36] => ~NO_FANOUT~
data_inb8[37] => ~NO_FANOUT~
data_inb8[38] => ~NO_FANOUT~
data_inb8[39] => ~NO_FANOUT~
data_inb8[40] => ~NO_FANOUT~
data_inb8[41] => ~NO_FANOUT~
data_inb8[42] => ~NO_FANOUT~
data_inb8[43] => ~NO_FANOUT~
data_inb8[44] => ~NO_FANOUT~
data_inb8[45] => ~NO_FANOUT~
data_inb8[46] => ~NO_FANOUT~
data_inb8[47] => ~NO_FANOUT~
data_inb8[48] => ~NO_FANOUT~
data_inb8[49] => ~NO_FANOUT~
data_inb8[50] => ~NO_FANOUT~
data_inb8[51] => ~NO_FANOUT~
data_inb8[52] => ~NO_FANOUT~
data_inb8[53] => ~NO_FANOUT~
data_inb8[54] => ~NO_FANOUT~
data_inb8[55] => ~NO_FANOUT~
data_inb8[56] => ~NO_FANOUT~
data_inb8[57] => ~NO_FANOUT~
data_inb8[58] => ~NO_FANOUT~
data_inb8[59] => ~NO_FANOUT~
data_inb8[60] => ~NO_FANOUT~
data_inb8[61] => ~NO_FANOUT~
data_inb8[62] => ~NO_FANOUT~
data_inb8[63] => ~NO_FANOUT~
sop_inb8 => ~NO_FANOUT~
eop_inb8 => ~NO_FANOUT~
err_inb8 => ~NO_FANOUT~
prty_inb8 => ~NO_FANOUT~
mod_inb8[0] => ~NO_FANOUT~
mod_inb8[1] => ~NO_FANOUT~
mod_inb8[2] => ~NO_FANOUT~
mod_inb8[3] => ~NO_FANOUT~
custom_inb8[0] => ~NO_FANOUT~
custom_inb8[1] => ~NO_FANOUT~
custom_inb8[2] => ~NO_FANOUT~
custom_inb8[3] => ~NO_FANOUT~
custom_inb8[4] => ~NO_FANOUT~
custom_inb8[5] => ~NO_FANOUT~
custom_inb8[6] => ~NO_FANOUT~
custom_inb8[7] => ~NO_FANOUT~
custom_inb8[8] => ~NO_FANOUT~
custom_inb8[9] => ~NO_FANOUT~
custom_inb8[10] => ~NO_FANOUT~
custom_inb8[11] => ~NO_FANOUT~
custom_inb8[12] => ~NO_FANOUT~
custom_inb8[13] => ~NO_FANOUT~
custom_inb8[14] => ~NO_FANOUT~
custom_inb8[15] => ~NO_FANOUT~
custom_inb8[16] => ~NO_FANOUT~
custom_inb8[17] => ~NO_FANOUT~
custom_inb8[18] => ~NO_FANOUT~
custom_inb8[19] => ~NO_FANOUT~
custom_inb8[20] => ~NO_FANOUT~
custom_inb8[21] => ~NO_FANOUT~
custom_inb8[22] => ~NO_FANOUT~
custom_inb8[23] => ~NO_FANOUT~
custom_inb8[24] => ~NO_FANOUT~
custom_inb8[25] => ~NO_FANOUT~
custom_inb8[26] => ~NO_FANOUT~
custom_inb8[27] => ~NO_FANOUT~
custom_inb8[28] => ~NO_FANOUT~
custom_inb8[29] => ~NO_FANOUT~
custom_inb8[30] => ~NO_FANOUT~
custom_inb8[31] => ~NO_FANOUT~
custom_outb8[0] <= <GND>
custom_outb8[1] <= <GND>
custom_outb8[2] <= <GND>
custom_outb8[3] <= <GND>
custom_outb8[4] <= <GND>
custom_outb8[5] <= <GND>
custom_outb8[6] <= <GND>
custom_outb8[7] <= <GND>
custom_outb8[8] <= <GND>
custom_outb8[9] <= <GND>
custom_outb8[10] <= <GND>
custom_outb8[11] <= <GND>
custom_outb8[12] <= <GND>
custom_outb8[13] <= <GND>
custom_outb8[14] <= <GND>
custom_outb8[15] <= <GND>
custom_outb8[16] <= <GND>
custom_outb8[17] <= <GND>
custom_outb8[18] <= <GND>
custom_outb8[19] <= <GND>
custom_outb8[20] <= <GND>
custom_outb8[21] <= <GND>
custom_outb8[22] <= <GND>
custom_outb8[23] <= <GND>
custom_outb8[24] <= <GND>
custom_outb8[25] <= <GND>
custom_outb8[26] <= <GND>
custom_outb8[27] <= <GND>
custom_outb8[28] <= <GND>
custom_outb8[29] <= <GND>
custom_outb8[30] <= <GND>
custom_outb8[31] <= <GND>
fov_outb8 <= <GND>
custom_ina8[0] => ~NO_FANOUT~
custom_ina8[1] => ~NO_FANOUT~
custom_ina8[2] => ~NO_FANOUT~
custom_ina8[3] => ~NO_FANOUT~
custom_ina8[4] => ~NO_FANOUT~
custom_ina8[5] => ~NO_FANOUT~
custom_ina8[6] => ~NO_FANOUT~
custom_ina8[7] => ~NO_FANOUT~
custom_ina8[8] => ~NO_FANOUT~
custom_ina8[9] => ~NO_FANOUT~
custom_ina8[10] => ~NO_FANOUT~
custom_ina8[11] => ~NO_FANOUT~
custom_ina8[12] => ~NO_FANOUT~
custom_ina8[13] => ~NO_FANOUT~
custom_ina8[14] => ~NO_FANOUT~
custom_ina8[15] => ~NO_FANOUT~
custom_ina8[16] => ~NO_FANOUT~
custom_ina8[17] => ~NO_FANOUT~
custom_ina8[18] => ~NO_FANOUT~
custom_ina8[19] => ~NO_FANOUT~
custom_ina8[20] => ~NO_FANOUT~
custom_ina8[21] => ~NO_FANOUT~
custom_ina8[22] => ~NO_FANOUT~
custom_ina8[23] => ~NO_FANOUT~
custom_ina8[24] => ~NO_FANOUT~
custom_ina8[25] => ~NO_FANOUT~
custom_ina8[26] => ~NO_FANOUT~
custom_ina8[27] => ~NO_FANOUT~
custom_ina8[28] => ~NO_FANOUT~
custom_ina8[29] => ~NO_FANOUT~
custom_ina8[30] => ~NO_FANOUT~
custom_ina8[31] => ~NO_FANOUT~
custom_outa8[0] <= <GND>
custom_outa8[1] <= <GND>
custom_outa8[2] <= <GND>
custom_outa8[3] <= <GND>
custom_outa8[4] <= <GND>
custom_outa8[5] <= <GND>
custom_outa8[6] <= <GND>
custom_outa8[7] <= <GND>
custom_outa8[8] <= <GND>
custom_outa8[9] <= <GND>
custom_outa8[10] <= <GND>
custom_outa8[11] <= <GND>
custom_outa8[12] <= <GND>
custom_outa8[13] <= <GND>
custom_outa8[14] <= <GND>
custom_outa8[15] <= <GND>
custom_outa8[16] <= <GND>
custom_outa8[17] <= <GND>
custom_outa8[18] <= <GND>
custom_outa8[19] <= <GND>
custom_outa8[20] <= <GND>
custom_outa8[21] <= <GND>
custom_outa8[22] <= <GND>
custom_outa8[23] <= <GND>
custom_outa8[24] <= <GND>
custom_outa8[25] <= <GND>
custom_outa8[26] <= <GND>
custom_outa8[27] <= <GND>
custom_outa8[28] <= <GND>
custom_outa8[29] <= <GND>
custom_outa8[30] <= <GND>
custom_outa8[31] <= <GND>
clkb8 => ~NO_FANOUT~
resetb8 => ~NO_FANOUT~


|LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx
pIO_A.MASTER_FULL_THRESH[0] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[0]
pIO_A.MASTER_FULL_THRESH[1] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[1]
pIO_A.MASTER_FULL_THRESH[2] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[2]
pIO_A.MASTER_FULL_THRESH[3] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[3]
pIO_A.MASTER_FULL_THRESH[4] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[4]
pIO_A.MASTER_FULL_THRESH[5] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[5]
pIO_A.MASTER_FULL_THRESH[6] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[6]
pIO_A.MASTER_FULL_THRESH[7] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[7]
pIO_A.MASTER_FULL_THRESH[8] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[8]
pIO_A.MASTER_FULL_THRESH[9] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[9]
pIO_A.MASTER_FULL_THRESH[10] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[10]
pIO_A.MASTER_FULL_THRESH[11] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[11]
pIO_A.MASTER_FULL_THRESH[12] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[12]
pIO_A.MASTER_FULL_THRESH[13] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[13]
pIO_A.MASTER_FULL_THRESH[14] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[14]
pIO_A.MASTER_FULL_THRESH[15] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.MASTER_FULL_THRESH[15]
pIO_A.EMPTY_OFF_THRESH[0] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[0]
pIO_A.EMPTY_OFF_THRESH[1] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[1]
pIO_A.EMPTY_OFF_THRESH[2] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[2]
pIO_A.EMPTY_OFF_THRESH[3] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[3]
pIO_A.EMPTY_OFF_THRESH[4] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[4]
pIO_A.EMPTY_OFF_THRESH[5] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[5]
pIO_A.EMPTY_OFF_THRESH[6] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[6]
pIO_A.EMPTY_OFF_THRESH[7] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[7]
pIO_A.EMPTY_OFF_THRESH[8] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[8]
pIO_A.EMPTY_OFF_THRESH[9] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[9]
pIO_A.EMPTY_OFF_THRESH[10] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[10]
pIO_A.EMPTY_OFF_THRESH[11] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[11]
pIO_A.EMPTY_OFF_THRESH[12] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[12]
pIO_A.EMPTY_OFF_THRESH[13] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[13]
pIO_A.EMPTY_OFF_THRESH[14] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[14]
pIO_A.EMPTY_OFF_THRESH[15] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_OFF_THRESH[15]
pIO_A.EMPTY_ON_THRESH[0] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[0]
pIO_A.EMPTY_ON_THRESH[1] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[1]
pIO_A.EMPTY_ON_THRESH[2] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[2]
pIO_A.EMPTY_ON_THRESH[3] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[3]
pIO_A.EMPTY_ON_THRESH[4] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[4]
pIO_A.EMPTY_ON_THRESH[5] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[5]
pIO_A.EMPTY_ON_THRESH[6] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[6]
pIO_A.EMPTY_ON_THRESH[7] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[7]
pIO_A.EMPTY_ON_THRESH[8] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[8]
pIO_A.EMPTY_ON_THRESH[9] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[9]
pIO_A.EMPTY_ON_THRESH[10] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[10]
pIO_A.EMPTY_ON_THRESH[11] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[11]
pIO_A.EMPTY_ON_THRESH[12] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[12]
pIO_A.EMPTY_ON_THRESH[13] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[13]
pIO_A.EMPTY_ON_THRESH[14] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[14]
pIO_A.EMPTY_ON_THRESH[15] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.EMPTY_ON_THRESH[15]
pIO_A.FULL_OFF_THRESH[0] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[0]
pIO_A.FULL_OFF_THRESH[1] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[1]
pIO_A.FULL_OFF_THRESH[2] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[2]
pIO_A.FULL_OFF_THRESH[3] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[3]
pIO_A.FULL_OFF_THRESH[4] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[4]
pIO_A.FULL_OFF_THRESH[5] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[5]
pIO_A.FULL_OFF_THRESH[6] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[6]
pIO_A.FULL_OFF_THRESH[7] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[7]
pIO_A.FULL_OFF_THRESH[8] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[8]
pIO_A.FULL_OFF_THRESH[9] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[9]
pIO_A.FULL_OFF_THRESH[10] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[10]
pIO_A.FULL_OFF_THRESH[11] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[11]
pIO_A.FULL_OFF_THRESH[12] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[12]
pIO_A.FULL_OFF_THRESH[13] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[13]
pIO_A.FULL_OFF_THRESH[14] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[14]
pIO_A.FULL_OFF_THRESH[15] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_OFF_THRESH[15]
pIO_A.FULL_ON_THRESH[0] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[0]
pIO_A.FULL_ON_THRESH[1] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[1]
pIO_A.FULL_ON_THRESH[2] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[2]
pIO_A.FULL_ON_THRESH[3] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[3]
pIO_A.FULL_ON_THRESH[4] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[4]
pIO_A.FULL_ON_THRESH[5] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[5]
pIO_A.FULL_ON_THRESH[6] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[6]
pIO_A.FULL_ON_THRESH[7] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[7]
pIO_A.FULL_ON_THRESH[8] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[8]
pIO_A.FULL_ON_THRESH[9] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[9]
pIO_A.FULL_ON_THRESH[10] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[10]
pIO_A.FULL_ON_THRESH[11] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[11]
pIO_A.FULL_ON_THRESH[12] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[12]
pIO_A.FULL_ON_THRESH[13] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[13]
pIO_A.FULL_ON_THRESH[14] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[14]
pIO_A.FULL_ON_THRESH[15] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FULL_ON_THRESH[15]
pIO_A.REMOTE_BURST[0] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[0]
pIO_A.REMOTE_BURST[1] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[1]
pIO_A.REMOTE_BURST[2] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[2]
pIO_A.REMOTE_BURST[3] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[3]
pIO_A.REMOTE_BURST[4] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[4]
pIO_A.REMOTE_BURST[5] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[5]
pIO_A.REMOTE_BURST[6] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[6]
pIO_A.REMOTE_BURST[7] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[7]
pIO_A.REMOTE_BURST[8] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[8]
pIO_A.REMOTE_BURST[9] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[9]
pIO_A.REMOTE_BURST[10] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[10]
pIO_A.REMOTE_BURST[11] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[11]
pIO_A.REMOTE_BURST[12] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[12]
pIO_A.REMOTE_BURST[13] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[13]
pIO_A.REMOTE_BURST[14] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[14]
pIO_A.REMOTE_BURST[15] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.REMOTE_BURST[15]
pIO_A.FIFO_BURST[0] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[0]
pIO_A.FIFO_BURST[1] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[1]
pIO_A.FIFO_BURST[2] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[2]
pIO_A.FIFO_BURST[3] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[3]
pIO_A.FIFO_BURST[4] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[4]
pIO_A.FIFO_BURST[5] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[5]
pIO_A.FIFO_BURST[6] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[6]
pIO_A.FIFO_BURST[7] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[7]
pIO_A.FIFO_BURST[8] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[8]
pIO_A.FIFO_BURST[9] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[9]
pIO_A.FIFO_BURST[10] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[10]
pIO_A.FIFO_BURST[11] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[11]
pIO_A.FIFO_BURST[12] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[12]
pIO_A.FIFO_BURST[13] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[13]
pIO_A.FIFO_BURST[14] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[14]
pIO_A.FIFO_BURST[15] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.pIO.FIFO_BURST[15]
pIO_B[8].MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO_B[8].MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[8].EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[8].EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[8].FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[8].FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[0] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[1] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[2] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[3] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[4] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[5] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[6] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[7] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[8] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[9] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[10] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[11] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[12] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[13] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[14] => ~NO_FANOUT~
pIO_B[8].REMOTE_BURST[15] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[0] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[1] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[2] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[3] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[4] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[5] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[6] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[7] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[8] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[9] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[10] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[11] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[12] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[13] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[14] => ~NO_FANOUT~
pIO_B[8].FIFO_BURST[15] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO_B[7].MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[7].EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[7].EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[7].FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[7].FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[0] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[1] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[2] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[3] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[4] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[5] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[6] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[7] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[8] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[9] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[10] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[11] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[12] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[13] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[14] => ~NO_FANOUT~
pIO_B[7].REMOTE_BURST[15] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[0] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[1] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[2] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[3] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[4] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[5] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[6] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[7] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[8] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[9] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[10] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[11] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[12] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[13] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[14] => ~NO_FANOUT~
pIO_B[7].FIFO_BURST[15] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO_B[6].MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[6].EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[6].EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[6].FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[6].FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[0] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[1] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[2] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[3] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[4] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[5] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[6] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[7] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[8] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[9] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[10] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[11] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[12] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[13] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[14] => ~NO_FANOUT~
pIO_B[6].REMOTE_BURST[15] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[0] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[1] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[2] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[3] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[4] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[5] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[6] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[7] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[8] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[9] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[10] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[11] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[12] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[13] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[14] => ~NO_FANOUT~
pIO_B[6].FIFO_BURST[15] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO_B[5].MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[5].EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[5].EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[5].FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[5].FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[0] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[1] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[2] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[3] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[4] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[5] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[6] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[7] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[8] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[9] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[10] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[11] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[12] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[13] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[14] => ~NO_FANOUT~
pIO_B[5].REMOTE_BURST[15] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[0] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[1] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[2] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[3] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[4] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[5] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[6] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[7] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[8] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[9] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[10] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[11] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[12] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[13] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[14] => ~NO_FANOUT~
pIO_B[5].FIFO_BURST[15] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO_B[4].MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[4].EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[4].EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[4].FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[4].FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[0] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[1] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[2] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[3] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[4] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[5] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[6] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[7] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[8] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[9] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[10] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[11] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[12] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[13] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[14] => ~NO_FANOUT~
pIO_B[4].REMOTE_BURST[15] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[0] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[1] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[2] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[3] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[4] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[5] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[6] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[7] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[8] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[9] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[10] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[11] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[12] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[13] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[14] => ~NO_FANOUT~
pIO_B[4].FIFO_BURST[15] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO_B[3].MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[3].EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[3].EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[3].FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[3].FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[0] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[1] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[2] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[3] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[4] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[5] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[6] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[7] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[8] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[9] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[10] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[11] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[12] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[13] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[14] => ~NO_FANOUT~
pIO_B[3].REMOTE_BURST[15] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[0] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[1] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[2] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[3] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[4] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[5] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[6] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[7] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[8] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[9] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[10] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[11] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[12] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[13] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[14] => ~NO_FANOUT~
pIO_B[3].FIFO_BURST[15] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO_B[2].MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[2].EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[2].EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO_B[2].FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO_B[2].FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[0] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[1] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[2] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[3] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[4] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[5] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[6] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[7] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[8] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[9] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[10] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[11] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[12] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[13] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[14] => ~NO_FANOUT~
pIO_B[2].REMOTE_BURST[15] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[0] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[1] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[2] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[3] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[4] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[5] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[6] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[7] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[8] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[9] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[10] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[11] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[12] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[13] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[14] => ~NO_FANOUT~
pIO_B[2].FIFO_BURST[15] => ~NO_FANOUT~
pIO_B[1].MASTER_FULL_THRESH[0] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[0]
pIO_B[1].MASTER_FULL_THRESH[0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[0]
pIO_B[1].MASTER_FULL_THRESH[1] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[1]
pIO_B[1].MASTER_FULL_THRESH[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[1]
pIO_B[1].MASTER_FULL_THRESH[2] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[2]
pIO_B[1].MASTER_FULL_THRESH[2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[2]
pIO_B[1].MASTER_FULL_THRESH[3] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[3]
pIO_B[1].MASTER_FULL_THRESH[3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[3]
pIO_B[1].MASTER_FULL_THRESH[4] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[4]
pIO_B[1].MASTER_FULL_THRESH[4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[4]
pIO_B[1].MASTER_FULL_THRESH[5] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[5]
pIO_B[1].MASTER_FULL_THRESH[5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[5]
pIO_B[1].MASTER_FULL_THRESH[6] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[6]
pIO_B[1].MASTER_FULL_THRESH[6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[6]
pIO_B[1].MASTER_FULL_THRESH[7] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[7]
pIO_B[1].MASTER_FULL_THRESH[7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[7]
pIO_B[1].MASTER_FULL_THRESH[8] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[8]
pIO_B[1].MASTER_FULL_THRESH[8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[8]
pIO_B[1].MASTER_FULL_THRESH[9] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[9]
pIO_B[1].MASTER_FULL_THRESH[9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[9]
pIO_B[1].MASTER_FULL_THRESH[10] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[10]
pIO_B[1].MASTER_FULL_THRESH[10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[10]
pIO_B[1].MASTER_FULL_THRESH[11] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[11]
pIO_B[1].MASTER_FULL_THRESH[11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[11]
pIO_B[1].MASTER_FULL_THRESH[12] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[12]
pIO_B[1].MASTER_FULL_THRESH[12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[12]
pIO_B[1].MASTER_FULL_THRESH[13] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[13]
pIO_B[1].MASTER_FULL_THRESH[13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[13]
pIO_B[1].MASTER_FULL_THRESH[14] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[14]
pIO_B[1].MASTER_FULL_THRESH[14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[14]
pIO_B[1].MASTER_FULL_THRESH[15] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.MASTER_FULL_THRESH[15]
pIO_B[1].MASTER_FULL_THRESH[15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.MASTER_FULL_THRESH[15]
pIO_B[1].EMPTY_OFF_THRESH[0] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[0]
pIO_B[1].EMPTY_OFF_THRESH[0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[0]
pIO_B[1].EMPTY_OFF_THRESH[1] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[1]
pIO_B[1].EMPTY_OFF_THRESH[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[1]
pIO_B[1].EMPTY_OFF_THRESH[2] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[2]
pIO_B[1].EMPTY_OFF_THRESH[2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[2]
pIO_B[1].EMPTY_OFF_THRESH[3] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[3]
pIO_B[1].EMPTY_OFF_THRESH[3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[3]
pIO_B[1].EMPTY_OFF_THRESH[4] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[4]
pIO_B[1].EMPTY_OFF_THRESH[4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[4]
pIO_B[1].EMPTY_OFF_THRESH[5] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[5]
pIO_B[1].EMPTY_OFF_THRESH[5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[5]
pIO_B[1].EMPTY_OFF_THRESH[6] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[6]
pIO_B[1].EMPTY_OFF_THRESH[6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[6]
pIO_B[1].EMPTY_OFF_THRESH[7] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[7]
pIO_B[1].EMPTY_OFF_THRESH[7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[7]
pIO_B[1].EMPTY_OFF_THRESH[8] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[8]
pIO_B[1].EMPTY_OFF_THRESH[8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[8]
pIO_B[1].EMPTY_OFF_THRESH[9] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[9]
pIO_B[1].EMPTY_OFF_THRESH[9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[9]
pIO_B[1].EMPTY_OFF_THRESH[10] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[10]
pIO_B[1].EMPTY_OFF_THRESH[10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[10]
pIO_B[1].EMPTY_OFF_THRESH[11] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[11]
pIO_B[1].EMPTY_OFF_THRESH[11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[11]
pIO_B[1].EMPTY_OFF_THRESH[12] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[12]
pIO_B[1].EMPTY_OFF_THRESH[12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[12]
pIO_B[1].EMPTY_OFF_THRESH[13] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[13]
pIO_B[1].EMPTY_OFF_THRESH[13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[13]
pIO_B[1].EMPTY_OFF_THRESH[14] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[14]
pIO_B[1].EMPTY_OFF_THRESH[14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[14]
pIO_B[1].EMPTY_OFF_THRESH[15] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_OFF_THRESH[15]
pIO_B[1].EMPTY_OFF_THRESH[15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_OFF_THRESH[15]
pIO_B[1].EMPTY_ON_THRESH[0] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[0]
pIO_B[1].EMPTY_ON_THRESH[0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[0]
pIO_B[1].EMPTY_ON_THRESH[1] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[1]
pIO_B[1].EMPTY_ON_THRESH[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[1]
pIO_B[1].EMPTY_ON_THRESH[2] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[2]
pIO_B[1].EMPTY_ON_THRESH[2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[2]
pIO_B[1].EMPTY_ON_THRESH[3] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[3]
pIO_B[1].EMPTY_ON_THRESH[3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[3]
pIO_B[1].EMPTY_ON_THRESH[4] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[4]
pIO_B[1].EMPTY_ON_THRESH[4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[4]
pIO_B[1].EMPTY_ON_THRESH[5] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[5]
pIO_B[1].EMPTY_ON_THRESH[5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[5]
pIO_B[1].EMPTY_ON_THRESH[6] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[6]
pIO_B[1].EMPTY_ON_THRESH[6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[6]
pIO_B[1].EMPTY_ON_THRESH[7] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[7]
pIO_B[1].EMPTY_ON_THRESH[7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[7]
pIO_B[1].EMPTY_ON_THRESH[8] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[8]
pIO_B[1].EMPTY_ON_THRESH[8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[8]
pIO_B[1].EMPTY_ON_THRESH[9] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[9]
pIO_B[1].EMPTY_ON_THRESH[9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[9]
pIO_B[1].EMPTY_ON_THRESH[10] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[10]
pIO_B[1].EMPTY_ON_THRESH[10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[10]
pIO_B[1].EMPTY_ON_THRESH[11] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[11]
pIO_B[1].EMPTY_ON_THRESH[11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[11]
pIO_B[1].EMPTY_ON_THRESH[12] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[12]
pIO_B[1].EMPTY_ON_THRESH[12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[12]
pIO_B[1].EMPTY_ON_THRESH[13] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[13]
pIO_B[1].EMPTY_ON_THRESH[13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[13]
pIO_B[1].EMPTY_ON_THRESH[14] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[14]
pIO_B[1].EMPTY_ON_THRESH[14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[14]
pIO_B[1].EMPTY_ON_THRESH[15] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.EMPTY_ON_THRESH[15]
pIO_B[1].EMPTY_ON_THRESH[15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.EMPTY_ON_THRESH[15]
pIO_B[1].FULL_OFF_THRESH[0] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[0]
pIO_B[1].FULL_OFF_THRESH[0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[0]
pIO_B[1].FULL_OFF_THRESH[1] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[1]
pIO_B[1].FULL_OFF_THRESH[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[1]
pIO_B[1].FULL_OFF_THRESH[2] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[2]
pIO_B[1].FULL_OFF_THRESH[2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[2]
pIO_B[1].FULL_OFF_THRESH[3] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[3]
pIO_B[1].FULL_OFF_THRESH[3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[3]
pIO_B[1].FULL_OFF_THRESH[4] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[4]
pIO_B[1].FULL_OFF_THRESH[4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[4]
pIO_B[1].FULL_OFF_THRESH[5] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[5]
pIO_B[1].FULL_OFF_THRESH[5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[5]
pIO_B[1].FULL_OFF_THRESH[6] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[6]
pIO_B[1].FULL_OFF_THRESH[6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[6]
pIO_B[1].FULL_OFF_THRESH[7] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[7]
pIO_B[1].FULL_OFF_THRESH[7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[7]
pIO_B[1].FULL_OFF_THRESH[8] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[8]
pIO_B[1].FULL_OFF_THRESH[8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[8]
pIO_B[1].FULL_OFF_THRESH[9] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[9]
pIO_B[1].FULL_OFF_THRESH[9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[9]
pIO_B[1].FULL_OFF_THRESH[10] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[10]
pIO_B[1].FULL_OFF_THRESH[10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[10]
pIO_B[1].FULL_OFF_THRESH[11] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[11]
pIO_B[1].FULL_OFF_THRESH[11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[11]
pIO_B[1].FULL_OFF_THRESH[12] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[12]
pIO_B[1].FULL_OFF_THRESH[12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[12]
pIO_B[1].FULL_OFF_THRESH[13] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[13]
pIO_B[1].FULL_OFF_THRESH[13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[13]
pIO_B[1].FULL_OFF_THRESH[14] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[14]
pIO_B[1].FULL_OFF_THRESH[14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[14]
pIO_B[1].FULL_OFF_THRESH[15] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_OFF_THRESH[15]
pIO_B[1].FULL_OFF_THRESH[15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_OFF_THRESH[15]
pIO_B[1].FULL_ON_THRESH[0] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[0]
pIO_B[1].FULL_ON_THRESH[0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[0]
pIO_B[1].FULL_ON_THRESH[1] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[1]
pIO_B[1].FULL_ON_THRESH[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[1]
pIO_B[1].FULL_ON_THRESH[2] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[2]
pIO_B[1].FULL_ON_THRESH[2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[2]
pIO_B[1].FULL_ON_THRESH[3] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[3]
pIO_B[1].FULL_ON_THRESH[3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[3]
pIO_B[1].FULL_ON_THRESH[4] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[4]
pIO_B[1].FULL_ON_THRESH[4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[4]
pIO_B[1].FULL_ON_THRESH[5] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[5]
pIO_B[1].FULL_ON_THRESH[5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[5]
pIO_B[1].FULL_ON_THRESH[6] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[6]
pIO_B[1].FULL_ON_THRESH[6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[6]
pIO_B[1].FULL_ON_THRESH[7] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[7]
pIO_B[1].FULL_ON_THRESH[7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[7]
pIO_B[1].FULL_ON_THRESH[8] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[8]
pIO_B[1].FULL_ON_THRESH[8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[8]
pIO_B[1].FULL_ON_THRESH[9] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[9]
pIO_B[1].FULL_ON_THRESH[9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[9]
pIO_B[1].FULL_ON_THRESH[10] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[10]
pIO_B[1].FULL_ON_THRESH[10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[10]
pIO_B[1].FULL_ON_THRESH[11] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[11]
pIO_B[1].FULL_ON_THRESH[11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[11]
pIO_B[1].FULL_ON_THRESH[12] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[12]
pIO_B[1].FULL_ON_THRESH[12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[12]
pIO_B[1].FULL_ON_THRESH[13] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[13]
pIO_B[1].FULL_ON_THRESH[13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[13]
pIO_B[1].FULL_ON_THRESH[14] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[14]
pIO_B[1].FULL_ON_THRESH[14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[14]
pIO_B[1].FULL_ON_THRESH[15] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FULL_ON_THRESH[15]
pIO_B[1].FULL_ON_THRESH[15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FULL_ON_THRESH[15]
pIO_B[1].REMOTE_BURST[0] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[0]
pIO_B[1].REMOTE_BURST[0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[0]
pIO_B[1].REMOTE_BURST[1] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[1]
pIO_B[1].REMOTE_BURST[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[1]
pIO_B[1].REMOTE_BURST[2] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[2]
pIO_B[1].REMOTE_BURST[2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[2]
pIO_B[1].REMOTE_BURST[3] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[3]
pIO_B[1].REMOTE_BURST[3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[3]
pIO_B[1].REMOTE_BURST[4] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[4]
pIO_B[1].REMOTE_BURST[4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[4]
pIO_B[1].REMOTE_BURST[5] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[5]
pIO_B[1].REMOTE_BURST[5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[5]
pIO_B[1].REMOTE_BURST[6] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[6]
pIO_B[1].REMOTE_BURST[6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[6]
pIO_B[1].REMOTE_BURST[7] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[7]
pIO_B[1].REMOTE_BURST[7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[7]
pIO_B[1].REMOTE_BURST[8] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[8]
pIO_B[1].REMOTE_BURST[8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[8]
pIO_B[1].REMOTE_BURST[9] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[9]
pIO_B[1].REMOTE_BURST[9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[9]
pIO_B[1].REMOTE_BURST[10] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[10]
pIO_B[1].REMOTE_BURST[10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[10]
pIO_B[1].REMOTE_BURST[11] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[11]
pIO_B[1].REMOTE_BURST[11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[11]
pIO_B[1].REMOTE_BURST[12] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[12]
pIO_B[1].REMOTE_BURST[12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[12]
pIO_B[1].REMOTE_BURST[13] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[13]
pIO_B[1].REMOTE_BURST[13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[13]
pIO_B[1].REMOTE_BURST[14] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[14]
pIO_B[1].REMOTE_BURST[14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[14]
pIO_B[1].REMOTE_BURST[15] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.REMOTE_BURST[15]
pIO_B[1].REMOTE_BURST[15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.REMOTE_BURST[15]
pIO_B[1].FIFO_BURST[0] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[0]
pIO_B[1].FIFO_BURST[0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[0]
pIO_B[1].FIFO_BURST[1] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[1]
pIO_B[1].FIFO_BURST[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[1]
pIO_B[1].FIFO_BURST[2] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[2]
pIO_B[1].FIFO_BURST[2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[2]
pIO_B[1].FIFO_BURST[3] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[3]
pIO_B[1].FIFO_BURST[3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[3]
pIO_B[1].FIFO_BURST[4] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[4]
pIO_B[1].FIFO_BURST[4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[4]
pIO_B[1].FIFO_BURST[5] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[5]
pIO_B[1].FIFO_BURST[5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[5]
pIO_B[1].FIFO_BURST[6] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[6]
pIO_B[1].FIFO_BURST[6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[6]
pIO_B[1].FIFO_BURST[7] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[7]
pIO_B[1].FIFO_BURST[7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[7]
pIO_B[1].FIFO_BURST[8] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[8]
pIO_B[1].FIFO_BURST[8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[8]
pIO_B[1].FIFO_BURST[9] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[9]
pIO_B[1].FIFO_BURST[9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[9]
pIO_B[1].FIFO_BURST[10] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[10]
pIO_B[1].FIFO_BURST[10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[10]
pIO_B[1].FIFO_BURST[11] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[11]
pIO_B[1].FIFO_BURST[11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[11]
pIO_B[1].FIFO_BURST[12] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[12]
pIO_B[1].FIFO_BURST[12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[12]
pIO_B[1].FIFO_BURST[13] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[13]
pIO_B[1].FIFO_BURST[13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[13]
pIO_B[1].FIFO_BURST[14] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[14]
pIO_B[1].FIFO_BURST[14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[14]
pIO_B[1].FIFO_BURST[15] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.pIO.FIFO_BURST[15]
pIO_B[1].FIFO_BURST[15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.pIO.FIFO_BURST[15]
dpav_inA[0] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.dpav_in[0]
ppav_inA => auk_pac_p3mtx:IOA_P3MTX:p3mtx.ppav_in
spav_inA => auk_pac_p3mtx:IOA_P3MTX:p3mtx.spav_in
addr_outA[0] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.addr_out[0]
dpav_outA[0] <= <GND>
ppav_outA <= <GND>
spav_outA <= <GND>
addr_inA[0] => ~NO_FANOUT~
wr_outA <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.wr_out
rd_inA => ~NO_FANOUT~
val_outA <= <GND>
sx_outA <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.sx_out
data_outA[0] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[0]
data_outA[1] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[1]
data_outA[2] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[2]
data_outA[3] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[3]
data_outA[4] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[4]
data_outA[5] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[5]
data_outA[6] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[6]
data_outA[7] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[7]
data_outA[8] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[8]
data_outA[9] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[9]
data_outA[10] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[10]
data_outA[11] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[11]
data_outA[12] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[12]
data_outA[13] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[13]
data_outA[14] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[14]
data_outA[15] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[15]
data_outA[16] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[16]
data_outA[17] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[17]
data_outA[18] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[18]
data_outA[19] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[19]
data_outA[20] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[20]
data_outA[21] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[21]
data_outA[22] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[22]
data_outA[23] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[23]
data_outA[24] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[24]
data_outA[25] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[25]
data_outA[26] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[26]
data_outA[27] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[27]
data_outA[28] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[28]
data_outA[29] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[29]
data_outA[30] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[30]
data_outA[31] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.data_out[31]
sop_outA <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.sop_out
eop_outA <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.eop_out
err_outA <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.err_out
prty_outA <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.prty_out
mod_outA[0] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.mod_out[0]
mod_outA[1] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.mod_out[1]
custom_inA[1][0] => ~NO_FANOUT~
custom_inA[1][1] => ~NO_FANOUT~
custom_inA[1][2] => ~NO_FANOUT~
custom_inA[1][3] => ~NO_FANOUT~
custom_inA[1][4] => ~NO_FANOUT~
custom_inA[1][5] => ~NO_FANOUT~
custom_inA[1][6] => ~NO_FANOUT~
custom_inA[1][7] => ~NO_FANOUT~
custom_inA[1][8] => ~NO_FANOUT~
custom_inA[1][9] => ~NO_FANOUT~
custom_inA[1][10] => ~NO_FANOUT~
custom_inA[1][11] => ~NO_FANOUT~
custom_inA[1][12] => ~NO_FANOUT~
custom_inA[1][13] => ~NO_FANOUT~
custom_inA[1][14] => ~NO_FANOUT~
custom_inA[1][15] => ~NO_FANOUT~
custom_inA[1][16] => ~NO_FANOUT~
custom_inA[1][17] => ~NO_FANOUT~
custom_inA[1][18] => ~NO_FANOUT~
custom_inA[1][19] => ~NO_FANOUT~
custom_inA[1][20] => ~NO_FANOUT~
custom_inA[1][21] => ~NO_FANOUT~
custom_inA[1][22] => ~NO_FANOUT~
custom_inA[1][23] => ~NO_FANOUT~
custom_inA[1][24] => ~NO_FANOUT~
custom_inA[1][25] => ~NO_FANOUT~
custom_inA[1][26] => ~NO_FANOUT~
custom_inA[1][27] => ~NO_FANOUT~
custom_inA[1][28] => ~NO_FANOUT~
custom_inA[1][29] => ~NO_FANOUT~
custom_inA[1][30] => ~NO_FANOUT~
custom_inA[1][31] => ~NO_FANOUT~
custom_inA[0][0] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[0]
custom_inA[0][1] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[1]
custom_inA[0][2] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[2]
custom_inA[0][3] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[3]
custom_inA[0][4] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[4]
custom_inA[0][5] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[5]
custom_inA[0][6] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[6]
custom_inA[0][7] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[7]
custom_inA[0][8] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[8]
custom_inA[0][9] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[9]
custom_inA[0][10] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[10]
custom_inA[0][11] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[11]
custom_inA[0][12] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[12]
custom_inA[0][13] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[13]
custom_inA[0][14] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[14]
custom_inA[0][15] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[15]
custom_inA[0][16] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[16]
custom_inA[0][17] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[17]
custom_inA[0][18] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[18]
custom_inA[0][19] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[19]
custom_inA[0][20] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[20]
custom_inA[0][21] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[21]
custom_inA[0][22] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[22]
custom_inA[0][23] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[23]
custom_inA[0][24] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[24]
custom_inA[0][25] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[25]
custom_inA[0][26] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[26]
custom_inA[0][27] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[27]
custom_inA[0][28] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[28]
custom_inA[0][29] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[29]
custom_inA[0][30] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[30]
custom_inA[0][31] => auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_in[31]
custom_outA[1][0] <= <GND>
custom_outA[1][1] <= <GND>
custom_outA[1][2] <= <GND>
custom_outA[1][3] <= <GND>
custom_outA[1][4] <= <GND>
custom_outA[1][5] <= <GND>
custom_outA[1][6] <= <GND>
custom_outA[1][7] <= <GND>
custom_outA[1][8] <= <GND>
custom_outA[1][9] <= <GND>
custom_outA[1][10] <= <GND>
custom_outA[1][11] <= <GND>
custom_outA[1][12] <= <GND>
custom_outA[1][13] <= <GND>
custom_outA[1][14] <= <GND>
custom_outA[1][15] <= <GND>
custom_outA[1][16] <= <GND>
custom_outA[1][17] <= <GND>
custom_outA[1][18] <= <GND>
custom_outA[1][19] <= <GND>
custom_outA[1][20] <= <GND>
custom_outA[1][21] <= <GND>
custom_outA[1][22] <= <GND>
custom_outA[1][23] <= <GND>
custom_outA[1][24] <= <GND>
custom_outA[1][25] <= <GND>
custom_outA[1][26] <= <GND>
custom_outA[1][27] <= <GND>
custom_outA[1][28] <= <GND>
custom_outA[1][29] <= <GND>
custom_outA[1][30] <= <GND>
custom_outA[1][31] <= <GND>
custom_outA[0][0] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[0]
custom_outA[0][1] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[1]
custom_outA[0][2] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[2]
custom_outA[0][3] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[3]
custom_outA[0][4] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[4]
custom_outA[0][5] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[5]
custom_outA[0][6] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[6]
custom_outA[0][7] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[7]
custom_outA[0][8] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[8]
custom_outA[0][9] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[9]
custom_outA[0][10] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[10]
custom_outA[0][11] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[11]
custom_outA[0][12] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[12]
custom_outA[0][13] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[13]
custom_outA[0][14] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[14]
custom_outA[0][15] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[15]
custom_outA[0][16] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[16]
custom_outA[0][17] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[17]
custom_outA[0][18] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[18]
custom_outA[0][19] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[19]
custom_outA[0][20] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[20]
custom_outA[0][21] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[21]
custom_outA[0][22] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[22]
custom_outA[0][23] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[23]
custom_outA[0][24] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[24]
custom_outA[0][25] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[25]
custom_outA[0][26] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[26]
custom_outA[0][27] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[27]
custom_outA[0][28] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[28]
custom_outA[0][29] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[29]
custom_outA[0][30] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[30]
custom_outA[0][31] <= auk_pac_p3mtx:IOA_P3MTX:p3mtx.custom_out[31]
clkA => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.clk_rd
clkA => auk_pac_convrd:CONVA:1:CONVA_RD:convrd.clk
clkA => auk_pac_muxrd:MUXA_RD:muxrd.clk
clkA => auk_pac_p3mtx:IOA_P3MTX:p3mtx.clk
resetA => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.reset_rd
resetA => auk_pac_convrd:CONVA:1:CONVA_RD:convrd.reset
resetA => auk_pac_muxrd:MUXA_RD:muxrd.reset
resetA => auk_pac_p3mtx:IOA_P3MTX:p3mtx.reset
dpav_inB[1][0] => ~NO_FANOUT~
dpav_inB[1][1] => ~NO_FANOUT~
dpav_inB[1][2] => ~NO_FANOUT~
dpav_inB[1][3] => ~NO_FANOUT~
dpav_inB[1][4] => ~NO_FANOUT~
dpav_inB[1][5] => ~NO_FANOUT~
dpav_inB[1][6] => ~NO_FANOUT~
dpav_inB[1][7] => ~NO_FANOUT~
ppav_inB[1] => ~NO_FANOUT~
spav_inB[1] => ~NO_FANOUT~
dav_inB[1] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.rd_dav
addr_outB[1][0] <= <GND>
addr_outB[1][1] <= <GND>
addr_outB[1][2] <= <GND>
addr_outB[1][3] <= <GND>
addr_outB[1][4] <= <GND>
addr_outB[1][5] <= <GND>
addr_outB[1][6] <= <GND>
addr_outB[1][7] <= <GND>
dpav_outB[1][0] <= <GND>
dpav_outB[1][1] <= <GND>
dpav_outB[1][2] <= <GND>
dpav_outB[1][3] <= <GND>
dpav_outB[1][4] <= <GND>
dpav_outB[1][5] <= <GND>
dpav_outB[1][6] <= <GND>
dpav_outB[1][7] <= <GND>
ppav_outB[1] <= <GND>
spav_outB[1] <= <GND>
dav_outB[1] <= <GND>
addr_inB[1][0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.addr_in[0]
addr_inB[1][1] => ~NO_FANOUT~
addr_inB[1][2] => ~NO_FANOUT~
addr_inB[1][3] => ~NO_FANOUT~
addr_inB[1][4] => ~NO_FANOUT~
addr_inB[1][5] => ~NO_FANOUT~
addr_inB[1][6] => ~NO_FANOUT~
addr_inB[1][7] => ~NO_FANOUT~
rd_outB[1] <= auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.rd_out
wr_inB[1] => ~NO_FANOUT~
val_inB[1] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.val_in
sx_inB[1] => ~NO_FANOUT~
data_inB[1][0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[0]
data_inB[1][1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[1]
data_inB[1][2] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[2]
data_inB[1][3] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[3]
data_inB[1][4] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[4]
data_inB[1][5] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[5]
data_inB[1][6] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[6]
data_inB[1][7] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[7]
data_inB[1][8] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[8]
data_inB[1][9] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[9]
data_inB[1][10] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[10]
data_inB[1][11] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[11]
data_inB[1][12] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[12]
data_inB[1][13] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[13]
data_inB[1][14] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[14]
data_inB[1][15] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[15]
data_inB[1][16] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[16]
data_inB[1][17] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[17]
data_inB[1][18] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[18]
data_inB[1][19] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[19]
data_inB[1][20] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[20]
data_inB[1][21] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[21]
data_inB[1][22] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[22]
data_inB[1][23] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[23]
data_inB[1][24] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[24]
data_inB[1][25] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[25]
data_inB[1][26] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[26]
data_inB[1][27] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[27]
data_inB[1][28] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[28]
data_inB[1][29] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[29]
data_inB[1][30] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[30]
data_inB[1][31] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.data_in[31]
data_inB[1][32] => ~NO_FANOUT~
data_inB[1][33] => ~NO_FANOUT~
data_inB[1][34] => ~NO_FANOUT~
data_inB[1][35] => ~NO_FANOUT~
data_inB[1][36] => ~NO_FANOUT~
data_inB[1][37] => ~NO_FANOUT~
data_inB[1][38] => ~NO_FANOUT~
data_inB[1][39] => ~NO_FANOUT~
data_inB[1][40] => ~NO_FANOUT~
data_inB[1][41] => ~NO_FANOUT~
data_inB[1][42] => ~NO_FANOUT~
data_inB[1][43] => ~NO_FANOUT~
data_inB[1][44] => ~NO_FANOUT~
data_inB[1][45] => ~NO_FANOUT~
data_inB[1][46] => ~NO_FANOUT~
data_inB[1][47] => ~NO_FANOUT~
data_inB[1][48] => ~NO_FANOUT~
data_inB[1][49] => ~NO_FANOUT~
data_inB[1][50] => ~NO_FANOUT~
data_inB[1][51] => ~NO_FANOUT~
data_inB[1][52] => ~NO_FANOUT~
data_inB[1][53] => ~NO_FANOUT~
data_inB[1][54] => ~NO_FANOUT~
data_inB[1][55] => ~NO_FANOUT~
data_inB[1][56] => ~NO_FANOUT~
data_inB[1][57] => ~NO_FANOUT~
data_inB[1][58] => ~NO_FANOUT~
data_inB[1][59] => ~NO_FANOUT~
data_inB[1][60] => ~NO_FANOUT~
data_inB[1][61] => ~NO_FANOUT~
data_inB[1][62] => ~NO_FANOUT~
data_inB[1][63] => ~NO_FANOUT~
sop_inB[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.sop_in
eop_inB[1] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.eop
eop_inB[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.eop_in
err_inB[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.err_in
prty_inB[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.prty_in
mod_inB[1][0] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.mod_in[0]
mod_inB[1][1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.mod_in[1]
mod_inB[1][2] => ~NO_FANOUT~
custom_inB[1][0] => ~NO_FANOUT~
custom_inB[1][1] => ~NO_FANOUT~
custom_inB[1][2] => ~NO_FANOUT~
custom_inB[1][3] => ~NO_FANOUT~
custom_inB[1][4] => ~NO_FANOUT~
custom_inB[1][5] => ~NO_FANOUT~
custom_inB[1][6] => ~NO_FANOUT~
custom_inB[1][7] => ~NO_FANOUT~
custom_inB[1][8] => ~NO_FANOUT~
custom_inB[1][9] => ~NO_FANOUT~
custom_inB[1][10] => ~NO_FANOUT~
custom_inB[1][11] => ~NO_FANOUT~
custom_inB[1][12] => ~NO_FANOUT~
custom_inB[1][13] => ~NO_FANOUT~
custom_inB[1][14] => ~NO_FANOUT~
custom_inB[1][15] => ~NO_FANOUT~
custom_inB[1][16] => ~NO_FANOUT~
custom_inB[1][17] => ~NO_FANOUT~
custom_inB[1][18] => ~NO_FANOUT~
custom_inB[1][19] => ~NO_FANOUT~
custom_inB[1][20] => ~NO_FANOUT~
custom_inB[1][21] => ~NO_FANOUT~
custom_inB[1][22] => ~NO_FANOUT~
custom_inB[1][23] => ~NO_FANOUT~
custom_inB[1][24] => ~NO_FANOUT~
custom_inB[1][25] => ~NO_FANOUT~
custom_inB[1][26] => ~NO_FANOUT~
custom_inB[1][27] => ~NO_FANOUT~
custom_inB[1][28] => ~NO_FANOUT~
custom_inB[1][29] => ~NO_FANOUT~
custom_inB[1][30] => ~NO_FANOUT~
custom_inB[1][31] => ~NO_FANOUT~
custom_outB[1][0] <= <GND>
custom_outB[1][1] <= <GND>
custom_outB[1][2] <= <GND>
custom_outB[1][3] <= <GND>
custom_outB[1][4] <= <GND>
custom_outB[1][5] <= <GND>
custom_outB[1][6] <= <GND>
custom_outB[1][7] <= <GND>
custom_outB[1][8] <= <GND>
custom_outB[1][9] <= <GND>
custom_outB[1][10] <= <GND>
custom_outB[1][11] <= <GND>
custom_outB[1][12] <= <GND>
custom_outB[1][13] <= <GND>
custom_outB[1][14] <= <GND>
custom_outB[1][15] <= <GND>
custom_outB[1][16] <= <GND>
custom_outB[1][17] <= <GND>
custom_outB[1][18] <= <GND>
custom_outB[1][19] <= <GND>
custom_outB[1][20] <= <GND>
custom_outB[1][21] <= <GND>
custom_outB[1][22] <= <GND>
custom_outB[1][23] <= <GND>
custom_outB[1][24] <= <GND>
custom_outB[1][25] <= <GND>
custom_outB[1][26] <= <GND>
custom_outB[1][27] <= <GND>
custom_outB[1][28] <= <GND>
custom_outB[1][29] <= <GND>
custom_outB[1][30] <= <GND>
custom_outB[1][31] <= <GND>
clkB[1] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.clk
clkB[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.clk_wr
resetB[1] => auk_pac_convio:IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio.reset
resetB[1] => auk_pac_fifo:FIFO:1:FIFO_FIFO:fifo.reset_wr


|LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx
pIO.MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO.REMOTE_BURST[0] => Add0.IN32
pIO.REMOTE_BURST[1] => Add0.IN31
pIO.REMOTE_BURST[2] => Add0.IN30
pIO.REMOTE_BURST[3] => Add0.IN29
pIO.REMOTE_BURST[4] => Add0.IN28
pIO.REMOTE_BURST[5] => Add0.IN27
pIO.REMOTE_BURST[6] => Add0.IN26
pIO.REMOTE_BURST[7] => Add0.IN25
pIO.REMOTE_BURST[8] => Add0.IN24
pIO.REMOTE_BURST[9] => Add0.IN23
pIO.REMOTE_BURST[10] => Add0.IN22
pIO.REMOTE_BURST[11] => Add0.IN21
pIO.REMOTE_BURST[12] => Add0.IN20
pIO.REMOTE_BURST[13] => Add0.IN19
pIO.REMOTE_BURST[14] => Add0.IN18
pIO.REMOTE_BURST[15] => Add0.IN17
pIO.FIFO_BURST[0] => ~NO_FANOUT~
pIO.FIFO_BURST[1] => ~NO_FANOUT~
pIO.FIFO_BURST[2] => ~NO_FANOUT~
pIO.FIFO_BURST[3] => ~NO_FANOUT~
pIO.FIFO_BURST[4] => ~NO_FANOUT~
pIO.FIFO_BURST[5] => ~NO_FANOUT~
pIO.FIFO_BURST[6] => ~NO_FANOUT~
pIO.FIFO_BURST[7] => ~NO_FANOUT~
pIO.FIFO_BURST[8] => ~NO_FANOUT~
pIO.FIFO_BURST[9] => ~NO_FANOUT~
pIO.FIFO_BURST[10] => ~NO_FANOUT~
pIO.FIFO_BURST[11] => ~NO_FANOUT~
pIO.FIFO_BURST[12] => ~NO_FANOUT~
pIO.FIFO_BURST[13] => ~NO_FANOUT~
pIO.FIFO_BURST[14] => ~NO_FANOUT~
pIO.FIFO_BURST[15] => ~NO_FANOUT~
dpav_in[0] => dpav_in2[0].DATAIN
ppav_in => ~NO_FANOUT~
spav_in => spav_in2.DATAIN
addr_out[0] <= auk_pac_poll:poll.addr_out[0]
wr_out <= wr_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
sx_out <= <GND>
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop_out <= sop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
eop_out <= eop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_out <= err_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
prty_out <= <GND>
mod_out[0] <= mod_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_out[1] <= mod_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddav_in[0] => auk_pac_portsel:portsel.ddav_in[0]
rd_out <= rd_out~2.DB_MAX_OUTPUT_PORT_TYPE
val_in => next_wr_out~4.IN1
val_in => next_wr_out~1.IN1
val_in => next_wr_out~0.IN1
val_in => next_state~5.DATAA
val_in => process0~1.IN1
val_in => process0~0.IN1
val_in => next_state~8.OUTPUTSELECT
val_in => next_state~9.OUTPUTSELECT
val_in => next_state~4.DATAA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
sop_in => sop_out~0.IN0
eop_in => auk_pac_portsel:portsel.eop_in
eop_in => eop_out~0.IN0
eop_in => process0~0.IN0
err_in => err_out~0.IN1
prty_in => ~NO_FANOUT~
mod_in[0] => mod_out~1.IN1
mod_in[1] => mod_out~0.IN1
mux_addr[0] <= <GND>
addr_chan[0][0] => auk_pac_portsel:portsel.addr_chan[0][0]
addr_chan[0][1] => auk_pac_portsel:portsel.addr_chan[0][1]
addr_chan[0][2] => auk_pac_portsel:portsel.addr_chan[0][2]
addr_chan[0][3] => auk_pac_portsel:portsel.addr_chan[0][3]
addr_chan[0][4] => auk_pac_portsel:portsel.addr_chan[0][4]
addr_chan[0][5] => auk_pac_portsel:portsel.addr_chan[0][5]
addr_chan[0][6] => auk_pac_portsel:portsel.addr_chan[0][6]
addr_chan[0][7] => auk_pac_portsel:portsel.addr_chan[0][7]
custom_in[0] => ~NO_FANOUT~
custom_in[1] => ~NO_FANOUT~
custom_in[2] => ~NO_FANOUT~
custom_in[3] => ~NO_FANOUT~
custom_in[4] => ~NO_FANOUT~
custom_in[5] => ~NO_FANOUT~
custom_in[6] => ~NO_FANOUT~
custom_in[7] => ~NO_FANOUT~
custom_in[8] => ~NO_FANOUT~
custom_in[9] => ~NO_FANOUT~
custom_in[10] => ~NO_FANOUT~
custom_in[11] => ~NO_FANOUT~
custom_in[12] => ~NO_FANOUT~
custom_in[13] => ~NO_FANOUT~
custom_in[14] => ~NO_FANOUT~
custom_in[15] => ~NO_FANOUT~
custom_in[16] => ~NO_FANOUT~
custom_in[17] => ~NO_FANOUT~
custom_in[18] => ~NO_FANOUT~
custom_in[19] => ~NO_FANOUT~
custom_in[20] => ~NO_FANOUT~
custom_in[21] => ~NO_FANOUT~
custom_in[22] => ~NO_FANOUT~
custom_in[23] => ~NO_FANOUT~
custom_in[24] => ~NO_FANOUT~
custom_in[25] => ~NO_FANOUT~
custom_in[26] => ~NO_FANOUT~
custom_in[27] => ~NO_FANOUT~
custom_in[28] => ~NO_FANOUT~
custom_in[29] => ~NO_FANOUT~
custom_in[30] => ~NO_FANOUT~
custom_in[31] => ~NO_FANOUT~
custom_out[0] <= <GND>
custom_out[1] <= <GND>
custom_out[2] <= <GND>
custom_out[3] <= <GND>
custom_out[4] <= <GND>
custom_out[5] <= <GND>
custom_out[6] <= <GND>
custom_out[7] <= <GND>
custom_out[8] <= <GND>
custom_out[9] <= <GND>
custom_out[10] <= <GND>
custom_out[11] <= <GND>
custom_out[12] <= <GND>
custom_out[13] <= <GND>
custom_out[14] <= <GND>
custom_out[15] <= <GND>
custom_out[16] <= <GND>
custom_out[17] <= <GND>
custom_out[18] <= <GND>
custom_out[19] <= <GND>
custom_out[20] <= <GND>
custom_out[21] <= <GND>
custom_out[22] <= <GND>
custom_out[23] <= <GND>
custom_out[24] <= <GND>
custom_out[25] <= <GND>
custom_out[26] <= <GND>
custom_out[27] <= <GND>
custom_out[28] <= <GND>
custom_out[29] <= <GND>
custom_out[30] <= <GND>
custom_out[31] <= <GND>
clk => auk_pac_portsel:portsel.clk
clk => data_out[31]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => sop_out~reg0.CLK
clk => eop_out~reg0.CLK
clk => err_out~reg0.CLK
clk => mod_out[1]~reg0.CLK
clk => mod_out[0]~reg0.CLK
clk => wr_out~reg0.CLK
clk => wr_out2.CLK
clk => sel_ack.CLK
clk => spav_in2.CLK
clk => spav_invalid1.CLK
clk => spav_invalid2.CLK
clk => dpav_in2[0].CLK
clk => remote_count[15].CLK
clk => remote_count[14].CLK
clk => remote_count[13].CLK
clk => remote_count[12].CLK
clk => remote_count[11].CLK
clk => remote_count[10].CLK
clk => remote_count[9].CLK
clk => remote_count[8].CLK
clk => remote_count[7].CLK
clk => remote_count[6].CLK
clk => remote_count[5].CLK
clk => remote_count[4].CLK
clk => remote_count[3].CLK
clk => remote_count[2].CLK
clk => remote_count[1].CLK
clk => remote_count[0].CLK
clk => remote_count_tc.CLK
clk => auk_pac_poll:poll.clk
clk => state~0.IN1
reset => auk_pac_portsel:portsel.reset
reset => data_out[31]~reg0.ACLR
reset => data_out[30]~reg0.ACLR
reset => data_out[29]~reg0.ACLR
reset => data_out[28]~reg0.ACLR
reset => data_out[27]~reg0.ACLR
reset => data_out[26]~reg0.ACLR
reset => data_out[25]~reg0.ACLR
reset => data_out[24]~reg0.ACLR
reset => data_out[23]~reg0.ACLR
reset => data_out[22]~reg0.ACLR
reset => data_out[21]~reg0.ACLR
reset => data_out[20]~reg0.ACLR
reset => data_out[19]~reg0.ACLR
reset => data_out[18]~reg0.ACLR
reset => data_out[17]~reg0.ACLR
reset => data_out[16]~reg0.ACLR
reset => data_out[15]~reg0.ACLR
reset => data_out[14]~reg0.ACLR
reset => data_out[13]~reg0.ACLR
reset => data_out[12]~reg0.ACLR
reset => data_out[11]~reg0.ACLR
reset => data_out[10]~reg0.ACLR
reset => data_out[9]~reg0.ACLR
reset => data_out[8]~reg0.ACLR
reset => data_out[7]~reg0.ACLR
reset => data_out[6]~reg0.ACLR
reset => data_out[5]~reg0.ACLR
reset => data_out[4]~reg0.ACLR
reset => data_out[3]~reg0.ACLR
reset => data_out[2]~reg0.ACLR
reset => data_out[1]~reg0.ACLR
reset => data_out[0]~reg0.ACLR
reset => sop_out~reg0.ACLR
reset => eop_out~reg0.ACLR
reset => err_out~reg0.ACLR
reset => mod_out[1]~reg0.ACLR
reset => mod_out[0]~reg0.ACLR
reset => wr_out~reg0.PRESET
reset => wr_out2.ACLR
reset => sel_ack.ACLR
reset => spav_in2.ACLR
reset => spav_invalid1.ACLR
reset => spav_invalid2.ACLR
reset => dpav_in2[0].ACLR
reset => remote_count[15].ACLR
reset => remote_count[14].ACLR
reset => remote_count[13].ACLR
reset => remote_count[12].ACLR
reset => remote_count[11].ACLR
reset => remote_count[10].ACLR
reset => remote_count[9].ACLR
reset => remote_count[8].ACLR
reset => remote_count[7].ACLR
reset => remote_count[6].ACLR
reset => remote_count[5].ACLR
reset => remote_count[4].ACLR
reset => remote_count[3].ACLR
reset => remote_count[2].ACLR
reset => remote_count[1].ACLR
reset => remote_count[0].ACLR
reset => remote_count_tc.ACLR
reset => auk_pac_poll:poll.reset
reset => state~1.IN1


|LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|auk_pac_poll:poll
new_addr => ~NO_FANOUT~
fifo_count_tc => ~NO_FANOUT~
poll_null <= <GND>
dpav_in[0] => int_dpav_out[0].DATAIN
addr_out[0] <= addr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppav_in => ~NO_FANOUT~
spav_in => ~NO_FANOUT~
spav_en => ~NO_FANOUT~
dpav_out[0] <= int_dpav_out[0].DB_MAX_OUTPUT_PORT_TYPE
spav_out <= int_dpav_out[0].DB_MAX_OUTPUT_PORT_TYPE
sel_addr[0] => ~NO_FANOUT~
sel => ~NO_FANOUT~
sel_ack => ~NO_FANOUT~
clk => addr_out[0]~reg0.CLK
clk => int_dpav_out[0].CLK
reset => addr_out[0]~reg0.ACLR
reset => int_dpav_out[0].ACLR


|LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|auk_pac_portsel:portsel
sel_addr[0] <= <GND>
sel <= int_sel.DB_MAX_OUTPUT_PORT_TYPE
sel_new_addr <= int_sel_new_addr.DB_MAX_OUTPUT_PORT_TYPE
sel_ack => mask_vector~0.OUTPUTSELECT
sel_ack => process0~2.IN1
sel_ack => int_sel_address~2.OUTPUTSELECT
sel_ack => int_sel_new_addr_var~2.OUTPUTSELECT
eop_in => ~NO_FANOUT~
ddav_in[0] => dav_vector[0].IN0
dpav_in[0] => dav_vector[0].IN1
addr_chan[0][0] => ~NO_FANOUT~
addr_chan[0][1] => ~NO_FANOUT~
addr_chan[0][2] => ~NO_FANOUT~
addr_chan[0][3] => ~NO_FANOUT~
addr_chan[0][4] => ~NO_FANOUT~
addr_chan[0][5] => ~NO_FANOUT~
addr_chan[0][6] => ~NO_FANOUT~
addr_chan[0][7] => ~NO_FANOUT~
clk => int_sel.CLK
clk => int_sel_new_addr.CLK
clk => int_sel_address[0].CLK
clk => current_address[0].CLK
clk => poll_address[0].CLK
clk => mask_vector[0].CLK
reset => int_sel.ACLR
reset => int_sel_new_addr.ACLR
reset => int_sel_address[0].ACLR
reset => current_address[0].ACLR
reset => poll_address[0].ACLR
reset => mask_vector[0].ACLR


|LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_muxrd:\MUXA_RD:muxrd
data_in[0][0] => data_out[0].DATAIN
data_in[0][1] => data_out[1].DATAIN
data_in[0][2] => data_out[2].DATAIN
data_in[0][3] => data_out[3].DATAIN
data_in[0][4] => data_out[4].DATAIN
data_in[0][5] => data_out[5].DATAIN
data_in[0][6] => data_out[6].DATAIN
data_in[0][7] => data_out[7].DATAIN
data_in[0][8] => data_out[8].DATAIN
data_in[0][9] => data_out[9].DATAIN
data_in[0][10] => data_out[10].DATAIN
data_in[0][11] => data_out[11].DATAIN
data_in[0][12] => data_out[12].DATAIN
data_in[0][13] => data_out[13].DATAIN
data_in[0][14] => data_out[14].DATAIN
data_in[0][15] => data_out[15].DATAIN
data_in[0][16] => data_out[16].DATAIN
data_in[0][17] => data_out[17].DATAIN
data_in[0][18] => data_out[18].DATAIN
data_in[0][19] => data_out[19].DATAIN
data_in[0][20] => data_out[20].DATAIN
data_in[0][21] => data_out[21].DATAIN
data_in[0][22] => data_out[22].DATAIN
data_in[0][23] => data_out[23].DATAIN
data_in[0][24] => data_out[24].DATAIN
data_in[0][25] => data_out[25].DATAIN
data_in[0][26] => data_out[26].DATAIN
data_in[0][27] => data_out[27].DATAIN
data_in[0][28] => data_out[28].DATAIN
data_in[0][29] => data_out[29].DATAIN
data_in[0][30] => data_out[30].DATAIN
data_in[0][31] => data_out[31].DATAIN
data_in[0][32] => ~NO_FANOUT~
data_in[0][33] => ~NO_FANOUT~
data_in[0][34] => ~NO_FANOUT~
data_in[0][35] => ~NO_FANOUT~
data_in[0][36] => ~NO_FANOUT~
data_in[0][37] => ~NO_FANOUT~
data_in[0][38] => ~NO_FANOUT~
data_in[0][39] => ~NO_FANOUT~
data_in[0][40] => ~NO_FANOUT~
data_in[0][41] => ~NO_FANOUT~
data_in[0][42] => ~NO_FANOUT~
data_in[0][43] => ~NO_FANOUT~
data_in[0][44] => ~NO_FANOUT~
data_in[0][45] => ~NO_FANOUT~
data_in[0][46] => ~NO_FANOUT~
data_in[0][47] => ~NO_FANOUT~
data_in[0][48] => ~NO_FANOUT~
data_in[0][49] => ~NO_FANOUT~
data_in[0][50] => ~NO_FANOUT~
data_in[0][51] => ~NO_FANOUT~
data_in[0][52] => ~NO_FANOUT~
data_in[0][53] => ~NO_FANOUT~
data_in[0][54] => ~NO_FANOUT~
data_in[0][55] => ~NO_FANOUT~
data_in[0][56] => ~NO_FANOUT~
data_in[0][57] => ~NO_FANOUT~
data_in[0][58] => ~NO_FANOUT~
data_in[0][59] => ~NO_FANOUT~
data_in[0][60] => ~NO_FANOUT~
data_in[0][61] => ~NO_FANOUT~
data_in[0][62] => ~NO_FANOUT~
data_in[0][63] => ~NO_FANOUT~
sop_in[0] => sop_out.DATAIN
eop_in[0] => eop_out.DATAIN
err_in[0] => err_out.DATAIN
prty_in[0] => prty_out.DATAIN
mod_in[0][0] => mod_out[0].DATAIN
mod_in[0][1] => mod_out[1].DATAIN
mod_in[0][2] => ~NO_FANOUT~
val_in[0] => val_out.DATAIN
rd_out[0] <= rd_in.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_in[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[0][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[0][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[0][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[0][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[0][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[0][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[0][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[0][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[0][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[0][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[0][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[0][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[0][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[0][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[0][16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[0][17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[0][18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[0][19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[0][20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[0][21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[0][22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[0][23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[0][24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[0][25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[0][26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[0][27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[0][28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[0][29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[0][30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[0][31].DB_MAX_OUTPUT_PORT_TYPE
sop_out <= sop_in[0].DB_MAX_OUTPUT_PORT_TYPE
eop_out <= eop_in[0].DB_MAX_OUTPUT_PORT_TYPE
err_out <= err_in[0].DB_MAX_OUTPUT_PORT_TYPE
prty_out <= prty_in[0].DB_MAX_OUTPUT_PORT_TYPE
mod_out[0] <= mod_in[0][0].DB_MAX_OUTPUT_PORT_TYPE
mod_out[1] <= mod_in[0][1].DB_MAX_OUTPUT_PORT_TYPE
val_out <= val_in[0].DB_MAX_OUTPUT_PORT_TYPE
rd_in => rd_out[0].DATAIN
mux_addr[0] => ~NO_FANOUT~
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
addr_in[0] => ~NO_FANOUT~
sop_in => err_in2~1.IN0
sop_in => eop_in1~0.IN0
sop_in => sop_in1.DATAB
eop_in => err_in2~0.IN0
eop_in => eop_in1.DATAB
eop_in => eop_in1~0.IN1
err_in => err_in2~0.IN1
prty_in => ~NO_FANOUT~
mod_in[0] => mod_out[0]~reg0.DATAIN
mod_in[1] => mod_out[1]~reg0.DATAIN
rd_out <= process2~14.DB_MAX_OUTPUT_PORT_TYPE
val_in => process1~0.IN0
val_in => next_state~6.OUTPUTSELECT
val_in => next_state~5.OUTPUTSELECT
val_in => next_state~4.OUTPUTSELECT
val_in => next_state~3.OUTPUTSELECT
val_in => next_state~2.OUTPUTSELECT
val_in => val_out~1.OUTPUTSELECT
val_in => val_out~0.OUTPUTSELECT
val_in => process0~2.IN0
val_in => process0~0.IN1
val_in => Selector2.IN3
val_in => process1~1.IN0
val_in => process2~13.IN1
val_in => process2~7.IN0
dav_in => dav_out~2.DATAB
dav_in => dav_out~1.DATAB
dav_in => dav_out~0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[0] <= <GND>
sop_out <= sop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
eop_out <= eop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
err_out <= err_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
prty_out <= <GND>
mod_out[0] <= mod_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_out[1] <= mod_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_in => process2~11.IN1
rd_in => process2~9.IN1
rd_in => process1~1.IN1
rd_in => process1~0.IN1
rd_in => dav_out~1.OUTPUTSELECT
rd_in => process0~3.IN1
val_out <= val_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
dav_out <= dav_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
custom_in[0] => ~NO_FANOUT~
custom_in[1] => ~NO_FANOUT~
custom_in[2] => ~NO_FANOUT~
custom_in[3] => ~NO_FANOUT~
custom_in[4] => ~NO_FANOUT~
custom_in[5] => ~NO_FANOUT~
custom_in[6] => ~NO_FANOUT~
custom_in[7] => ~NO_FANOUT~
custom_in[8] => ~NO_FANOUT~
custom_in[9] => ~NO_FANOUT~
custom_in[10] => ~NO_FANOUT~
custom_in[11] => ~NO_FANOUT~
custom_in[12] => ~NO_FANOUT~
custom_in[13] => ~NO_FANOUT~
custom_in[14] => ~NO_FANOUT~
custom_in[15] => ~NO_FANOUT~
custom_in[16] => ~NO_FANOUT~
custom_in[17] => ~NO_FANOUT~
custom_in[18] => ~NO_FANOUT~
custom_in[19] => ~NO_FANOUT~
custom_in[20] => ~NO_FANOUT~
custom_in[21] => ~NO_FANOUT~
custom_in[22] => ~NO_FANOUT~
custom_in[23] => ~NO_FANOUT~
custom_in[24] => ~NO_FANOUT~
custom_in[25] => ~NO_FANOUT~
custom_in[26] => ~NO_FANOUT~
custom_in[27] => ~NO_FANOUT~
custom_in[28] => ~NO_FANOUT~
custom_in[29] => ~NO_FANOUT~
custom_in[30] => ~NO_FANOUT~
custom_in[31] => ~NO_FANOUT~
custom_out[0] <= <GND>
custom_out[1] <= <GND>
custom_out[2] <= <GND>
custom_out[3] <= <GND>
custom_out[4] <= <GND>
custom_out[5] <= <GND>
custom_out[6] <= <GND>
custom_out[7] <= <GND>
custom_out[8] <= <GND>
custom_out[9] <= <GND>
custom_out[10] <= <GND>
custom_out[11] <= <GND>
custom_out[12] <= <GND>
custom_out[13] <= <GND>
custom_out[14] <= <GND>
custom_out[15] <= <GND>
custom_out[16] <= <GND>
custom_out[17] <= <GND>
custom_out[18] <= <GND>
custom_out[19] <= <GND>
custom_out[20] <= <GND>
custom_out[21] <= <GND>
custom_out[22] <= <GND>
custom_out[23] <= <GND>
custom_out[24] <= <GND>
custom_out[25] <= <GND>
custom_out[26] <= <GND>
custom_out[27] <= <GND>
custom_out[28] <= <GND>
custom_out[29] <= <GND>
custom_out[30] <= <GND>
custom_out[31] <= <GND>
clk => data_out[31]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => sop_out~reg0.CLK
clk => eop_out~reg0.CLK
clk => err_out~reg0.CLK
clk => mod_out[1]~reg0.CLK
clk => mod_out[0]~reg0.CLK
clk => val_out~reg0.CLK
clk => dav_hold.CLK
clk => dav_out~reg0.CLK
clk => state~0.IN1
reset => data_out[31]~reg0.ACLR
reset => data_out[30]~reg0.ACLR
reset => data_out[29]~reg0.ACLR
reset => data_out[28]~reg0.ACLR
reset => data_out[27]~reg0.ACLR
reset => data_out[26]~reg0.ACLR
reset => data_out[25]~reg0.ACLR
reset => data_out[24]~reg0.ACLR
reset => data_out[23]~reg0.ACLR
reset => data_out[22]~reg0.ACLR
reset => data_out[21]~reg0.ACLR
reset => data_out[20]~reg0.ACLR
reset => data_out[19]~reg0.ACLR
reset => data_out[18]~reg0.ACLR
reset => data_out[17]~reg0.ACLR
reset => data_out[16]~reg0.ACLR
reset => data_out[15]~reg0.ACLR
reset => data_out[14]~reg0.ACLR
reset => data_out[13]~reg0.ACLR
reset => data_out[12]~reg0.ACLR
reset => data_out[11]~reg0.ACLR
reset => data_out[10]~reg0.ACLR
reset => data_out[9]~reg0.ACLR
reset => data_out[8]~reg0.ACLR
reset => data_out[7]~reg0.ACLR
reset => data_out[6]~reg0.ACLR
reset => data_out[5]~reg0.ACLR
reset => data_out[4]~reg0.ACLR
reset => data_out[3]~reg0.ACLR
reset => data_out[2]~reg0.ACLR
reset => data_out[1]~reg0.ACLR
reset => data_out[0]~reg0.ACLR
reset => sop_out~reg0.ACLR
reset => eop_out~reg0.ACLR
reset => err_out~reg0.ACLR
reset => mod_out[1]~reg0.ACLR
reset => mod_out[0]~reg0.ACLR
reset => val_out~reg0.ACLR
reset => dav_hold.ACLR
reset => dav_out~reg0.ACLR
reset => state~1.IN1


|LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo
pIO.MASTER_FULL_THRESH[0] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[1] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[2] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[3] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[4] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[5] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[6] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[7] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[8] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[9] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[10] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[11] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[12] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[13] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[14] => ~NO_FANOUT~
pIO.MASTER_FULL_THRESH[15] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[0] => LessThan2.IN25
pIO.EMPTY_OFF_THRESH[1] => LessThan2.IN24
pIO.EMPTY_OFF_THRESH[2] => LessThan2.IN23
pIO.EMPTY_OFF_THRESH[3] => LessThan2.IN22
pIO.EMPTY_OFF_THRESH[4] => LessThan2.IN21
pIO.EMPTY_OFF_THRESH[5] => LessThan2.IN20
pIO.EMPTY_OFF_THRESH[6] => LessThan2.IN19
pIO.EMPTY_OFF_THRESH[7] => LessThan2.IN18
pIO.EMPTY_OFF_THRESH[8] => LessThan2.IN17
pIO.EMPTY_OFF_THRESH[9] => LessThan2.IN16
pIO.EMPTY_OFF_THRESH[10] => LessThan2.IN15
pIO.EMPTY_OFF_THRESH[11] => LessThan2.IN14
pIO.EMPTY_OFF_THRESH[12] => LessThan2.IN13
pIO.EMPTY_OFF_THRESH[13] => LessThan2.IN12
pIO.EMPTY_OFF_THRESH[14] => LessThan2.IN11
pIO.EMPTY_OFF_THRESH[15] => LessThan2.IN10
pIO.EMPTY_ON_THRESH[0] => Add10.IN32
pIO.EMPTY_ON_THRESH[1] => Add10.IN31
pIO.EMPTY_ON_THRESH[2] => Add10.IN30
pIO.EMPTY_ON_THRESH[3] => Add10.IN29
pIO.EMPTY_ON_THRESH[4] => Add10.IN28
pIO.EMPTY_ON_THRESH[5] => Add10.IN27
pIO.EMPTY_ON_THRESH[6] => Add10.IN26
pIO.EMPTY_ON_THRESH[7] => Add10.IN25
pIO.EMPTY_ON_THRESH[8] => Add10.IN24
pIO.EMPTY_ON_THRESH[9] => Add10.IN23
pIO.EMPTY_ON_THRESH[10] => Add10.IN22
pIO.EMPTY_ON_THRESH[11] => Add10.IN21
pIO.EMPTY_ON_THRESH[12] => Add10.IN20
pIO.EMPTY_ON_THRESH[13] => Add10.IN19
pIO.EMPTY_ON_THRESH[14] => Add10.IN18
pIO.EMPTY_ON_THRESH[15] => Add10.IN17
pIO.FULL_OFF_THRESH[0] => Add4.IN16
pIO.FULL_OFF_THRESH[1] => Add4.IN15
pIO.FULL_OFF_THRESH[2] => Add4.IN14
pIO.FULL_OFF_THRESH[3] => Add4.IN13
pIO.FULL_OFF_THRESH[4] => Add4.IN12
pIO.FULL_OFF_THRESH[5] => Add4.IN11
pIO.FULL_OFF_THRESH[6] => Add4.IN10
pIO.FULL_OFF_THRESH[7] => Add4.IN0
pIO.FULL_OFF_THRESH[8] => Add4.IN9
pIO.FULL_OFF_THRESH[9] => Add4.IN8
pIO.FULL_OFF_THRESH[10] => Add4.IN7
pIO.FULL_OFF_THRESH[11] => Add4.IN6
pIO.FULL_OFF_THRESH[12] => Add4.IN5
pIO.FULL_OFF_THRESH[13] => Add4.IN4
pIO.FULL_OFF_THRESH[14] => Add4.IN3
pIO.FULL_OFF_THRESH[15] => Add4.IN2
pIO.FULL_ON_THRESH[0] => Add3.IN16
pIO.FULL_ON_THRESH[1] => Add3.IN15
pIO.FULL_ON_THRESH[2] => Add3.IN14
pIO.FULL_ON_THRESH[3] => Add3.IN13
pIO.FULL_ON_THRESH[4] => Add3.IN12
pIO.FULL_ON_THRESH[5] => Add3.IN11
pIO.FULL_ON_THRESH[6] => Add3.IN10
pIO.FULL_ON_THRESH[7] => Add3.IN0
pIO.FULL_ON_THRESH[8] => Add3.IN9
pIO.FULL_ON_THRESH[9] => Add3.IN8
pIO.FULL_ON_THRESH[10] => Add3.IN7
pIO.FULL_ON_THRESH[11] => Add3.IN6
pIO.FULL_ON_THRESH[12] => Add3.IN5
pIO.FULL_ON_THRESH[13] => Add3.IN4
pIO.FULL_ON_THRESH[14] => Add3.IN3
pIO.FULL_ON_THRESH[15] => Add3.IN2
pIO.REMOTE_BURST[0] => ~NO_FANOUT~
pIO.REMOTE_BURST[1] => ~NO_FANOUT~
pIO.REMOTE_BURST[2] => ~NO_FANOUT~
pIO.REMOTE_BURST[3] => ~NO_FANOUT~
pIO.REMOTE_BURST[4] => ~NO_FANOUT~
pIO.REMOTE_BURST[5] => ~NO_FANOUT~
pIO.REMOTE_BURST[6] => ~NO_FANOUT~
pIO.REMOTE_BURST[7] => ~NO_FANOUT~
pIO.REMOTE_BURST[8] => ~NO_FANOUT~
pIO.REMOTE_BURST[9] => ~NO_FANOUT~
pIO.REMOTE_BURST[10] => ~NO_FANOUT~
pIO.REMOTE_BURST[11] => ~NO_FANOUT~
pIO.REMOTE_BURST[12] => ~NO_FANOUT~
pIO.REMOTE_BURST[13] => ~NO_FANOUT~
pIO.REMOTE_BURST[14] => ~NO_FANOUT~
pIO.REMOTE_BURST[15] => ~NO_FANOUT~
pIO.FIFO_BURST[0] => ~NO_FANOUT~
pIO.FIFO_BURST[1] => ~NO_FANOUT~
pIO.FIFO_BURST[2] => ~NO_FANOUT~
pIO.FIFO_BURST[3] => ~NO_FANOUT~
pIO.FIFO_BURST[4] => ~NO_FANOUT~
pIO.FIFO_BURST[5] => ~NO_FANOUT~
pIO.FIFO_BURST[6] => ~NO_FANOUT~
pIO.FIFO_BURST[7] => ~NO_FANOUT~
pIO.FIFO_BURST[8] => ~NO_FANOUT~
pIO.FIFO_BURST[9] => ~NO_FANOUT~
pIO.FIFO_BURST[10] => ~NO_FANOUT~
pIO.FIFO_BURST[11] => ~NO_FANOUT~
pIO.FIFO_BURST[12] => ~NO_FANOUT~
pIO.FIFO_BURST[13] => ~NO_FANOUT~
pIO.FIFO_BURST[14] => ~NO_FANOUT~
pIO.FIFO_BURST[15] => ~NO_FANOUT~
custom_in[0] => ~NO_FANOUT~
custom_out[0] <= <GND>
data_out[0] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[0]
data_out[1] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[1]
data_out[2] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[2]
data_out[3] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[3]
data_out[4] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[4]
data_out[5] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[5]
data_out[6] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[6]
data_out[7] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[7]
data_out[8] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[8]
data_out[9] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[9]
data_out[10] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[10]
data_out[11] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[11]
data_out[12] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[12]
data_out[13] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[13]
data_out[14] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[14]
data_out[15] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[15]
data_out[16] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[16]
data_out[17] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[17]
data_out[18] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[18]
data_out[19] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[19]
data_out[20] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[20]
data_out[21] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[21]
data_out[22] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[22]
data_out[23] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[23]
data_out[24] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[24]
data_out[25] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[25]
data_out[26] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[26]
data_out[27] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[27]
data_out[28] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[28]
data_out[29] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[29]
data_out[30] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[30]
data_out[31] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[31]
sop_out <= altsyncram:LPMINST:g4:altsyncram_component.q_b[32]
eop_out <= altsyncram:LPMINST:g4:altsyncram_component.q_b[33]
err_out <= altsyncram:LPMINST:g4:altsyncram_component.q_b[34]
prty_out <= <GND>
mod_out[0] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[35]
mod_out[1] <= altsyncram:LPMINST:g4:altsyncram_component.q_b[36]
addr_out[0] <= <GND>
rd => altsyncram:LPMINST:g4:altsyncram_component.clocken1
rd => reg_int_rd.DATAIN
rd => process2~7.IN0
rd => process2~3.IN1
rd => int_val_out.ENA
val_out <= int_val_out.DB_MAX_OUTPUT_PORT_TYPE
dav_wr <= int_dav_wr.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => altsyncram:LPMINST:g4:altsyncram_component.data_a[0]
data_in[1] => altsyncram:LPMINST:g4:altsyncram_component.data_a[1]
data_in[2] => altsyncram:LPMINST:g4:altsyncram_component.data_a[2]
data_in[3] => altsyncram:LPMINST:g4:altsyncram_component.data_a[3]
data_in[4] => altsyncram:LPMINST:g4:altsyncram_component.data_a[4]
data_in[5] => altsyncram:LPMINST:g4:altsyncram_component.data_a[5]
data_in[6] => altsyncram:LPMINST:g4:altsyncram_component.data_a[6]
data_in[7] => altsyncram:LPMINST:g4:altsyncram_component.data_a[7]
data_in[8] => altsyncram:LPMINST:g4:altsyncram_component.data_a[8]
data_in[9] => altsyncram:LPMINST:g4:altsyncram_component.data_a[9]
data_in[10] => altsyncram:LPMINST:g4:altsyncram_component.data_a[10]
data_in[11] => altsyncram:LPMINST:g4:altsyncram_component.data_a[11]
data_in[12] => altsyncram:LPMINST:g4:altsyncram_component.data_a[12]
data_in[13] => altsyncram:LPMINST:g4:altsyncram_component.data_a[13]
data_in[14] => altsyncram:LPMINST:g4:altsyncram_component.data_a[14]
data_in[15] => altsyncram:LPMINST:g4:altsyncram_component.data_a[15]
data_in[16] => altsyncram:LPMINST:g4:altsyncram_component.data_a[16]
data_in[17] => altsyncram:LPMINST:g4:altsyncram_component.data_a[17]
data_in[18] => altsyncram:LPMINST:g4:altsyncram_component.data_a[18]
data_in[19] => altsyncram:LPMINST:g4:altsyncram_component.data_a[19]
data_in[20] => altsyncram:LPMINST:g4:altsyncram_component.data_a[20]
data_in[21] => altsyncram:LPMINST:g4:altsyncram_component.data_a[21]
data_in[22] => altsyncram:LPMINST:g4:altsyncram_component.data_a[22]
data_in[23] => altsyncram:LPMINST:g4:altsyncram_component.data_a[23]
data_in[24] => altsyncram:LPMINST:g4:altsyncram_component.data_a[24]
data_in[25] => altsyncram:LPMINST:g4:altsyncram_component.data_a[25]
data_in[26] => altsyncram:LPMINST:g4:altsyncram_component.data_a[26]
data_in[27] => altsyncram:LPMINST:g4:altsyncram_component.data_a[27]
data_in[28] => altsyncram:LPMINST:g4:altsyncram_component.data_a[28]
data_in[29] => altsyncram:LPMINST:g4:altsyncram_component.data_a[29]
data_in[30] => altsyncram:LPMINST:g4:altsyncram_component.data_a[30]
data_in[31] => altsyncram:LPMINST:g4:altsyncram_component.data_a[31]
sop_in => altsyncram:LPMINST:g4:altsyncram_component.data_a[32]
eop_in => pckt_inc.IN1
eop_in => altsyncram:LPMINST:g4:altsyncram_component.data_a[33]
err_in => altsyncram:LPMINST:g4:altsyncram_component.data_a[34]
prty_in => ~NO_FANOUT~
mod_in[0] => altsyncram:LPMINST:g4:altsyncram_component.data_a[35]
mod_in[1] => altsyncram:LPMINST:g4:altsyncram_component.data_a[36]
wr => wrreq.IN1
dav_rd <= int_dav_rd.DB_MAX_OUTPUT_PORT_TYPE
addr_in[0] => ~NO_FANOUT~
clk_rd => rd_flag.CLK
clk_rd => rd_rdside_addr[6].CLK
clk_rd => rd_rdside_addr[5].CLK
clk_rd => rd_rdside_addr[4].CLK
clk_rd => rd_rdside_addr[3].CLK
clk_rd => rd_rdside_addr[2].CLK
clk_rd => rd_rdside_addr[1].CLK
clk_rd => rd_rdside_addr[0].CLK
clk_rd => rd_rdside_flag_meta.CLK
clk_rd => rd_rdside_flag.CLK
clk_rd => wr_rdside_addr_meta[6].CLK
clk_rd => wr_rdside_addr_meta[5].CLK
clk_rd => wr_rdside_addr_meta[4].CLK
clk_rd => wr_rdside_addr_meta[3].CLK
clk_rd => wr_rdside_addr_meta[2].CLK
clk_rd => wr_rdside_addr_meta[1].CLK
clk_rd => wr_rdside_addr_meta[0].CLK
clk_rd => wr_rdside_addr[6].CLK
clk_rd => wr_rdside_addr[5].CLK
clk_rd => wr_rdside_addr[4].CLK
clk_rd => wr_rdside_addr[3].CLK
clk_rd => wr_rdside_addr[2].CLK
clk_rd => wr_rdside_addr[1].CLK
clk_rd => wr_rdside_addr[0].CLK
clk_rd => wr_rdside_flag_meta.CLK
clk_rd => wr_rdside_flag_meta2.CLK
clk_rd => wr_rdside_flag.CLK
clk_rd => wr_pckt_rdside_addr_meta[6].CLK
clk_rd => wr_pckt_rdside_addr_meta[5].CLK
clk_rd => wr_pckt_rdside_addr_meta[4].CLK
clk_rd => wr_pckt_rdside_addr_meta[3].CLK
clk_rd => wr_pckt_rdside_addr_meta[2].CLK
clk_rd => wr_pckt_rdside_addr_meta[1].CLK
clk_rd => wr_pckt_rdside_addr_meta[0].CLK
clk_rd => wr_pckt_rdside_addr[6].CLK
clk_rd => wr_pckt_rdside_addr[5].CLK
clk_rd => wr_pckt_rdside_addr[4].CLK
clk_rd => wr_pckt_rdside_addr[3].CLK
clk_rd => wr_pckt_rdside_addr[2].CLK
clk_rd => wr_pckt_rdside_addr[1].CLK
clk_rd => wr_pckt_rdside_addr[0].CLK
clk_rd => rd_pckt_addr[6].CLK
clk_rd => rd_pckt_addr[5].CLK
clk_rd => rd_pckt_addr[4].CLK
clk_rd => rd_pckt_addr[3].CLK
clk_rd => rd_pckt_addr[2].CLK
clk_rd => rd_pckt_addr[1].CLK
clk_rd => rd_pckt_addr[0].CLK
clk_rd => rd_pckt_addr_plus1[6].CLK
clk_rd => rd_pckt_addr_plus1[5].CLK
clk_rd => rd_pckt_addr_plus1[4].CLK
clk_rd => rd_pckt_addr_plus1[3].CLK
clk_rd => rd_pckt_addr_plus1[2].CLK
clk_rd => rd_pckt_addr_plus1[1].CLK
clk_rd => rd_pckt_addr_plus1[0].CLK
clk_rd => rd_addr[6].CLK
clk_rd => rd_addr[5].CLK
clk_rd => rd_addr[4].CLK
clk_rd => rd_addr[3].CLK
clk_rd => rd_addr[2].CLK
clk_rd => rd_addr[1].CLK
clk_rd => rd_addr[0].CLK
clk_rd => rd_addr_plus1[6].CLK
clk_rd => rd_addr_plus1[5].CLK
clk_rd => rd_addr_plus1[4].CLK
clk_rd => rd_addr_plus1[3].CLK
clk_rd => rd_addr_plus1[2].CLK
clk_rd => rd_addr_plus1[1].CLK
clk_rd => rd_addr_plus1[0].CLK
clk_rd => rd_lev[6].CLK
clk_rd => rd_lev[5].CLK
clk_rd => rd_lev[4].CLK
clk_rd => rd_lev[3].CLK
clk_rd => rd_lev[2].CLK
clk_rd => rd_lev[1].CLK
clk_rd => rd_lev[0].CLK
clk_rd => rd_empty.CLK
clk_rd => reg_int_rd.CLK
clk_rd => reg_rd_empty.CLK
clk_rd => int_val_out.CLK
clk_rd => int_dav_rd.CLK
clk_rd => altsyncram:LPMINST:g4:altsyncram_component.clock1
clk_rd => rd_state~7.IN1
clk_wr => wr_flag.CLK
clk_wr => wr_wrside_addr[6].CLK
clk_wr => wr_wrside_addr[5].CLK
clk_wr => wr_wrside_addr[4].CLK
clk_wr => wr_wrside_addr[3].CLK
clk_wr => wr_wrside_addr[2].CLK
clk_wr => wr_wrside_addr[1].CLK
clk_wr => wr_wrside_addr[0].CLK
clk_wr => wr_wrside_flag_meta.CLK
clk_wr => wr_wrside_flag.CLK
clk_wr => rd_wrside_addr_meta[6].CLK
clk_wr => rd_wrside_addr_meta[5].CLK
clk_wr => rd_wrside_addr_meta[4].CLK
clk_wr => rd_wrside_addr_meta[3].CLK
clk_wr => rd_wrside_addr_meta[2].CLK
clk_wr => rd_wrside_addr_meta[1].CLK
clk_wr => rd_wrside_addr_meta[0].CLK
clk_wr => rd_wrside_addr[6].CLK
clk_wr => rd_wrside_addr[5].CLK
clk_wr => rd_wrside_addr[4].CLK
clk_wr => rd_wrside_addr[3].CLK
clk_wr => rd_wrside_addr[2].CLK
clk_wr => rd_wrside_addr[1].CLK
clk_wr => rd_wrside_addr[0].CLK
clk_wr => rd_wrside_flag_meta.CLK
clk_wr => rd_wrside_flag_meta2.CLK
clk_wr => rd_wrside_flag.CLK
clk_wr => wr_pckt_wrside_addr[6].CLK
clk_wr => wr_pckt_wrside_addr[5].CLK
clk_wr => wr_pckt_wrside_addr[4].CLK
clk_wr => wr_pckt_wrside_addr[3].CLK
clk_wr => wr_pckt_wrside_addr[2].CLK
clk_wr => wr_pckt_wrside_addr[1].CLK
clk_wr => wr_pckt_wrside_addr[0].CLK
clk_wr => wr_pckt_addr[6].CLK
clk_wr => wr_pckt_addr[5].CLK
clk_wr => wr_pckt_addr[4].CLK
clk_wr => wr_pckt_addr[3].CLK
clk_wr => wr_pckt_addr[2].CLK
clk_wr => wr_pckt_addr[1].CLK
clk_wr => wr_pckt_addr[0].CLK
clk_wr => wr_addr[6].CLK
clk_wr => wr_addr[5].CLK
clk_wr => wr_addr[4].CLK
clk_wr => wr_addr[3].CLK
clk_wr => wr_addr[2].CLK
clk_wr => wr_addr[1].CLK
clk_wr => wr_addr[0].CLK
clk_wr => wr_addr_plus1[6].CLK
clk_wr => wr_addr_plus1[5].CLK
clk_wr => wr_addr_plus1[4].CLK
clk_wr => wr_addr_plus1[3].CLK
clk_wr => wr_addr_plus1[2].CLK
clk_wr => wr_addr_plus1[1].CLK
clk_wr => wr_addr_plus1[0].CLK
clk_wr => wr_full.CLK
clk_wr => int_dav_wr.CLK
clk_wr => altsyncram:LPMINST:g4:altsyncram_component.clock0
clk_wr => wr_state~7.IN1
reset_rd => rd_flag.ACLR
reset_rd => rd_rdside_addr[6].ACLR
reset_rd => rd_rdside_addr[5].ACLR
reset_rd => rd_rdside_addr[4].ACLR
reset_rd => rd_rdside_addr[3].ACLR
reset_rd => rd_rdside_addr[2].ACLR
reset_rd => rd_rdside_addr[1].ACLR
reset_rd => rd_rdside_addr[0].ACLR
reset_rd => rd_rdside_flag_meta.ACLR
reset_rd => rd_rdside_flag.ACLR
reset_rd => wr_rdside_addr_meta[6].ACLR
reset_rd => wr_rdside_addr_meta[5].ACLR
reset_rd => wr_rdside_addr_meta[4].ACLR
reset_rd => wr_rdside_addr_meta[3].ACLR
reset_rd => wr_rdside_addr_meta[2].ACLR
reset_rd => wr_rdside_addr_meta[1].ACLR
reset_rd => wr_rdside_addr_meta[0].ACLR
reset_rd => wr_rdside_addr[6].ACLR
reset_rd => wr_rdside_addr[5].ACLR
reset_rd => wr_rdside_addr[4].ACLR
reset_rd => wr_rdside_addr[3].ACLR
reset_rd => wr_rdside_addr[2].ACLR
reset_rd => wr_rdside_addr[1].ACLR
reset_rd => wr_rdside_addr[0].ACLR
reset_rd => wr_rdside_flag_meta.ACLR
reset_rd => wr_rdside_flag_meta2.ACLR
reset_rd => wr_rdside_flag.ACLR
reset_rd => wr_pckt_rdside_addr_meta[6].ACLR
reset_rd => wr_pckt_rdside_addr_meta[5].ACLR
reset_rd => wr_pckt_rdside_addr_meta[4].ACLR
reset_rd => wr_pckt_rdside_addr_meta[3].ACLR
reset_rd => wr_pckt_rdside_addr_meta[2].ACLR
reset_rd => wr_pckt_rdside_addr_meta[1].ACLR
reset_rd => wr_pckt_rdside_addr_meta[0].ACLR
reset_rd => wr_pckt_rdside_addr[6].ACLR
reset_rd => wr_pckt_rdside_addr[5].ACLR
reset_rd => wr_pckt_rdside_addr[4].ACLR
reset_rd => wr_pckt_rdside_addr[3].ACLR
reset_rd => wr_pckt_rdside_addr[2].ACLR
reset_rd => wr_pckt_rdside_addr[1].ACLR
reset_rd => wr_pckt_rdside_addr[0].ACLR
reset_rd => rd_pckt_addr[6].ACLR
reset_rd => rd_pckt_addr[5].ACLR
reset_rd => rd_pckt_addr[4].ACLR
reset_rd => rd_pckt_addr[3].ACLR
reset_rd => rd_pckt_addr[2].ACLR
reset_rd => rd_pckt_addr[1].ACLR
reset_rd => rd_pckt_addr[0].ACLR
reset_rd => rd_pckt_addr_plus1[6].ACLR
reset_rd => rd_pckt_addr_plus1[5].ACLR
reset_rd => rd_pckt_addr_plus1[4].ACLR
reset_rd => rd_pckt_addr_plus1[3].ACLR
reset_rd => rd_pckt_addr_plus1[2].ACLR
reset_rd => rd_pckt_addr_plus1[1].ACLR
reset_rd => rd_pckt_addr_plus1[0].PRESET
reset_rd => rd_addr[6].ACLR
reset_rd => rd_addr[5].ACLR
reset_rd => rd_addr[4].ACLR
reset_rd => rd_addr[3].ACLR
reset_rd => rd_addr[2].ACLR
reset_rd => rd_addr[1].ACLR
reset_rd => rd_addr[0].ACLR
reset_rd => rd_addr_plus1[6].ACLR
reset_rd => rd_addr_plus1[5].ACLR
reset_rd => rd_addr_plus1[4].ACLR
reset_rd => rd_addr_plus1[3].ACLR
reset_rd => rd_addr_plus1[2].ACLR
reset_rd => rd_addr_plus1[1].ACLR
reset_rd => rd_addr_plus1[0].PRESET
reset_rd => rd_lev[6].ACLR
reset_rd => rd_lev[5].ACLR
reset_rd => rd_lev[4].ACLR
reset_rd => rd_lev[3].ACLR
reset_rd => rd_lev[2].ACLR
reset_rd => rd_lev[1].ACLR
reset_rd => rd_lev[0].ACLR
reset_rd => rd_empty.PRESET
reset_rd => reg_int_rd.ACLR
reset_rd => reg_rd_empty.PRESET
reset_rd => int_val_out.ACLR
reset_rd => int_dav_rd.ACLR
reset_rd => rd_state~8.IN1
reset_wr => wr_flag.ACLR
reset_wr => wr_wrside_addr[6].ACLR
reset_wr => wr_wrside_addr[5].ACLR
reset_wr => wr_wrside_addr[4].ACLR
reset_wr => wr_wrside_addr[3].ACLR
reset_wr => wr_wrside_addr[2].ACLR
reset_wr => wr_wrside_addr[1].ACLR
reset_wr => wr_wrside_addr[0].ACLR
reset_wr => wr_wrside_flag_meta.ACLR
reset_wr => wr_wrside_flag.ACLR
reset_wr => rd_wrside_addr_meta[6].ACLR
reset_wr => rd_wrside_addr_meta[5].ACLR
reset_wr => rd_wrside_addr_meta[4].ACLR
reset_wr => rd_wrside_addr_meta[3].ACLR
reset_wr => rd_wrside_addr_meta[2].ACLR
reset_wr => rd_wrside_addr_meta[1].ACLR
reset_wr => rd_wrside_addr_meta[0].ACLR
reset_wr => rd_wrside_addr[6].ACLR
reset_wr => rd_wrside_addr[5].ACLR
reset_wr => rd_wrside_addr[4].ACLR
reset_wr => rd_wrside_addr[3].ACLR
reset_wr => rd_wrside_addr[2].ACLR
reset_wr => rd_wrside_addr[1].ACLR
reset_wr => rd_wrside_addr[0].ACLR
reset_wr => rd_wrside_flag_meta.ACLR
reset_wr => rd_wrside_flag_meta2.ACLR
reset_wr => rd_wrside_flag.ACLR
reset_wr => wr_pckt_wrside_addr[6].ACLR
reset_wr => wr_pckt_wrside_addr[5].ACLR
reset_wr => wr_pckt_wrside_addr[4].ACLR
reset_wr => wr_pckt_wrside_addr[3].ACLR
reset_wr => wr_pckt_wrside_addr[2].ACLR
reset_wr => wr_pckt_wrside_addr[1].ACLR
reset_wr => wr_pckt_wrside_addr[0].ACLR
reset_wr => wr_pckt_addr[6].ACLR
reset_wr => wr_pckt_addr[5].ACLR
reset_wr => wr_pckt_addr[4].ACLR
reset_wr => wr_pckt_addr[3].ACLR
reset_wr => wr_pckt_addr[2].ACLR
reset_wr => wr_pckt_addr[1].ACLR
reset_wr => wr_pckt_addr[0].ACLR
reset_wr => wr_addr[6].ACLR
reset_wr => wr_addr[5].ACLR
reset_wr => wr_addr[4].ACLR
reset_wr => wr_addr[3].ACLR
reset_wr => wr_addr[2].ACLR
reset_wr => wr_addr[1].ACLR
reset_wr => wr_addr[0].ACLR
reset_wr => wr_addr_plus1[6].ACLR
reset_wr => wr_addr_plus1[5].ACLR
reset_wr => wr_addr_plus1[4].ACLR
reset_wr => wr_addr_plus1[3].ACLR
reset_wr => wr_addr_plus1[2].ACLR
reset_wr => wr_addr_plus1[1].ACLR
reset_wr => wr_addr_plus1[0].PRESET
reset_wr => wr_full.ACLR
reset_wr => int_dav_wr.PRESET
reset_wr => wr_state~8.IN1


|LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component
wren_a => altsyncram_vpk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vpk1:auto_generated.data_a[0]
data_a[1] => altsyncram_vpk1:auto_generated.data_a[1]
data_a[2] => altsyncram_vpk1:auto_generated.data_a[2]
data_a[3] => altsyncram_vpk1:auto_generated.data_a[3]
data_a[4] => altsyncram_vpk1:auto_generated.data_a[4]
data_a[5] => altsyncram_vpk1:auto_generated.data_a[5]
data_a[6] => altsyncram_vpk1:auto_generated.data_a[6]
data_a[7] => altsyncram_vpk1:auto_generated.data_a[7]
data_a[8] => altsyncram_vpk1:auto_generated.data_a[8]
data_a[9] => altsyncram_vpk1:auto_generated.data_a[9]
data_a[10] => altsyncram_vpk1:auto_generated.data_a[10]
data_a[11] => altsyncram_vpk1:auto_generated.data_a[11]
data_a[12] => altsyncram_vpk1:auto_generated.data_a[12]
data_a[13] => altsyncram_vpk1:auto_generated.data_a[13]
data_a[14] => altsyncram_vpk1:auto_generated.data_a[14]
data_a[15] => altsyncram_vpk1:auto_generated.data_a[15]
data_a[16] => altsyncram_vpk1:auto_generated.data_a[16]
data_a[17] => altsyncram_vpk1:auto_generated.data_a[17]
data_a[18] => altsyncram_vpk1:auto_generated.data_a[18]
data_a[19] => altsyncram_vpk1:auto_generated.data_a[19]
data_a[20] => altsyncram_vpk1:auto_generated.data_a[20]
data_a[21] => altsyncram_vpk1:auto_generated.data_a[21]
data_a[22] => altsyncram_vpk1:auto_generated.data_a[22]
data_a[23] => altsyncram_vpk1:auto_generated.data_a[23]
data_a[24] => altsyncram_vpk1:auto_generated.data_a[24]
data_a[25] => altsyncram_vpk1:auto_generated.data_a[25]
data_a[26] => altsyncram_vpk1:auto_generated.data_a[26]
data_a[27] => altsyncram_vpk1:auto_generated.data_a[27]
data_a[28] => altsyncram_vpk1:auto_generated.data_a[28]
data_a[29] => altsyncram_vpk1:auto_generated.data_a[29]
data_a[30] => altsyncram_vpk1:auto_generated.data_a[30]
data_a[31] => altsyncram_vpk1:auto_generated.data_a[31]
data_a[32] => altsyncram_vpk1:auto_generated.data_a[32]
data_a[33] => altsyncram_vpk1:auto_generated.data_a[33]
data_a[34] => altsyncram_vpk1:auto_generated.data_a[34]
data_a[35] => altsyncram_vpk1:auto_generated.data_a[35]
data_a[36] => altsyncram_vpk1:auto_generated.data_a[36]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
address_a[0] => altsyncram_vpk1:auto_generated.address_a[0]
address_a[1] => altsyncram_vpk1:auto_generated.address_a[1]
address_a[2] => altsyncram_vpk1:auto_generated.address_a[2]
address_a[3] => altsyncram_vpk1:auto_generated.address_a[3]
address_a[4] => altsyncram_vpk1:auto_generated.address_a[4]
address_a[5] => altsyncram_vpk1:auto_generated.address_a[5]
address_a[6] => altsyncram_vpk1:auto_generated.address_a[6]
address_b[0] => altsyncram_vpk1:auto_generated.address_b[0]
address_b[1] => altsyncram_vpk1:auto_generated.address_b[1]
address_b[2] => altsyncram_vpk1:auto_generated.address_b[2]
address_b[3] => altsyncram_vpk1:auto_generated.address_b[3]
address_b[4] => altsyncram_vpk1:auto_generated.address_b[4]
address_b[5] => altsyncram_vpk1:auto_generated.address_b[5]
address_b[6] => altsyncram_vpk1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vpk1:auto_generated.clock0
clock1 => altsyncram_vpk1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_vpk1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_b[0] <= altsyncram_vpk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_vpk1:auto_generated.q_b[1]
q_b[2] <= altsyncram_vpk1:auto_generated.q_b[2]
q_b[3] <= altsyncram_vpk1:auto_generated.q_b[3]
q_b[4] <= altsyncram_vpk1:auto_generated.q_b[4]
q_b[5] <= altsyncram_vpk1:auto_generated.q_b[5]
q_b[6] <= altsyncram_vpk1:auto_generated.q_b[6]
q_b[7] <= altsyncram_vpk1:auto_generated.q_b[7]
q_b[8] <= altsyncram_vpk1:auto_generated.q_b[8]
q_b[9] <= altsyncram_vpk1:auto_generated.q_b[9]
q_b[10] <= altsyncram_vpk1:auto_generated.q_b[10]
q_b[11] <= altsyncram_vpk1:auto_generated.q_b[11]
q_b[12] <= altsyncram_vpk1:auto_generated.q_b[12]
q_b[13] <= altsyncram_vpk1:auto_generated.q_b[13]
q_b[14] <= altsyncram_vpk1:auto_generated.q_b[14]
q_b[15] <= altsyncram_vpk1:auto_generated.q_b[15]
q_b[16] <= altsyncram_vpk1:auto_generated.q_b[16]
q_b[17] <= altsyncram_vpk1:auto_generated.q_b[17]
q_b[18] <= altsyncram_vpk1:auto_generated.q_b[18]
q_b[19] <= altsyncram_vpk1:auto_generated.q_b[19]
q_b[20] <= altsyncram_vpk1:auto_generated.q_b[20]
q_b[21] <= altsyncram_vpk1:auto_generated.q_b[21]
q_b[22] <= altsyncram_vpk1:auto_generated.q_b[22]
q_b[23] <= altsyncram_vpk1:auto_generated.q_b[23]
q_b[24] <= altsyncram_vpk1:auto_generated.q_b[24]
q_b[25] <= altsyncram_vpk1:auto_generated.q_b[25]
q_b[26] <= altsyncram_vpk1:auto_generated.q_b[26]
q_b[27] <= altsyncram_vpk1:auto_generated.q_b[27]
q_b[28] <= altsyncram_vpk1:auto_generated.q_b[28]
q_b[29] <= altsyncram_vpk1:auto_generated.q_b[29]
q_b[30] <= altsyncram_vpk1:auto_generated.q_b[30]
q_b[31] <= altsyncram_vpk1:auto_generated.q_b[31]
q_b[32] <= altsyncram_vpk1:auto_generated.q_b[32]
q_b[33] <= altsyncram_vpk1:auto_generated.q_b[33]
q_b[34] <= altsyncram_vpk1:auto_generated.q_b[34]
q_b[35] <= altsyncram_vpk1:auto_generated.q_b[35]
q_b[36] <= altsyncram_vpk1:auto_generated.q_b[36]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component|altsyncram_vpk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0


|LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convio:\IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio
pIO.MASTER_FULL_THRESH[0] => wr_count~15.DATAA
pIO.MASTER_FULL_THRESH[1] => wr_count~14.DATAA
pIO.MASTER_FULL_THRESH[2] => wr_count~13.DATAA
pIO.MASTER_FULL_THRESH[3] => wr_count~12.DATAA
pIO.MASTER_FULL_THRESH[4] => wr_count~11.DATAA
pIO.MASTER_FULL_THRESH[5] => wr_count~10.DATAA
pIO.MASTER_FULL_THRESH[6] => wr_count~9.DATAA
pIO.MASTER_FULL_THRESH[7] => wr_count~8.DATAA
pIO.MASTER_FULL_THRESH[8] => wr_count~7.DATAA
pIO.MASTER_FULL_THRESH[9] => wr_count~6.DATAA
pIO.MASTER_FULL_THRESH[10] => wr_count~5.DATAA
pIO.MASTER_FULL_THRESH[11] => wr_count~4.DATAA
pIO.MASTER_FULL_THRESH[12] => wr_count~3.DATAA
pIO.MASTER_FULL_THRESH[13] => wr_count~2.DATAA
pIO.MASTER_FULL_THRESH[14] => wr_count~1.DATAA
pIO.MASTER_FULL_THRESH[15] => wr_count~0.DATAA
pIO.EMPTY_OFF_THRESH[0] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[1] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[2] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[3] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[4] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[5] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[6] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[7] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[8] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[9] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[10] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[11] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[12] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[13] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[14] => ~NO_FANOUT~
pIO.EMPTY_OFF_THRESH[15] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[0] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[1] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[2] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[3] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[4] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[5] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[6] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[7] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[8] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[9] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[10] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[11] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[12] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[13] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[14] => ~NO_FANOUT~
pIO.EMPTY_ON_THRESH[15] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[0] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[1] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[2] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[3] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[4] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[5] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[6] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[7] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[8] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[9] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[10] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[11] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[12] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[13] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[14] => ~NO_FANOUT~
pIO.FULL_OFF_THRESH[15] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[0] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[1] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[2] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[3] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[4] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[5] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[6] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[7] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[8] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[9] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[10] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[11] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[12] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[13] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[14] => ~NO_FANOUT~
pIO.FULL_ON_THRESH[15] => ~NO_FANOUT~
pIO.REMOTE_BURST[0] => ~NO_FANOUT~
pIO.REMOTE_BURST[1] => ~NO_FANOUT~
pIO.REMOTE_BURST[2] => ~NO_FANOUT~
pIO.REMOTE_BURST[3] => ~NO_FANOUT~
pIO.REMOTE_BURST[4] => ~NO_FANOUT~
pIO.REMOTE_BURST[5] => ~NO_FANOUT~
pIO.REMOTE_BURST[6] => ~NO_FANOUT~
pIO.REMOTE_BURST[7] => ~NO_FANOUT~
pIO.REMOTE_BURST[8] => ~NO_FANOUT~
pIO.REMOTE_BURST[9] => ~NO_FANOUT~
pIO.REMOTE_BURST[10] => ~NO_FANOUT~
pIO.REMOTE_BURST[11] => ~NO_FANOUT~
pIO.REMOTE_BURST[12] => ~NO_FANOUT~
pIO.REMOTE_BURST[13] => ~NO_FANOUT~
pIO.REMOTE_BURST[14] => ~NO_FANOUT~
pIO.REMOTE_BURST[15] => ~NO_FANOUT~
pIO.FIFO_BURST[0] => ~NO_FANOUT~
pIO.FIFO_BURST[1] => ~NO_FANOUT~
pIO.FIFO_BURST[2] => ~NO_FANOUT~
pIO.FIFO_BURST[3] => ~NO_FANOUT~
pIO.FIFO_BURST[4] => ~NO_FANOUT~
pIO.FIFO_BURST[5] => ~NO_FANOUT~
pIO.FIFO_BURST[6] => ~NO_FANOUT~
pIO.FIFO_BURST[7] => ~NO_FANOUT~
pIO.FIFO_BURST[8] => ~NO_FANOUT~
pIO.FIFO_BURST[9] => ~NO_FANOUT~
pIO.FIFO_BURST[10] => ~NO_FANOUT~
pIO.FIFO_BURST[11] => ~NO_FANOUT~
pIO.FIFO_BURST[12] => ~NO_FANOUT~
pIO.FIFO_BURST[13] => ~NO_FANOUT~
pIO.FIFO_BURST[14] => ~NO_FANOUT~
pIO.FIFO_BURST[15] => ~NO_FANOUT~
rd_out <= next_state~0.DB_MAX_OUTPUT_PORT_TYPE
val_in => wr_out~0.IN1
rd_dav => process1~0.IN1
rd_dav => process0~1.IN1
rd_dav => process1~1.IN0
eop => process1~2.IN1
wr_out <= wr_out~0.DB_MAX_OUTPUT_PORT_TYPE
wr_dav => process1~0.IN0
wr_dav => process0~0.IN1
wr_dav => process1~4.IN0
wr_dav => process1~2.IN0
clk => state.CLK
clk => rd_count[2].CLK
clk => rd_count[1].CLK
clk => rd_count[0].CLK
clk => wr_count[15].CLK
clk => wr_count[14].CLK
clk => wr_count[13].CLK
clk => wr_count[12].CLK
clk => wr_count[11].CLK
clk => wr_count[10].CLK
clk => wr_count[9].CLK
clk => wr_count[8].CLK
clk => wr_count[7].CLK
clk => wr_count[6].CLK
clk => wr_count[5].CLK
clk => wr_count[4].CLK
clk => wr_count[3].CLK
clk => wr_count[2].CLK
clk => wr_count[1].CLK
clk => wr_count[0].CLK
reset => state.ACLR
reset => rd_count[2].ACLR
reset => rd_count[1].ACLR
reset => rd_count[0].ACLR
reset => wr_count[15].ACLR
reset => wr_count[14].ACLR
reset => wr_count[13].ACLR
reset => wr_count[12].ACLR
reset => wr_count[11].ACLR
reset => wr_count[10].ACLR
reset => wr_count[9].ACLR
reset => wr_count[8].ACLR
reset => wr_count[7].ACLR
reset => wr_count[6].ACLR
reset => wr_count[5].ACLR
reset => wr_count[4].ACLR
reset => wr_count[3].ACLR
reset => wr_count[2].ACLR
reset => wr_count[1].ACLR
reset => wr_count[0].ACLR


