## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.2
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_ap_ddiv_57_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_ap_ddiv_57_no_dsp_64'...
[Fri Aug 31 14:24:57 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 14:24:57 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log div.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source div.tcl -notrace
Command: synth_design -top div -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27022 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.812 ; gain = 82.895 ; free physical = 1658 ; free virtual = 9472
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.vhd:101]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'div_ddiv_64ns_64nbkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div_ddiv_64ns_64nbkb.vhd:11' bound to instance 'div_ddiv_64ns_64nbkb_U1' of component 'div_ddiv_64ns_64nbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.vhd:124]
INFO: [Synth 8-638] synthesizing module 'div_ddiv_64ns_64nbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div_ddiv_64ns_64nbkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'div_ap_ddiv_57_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.srcs/sources_1/ip/div_ap_ddiv_57_no_dsp_64/synth/div_ap_ddiv_57_no_dsp_64.vhd:59' bound to instance 'div_ap_ddiv_57_no_dsp_64_u' of component 'div_ap_ddiv_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div_ddiv_64ns_64nbkb.vhd:59]
INFO: [Synth 8-638] synthesizing module 'div_ap_ddiv_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.srcs/sources_1/ip/div_ap_ddiv_57_no_dsp_64/synth/div_ap_ddiv_57_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 57 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.srcs/sources_1/ip/div_ap_ddiv_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.srcs/sources_1/ip/div_ap_ddiv_57_no_dsp_64/synth/div_ap_ddiv_57_no_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'div_ap_ddiv_57_no_dsp_64' (14#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.srcs/sources_1/ip/div_ap_ddiv_57_no_dsp_64/synth/div_ap_ddiv_57_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'div_ddiv_64ns_64nbkb' (15#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div_ddiv_64ns_64nbkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'div' (16#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.vhd:25]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port B[10]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1393.438 ; gain = 183.520 ; free physical = 1658 ; free virtual = 9455
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1393.438 ; gain = 183.520 ; free physical = 1662 ; free virtual = 9461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1393.438 ; gain = 183.520 ; free physical = 1662 ; free virtual = 9461
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6017 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.xdc]
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDE => FDRE: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1740.883 ; gain = 5.000 ; free physical = 1179 ; free virtual = 9033
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1308 ; free virtual = 9253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1308 ; free virtual = 9253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1308 ; free virtual = 9253
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1270 ; free virtual = 9244
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized22) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized22) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized22) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized27) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[0]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[1]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[2]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[3]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[4]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[5]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[6]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[7]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[8]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[9]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[10]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[11]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[12]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[13]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[14]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[15]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[16]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[17]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[18]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[19]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[20]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[21]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[22]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[23]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[24]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[25]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[26]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[27]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[28]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[29]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[30]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[31]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[32]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[33]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[34]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[35]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[36]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[37]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[38]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[39]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[40]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[41]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[42]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[43]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[44]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[45]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[46]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[47]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[48]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[49]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[50]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[51]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[52]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[53]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[54]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[55]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[56]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[57]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[58]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[59]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[60]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[61]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[62]' (FD) to 'div_ddiv_64ns_64nbkb_U1/ce_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_ddiv_64ns_64nbkb_U1/ce_r_reg )
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/ce_r_reg) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[63]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[62]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[61]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[60]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[59]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[58]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[57]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[56]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[55]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[54]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[53]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[52]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[51]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[50]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[49]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[48]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[47]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[46]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[45]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[44]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[43]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[42]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[41]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[40]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[39]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[38]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[37]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[36]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[35]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[34]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[33]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[32]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[31]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[30]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[29]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[28]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[27]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[26]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[25]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[24]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[23]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[22]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[21]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[20]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[19]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[18]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[17]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[16]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[15]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[14]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[13]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[12]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[11]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[10]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[9]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[8]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[7]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[6]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[5]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[4]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[3]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[2]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[1]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[0]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]) is unused and will be removed from module div.
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1274 ; free virtual = 9224
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1155 ; free virtual = 9113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1117 ; free virtual = 9096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:06 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1122 ; free virtual = 9090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1114 ; free virtual = 9089
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1114 ; free virtual = 9089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1106 ; free virtual = 9079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1106 ; free virtual = 9079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1106 ; free virtual = 9079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1106 ; free virtual = 9079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     7|
|2     |LUT1    |     4|
|3     |LUT2    |   323|
|4     |LUT3    |  2813|
|5     |LUT4    |     4|
|6     |LUT5    |    11|
|7     |LUT6    |    46|
|8     |MUXCY   |  2981|
|9     |SRL16E  |    15|
|10    |SRLC32E |    92|
|11    |XORCY   |  3035|
|12    |FDE     |     1|
|13    |FDRE    |  6164|
|14    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1106 ; free virtual = 9079
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1740.883 ; gain = 183.520 ; free physical = 1160 ; free virtual = 9133
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1740.891 ; gain = 530.965 ; free physical = 1160 ; free virtual = 9132
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6024 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 789 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 788 instances
  FDE => FDRE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
158 Infos, 166 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:16 . Memory (MB): peak = 1758.883 ; gain = 560.523 ; free physical = 1150 ; free virtual = 9113
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/synth_1/div.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_utilization_synth.rpt -pb div_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1758.883 ; gain = 0.000 ; free physical = 1148 ; free virtual = 9113
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 14:26:26 2018...
[Fri Aug 31 14:26:27 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:06 ; elapsed = 00:01:30 . Memory (MB): peak = 1271.867 ; gain = 0.000 ; free physical = 1807 ; free virtual = 9767
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 795 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1584.184 ; gain = 312.316 ; free physical = 1479 ; free virtual = 9437
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1584.184 ; gain = 0.000 ; free physical = 1476 ; free virtual = 9434
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2107.762 ; gain = 523.578 ; free physical = 1063 ; free virtual = 9020
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 14:27:18 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 14:27:18 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log div.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source div.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source div.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/impl_1/div.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1183.340 ; gain = 0.000 ; free physical = 901 ; free virtual = 8862
INFO: [Netlist 29-17] Analyzing 795 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2026.949 ; gain = 843.609 ; free physical = 152 ; free virtual = 8080
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2058.965 ; gain = 32.016 ; free physical = 143 ; free virtual = 8078

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13192626c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2058.965 ; gain = 0.000 ; free physical = 143 ; free virtual = 8078

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ad04996d

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2058.965 ; gain = 0.000 ; free physical = 211 ; free virtual = 8146
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d8997cd1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2058.965 ; gain = 0.000 ; free physical = 207 ; free virtual = 8142
INFO: [Opt 31-389] Phase Constant propagation created 2650 cells and removed 5589 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1481253f2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2058.965 ; gain = 0.000 ; free physical = 202 ; free virtual = 8141
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 67 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1481253f2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2058.965 ; gain = 0.000 ; free physical = 202 ; free virtual = 8140
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 68f99473

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2058.965 ; gain = 0.000 ; free physical = 203 ; free virtual = 8140
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 68f99473

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2058.965 ; gain = 0.000 ; free physical = 202 ; free virtual = 8139
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2058.965 ; gain = 0.000 ; free physical = 202 ; free virtual = 8139
Ending Logic Optimization Task | Checksum: 68f99473

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2058.965 ; gain = 0.000 ; free physical = 202 ; free virtual = 8139

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 68f99473

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2058.965 ; gain = 0.000 ; free physical = 202 ; free virtual = 8139

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 68f99473

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2058.965 ; gain = 0.000 ; free physical = 202 ; free virtual = 8139
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2058.965 ; gain = 32.016 ; free physical = 202 ; free virtual = 8139
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/impl_1/div_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file div_drc_opted.rpt -pb div_drc_opted.pb -rpx div_drc_opted.rpx
Command: report_drc -file div_drc_opted.rpt -pb div_drc_opted.pb -rpx div_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/impl_1/div_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2066.969 ; gain = 0.000 ; free physical = 169 ; free virtual = 8108
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 35678b37

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2066.969 ; gain = 0.000 ; free physical = 169 ; free virtual = 8108
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2066.969 ; gain = 0.000 ; free physical = 169 ; free virtual = 8108

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 863fe625

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2066.969 ; gain = 0.000 ; free physical = 165 ; free virtual = 8105

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: bcd13e8d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2085.988 ; gain = 19.020 ; free physical = 152 ; free virtual = 8093

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: bcd13e8d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2085.988 ; gain = 19.020 ; free physical = 152 ; free virtual = 8093
Phase 1 Placer Initialization | Checksum: bcd13e8d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2085.988 ; gain = 19.020 ; free physical = 153 ; free virtual = 8093

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1012f017d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2110.000 ; gain = 43.031 ; free physical = 150 ; free virtual = 8089

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2134.012 ; gain = 0.000 ; free physical = 138 ; free virtual = 8073

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: fceed9b3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 140 ; free virtual = 8075
Phase 2 Global Placement | Checksum: 1700e5008

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 139 ; free virtual = 8074

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1700e5008

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 139 ; free virtual = 8074

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16ec30fd0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 135 ; free virtual = 8071

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13a99e167

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 135 ; free virtual = 8070

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13a99e167

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 135 ; free virtual = 8070

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13a99e167

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 135 ; free virtual = 8070

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13a99e167

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 135 ; free virtual = 8070

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1b137077b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 132 ; free virtual = 8067

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 19aa9a7e0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 126 ; free virtual = 8068

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 19aa9a7e0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 126 ; free virtual = 8068

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 19aa9a7e0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 126 ; free virtual = 8068
Phase 3 Detail Placement | Checksum: 19aa9a7e0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 124 ; free virtual = 8068

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 169dba287

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 169dba287

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 124 ; free virtual = 8069
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.526. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20f8c934a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 128 ; free virtual = 8056
Phase 4.1 Post Commit Optimization | Checksum: 20f8c934a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 128 ; free virtual = 8056

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20f8c934a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 130 ; free virtual = 8058

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20f8c934a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 130 ; free virtual = 8058

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15aded4c9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 130 ; free virtual = 8058
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15aded4c9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 130 ; free virtual = 8058
Ending Placer Task | Checksum: dcce7edc

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 148 ; free virtual = 8076
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 2134.012 ; gain = 67.043 ; free physical = 148 ; free virtual = 8076
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2134.012 ; gain = 0.000 ; free physical = 135 ; free virtual = 8072
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/impl_1/div_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file div_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2134.012 ; gain = 0.000 ; free physical = 148 ; free virtual = 8061
INFO: [runtcl-4] Executing : report_utilization -file div_utilization_placed.rpt -pb div_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2134.012 ; gain = 0.000 ; free physical = 159 ; free virtual = 8073
INFO: [runtcl-4] Executing : report_control_sets -verbose -file div_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2134.012 ; gain = 0.000 ; free physical = 159 ; free virtual = 8073
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2134.012 ; gain = 0.000 ; free physical = 160 ; free virtual = 8074

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.526 | TNS=-12.207 |
Phase 1 Physical Synthesis Initialization | Checksum: d02c813f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.012 ; gain = 0.000 ; free physical = 145 ; free virtual = 8064
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.526 | TNS=-12.207 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[40].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[30].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]. Replicated 1 times.
INFO: [Physopt 32-572] Net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]. Replicated 2 times.
INFO: [Physopt 32-572] Net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 3. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 2 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.526 | TNS=-13.049 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2156.965 ; gain = 0.000 ; free physical = 131 ; free virtual = 8049
Phase 2 Fanout Optimization | Checksum: de625462

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.965 ; gain = 22.953 ; free physical = 128 ; free virtual = 8046

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 11 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Did not re-place instance div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-663] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Re-placed instance div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-662] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Did not re-place instance div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-663] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[5].  Re-placed instance div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__41
INFO: [Physopt 32-663] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[4].  Re-placed instance div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__41
INFO: [Physopt 32-663] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[2].  Re-placed instance div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__41
INFO: [Physopt 32-663] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[3].  Re-placed instance div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__41
INFO: [Physopt 32-662] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[49].  Did not re-place instance div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
INFO: [Physopt 32-663] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[11].  Re-placed instance div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]
INFO: [Physopt 32-663] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[12].  Re-placed instance div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]
INFO: [Physopt 32-662] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[13].  Did not re-place instance div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[13].C_MUX.CARRY_MUX_i_1__40
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 7 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.517 | TNS=-13.876 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2156.965 ; gain = 0.000 ; free physical = 144 ; free virtual = 7988
Phase 3 Placement Based Optimization | Checksum: 12cd49c99

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.965 ; gain = 22.953 ; free physical = 144 ; free virtual = 7988

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2156.965 ; gain = 0.000 ; free physical = 144 ; free virtual = 7988
Phase 4 Rewire | Checksum: 12cd49c99

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.965 ; gain = 22.953 ; free physical = 144 ; free virtual = 7988

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 5 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[10]. Net driver div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10] was replaced.
INFO: [Physopt 32-601] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[9]. Net driver div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9] was replaced.
INFO: [Physopt 32-601] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[15]. Net driver div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15] was replaced.
INFO: [Physopt 32-601] Processed net div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[16]. Net driver div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16] was replaced.
INFO: [Physopt 32-232] Optimized 4 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.517 | TNS=-14.151 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2156.965 ; gain = 0.000 ; free physical = 167 ; free virtual = 8014
Phase 5 Critical Cell Optimization | Checksum: 1abb11db1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.965 ; gain = 22.953 ; free physical = 167 ; free virtual = 8014

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1abb11db1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.965 ; gain = 22.953 ; free physical = 167 ; free virtual = 8015

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1abb11db1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.965 ; gain = 22.953 ; free physical = 167 ; free virtual = 8015

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1abb11db1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.965 ; gain = 22.953 ; free physical = 167 ; free virtual = 8015

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1abb11db1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.965 ; gain = 22.953 ; free physical = 167 ; free virtual = 8015

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 1 candidate net for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 10 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.517 | TNS=-14.151 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2156.965 ; gain = 0.000 ; free physical = 167 ; free virtual = 8015
Phase 10 Critical Pin Optimization | Checksum: 1abb11db1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.965 ; gain = 22.953 ; free physical = 168 ; free virtual = 8015

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1abb11db1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.965 ; gain = 22.953 ; free physical = 169 ; free virtual = 8018

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1abb11db1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.965 ; gain = 22.953 ; free physical = 169 ; free virtual = 8018
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2156.965 ; gain = 0.000 ; free physical = 169 ; free virtual = 8018
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.517 | TNS=-14.151 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |         -0.842  |            3  |              0  |                     2  |           0  |           1  |  00:00:03  |
|  Placement Based    |          0.009  |         -0.827  |            0  |              0  |                     7  |           0  |           1  |  00:00:01  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |         -0.275  |            0  |              0  |                     4  |           0  |           1  |  00:00:01  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.009  |         -1.944  |            3  |              0  |                    14  |           0  |          11  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 196bf548a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.965 ; gain = 22.953 ; free physical = 169 ; free virtual = 8018
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2156.965 ; gain = 22.953 ; free physical = 173 ; free virtual = 8022
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2156.965 ; gain = 0.000 ; free physical = 159 ; free virtual = 8017
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/impl_1/div_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b91a9f29 ConstDB: 0 ShapeSum: 7c18674d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1b59b4233

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2308.789 ; gain = 151.824 ; free physical = 214 ; free virtual = 7881
Post Restoration Checksum: NetGraph: ec34202c NumContArr: c9672207 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b59b4233

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2308.789 ; gain = 151.824 ; free physical = 218 ; free virtual = 7882

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b59b4233

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2324.789 ; gain = 167.824 ; free physical = 200 ; free virtual = 7864

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b59b4233

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2324.789 ; gain = 167.824 ; free physical = 200 ; free virtual = 7864
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cdcf4d11

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2335.609 ; gain = 178.645 ; free physical = 199 ; free virtual = 7862
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.432 | TNS=-7.911 | WHS=0.078  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 19fc44da9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2335.609 ; gain = 178.645 ; free physical = 197 ; free virtual = 7859

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16c74c510

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2335.609 ; gain = 178.645 ; free physical = 190 ; free virtual = 7854

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.349 | TNS=-10.903| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 144fd5b62

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2335.609 ; gain = 178.645 ; free physical = 188 ; free virtual = 7851

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.349 | TNS=-9.788 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13482959f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2335.609 ; gain = 178.645 ; free physical = 188 ; free virtual = 7851
Phase 4 Rip-up And Reroute | Checksum: 13482959f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2335.609 ; gain = 178.645 ; free physical = 188 ; free virtual = 7851

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13482959f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2335.609 ; gain = 178.645 ; free physical = 189 ; free virtual = 7851
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.349 | TNS=-9.788 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 25590a795

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.609 ; gain = 182.645 ; free physical = 182 ; free virtual = 7844

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25590a795

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.609 ; gain = 182.645 ; free physical = 182 ; free virtual = 7844
Phase 5 Delay and Skew Optimization | Checksum: 25590a795

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.609 ; gain = 182.645 ; free physical = 182 ; free virtual = 7844

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 232f8cdde

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.609 ; gain = 182.645 ; free physical = 180 ; free virtual = 7844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.326 | TNS=-7.119 | WHS=0.093  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 232f8cdde

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.609 ; gain = 182.645 ; free physical = 180 ; free virtual = 7844
Phase 6 Post Hold Fix | Checksum: 232f8cdde

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.609 ; gain = 182.645 ; free physical = 180 ; free virtual = 7844

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.38744 %
  Global Horizontal Routing Utilization  = 0.372933 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 18073518b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.609 ; gain = 182.645 ; free physical = 180 ; free virtual = 7844

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18073518b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.609 ; gain = 182.645 ; free physical = 179 ; free virtual = 7843

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10d8d6e3c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.609 ; gain = 182.645 ; free physical = 178 ; free virtual = 7842

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.326 | TNS=-7.119 | WHS=0.093  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 10d8d6e3c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.609 ; gain = 182.645 ; free physical = 179 ; free virtual = 7843
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.609 ; gain = 182.645 ; free physical = 206 ; free virtual = 7870

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2339.609 ; gain = 182.645 ; free physical = 206 ; free virtual = 7870
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2339.609 ; gain = 0.000 ; free physical = 194 ; free virtual = 7869
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/impl_1/div_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file div_drc_routed.rpt -pb div_drc_routed.pb -rpx div_drc_routed.rpx
Command: report_drc -file div_drc_routed.rpt -pb div_drc_routed.pb -rpx div_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/impl_1/div_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file div_methodology_drc_routed.rpt -pb div_methodology_drc_routed.pb -rpx div_methodology_drc_routed.rpx
Command: report_methodology -file div_methodology_drc_routed.rpt -pb div_methodology_drc_routed.pb -rpx div_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/impl_1/div_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file div_power_routed.rpt -pb div_power_summary_routed.pb -rpx div_power_routed.rpx
Command: report_power -file div_power_routed.rpt -pb div_power_summary_routed.pb -rpx div_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
154 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file div_route_status.rpt -pb div_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file div_timing_summary_routed.rpt -pb div_timing_summary_routed.pb -rpx div_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file div_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file div_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file div_bus_skew_routed.rpt -pb div_bus_skew_routed.pb -rpx div_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 14:29:46 2018...
[Fri Aug 31 14:29:51 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.80 ; elapsed = 00:02:33 . Memory (MB): peak = 2159.926 ; gain = 4.000 ; free physical = 1382 ; free virtual = 9057
INFO: [Netlist 29-17] Analyzing 795 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2320.277 ; gain = 0.000 ; free physical = 1238 ; free virtual = 8915
Restored from archive | CPU: 0.270000 secs | Memory: 5.404060 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2320.277 ; gain = 0.000 ; free physical = 1238 ; free virtual = 8915
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  SRLC32E => SRL16E: 16 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2390.305 ; gain = 64.027 ; free physical = 1253 ; free virtual = 8931


Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_double_div
Solution:            VIVADO_HLS
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 14:29:56 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          900
LUT:           3162
FF:            3295
DSP:              0
BRAM:             0
SRL:            105
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.316
CP achieved post-implementation:    2.825
Timing not met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 14:29:56 2018...
