set(MODULE_ALTERA_LIB_SRC_FPGA PARENT_SCOPE)

add_subdirectory(test)
