C. Bienia and K. Li. 2009. PARSEC 2.0: A new benchmark suite for chip-multiprocessors. In Proceedings of the 5th Annual Workshop on Modeling, Benchmarking and Simulation.
R. E. Bryant, SIMULATION OF PACKET COMMUNICATION ARCHITECTURE COMPUTER SYSTEMS, Massachusetts Institute of Technology, Cambridge, MA, 1977
W. Cai and S. Turner. 1990. An algorithm for distributed discrete event simulation: The “carrier null message” approach. In Proceedings of the 1990 SCS Multiconference on Distributed Simulation. 3--8.
K. M. Chandy , J. Misra, Distributed Simulation: A Case Study in Design and Verification of Distributed Programs, IEEE Transactions on Software Engineering, v.5 n.5, p.440-452, September 1979[doi>10.1109/TSE.1979.230182]
Jainwei Chen , Lakshmi Kumar Dabbiru , Daniel Wong , Murali Annavaram , Michel Dubois, Adaptive and Speculative Slack Simulations of CMPs on CMPs, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.523-534, December 04-08, 2010[doi>10.1109/MICRO.2010.47]
Matthew Chidester , Alan George, Parallel simulation of chip-multiprocessor architectures, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.12 n.3, p.176-200, July 2002[doi>10.1145/643114.643116]
Moo-Kyoung Chung , Chong-Min Kyung, Improving Lookahead in Parallel Multiprocessor Simulation Using Dynamic Execution Path Prediction, Proceedings of the 20th Workshop on Principles of Advanced and Distributed Simulation, p.11-18, May 24-26, 2006[doi>10.1109/PADS.2006.20]
Ronald C. De Vries, Reducing Null Messages in Misra's Distributed Discrete Event Simulation Method, IEEE Transactions on Software Engineering, v.16 n.1, p.82-91, January 1990[doi>10.1109/32.44366]
Zhenjiang Dong , Jun Wang , George F. Riley , Sudhakar Yalamanchili, A Study of the Effect of Partitioning on Parallel Simulation of Multicore Systems, Proceedings of the 2013 IEEE 21st International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems, p.375-379, August 14-16, 2013[doi>10.1109/MASCOTS.2013.55]
Zhenjiang Dong , Jun Wang , George Riley , Sudhakar Yalamanchili, An efficient front-end for timing-directed parallel simulation of multi-core system, Proceedings of the 7th International ICST Conference on Simulation Tools and Techniques, March 17-19, 2014, Lisbon, Portugal[doi>10.4108/icst.simutools.2014.254638]
Jose Duato , Sudhakar Yalamanchili , Lionel Ni, Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2002
R. M. Fujimoto. 1989. Performance measurements of distributed simulation strategies. Transactions of the Society for Computer Simulation 6, 2 (April 1989), 89--132.
Richard M. Fujimoto, Parallel and Distribution Simulation Systems, John Wiley & Sons, Inc., New York, NY, 1999
John L. Hennessy , David A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
Stephen W. Keckler , Kunle Olukotun , H. Peter Hofstee, Multicore Processors and Systems, Springer Publishing Company, Incorporated, 2009
Chad D. Kersey , Arun Rodrigues , Sudhakar Yalamanchili, A universal parallel front-end for execution driven microarchitecture simulation, Proceedings of the 2012 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, p.25-32, January 23-23, 2012, Paris, France[doi>10.1145/2162131.2162135]
Lijun Li , Carl Tropper, A Multiway Design-driven Partitioning Algorithm for Distributed Verilog Simulation, Simulation, v.85 n.4, p.257-270, April     2009[doi>10.1177/0037549709102760]
G. H. Loh, S. Subramaniam, and Y. Xie. 2009. Zesto: A cycle-level simulator for highly detailed microarchitecture exploration. In Proceedings of the International Symposium on Performance Analysis of Software and Systems. 53--64.
Jayadev Misra, Distributed discrete-event simulation, ACM Computing Surveys (CSUR), v.18 n.1, p.39-65, March 1986[doi>10.1145/6462.6485]
Mark S. Papamarcos , Janak H. Patel, A low-overhead coherence solution for multiprocessors with private cache memories, Proceedings of the 11th annual international symposium on Computer architecture, p.348-354, January 1984[doi>10.1145/800015.808204]
H. Park, H. Oh, and S. Ha. 2009. Multiprocessor SoC design methods and tools. IEEE Signal Processing Magazine (November 2009), 72--79.
Joshua Pelkey , George Riley, Distributed simulation with MPI inns-3, Proceedings of the 4th International ICST Conference on Simulation Tools and Techniques, March 21-25, 2011, Barcelona, Spain
Steven K. Reinhardt , Mark D. Hill , James R. Larus , Alvin R. Lebeck , James C. Lewis , David A. Wood, The Wisconsin Wind Tunnel: virtual prototyping of parallel computers, Proceedings of the 1993 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.48-60, May 10-14, 1993, Santa Clara, California, USA[doi>10.1145/166955.166979]
A. F. Rodrigues , K. S. Hemmert , B. W. Barrett , C. Kersey , R. Oldfield , M. Weston , R. Risen , J. Cook , P. Rosenfeld , E. CooperBalls , B. Jacob, The structural simulation toolkit, ACM SIGMETRICS Performance Evaluation Review, v.38 n.4, March 2011[doi>10.1145/1964218.1964225]
Wen Su , Charles L. Seitz, Variants of the Chandy-Misra-Bryant Distributed Discrete-Event Simulation Algorithm, California Institute of Technology, Pasadena, CA, 1988
J. Wang, J. Beu, R. Bheda, T. Conte, Z. Dong, C. Kersey, M. Rasquinha, G. Riley, W. Song, H. Xiao, P. Xu, and S. Yalamanchili. 2014. Manifold: A parallel simulation framework for multicore systems. In Proceedings of the 2014 IEEE International Symposium on Performance w Analysis of Systems and Software (ISPASS'14). 106--115.
Jun Wang , Jesse Beu , Sudhakar Yalamanchili , Tom Conte, Designing Configurable, Modifiable and Reusable Components for Simulation of Multicore Systems, Proceedings of the 2012 SC Companion: High Performance Computing, Networking Storage and Analysis, p.472-476, November 10-16, 2012[doi>10.1109/SC.Companion.2012.67]
