-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.1_2/1049935 Production Release                 
-- Build Date:               Sat Jun 10 10:53:51 PDT 2023                        
                                                                                 
-- Generated by:             lc4976@hansolo.poly.edu                             
-- Generated date:           Tue Apr 09 22:33:37 EDT 2024                        

Solution Settings: AddRoundKey.v1
  Current state: schedule
  Project: Catapult_70

Design Input Files Specified
  $PROJECT_HOME/temp_dut.c

Processes/Blocks in Design
  Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
  ----------------- ----------------------- ------- ---------- ------------ -- --------
  /AddRoundKey/core                     837     210        214            0  0          
  Design Total:                         837     210        214            0  0          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
  ------------ ------ ------ ----------------- ----------- ------------------------
  clk          rising 20.000             20.00    0.000000 /AddRoundKey/core        
  
I/O Data Ranges
  Port               Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  ------------------ ---- -------- --------- --------- ------- -------- --------
  clk                IN   Unsigned         1                                     
  rst_n              IN   Unsigned         1                                     
  round:rsc.dat      IN   Unsigned         8                                     
  state:rsc.zin      IN   Unsigned       128                                     
  RoundKey:rsc.dat   IN   Unsigned      1416                                     
  round.triosy.lz    OUT  Unsigned         1                                     
  state:rsc.zout     OUT  Unsigned       128                                     
  state:rsc.lzout    OUT  Unsigned         1                                     
  state.triosy.lz    OUT  Unsigned         1                                     
  RoundKey.triosy.lz OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /AddRoundKey/round:rsc
    Memory Component: ccs_in                       Size:         1 x 8
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable           Indices Phys Memory Address     
    ------------------ ------- -----------------------
    /AddRoundKey/round     0:7 00000000-00000000 (0-0) 
    
  Resource Name: /AddRoundKey/state:rsc
    Memory Component: mgc_inout_prereg_en          Size:         1 x 128
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable           Indices Phys Memory Address     
    ------------------ ------- -----------------------
    /AddRoundKey/state   0:127 00000000-00000000 (0-0) 
    
  Resource Name: /AddRoundKey/RoundKey:rsc
    Memory Component: ccs_in                       Size:         1 x 1416
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable              Indices Phys Memory Address     
    --------------------- ------- -----------------------
    /AddRoundKey/RoundKey  0:1415 00000000-00000000 (0-0) 
    
C++ to Interface Mappings
  C++ Field                Interface Range      Range Expression                       Expression Limits 
  ------------------------ -------------------- -------------------------------------- -----------------
  /AddRoundKey/state[M][N] state_rsc_zin[127:0] state_rsc_zin[(4*M+N)*8+8-1:(4*M+N)*8] M<4 N<4           
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process           Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
  ----------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
  /AddRoundKey/core core:rlp           Infinite       0          214    4.28 us                       
  /AddRoundKey/core  main              Infinite       2          214    4.28 us                       
  /AddRoundKey/core   for                   176       1          176    3.52 us                       
  /AddRoundKey/core   for#1                   4       1           36  720.00 ns                       
  /AddRoundKey/core    for#1:for              4       2            8  160.00 ns                       
  
Loop Execution Profile
  Process           Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  ----------------- ---------------- ------------ -------------------------- ----------------- --------
  /AddRoundKey/core core:rlp                   0                        0.00              214           
  /AddRoundKey/core  main                      2                        0.93              214           
  /AddRoundKey/core   for                    176                       82.24              176           
  /AddRoundKey/core   for#1                    4                        1.87               36           
  /AddRoundKey/core    for#1:for              32                       14.95               32           
  
End of Report
