

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Oct 17 16:12:24 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrixmul
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.638 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       24|       24|  0.240 us|  0.240 us|   18|   18|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       22|       22|         7|          2|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    144|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     41|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    159|    -|
|Register         |        -|    -|     126|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     126|    376|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln37_1_fu_281_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln37_fu_185_p2     |         +|   0|  0|  10|           2|           1|
    |add_ln43_2_fu_265_p2   |         +|   0|  0|  11|           3|           2|
    |add_ln43_3_fu_211_p2   |         +|   0|  0|  13|           4|           3|
    |add_ln43_4_fu_327_p2   |         +|   0|  0|  13|           4|           4|
    |empty_4_fu_309_p2      |         +|   0|  0|  13|           4|           1|
    |empty_5_fu_251_p2      |         +|   0|  0|  13|           4|           2|
    |j_fu_276_p2            |         +|   0|  0|  10|           2|           1|
    |empty_fu_240_p2        |         -|   0|  0|  13|           4|           4|
    |ap_condition_188       |       and|   0|  0|   2|           1|           1|
    |ap_condition_394       |       and|   0|  0|   2|           1|           1|
    |ap_condition_399       |       and|   0|  0|   2|           1|           1|
    |icmp_ln37_fu_293_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln39_fu_287_p2    |      icmp|   0|  0|  10|           2|           2|
    |i_fu_199_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln37_fu_191_p3  |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 144|          43|          34|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |a_address0_local                     |  14|          3|    4|         12|
    |ap_NS_fsm                            |  14|          3|    1|          3|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg     |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln394_phi_fu_152_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load             |   9|          2|    2|          4|
    |ap_sig_allocacmp_j3_load             |   9|          2|    2|          4|
    |b_address0_local                     |  14|          3|    4|         12|
    |i2_fu_62                             |   9|          2|    2|          4|
    |indvar_flatten1_fu_58                |   9|          2|    4|          8|
    |j3_fu_66                             |   9|          2|    2|          4|
    |reg_159                              |   9|          2|    8|         16|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 159|         35|   36|         81|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_load_reg_455                    |   8|   0|    8|          0|
    |add_ln43_4_reg_470                |   4|   0|    4|          0|
    |add_ln43_4_reg_470_pp0_iter2_reg  |   4|   0|    4|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |b_load_reg_485                    |   8|   0|    8|          0|
    |empty_reg_420                     |   4|   0|    4|          0|
    |i2_fu_62                          |   2|   0|    2|          0|
    |i_reg_404                         |   2|   0|    2|          0|
    |icmp_ln37_reg_446                 |   1|   0|    1|          0|
    |icmp_ln39_reg_441                 |   1|   0|    1|          0|
    |indvar_flatten1_fu_58             |   4|   0|    4|          0|
    |j3_fu_66                          |   2|   0|    2|          0|
    |reg_159                           |   8|   0|    8|          0|
    |select_ln37_reg_397               |   2|   0|    2|          0|
    |zext_ln43_reg_410                 |   2|   0|    4|          2|
    |icmp_ln37_reg_446                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 126|  32|   65|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|a_address1    |  out|    4|   ap_memory|             a|         array|
|a_ce1         |  out|    1|   ap_memory|             a|         array|
|a_q1          |   in|    8|   ap_memory|             a|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|    8|   ap_memory|             b|         array|
|b_address1    |  out|    4|   ap_memory|             b|         array|
|b_ce1         |  out|    1|   ap_memory|             b|         array|
|b_q1          |   in|    8|   ap_memory|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.63>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 11 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 12 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln31 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../source/lab1/matrixmul.cpp:31]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %j3"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i2"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc29"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%icmp_ln394 = phi i1 0, void %entry, i1 %icmp_ln39, void %for.inc29" [../../source/lab1/matrixmul.cpp:39]   --->   Operation 24 'phi' 'icmp_ln394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i2_load = load i2 %i2" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 25 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j3_load = load i2 %j3" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 26 'load' 'j3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.56ns)   --->   "%add_ln37 = add i2 %i2_load, i2 1" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 27 'add' 'add_ln37' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln37 = select i1 %icmp_ln394, i2 0, i2 %j3_load" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 28 'select' 'select_ln37' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.99ns)   --->   "%i = select i1 %icmp_ln394, i2 %add_ln37, i2 %i2_load" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 29 'select' 'i' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i2 %select_ln37" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 30 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln43_3 = add i4 %zext_ln43, i4 6" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 31 'add' 'add_ln43_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i4 %add_ln43_3" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 32 'zext' 'zext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln43_3" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 33 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 34 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln37 = store i2 %i, i2 %i2" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 35 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.79>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i4 %indvar_flatten1" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 36 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%select_ln37_1_cast = zext i2 %i" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 37 'zext' 'select_ln37_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i, i2 0" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 38 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%empty = sub i4 %p_shl, i4 %select_ln37_1_cast" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 39 'sub' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 40 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %p_cast" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 41 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%empty_5 = add i4 %empty, i4 2" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 42 'add' 'empty_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast7 = zext i4 %empty_5" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 43 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 %p_cast7" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 44 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 45 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 46 [2/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 46 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i2 %select_ln37" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 47 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.65ns)   --->   "%add_ln43_2 = add i3 %zext_ln43_1, i3 3" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 48 'add' 'add_ln43_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i3 %add_ln43_2" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 49 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln43_2" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 50 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 51 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 52 [1/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 52 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 53 [1/1] (1.56ns)   --->   "%j = add i2 %select_ln37, i2 1" [../../source/lab1/matrixmul.cpp:39]   --->   Operation 53 'add' 'j' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%add_ln37_1 = add i4 %indvar_flatten1_load, i4 1" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 54 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.56ns)   --->   "%icmp_ln39 = icmp_eq  i2 %j, i2 3" [../../source/lab1/matrixmul.cpp:39]   --->   Operation 55 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.73ns)   --->   "%icmp_ln37 = icmp_eq  i4 %indvar_flatten1_load, i4 8" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 56 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln39 = store i2 %j, i2 %j3" [../../source/lab1/matrixmul.cpp:39]   --->   Operation 57 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln37 = store i4 %add_ln37_1, i4 %indvar_flatten1" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 58 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc29, void %for.end31" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 59 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 60 [1/1] (1.73ns)   --->   "%empty_4 = add i4 %empty, i4 1" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 60 'add' 'empty_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast6 = zext i4 %empty_4" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 61 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %p_cast6" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 62 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 63 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 64 [2/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 64 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 65 [1/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 65 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%conv_2 = sext i8 %a_load_2" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 66 'sext' 'conv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i2 %select_ln37" [../../source/lab1/matrixmul.cpp:39]   --->   Operation 67 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln39" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 68 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln43_4 = add i4 %empty, i4 %zext_ln43" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 69 'add' 'add_ln43_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [2/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 70 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 71 [1/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 71 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln43_2 = sext i8 %b_load_2" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 72 'sext' 'sext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [3/3] (1.05ns) (grouped into DSP with root node add_ln43)   --->   "%mul_ln43_1 = mul i16 %sext_ln43_2, i16 %conv_2" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 73 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 74 [1/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 74 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%conv_1 = sext i8 %a_load_1" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 75 'sext' 'conv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 76 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i8 %b_load_1" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 77 'sext' 'sext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/3] (1.05ns) (grouped into DSP with root node add_ln43)   --->   "%mul_ln43_1 = mul i16 %sext_ln43_2, i16 %conv_2" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 78 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [3/3] (1.05ns) (grouped into DSP with root node add_ln43_1)   --->   "%mul_ln43_2 = mul i16 %sext_ln43_1, i16 %conv_1" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 79 'mul' 'mul_ln43_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.27>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%conv = sext i8 %a_load" [../../source/lab1/matrixmul.cpp:37]   --->   Operation 80 'sext' 'conv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i8 %b_load" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 81 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (4.17ns)   --->   "%mul_ln43 = mul i16 %sext_ln43, i16 %conv" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 82 'mul' 'mul_ln43' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln43)   --->   "%mul_ln43_1 = mul i16 %sext_ln43_2, i16 %conv_2" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 83 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [2/3] (1.05ns) (grouped into DSP with root node add_ln43_1)   --->   "%mul_ln43_2 = mul i16 %sext_ln43_1, i16 %conv_1" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 84 'mul' 'mul_ln43_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln43 = add i16 %mul_ln43, i16 %mul_ln43_1" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 85 'add' 'add_ln43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_1)   --->   "%mul_ln43_2 = mul i16 %sext_ln43_1, i16 %conv_1" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 86 'mul' 'mul_ln43_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln43 = add i16 %mul_ln43, i16 %mul_ln43_1" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 87 'add' 'add_ln43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln43_1 = add i16 %add_ln43, i16 %mul_ln43_2" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 88 'add' 'add_ln43_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.42>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i4 %add_ln43_4" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 91 'zext' 'zext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln43_4" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 92 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../source/lab1/matrixmul.cpp:39]   --->   Operation 93 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln43_1 = add i16 %add_ln43, i16 %mul_ln43_2" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 94 'add' 'add_ln43_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln43 = store i16 %add_ln43_1, i4 %res_addr" [../../source/lab1/matrixmul.cpp:43]   --->   Operation 95 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 96 [1/1] (1.58ns)   --->   "%ret_ln47 = ret" [../../source/lab1/matrixmul.cpp:47]   --->   Operation 96 'ret' 'ret_ln47' <Predicate = (icmp_ln37)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten1       (alloca           ) [ 01100000]
i2                    (alloca           ) [ 01000000]
j3                    (alloca           ) [ 01100000]
spectopmodule_ln31    (spectopmodule    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000]
store_ln0             (store            ) [ 00000000]
store_ln0             (store            ) [ 00000000]
store_ln0             (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
icmp_ln394            (phi              ) [ 01000000]
i2_load               (load             ) [ 00000000]
j3_load               (load             ) [ 00000000]
add_ln37              (add              ) [ 00000000]
select_ln37           (select           ) [ 01110000]
i                     (select           ) [ 00100000]
zext_ln43             (zext             ) [ 01110000]
add_ln43_3            (add              ) [ 00000000]
zext_ln43_3           (zext             ) [ 00000000]
b_addr_2              (getelementptr    ) [ 00100000]
store_ln37            (store            ) [ 00000000]
indvar_flatten1_load  (load             ) [ 00000000]
select_ln37_1_cast    (zext             ) [ 00000000]
p_shl                 (bitconcatenate   ) [ 00000000]
empty                 (sub              ) [ 01010000]
p_cast                (zext             ) [ 00000000]
a_addr                (getelementptr    ) [ 01010000]
empty_5               (add              ) [ 00000000]
p_cast7               (zext             ) [ 00000000]
a_addr_2              (getelementptr    ) [ 01010000]
zext_ln43_1           (zext             ) [ 00000000]
add_ln43_2            (add              ) [ 00000000]
zext_ln43_2           (zext             ) [ 00000000]
b_addr_1              (getelementptr    ) [ 01010000]
b_load_2              (load             ) [ 01010000]
j                     (add              ) [ 00000000]
add_ln37_1            (add              ) [ 00000000]
icmp_ln39             (icmp             ) [ 01100000]
icmp_ln37             (icmp             ) [ 01111111]
store_ln39            (store            ) [ 00000000]
store_ln37            (store            ) [ 00000000]
br_ln37               (br               ) [ 01100000]
empty_4               (add              ) [ 00000000]
p_cast6               (zext             ) [ 00000000]
a_addr_1              (getelementptr    ) [ 00101000]
a_load                (load             ) [ 01101100]
a_load_2              (load             ) [ 00000000]
conv_2                (sext             ) [ 01101100]
zext_ln39             (zext             ) [ 00000000]
b_addr                (getelementptr    ) [ 00101000]
add_ln43_4            (add              ) [ 01101111]
b_load_1              (load             ) [ 00101000]
sext_ln43_2           (sext             ) [ 01101100]
a_load_1              (load             ) [ 00000000]
conv_1                (sext             ) [ 01100110]
b_load                (load             ) [ 01000100]
sext_ln43_1           (sext             ) [ 01100110]
conv                  (sext             ) [ 00000000]
sext_ln43             (sext             ) [ 00000000]
mul_ln43              (mul              ) [ 00100010]
mul_ln43_1            (mul              ) [ 00100010]
mul_ln43_2            (mul              ) [ 01000001]
add_ln43              (add              ) [ 01000001]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
zext_ln43_4           (zext             ) [ 00000000]
res_addr              (getelementptr    ) [ 00000000]
specpipeline_ln39     (specpipeline     ) [ 00000000]
add_ln43_1            (add              ) [ 00000000]
store_ln43            (store            ) [ 00000000]
ret_ln47              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="indvar_flatten1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="j3_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_addr_2_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="0"/>
<pin id="82" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="83" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="8" slack="1"/>
<pin id="85" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load_2/1 b_load_1/2 b_load/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="a_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="a_addr_2_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
<pin id="109" dir="1" index="7" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 a_load_2/2 a_load_1/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="b_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="a_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="b_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="2" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="res_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln43_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/7 "/>
</bind>
</comp>

<comp id="149" class="1005" name="icmp_ln394_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln394 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln394_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln394/1 "/>
</bind>
</comp>

<comp id="159" class="1005" name="reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="1"/>
<pin id="161" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_2 b_load_1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i2_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="0"/>
<pin id="181" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j3_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j3_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln37_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln37_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="2" slack="0"/>
<pin id="194" dir="0" index="2" bw="2" slack="0"/>
<pin id="195" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="2" slack="0"/>
<pin id="202" dir="0" index="2" bw="2" slack="0"/>
<pin id="203" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln43_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln43_3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_3/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln43_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_3/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln37_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="indvar_flatten1_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="1"/>
<pin id="229" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten1_load/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln37_1_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="1"/>
<pin id="232" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln37_1_cast/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_shl_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="1"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="empty_5_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_5/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_cast7_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln43_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="1"/>
<pin id="264" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln43_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_2/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln43_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_2/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="j_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="1"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln37_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln39_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="2" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln37_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln39_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="0" index="1" bw="2" slack="1"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln37_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="1"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="empty_4_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_4/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_cast6_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="conv_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_2/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln39_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="2"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln43_4_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="0" index="1" bw="2" slack="2"/>
<pin id="330" dir="1" index="2" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_4/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln43_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_2/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="conv_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_1/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln43_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_1/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="conv_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="2"/>
<pin id="345" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln43_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="mul_ln43_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln43/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln43_4_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="4"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_4/7 "/>
</bind>
</comp>

<comp id="359" class="1007" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="0" index="2" bw="16" slack="0"/>
<pin id="363" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln43_1/3 add_ln43/5 "/>
</bind>
</comp>

<comp id="367" class="1007" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="0" index="2" bw="16" slack="0"/>
<pin id="371" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln43_2/4 add_ln43_1/6 "/>
</bind>
</comp>

<comp id="376" class="1005" name="indvar_flatten1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="i2_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="390" class="1005" name="j3_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j3 "/>
</bind>
</comp>

<comp id="397" class="1005" name="select_ln37_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="1"/>
<pin id="399" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="404" class="1005" name="i_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="1"/>
<pin id="406" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="410" class="1005" name="zext_ln43_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="2"/>
<pin id="412" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln43 "/>
</bind>
</comp>

<comp id="415" class="1005" name="b_addr_2_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="empty_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="1"/>
<pin id="422" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="426" class="1005" name="a_addr_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="1"/>
<pin id="428" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="431" class="1005" name="a_addr_2_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="1"/>
<pin id="433" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="b_addr_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="1"/>
<pin id="438" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="icmp_ln39_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln37_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="450" class="1005" name="a_addr_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="1"/>
<pin id="452" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="455" class="1005" name="a_load_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="2"/>
<pin id="457" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="460" class="1005" name="conv_2_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="1"/>
<pin id="462" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="b_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="1"/>
<pin id="467" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="add_ln43_4_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="4"/>
<pin id="472" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="add_ln43_4 "/>
</bind>
</comp>

<comp id="475" class="1005" name="sext_ln43_2_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="1"/>
<pin id="477" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_2 "/>
</bind>
</comp>

<comp id="480" class="1005" name="conv_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="1"/>
<pin id="482" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="b_load_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="1"/>
<pin id="487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="490" class="1005" name="sext_ln43_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="mul_ln43_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="1"/>
<pin id="497" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln43 "/>
</bind>
</comp>

<comp id="500" class="1005" name="add_ln43_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="1"/>
<pin id="502" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="86"><net_src comp="70" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="87" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="111"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="77" pin="7"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="77" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="152" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="182" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="204"><net_src comp="152" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="185" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="179" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="191" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="226"><net_src comp="199" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="230" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="255"><net_src comp="240" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="227" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="276" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="227" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="276" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="281" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="42" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="322"><net_src comp="101" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="334"><net_src comp="159" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="101" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="159" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="343" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="355" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="364"><net_src comp="331" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="319" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="349" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="339" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="335" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="359" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="375"><net_src comp="367" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="379"><net_src comp="58" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="386"><net_src comp="62" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="393"><net_src comp="66" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="400"><net_src comp="191" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="407"><net_src comp="199" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="413"><net_src comp="207" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="418"><net_src comp="70" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="423"><net_src comp="240" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="429"><net_src comp="87" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="434"><net_src comp="94" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="439"><net_src comp="112" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="444"><net_src comp="287" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="449"><net_src comp="293" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="120" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="458"><net_src comp="101" pin="7"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="463"><net_src comp="319" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="468"><net_src comp="128" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="473"><net_src comp="327" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="478"><net_src comp="331" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="483"><net_src comp="335" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="488"><net_src comp="77" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="493"><net_src comp="339" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="498"><net_src comp="349" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="503"><net_src comp="359" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="367" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {7 }
 - Input state : 
	Port: matrixmul : a | {2 3 4 }
	Port: matrixmul : b | {1 2 3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln394 : 1
		i2_load : 1
		j3_load : 1
		add_ln37 : 2
		select_ln37 : 2
		i : 3
		zext_ln43 : 3
		add_ln43_3 : 4
		zext_ln43_3 : 5
		b_addr_2 : 6
		b_load_2 : 7
		store_ln37 : 4
	State 2
		empty : 1
		p_cast : 2
		a_addr : 3
		empty_5 : 2
		p_cast7 : 3
		a_addr_2 : 4
		a_load : 4
		a_load_2 : 5
		add_ln43_2 : 1
		zext_ln43_2 : 2
		b_addr_1 : 3
		b_load_1 : 4
		add_ln37_1 : 1
		icmp_ln39 : 1
		icmp_ln37 : 1
		store_ln39 : 1
		store_ln37 : 2
		br_ln37 : 2
	State 3
		p_cast6 : 1
		a_addr_1 : 2
		a_load_1 : 3
		conv_2 : 1
		b_addr : 1
		b_load : 2
		mul_ln43_1 : 2
	State 4
		conv_1 : 1
		mul_ln43_2 : 2
	State 5
		mul_ln43 : 1
		add_ln43 : 2
	State 6
		add_ln43_1 : 1
	State 7
		res_addr : 1
		store_ln43 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln37_fu_185      |    0    |    0    |    10   |
|          |     add_ln43_3_fu_211     |    0    |    0    |    13   |
|          |       empty_5_fu_251      |    0    |    0    |    13   |
|    add   |     add_ln43_2_fu_265     |    0    |    0    |    11   |
|          |          j_fu_276         |    0    |    0    |    10   |
|          |     add_ln37_1_fu_281     |    0    |    0    |    13   |
|          |       empty_4_fu_309      |    0    |    0    |    13   |
|          |     add_ln43_4_fu_327     |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln43_fu_349      |    0    |    0    |    41   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln39_fu_287     |    0    |    0    |    10   |
|          |      icmp_ln37_fu_293     |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|    sub   |        empty_fu_240       |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|  select  |     select_ln37_fu_191    |    0    |    0    |    2    |
|          |          i_fu_199         |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_359        |    1    |    0    |    0    |
|          |         grp_fu_367        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln43_fu_207     |    0    |    0    |    0    |
|          |     zext_ln43_3_fu_217    |    0    |    0    |    0    |
|          | select_ln37_1_cast_fu_230 |    0    |    0    |    0    |
|          |       p_cast_fu_246       |    0    |    0    |    0    |
|   zext   |       p_cast7_fu_257      |    0    |    0    |    0    |
|          |     zext_ln43_1_fu_262    |    0    |    0    |    0    |
|          |     zext_ln43_2_fu_271    |    0    |    0    |    0    |
|          |       p_cast6_fu_314      |    0    |    0    |    0    |
|          |      zext_ln39_fu_323     |    0    |    0    |    0    |
|          |     zext_ln43_4_fu_355    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        p_shl_fu_233       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       conv_2_fu_319       |    0    |    0    |    0    |
|          |     sext_ln43_2_fu_331    |    0    |    0    |    0    |
|   sext   |       conv_1_fu_335       |    0    |    0    |    0    |
|          |     sext_ln43_1_fu_339    |    0    |    0    |    0    |
|          |        conv_fu_343        |    0    |    0    |    0    |
|          |      sext_ln43_fu_346     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   177   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    a_addr_1_reg_450   |    4   |
|    a_addr_2_reg_431   |    4   |
|     a_addr_reg_426    |    4   |
|     a_load_reg_455    |    8   |
|   add_ln43_4_reg_470  |    4   |
|    add_ln43_reg_500   |   16   |
|    b_addr_1_reg_436   |    4   |
|    b_addr_2_reg_415   |    4   |
|     b_addr_reg_465    |    4   |
|     b_load_reg_485    |    8   |
|     conv_1_reg_480    |   16   |
|     conv_2_reg_460    |   16   |
|     empty_reg_420     |    4   |
|       i2_reg_383      |    2   |
|       i_reg_404       |    2   |
|   icmp_ln37_reg_446   |    1   |
|   icmp_ln394_reg_149  |    1   |
|   icmp_ln39_reg_441   |    1   |
|indvar_flatten1_reg_376|    4   |
|       j3_reg_390      |    2   |
|    mul_ln43_reg_495   |   16   |
|        reg_159        |    8   |
|  select_ln37_reg_397  |    2   |
|  sext_ln43_1_reg_490  |   16   |
|  sext_ln43_2_reg_475  |   16   |
|   zext_ln43_reg_410   |    4   |
+-----------------------+--------+
|         Total         |   171  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_77 |  p0  |   4  |   4  |   16   ||    0    ||    20   |
|  grp_access_fu_77 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_101 |  p0  |   4  |   4  |   16   ||    0    ||    20   |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|      reg_159      |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_359    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_359    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_367    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_367    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   128  || 15.0078 ||    0    ||   113   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   177  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   113  |
|  Register |    -   |    -   |   171  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   15   |   171  |   290  |
+-----------+--------+--------+--------+--------+
