$date
	Sat Nov 18 18:30:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comp4bit_tb $end
$var wire 1 ! eq $end
$var wire 1 " gt $end
$var wire 1 # lt $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ! eq $end
$var wire 1 ( eq1 $end
$var wire 1 ) eq2 $end
$var wire 1 " gt $end
$var wire 1 * gt1 $end
$var wire 1 + gt2 $end
$var wire 1 # lt $end
$var wire 1 , lt1 $end
$var wire 1 - lt2 $end
$scope module stg0 $end
$var wire 2 . a [1:0] $end
$var wire 2 / b [1:0] $end
$var wire 1 ( eq $end
$var wire 1 * gt $end
$var wire 2 0 i [1:0] $end
$var wire 1 , lt $end
$upscope $end
$scope module stg1 $end
$var wire 2 1 a [1:0] $end
$var wire 2 2 b [1:0] $end
$var wire 1 ) eq $end
$var wire 1 + gt $end
$var wire 2 3 i [1:0] $end
$var wire 1 - lt $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 3
b11 2
b0 1
b0 0
b11 /
b0 .
1-
1,
0+
0*
0)
0(
b1111 '
b0 &
b1111 %
b0 $
1#
0"
0!
$end
#20
0,
1(
b11 0
b1 /
b1 .
b1101 %
b1101 '
b1 $
b1 &
#40
1,
0(
b10 3
b10 0
0*
b11 /
b1 2
b10 .
b111 %
b111 '
b10 $
b10 &
#60
0,
1*
b1 3
b1 0
b1 /
b10 2
b11 .
b1001 %
b1001 '
b11 $
b11 &
#80
0-
0#
0,
1"
1+
b10 0
1*
b0 /
b0 2
b1 .
b10 1
b0 %
b0 '
b1001 $
b1001 &
#100
