|DLX_test
ADC_CLK_10 => uart_pll:pll_for_uart.inclk0
MAX10_CLK1_50 => speed_up_pll:I_am_speed.inclk0
MAX10_CLK1_50 => decimal_wr.CLK
MAX10_CLK1_50 => neg_sign_wr_stack.CLK
MAX10_CLK1_50 => div_wr_to_stack.CLK
MAX10_CLK1_50 => stack_rd.CLK
MAX10_CLK1_50 => stack_wr.CLK
MAX10_CLK1_50 => s_div_num_valid.CLK
MAX10_CLK1_50 => sig_conv[0].CLK
MAX10_CLK1_50 => sig_conv[1].CLK
MAX10_CLK1_50 => sig_conv[2].CLK
MAX10_CLK1_50 => sig_conv[3].CLK
MAX10_CLK1_50 => sig_conv[4].CLK
MAX10_CLK1_50 => sig_conv[5].CLK
MAX10_CLK1_50 => sig_conv[6].CLK
MAX10_CLK1_50 => sig_conv[7].CLK
MAX10_CLK1_50 => sig_conv[8].CLK
MAX10_CLK1_50 => sig_conv[9].CLK
MAX10_CLK1_50 => sig_conv[10].CLK
MAX10_CLK1_50 => sig_conv[11].CLK
MAX10_CLK1_50 => sig_conv[12].CLK
MAX10_CLK1_50 => sig_conv[13].CLK
MAX10_CLK1_50 => sig_conv[14].CLK
MAX10_CLK1_50 => sig_conv[15].CLK
MAX10_CLK1_50 => sig_conv[16].CLK
MAX10_CLK1_50 => sig_conv[17].CLK
MAX10_CLK1_50 => sig_conv[18].CLK
MAX10_CLK1_50 => sig_conv[19].CLK
MAX10_CLK1_50 => sig_conv[20].CLK
MAX10_CLK1_50 => sig_conv[21].CLK
MAX10_CLK1_50 => sig_conv[22].CLK
MAX10_CLK1_50 => sig_conv[23].CLK
MAX10_CLK1_50 => sig_conv[24].CLK
MAX10_CLK1_50 => sig_conv[25].CLK
MAX10_CLK1_50 => sig_conv[26].CLK
MAX10_CLK1_50 => sig_conv[27].CLK
MAX10_CLK1_50 => sig_conv[28].CLK
MAX10_CLK1_50 => sig_conv[29].CLK
MAX10_CLK1_50 => sig_conv[30].CLK
MAX10_CLK1_50 => sig_conv[31].CLK
MAX10_CLK1_50 => sig_conv[32].CLK
MAX10_CLK1_50 => sig_conv[33].CLK
MAX10_CLK1_50 => sig_conv[34].CLK
MAX10_CLK1_50 => sig_conv[35].CLK
MAX10_CLK1_50 => sig_conv[36].CLK
MAX10_CLK1_50 => sig_conv[37].CLK
MAX10_CLK1_50 => sig_conv[38].CLK
MAX10_CLK1_50 => sig_conv[39].CLK
MAX10_CLK1_50 => sig_conv[40].CLK
MAX10_CLK1_50 => sig_conv[41].CLK
MAX10_CLK1_50 => sig_conv[42].CLK
MAX10_CLK1_50 => sig_conv[43].CLK
MAX10_CLK1_50 => sig_conv[44].CLK
MAX10_CLK1_50 => sig_conv[45].CLK
MAX10_CLK1_50 => sig_conv[46].CLK
MAX10_CLK1_50 => sig_conv[47].CLK
MAX10_CLK1_50 => sig_conv[48].CLK
MAX10_CLK1_50 => sig_conv[49].CLK
MAX10_CLK1_50 => sig_conv[50].CLK
MAX10_CLK1_50 => sig_conv[51].CLK
MAX10_CLK1_50 => sig_conv[52].CLK
MAX10_CLK1_50 => sig_conv[53].CLK
MAX10_CLK1_50 => sig_conv[54].CLK
MAX10_CLK1_50 => sig_conv[55].CLK
MAX10_CLK1_50 => sig_conv[56].CLK
MAX10_CLK1_50 => sig_conv[57].CLK
MAX10_CLK1_50 => sig_conv[58].CLK
MAX10_CLK1_50 => sig_conv[59].CLK
MAX10_CLK1_50 => sig_conv[60].CLK
MAX10_CLK1_50 => sig_conv[61].CLK
MAX10_CLK1_50 => sig_conv[62].CLK
MAX10_CLK1_50 => sig_conv[63].CLK
MAX10_CLK1_50 => div_wait_cnt[0].CLK
MAX10_CLK1_50 => div_wait_cnt[1].CLK
MAX10_CLK1_50 => div_wait_cnt[2].CLK
MAX10_CLK1_50 => storred_char[0].CLK
MAX10_CLK1_50 => storred_char[1].CLK
MAX10_CLK1_50 => storred_char[2].CLK
MAX10_CLK1_50 => storred_char[3].CLK
MAX10_CLK1_50 => storred_char[4].CLK
MAX10_CLK1_50 => storred_char[5].CLK
MAX10_CLK1_50 => storred_char[6].CLK
MAX10_CLK1_50 => storred_char[7].CLK
MAX10_CLK1_50 => storred_char_valid.CLK
MAX10_CLK1_50 => storred_num[0].CLK
MAX10_CLK1_50 => storred_num[1].CLK
MAX10_CLK1_50 => storred_num[2].CLK
MAX10_CLK1_50 => storred_num[3].CLK
MAX10_CLK1_50 => storred_num[4].CLK
MAX10_CLK1_50 => storred_num[5].CLK
MAX10_CLK1_50 => storred_num[6].CLK
MAX10_CLK1_50 => storred_num[7].CLK
MAX10_CLK1_50 => storred_num[8].CLK
MAX10_CLK1_50 => storred_num[9].CLK
MAX10_CLK1_50 => storred_num[10].CLK
MAX10_CLK1_50 => storred_num[11].CLK
MAX10_CLK1_50 => storred_num[12].CLK
MAX10_CLK1_50 => storred_num[13].CLK
MAX10_CLK1_50 => storred_num[14].CLK
MAX10_CLK1_50 => storred_num[15].CLK
MAX10_CLK1_50 => storred_num[16].CLK
MAX10_CLK1_50 => storred_num[17].CLK
MAX10_CLK1_50 => storred_num[18].CLK
MAX10_CLK1_50 => storred_num[19].CLK
MAX10_CLK1_50 => storred_num[20].CLK
MAX10_CLK1_50 => storred_num[21].CLK
MAX10_CLK1_50 => storred_num[22].CLK
MAX10_CLK1_50 => storred_num[23].CLK
MAX10_CLK1_50 => storred_num[24].CLK
MAX10_CLK1_50 => storred_num[25].CLK
MAX10_CLK1_50 => storred_num[26].CLK
MAX10_CLK1_50 => storred_num[27].CLK
MAX10_CLK1_50 => storred_num[28].CLK
MAX10_CLK1_50 => storred_num[29].CLK
MAX10_CLK1_50 => storred_num[30].CLK
MAX10_CLK1_50 => storred_num[31].CLK
MAX10_CLK1_50 => storred_num[32].CLK
MAX10_CLK1_50 => storred_num[33].CLK
MAX10_CLK1_50 => storred_num[34].CLK
MAX10_CLK1_50 => storred_num[35].CLK
MAX10_CLK1_50 => storred_num[36].CLK
MAX10_CLK1_50 => storred_num[37].CLK
MAX10_CLK1_50 => storred_num[38].CLK
MAX10_CLK1_50 => storred_num[39].CLK
MAX10_CLK1_50 => storred_num[40].CLK
MAX10_CLK1_50 => storred_num[41].CLK
MAX10_CLK1_50 => storred_num[42].CLK
MAX10_CLK1_50 => storred_num[43].CLK
MAX10_CLK1_50 => storred_num[44].CLK
MAX10_CLK1_50 => storred_num[45].CLK
MAX10_CLK1_50 => storred_num[46].CLK
MAX10_CLK1_50 => storred_num[47].CLK
MAX10_CLK1_50 => storred_num[48].CLK
MAX10_CLK1_50 => storred_num[49].CLK
MAX10_CLK1_50 => storred_num[50].CLK
MAX10_CLK1_50 => storred_num[51].CLK
MAX10_CLK1_50 => storred_num[52].CLK
MAX10_CLK1_50 => storred_num[53].CLK
MAX10_CLK1_50 => storred_num[54].CLK
MAX10_CLK1_50 => storred_num[55].CLK
MAX10_CLK1_50 => storred_num[56].CLK
MAX10_CLK1_50 => storred_num[57].CLK
MAX10_CLK1_50 => storred_num[58].CLK
MAX10_CLK1_50 => storred_num[59].CLK
MAX10_CLK1_50 => storred_num[60].CLK
MAX10_CLK1_50 => storred_num[61].CLK
MAX10_CLK1_50 => storred_num[62].CLK
MAX10_CLK1_50 => storred_num[63].CLK
MAX10_CLK1_50 => u_div_num_valid.CLK
MAX10_CLK1_50 => mult_in[0].CLK
MAX10_CLK1_50 => mult_in[1].CLK
MAX10_CLK1_50 => mult_in[2].CLK
MAX10_CLK1_50 => mult_in[3].CLK
MAX10_CLK1_50 => mult_in[4].CLK
MAX10_CLK1_50 => mult_in[5].CLK
MAX10_CLK1_50 => mult_in[6].CLK
MAX10_CLK1_50 => mult_in[7].CLK
MAX10_CLK1_50 => mult_in[8].CLK
MAX10_CLK1_50 => mult_in[9].CLK
MAX10_CLK1_50 => mult_in[10].CLK
MAX10_CLK1_50 => mult_in[11].CLK
MAX10_CLK1_50 => mult_in[12].CLK
MAX10_CLK1_50 => mult_in[13].CLK
MAX10_CLK1_50 => mult_in[14].CLK
MAX10_CLK1_50 => mult_in[15].CLK
MAX10_CLK1_50 => mult_in[16].CLK
MAX10_CLK1_50 => mult_in[17].CLK
MAX10_CLK1_50 => mult_in[18].CLK
MAX10_CLK1_50 => mult_in[19].CLK
MAX10_CLK1_50 => mult_in[20].CLK
MAX10_CLK1_50 => mult_in[21].CLK
MAX10_CLK1_50 => mult_in[22].CLK
MAX10_CLK1_50 => mult_in[23].CLK
MAX10_CLK1_50 => mult_in[24].CLK
MAX10_CLK1_50 => mult_in[25].CLK
MAX10_CLK1_50 => mult_in[26].CLK
MAX10_CLK1_50 => mult_in[27].CLK
MAX10_CLK1_50 => prev_rx_read_value[0].CLK
MAX10_CLK1_50 => prev_rx_read_value[1].CLK
MAX10_CLK1_50 => prev_rx_read_value[2].CLK
MAX10_CLK1_50 => prev_rx_read_value[3].CLK
MAX10_CLK1_50 => prev_rx_read_value[4].CLK
MAX10_CLK1_50 => prev_rx_read_value[5].CLK
MAX10_CLK1_50 => prev_rx_read_value[6].CLK
MAX10_CLK1_50 => prev_rx_read_value[7].CLK
MAX10_CLK1_50 => prev_rx_read_value[8].CLK
MAX10_CLK1_50 => prev_rx_read_value[9].CLK
MAX10_CLK1_50 => prev_rx_read_value[10].CLK
MAX10_CLK1_50 => prev_rx_read_value[11].CLK
MAX10_CLK1_50 => prev_rx_read_value[12].CLK
MAX10_CLK1_50 => prev_rx_read_value[13].CLK
MAX10_CLK1_50 => prev_rx_read_value[14].CLK
MAX10_CLK1_50 => prev_rx_read_value[15].CLK
MAX10_CLK1_50 => prev_rx_read_value[16].CLK
MAX10_CLK1_50 => prev_rx_read_value[17].CLK
MAX10_CLK1_50 => prev_rx_read_value[18].CLK
MAX10_CLK1_50 => prev_rx_read_value[19].CLK
MAX10_CLK1_50 => prev_rx_read_value[20].CLK
MAX10_CLK1_50 => prev_rx_read_value[21].CLK
MAX10_CLK1_50 => prev_rx_read_value[22].CLK
MAX10_CLK1_50 => prev_rx_read_value[23].CLK
MAX10_CLK1_50 => prev_rx_read_value[24].CLK
MAX10_CLK1_50 => prev_rx_read_value[25].CLK
MAX10_CLK1_50 => prev_rx_read_value[26].CLK
MAX10_CLK1_50 => prev_rx_read_value[27].CLK
MAX10_CLK1_50 => prev_rx_read_value[28].CLK
MAX10_CLK1_50 => prev_rx_read_value[29].CLK
MAX10_CLK1_50 => prev_rx_read_value[30].CLK
MAX10_CLK1_50 => prev_rx_read_value[31].CLK
MAX10_CLK1_50 => rx_read_value[0].CLK
MAX10_CLK1_50 => rx_read_value[1].CLK
MAX10_CLK1_50 => rx_read_value[2].CLK
MAX10_CLK1_50 => rx_read_value[3].CLK
MAX10_CLK1_50 => rx_read_value[4].CLK
MAX10_CLK1_50 => rx_read_value[5].CLK
MAX10_CLK1_50 => rx_read_value[6].CLK
MAX10_CLK1_50 => rx_read_value[7].CLK
MAX10_CLK1_50 => rx_read_value[8].CLK
MAX10_CLK1_50 => rx_read_value[9].CLK
MAX10_CLK1_50 => rx_read_value[10].CLK
MAX10_CLK1_50 => rx_read_value[11].CLK
MAX10_CLK1_50 => rx_read_value[12].CLK
MAX10_CLK1_50 => rx_read_value[13].CLK
MAX10_CLK1_50 => rx_read_value[14].CLK
MAX10_CLK1_50 => rx_read_value[15].CLK
MAX10_CLK1_50 => rx_read_value[16].CLK
MAX10_CLK1_50 => rx_read_value[17].CLK
MAX10_CLK1_50 => rx_read_value[18].CLK
MAX10_CLK1_50 => rx_read_value[19].CLK
MAX10_CLK1_50 => rx_read_value[20].CLK
MAX10_CLK1_50 => rx_read_value[21].CLK
MAX10_CLK1_50 => rx_read_value[22].CLK
MAX10_CLK1_50 => rx_read_value[23].CLK
MAX10_CLK1_50 => rx_read_value[24].CLK
MAX10_CLK1_50 => rx_read_value[25].CLK
MAX10_CLK1_50 => rx_read_value[26].CLK
MAX10_CLK1_50 => rx_read_value[27].CLK
MAX10_CLK1_50 => rx_read_value[28].CLK
MAX10_CLK1_50 => rx_read_value[29].CLK
MAX10_CLK1_50 => rx_read_value[30].CLK
MAX10_CLK1_50 => rx_read_value[31].CLK
MAX10_CLK1_50 => neg_sign_flag.CLK
MAX10_CLK1_50 => rx_fifo:fifo_rx.rdclk
MAX10_CLK1_50 => multiplier:multy.clock
MAX10_CLK1_50 => clk_cross_fifo:receiving_cracka.wrclk
MAX10_CLK1_50 => tx_fifo:fifo_tx.wrclk
MAX10_CLK1_50 => clk_cross_fifo:unsigned_fifo.rdclk
MAX10_CLK1_50 => divider:us_div.clock
MAX10_CLK1_50 => stack:Stacked.clk
MAX10_CLK1_50 => dec_state~9.DATAIN
MAX10_CLK1_50 => rx_conv_state~8.DATAIN
MAX10_CLK2_50 => ~NO_FANOUT~
HEX0[0] << Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] << Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] << Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] << Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] << Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] << Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] << Mux0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[7] << <VCC>
HEX1[0] << Mux13.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] << Mux12.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] << Mux11.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] << Mux10.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] << Mux9.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] << Mux8.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] << Mux7.DB_MAX_OUTPUT_PORT_TYPE
HEX1[7] << <VCC>
HEX2[0] << Mux20.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] << Mux19.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] << Mux18.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] << Mux17.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] << Mux16.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] << Mux15.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] << Mux14.DB_MAX_OUTPUT_PORT_TYPE
HEX2[7] << <GND>
HEX3[0] << Mux27.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] << Mux26.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] << Mux25.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] << Mux24.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] << Mux23.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] << Mux22.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] << Mux21.DB_MAX_OUTPUT_PORT_TYPE
HEX3[7] << <VCC>
HEX4[0] << Mux34.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] << Mux33.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] << Mux32.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] << Mux31.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] << Mux30.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] << Mux29.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] << Mux28.DB_MAX_OUTPUT_PORT_TYPE
HEX4[7] << <GND>
HEX5[0] << Mux41.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] << Mux40.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] << Mux39.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] << Mux38.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] << Mux37.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] << Mux36.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] << Mux35.DB_MAX_OUTPUT_PORT_TYPE
HEX5[7] << <VCC>
KEY[0] => ~NO_FANOUT~
KEY[1] => speed_up_pll:I_am_speed.areset
KEY[1] => uart_pll:pll_for_uart.areset
RX => uart_rx:rx_side.rx_wire
TX << uart_tx:tx_side.tx_wire


|DLX_test|speed_up_pll:I_am_speed
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|DLX_test|speed_up_pll:I_am_speed|altpll:altpll_component
inclk[0] => speed_up_pll_altpll:auto_generated.inclk[0]
inclk[1] => speed_up_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => speed_up_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= speed_up_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DLX_test|speed_up_pll:I_am_speed|altpll:altpll_component|speed_up_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|uart_pll:pll_for_uart
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
locked <= altpll:altpll_component.locked


|DLX_test|uart_pll:pll_for_uart|altpll:altpll_component
inclk[0] => uart_pll_altpll:auto_generated.inclk[0]
inclk[1] => uart_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => uart_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= uart_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DLX_test|uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|uart_rx:rx_side
clk => shift[1].CLK
clk => shift[2].CLK
clk => shift[3].CLK
clk => shift[4].CLK
clk => shift[5].CLK
clk => shift[6].CLK
clk => shift[7].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => sample_data[0].CLK
clk => sample_data[1].CLK
clk => sample_data[2].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => bit_cnt[4].CLK
clk => bit_cnt[5].CLK
clk => bit_cnt[6].CLK
clk => bit_cnt[7].CLK
clk => bit_cnt[8].CLK
clk => bit_cnt[9].CLK
clk => bit_cnt[10].CLK
clk => bit_cnt[11].CLK
clk => bit_cnt[12].CLK
clk => bit_cnt[13].CLK
clk => bit_cnt[14].CLK
clk => bit_cnt[15].CLK
clk => bit_cnt[16].CLK
clk => bit_cnt[17].CLK
clk => bit_cnt[18].CLK
clk => bit_cnt[19].CLK
clk => bit_cnt[20].CLK
clk => bit_cnt[21].CLK
clk => bit_cnt[22].CLK
clk => bit_cnt[23].CLK
clk => bit_cnt[24].CLK
clk => bit_cnt[25].CLK
clk => bit_cnt[26].CLK
clk => bit_cnt[27].CLK
clk => bit_cnt[28].CLK
clk => bit_cnt[29].CLK
clk => bit_cnt[30].CLK
clk => bit_cnt[31].CLK
clk => sample_cnt[0].CLK
clk => sample_cnt[1].CLK
clk => sample_cnt[2].CLK
clk => sample_cnt[3].CLK
clk => sample_cnt[4].CLK
clk => sample_cnt[5].CLK
clk => sample_cnt[6].CLK
clk => sample_cnt[7].CLK
clk => sample_cnt[8].CLK
clk => sample_cnt[9].CLK
clk => sample_cnt[10].CLK
clk => sample_cnt[11].CLK
clk => sample_cnt[12].CLK
clk => sample_cnt[13].CLK
clk => sample_cnt[14].CLK
clk => sample_cnt[15].CLK
clk => sample_cnt[16].CLK
clk => sample_cnt[17].CLK
clk => sample_cnt[18].CLK
clk => sample_cnt[19].CLK
clk => sample_cnt[20].CLK
clk => sample_cnt[21].CLK
clk => sample_cnt[22].CLK
clk => sample_cnt[23].CLK
clk => sample_cnt[24].CLK
clk => sample_cnt[25].CLK
clk => sample_cnt[26].CLK
clk => sample_cnt[27].CLK
clk => sample_cnt[28].CLK
clk => sample_cnt[29].CLK
clk => sample_cnt[30].CLK
clk => sample_cnt[31].CLK
clk => write_out~reg0.CLK
clk => rx_state~4.DATAIN
rst => rx_state.OUTPUTSELECT
rst => rx_state.OUTPUTSELECT
rst => rx_state.OUTPUTSELECT
rst => rx_state.OUTPUTSELECT
rst => rx_state.OUTPUTSELECT
rst => rx_state.OUTPUTSELECT
rst => shift[3].ENA
rst => shift[2].ENA
rst => shift[1].ENA
rst => shift[4].ENA
rst => shift[5].ENA
rst => shift[6].ENA
rst => shift[7].ENA
rst => data_out[0]~reg0.ENA
rst => data_out[1]~reg0.ENA
rst => data_out[2]~reg0.ENA
rst => data_out[3]~reg0.ENA
rst => data_out[4]~reg0.ENA
rst => data_out[5]~reg0.ENA
rst => data_out[6]~reg0.ENA
rst => data_out[7]~reg0.ENA
rst => sample_data[0].ENA
rst => sample_data[1].ENA
rst => sample_data[2].ENA
rst => bit_cnt[0].ENA
rst => bit_cnt[1].ENA
rst => bit_cnt[2].ENA
rst => bit_cnt[3].ENA
rst => bit_cnt[4].ENA
rst => bit_cnt[5].ENA
rst => bit_cnt[6].ENA
rst => bit_cnt[7].ENA
rst => bit_cnt[8].ENA
rst => bit_cnt[9].ENA
rst => bit_cnt[10].ENA
rst => bit_cnt[11].ENA
rst => bit_cnt[12].ENA
rst => bit_cnt[13].ENA
rst => bit_cnt[14].ENA
rst => bit_cnt[15].ENA
rst => bit_cnt[16].ENA
rst => bit_cnt[17].ENA
rst => bit_cnt[18].ENA
rst => bit_cnt[19].ENA
rst => bit_cnt[20].ENA
rst => bit_cnt[21].ENA
rst => bit_cnt[22].ENA
rst => bit_cnt[23].ENA
rst => bit_cnt[24].ENA
rst => bit_cnt[25].ENA
rst => bit_cnt[26].ENA
rst => bit_cnt[27].ENA
rst => bit_cnt[28].ENA
rst => bit_cnt[29].ENA
rst => bit_cnt[30].ENA
rst => bit_cnt[31].ENA
rst => sample_cnt[0].ENA
rst => sample_cnt[1].ENA
rst => sample_cnt[2].ENA
rst => sample_cnt[3].ENA
rst => sample_cnt[4].ENA
rst => sample_cnt[5].ENA
rst => sample_cnt[6].ENA
rst => sample_cnt[7].ENA
rst => sample_cnt[8].ENA
rst => sample_cnt[9].ENA
rst => sample_cnt[10].ENA
rst => sample_cnt[11].ENA
rst => sample_cnt[12].ENA
rst => sample_cnt[13].ENA
rst => sample_cnt[14].ENA
rst => sample_cnt[15].ENA
rst => sample_cnt[16].ENA
rst => sample_cnt[17].ENA
rst => sample_cnt[18].ENA
rst => sample_cnt[19].ENA
rst => sample_cnt[20].ENA
rst => sample_cnt[21].ENA
rst => sample_cnt[22].ENA
rst => sample_cnt[23].ENA
rst => sample_cnt[24].ENA
rst => sample_cnt[25].ENA
rst => sample_cnt[26].ENA
rst => sample_cnt[27].ENA
rst => sample_cnt[28].ENA
rst => sample_cnt[29].ENA
rst => sample_cnt[30].ENA
rst => sample_cnt[31].ENA
rst => write_out~reg0.ENA
rx_wire => sample_data.DATAB
rx_wire => rx_state.OUTPUTSELECT
rx_wire => rx_state.OUTPUTSELECT
rx_wire => rx_state.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => sample_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
rx_wire => bit_cnt.OUTPUTSELECT
fifo_ready => ~NO_FANOUT~
write_out <= write_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|rx_fifo:fifo_rx
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw[0]
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw[1]
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw[2]
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw[3]
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw[4]
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw[5]
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw[6]
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw[7]


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component
data[0] => dcfifo_qjj1:auto_generated.data[0]
data[1] => dcfifo_qjj1:auto_generated.data[1]
data[2] => dcfifo_qjj1:auto_generated.data[2]
data[3] => dcfifo_qjj1:auto_generated.data[3]
data[4] => dcfifo_qjj1:auto_generated.data[4]
data[5] => dcfifo_qjj1:auto_generated.data[5]
data[6] => dcfifo_qjj1:auto_generated.data[6]
data[7] => dcfifo_qjj1:auto_generated.data[7]
q[0] <= dcfifo_qjj1:auto_generated.q[0]
q[1] <= dcfifo_qjj1:auto_generated.q[1]
q[2] <= dcfifo_qjj1:auto_generated.q[2]
q[3] <= dcfifo_qjj1:auto_generated.q[3]
q[4] <= dcfifo_qjj1:auto_generated.q[4]
q[5] <= dcfifo_qjj1:auto_generated.q[5]
q[6] <= dcfifo_qjj1:auto_generated.q[6]
q[7] <= dcfifo_qjj1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_qjj1:auto_generated.rdclk
rdreq => dcfifo_qjj1:auto_generated.rdreq
wrclk => dcfifo_qjj1:auto_generated.wrclk
wrreq => dcfifo_qjj1:auto_generated.wrreq
aclr => dcfifo_qjj1:auto_generated.aclr
rdempty <= dcfifo_qjj1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_qjj1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= dcfifo_qjj1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_qjj1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_qjj1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_qjj1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_qjj1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_qjj1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_qjj1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_qjj1:auto_generated.wrusedw[7]


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated
aclr => a_graycounter_jg6:rdptr_g1p.aclr
aclr => a_graycounter_fub:wrptr_g1p.aclr
aclr => altsyncram_e761:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_e761:fifo_ram.data_a[0]
data[1] => altsyncram_e761:fifo_ram.data_a[1]
data[2] => altsyncram_e761:fifo_ram.data_a[2]
data[3] => altsyncram_e761:fifo_ram.data_a[3]
data[4] => altsyncram_e761:fifo_ram.data_a[4]
data[5] => altsyncram_e761:fifo_ram.data_a[5]
data[6] => altsyncram_e761:fifo_ram.data_a[6]
data[7] => altsyncram_e761:fifo_ram.data_a[7]
q[0] <= altsyncram_e761:fifo_ram.q_b[0]
q[1] <= altsyncram_e761:fifo_ram.q_b[1]
q[2] <= altsyncram_e761:fifo_ram.q_b[2]
q[3] <= altsyncram_e761:fifo_ram.q_b[3]
q[4] <= altsyncram_e761:fifo_ram.q_b[4]
q[5] <= altsyncram_e761:fifo_ram.q_b[5]
q[6] <= altsyncram_e761:fifo_ram.q_b[6]
q[7] <= altsyncram_e761:fifo_ram.q_b[7]
rdclk => a_graycounter_jg6:rdptr_g1p.clock
rdclk => altsyncram_e761:fifo_ram.clock1
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_fub:wrptr_g1p.clock
wrclk => altsyncram_e761:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_1ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_gray2bin_kra:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_gray2bin_kra:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe12.clock
clrn => dffpipe_hd9:dffpipe12.clrn
d[0] => dffpipe_hd9:dffpipe12.d[0]
d[1] => dffpipe_hd9:dffpipe12.d[1]
d[2] => dffpipe_hd9:dffpipe12.d[2]
d[3] => dffpipe_hd9:dffpipe12.d[3]
d[4] => dffpipe_hd9:dffpipe12.d[4]
d[5] => dffpipe_hd9:dffpipe12.d[5]
d[6] => dffpipe_hd9:dffpipe12.d[6]
d[7] => dffpipe_hd9:dffpipe12.d[7]
d[8] => dffpipe_hd9:dffpipe12.d[8]
q[0] <= dffpipe_hd9:dffpipe12.q[0]
q[1] <= dffpipe_hd9:dffpipe12.q[1]
q[2] <= dffpipe_hd9:dffpipe12.q[2]
q[3] <= dffpipe_hd9:dffpipe12.q[3]
q[4] <= dffpipe_hd9:dffpipe12.q[4]
q[5] <= dffpipe_hd9:dffpipe12.q[5]
q[6] <= dffpipe_hd9:dffpipe12.q[6]
q[7] <= dffpipe_hd9:dffpipe12.q[7]
q[8] <= dffpipe_hd9:dffpipe12.q[8]


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
d[6] => dffpipe_id9:dffpipe16.d[6]
d[7] => dffpipe_id9:dffpipe16.d[7]
d[8] => dffpipe_id9:dffpipe16.d[8]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]
q[6] <= dffpipe_id9:dffpipe16.q[6]
q[7] <= dffpipe_id9:dffpipe16.q[7]
q[8] <= dffpipe_id9:dffpipe16.q[8]


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DLX_test|multiplier:multy
clock => lpm_mult:lpm_mult_component.clock
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
dataa[12] => lpm_mult:lpm_mult_component.dataa[12]
dataa[13] => lpm_mult:lpm_mult_component.dataa[13]
dataa[14] => lpm_mult:lpm_mult_component.dataa[14]
dataa[15] => lpm_mult:lpm_mult_component.dataa[15]
dataa[16] => lpm_mult:lpm_mult_component.dataa[16]
dataa[17] => lpm_mult:lpm_mult_component.dataa[17]
dataa[18] => lpm_mult:lpm_mult_component.dataa[18]
dataa[19] => lpm_mult:lpm_mult_component.dataa[19]
dataa[20] => lpm_mult:lpm_mult_component.dataa[20]
dataa[21] => lpm_mult:lpm_mult_component.dataa[21]
dataa[22] => lpm_mult:lpm_mult_component.dataa[22]
dataa[23] => lpm_mult:lpm_mult_component.dataa[23]
dataa[24] => lpm_mult:lpm_mult_component.dataa[24]
dataa[25] => lpm_mult:lpm_mult_component.dataa[25]
dataa[26] => lpm_mult:lpm_mult_component.dataa[26]
dataa[27] => lpm_mult:lpm_mult_component.dataa[27]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]
result[24] <= lpm_mult:lpm_mult_component.result[24]
result[25] <= lpm_mult:lpm_mult_component.result[25]
result[26] <= lpm_mult:lpm_mult_component.result[26]
result[27] <= lpm_mult:lpm_mult_component.result[27]
result[28] <= lpm_mult:lpm_mult_component.result[28]
result[29] <= lpm_mult:lpm_mult_component.result[29]
result[30] <= lpm_mult:lpm_mult_component.result[30]
result[31] <= lpm_mult:lpm_mult_component.result[31]


|DLX_test|multiplier:multy|lpm_mult:lpm_mult_component
dataa[0] => mult_16r:auto_generated.dataa[0]
dataa[1] => mult_16r:auto_generated.dataa[1]
dataa[2] => mult_16r:auto_generated.dataa[2]
dataa[3] => mult_16r:auto_generated.dataa[3]
dataa[4] => mult_16r:auto_generated.dataa[4]
dataa[5] => mult_16r:auto_generated.dataa[5]
dataa[6] => mult_16r:auto_generated.dataa[6]
dataa[7] => mult_16r:auto_generated.dataa[7]
dataa[8] => mult_16r:auto_generated.dataa[8]
dataa[9] => mult_16r:auto_generated.dataa[9]
dataa[10] => mult_16r:auto_generated.dataa[10]
dataa[11] => mult_16r:auto_generated.dataa[11]
dataa[12] => mult_16r:auto_generated.dataa[12]
dataa[13] => mult_16r:auto_generated.dataa[13]
dataa[14] => mult_16r:auto_generated.dataa[14]
dataa[15] => mult_16r:auto_generated.dataa[15]
dataa[16] => mult_16r:auto_generated.dataa[16]
dataa[17] => mult_16r:auto_generated.dataa[17]
dataa[18] => mult_16r:auto_generated.dataa[18]
dataa[19] => mult_16r:auto_generated.dataa[19]
dataa[20] => mult_16r:auto_generated.dataa[20]
dataa[21] => mult_16r:auto_generated.dataa[21]
dataa[22] => mult_16r:auto_generated.dataa[22]
dataa[23] => mult_16r:auto_generated.dataa[23]
dataa[24] => mult_16r:auto_generated.dataa[24]
dataa[25] => mult_16r:auto_generated.dataa[25]
dataa[26] => mult_16r:auto_generated.dataa[26]
dataa[27] => mult_16r:auto_generated.dataa[27]
datab[0] => mult_16r:auto_generated.datab[0]
datab[1] => mult_16r:auto_generated.datab[1]
datab[2] => mult_16r:auto_generated.datab[2]
datab[3] => mult_16r:auto_generated.datab[3]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_16r:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_16r:auto_generated.result[0]
result[1] <= mult_16r:auto_generated.result[1]
result[2] <= mult_16r:auto_generated.result[2]
result[3] <= mult_16r:auto_generated.result[3]
result[4] <= mult_16r:auto_generated.result[4]
result[5] <= mult_16r:auto_generated.result[5]
result[6] <= mult_16r:auto_generated.result[6]
result[7] <= mult_16r:auto_generated.result[7]
result[8] <= mult_16r:auto_generated.result[8]
result[9] <= mult_16r:auto_generated.result[9]
result[10] <= mult_16r:auto_generated.result[10]
result[11] <= mult_16r:auto_generated.result[11]
result[12] <= mult_16r:auto_generated.result[12]
result[13] <= mult_16r:auto_generated.result[13]
result[14] <= mult_16r:auto_generated.result[14]
result[15] <= mult_16r:auto_generated.result[15]
result[16] <= mult_16r:auto_generated.result[16]
result[17] <= mult_16r:auto_generated.result[17]
result[18] <= mult_16r:auto_generated.result[18]
result[19] <= mult_16r:auto_generated.result[19]
result[20] <= mult_16r:auto_generated.result[20]
result[21] <= mult_16r:auto_generated.result[21]
result[22] <= mult_16r:auto_generated.result[22]
result[23] <= mult_16r:auto_generated.result[23]
result[24] <= mult_16r:auto_generated.result[24]
result[25] <= mult_16r:auto_generated.result[25]
result[26] <= mult_16r:auto_generated.result[26]
result[27] <= mult_16r:auto_generated.result[27]
result[28] <= mult_16r:auto_generated.result[28]
result[29] <= mult_16r:auto_generated.result[29]
result[30] <= mult_16r:auto_generated.result[30]
result[31] <= mult_16r:auto_generated.result[31]


|DLX_test|multiplier:multy|lpm_mult:lpm_mult_component|mult_16r:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
dataa[25] => mac_mult3.DATAA7
dataa[26] => mac_mult3.DATAA8
dataa[27] => mac_mult3.DATAA9
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|clk_cross_fifo:receiving_cracka
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
data[22] => dcfifo:dcfifo_component.data[22]
data[23] => dcfifo:dcfifo_component.data[23]
data[24] => dcfifo:dcfifo_component.data[24]
data[25] => dcfifo:dcfifo_component.data[25]
data[26] => dcfifo:dcfifo_component.data[26]
data[27] => dcfifo:dcfifo_component.data[27]
data[28] => dcfifo:dcfifo_component.data[28]
data[29] => dcfifo:dcfifo_component.data[29]
data[30] => dcfifo:dcfifo_component.data[30]
data[31] => dcfifo:dcfifo_component.data[31]
data[32] => dcfifo:dcfifo_component.data[32]
data[33] => dcfifo:dcfifo_component.data[33]
data[34] => dcfifo:dcfifo_component.data[34]
data[35] => dcfifo:dcfifo_component.data[35]
data[36] => dcfifo:dcfifo_component.data[36]
data[37] => dcfifo:dcfifo_component.data[37]
data[38] => dcfifo:dcfifo_component.data[38]
data[39] => dcfifo:dcfifo_component.data[39]
data[40] => dcfifo:dcfifo_component.data[40]
data[41] => dcfifo:dcfifo_component.data[41]
data[42] => dcfifo:dcfifo_component.data[42]
data[43] => dcfifo:dcfifo_component.data[43]
data[44] => dcfifo:dcfifo_component.data[44]
data[45] => dcfifo:dcfifo_component.data[45]
data[46] => dcfifo:dcfifo_component.data[46]
data[47] => dcfifo:dcfifo_component.data[47]
data[48] => dcfifo:dcfifo_component.data[48]
data[49] => dcfifo:dcfifo_component.data[49]
data[50] => dcfifo:dcfifo_component.data[50]
data[51] => dcfifo:dcfifo_component.data[51]
data[52] => dcfifo:dcfifo_component.data[52]
data[53] => dcfifo:dcfifo_component.data[53]
data[54] => dcfifo:dcfifo_component.data[54]
data[55] => dcfifo:dcfifo_component.data[55]
data[56] => dcfifo:dcfifo_component.data[56]
data[57] => dcfifo:dcfifo_component.data[57]
data[58] => dcfifo:dcfifo_component.data[58]
data[59] => dcfifo:dcfifo_component.data[59]
data[60] => dcfifo:dcfifo_component.data[60]
data[61] => dcfifo:dcfifo_component.data[61]
data[62] => dcfifo:dcfifo_component.data[62]
data[63] => dcfifo:dcfifo_component.data[63]
data[64] => dcfifo:dcfifo_component.data[64]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
q[22] <= dcfifo:dcfifo_component.q[22]
q[23] <= dcfifo:dcfifo_component.q[23]
q[24] <= dcfifo:dcfifo_component.q[24]
q[25] <= dcfifo:dcfifo_component.q[25]
q[26] <= dcfifo:dcfifo_component.q[26]
q[27] <= dcfifo:dcfifo_component.q[27]
q[28] <= dcfifo:dcfifo_component.q[28]
q[29] <= dcfifo:dcfifo_component.q[29]
q[30] <= dcfifo:dcfifo_component.q[30]
q[31] <= dcfifo:dcfifo_component.q[31]
q[32] <= dcfifo:dcfifo_component.q[32]
q[33] <= dcfifo:dcfifo_component.q[33]
q[34] <= dcfifo:dcfifo_component.q[34]
q[35] <= dcfifo:dcfifo_component.q[35]
q[36] <= dcfifo:dcfifo_component.q[36]
q[37] <= dcfifo:dcfifo_component.q[37]
q[38] <= dcfifo:dcfifo_component.q[38]
q[39] <= dcfifo:dcfifo_component.q[39]
q[40] <= dcfifo:dcfifo_component.q[40]
q[41] <= dcfifo:dcfifo_component.q[41]
q[42] <= dcfifo:dcfifo_component.q[42]
q[43] <= dcfifo:dcfifo_component.q[43]
q[44] <= dcfifo:dcfifo_component.q[44]
q[45] <= dcfifo:dcfifo_component.q[45]
q[46] <= dcfifo:dcfifo_component.q[46]
q[47] <= dcfifo:dcfifo_component.q[47]
q[48] <= dcfifo:dcfifo_component.q[48]
q[49] <= dcfifo:dcfifo_component.q[49]
q[50] <= dcfifo:dcfifo_component.q[50]
q[51] <= dcfifo:dcfifo_component.q[51]
q[52] <= dcfifo:dcfifo_component.q[52]
q[53] <= dcfifo:dcfifo_component.q[53]
q[54] <= dcfifo:dcfifo_component.q[54]
q[55] <= dcfifo:dcfifo_component.q[55]
q[56] <= dcfifo:dcfifo_component.q[56]
q[57] <= dcfifo:dcfifo_component.q[57]
q[58] <= dcfifo:dcfifo_component.q[58]
q[59] <= dcfifo:dcfifo_component.q[59]
q[60] <= dcfifo:dcfifo_component.q[60]
q[61] <= dcfifo:dcfifo_component.q[61]
q[62] <= dcfifo:dcfifo_component.q[62]
q[63] <= dcfifo:dcfifo_component.q[63]
q[64] <= dcfifo:dcfifo_component.q[64]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component
data[0] => dcfifo_6be1:auto_generated.data[0]
data[1] => dcfifo_6be1:auto_generated.data[1]
data[2] => dcfifo_6be1:auto_generated.data[2]
data[3] => dcfifo_6be1:auto_generated.data[3]
data[4] => dcfifo_6be1:auto_generated.data[4]
data[5] => dcfifo_6be1:auto_generated.data[5]
data[6] => dcfifo_6be1:auto_generated.data[6]
data[7] => dcfifo_6be1:auto_generated.data[7]
data[8] => dcfifo_6be1:auto_generated.data[8]
data[9] => dcfifo_6be1:auto_generated.data[9]
data[10] => dcfifo_6be1:auto_generated.data[10]
data[11] => dcfifo_6be1:auto_generated.data[11]
data[12] => dcfifo_6be1:auto_generated.data[12]
data[13] => dcfifo_6be1:auto_generated.data[13]
data[14] => dcfifo_6be1:auto_generated.data[14]
data[15] => dcfifo_6be1:auto_generated.data[15]
data[16] => dcfifo_6be1:auto_generated.data[16]
data[17] => dcfifo_6be1:auto_generated.data[17]
data[18] => dcfifo_6be1:auto_generated.data[18]
data[19] => dcfifo_6be1:auto_generated.data[19]
data[20] => dcfifo_6be1:auto_generated.data[20]
data[21] => dcfifo_6be1:auto_generated.data[21]
data[22] => dcfifo_6be1:auto_generated.data[22]
data[23] => dcfifo_6be1:auto_generated.data[23]
data[24] => dcfifo_6be1:auto_generated.data[24]
data[25] => dcfifo_6be1:auto_generated.data[25]
data[26] => dcfifo_6be1:auto_generated.data[26]
data[27] => dcfifo_6be1:auto_generated.data[27]
data[28] => dcfifo_6be1:auto_generated.data[28]
data[29] => dcfifo_6be1:auto_generated.data[29]
data[30] => dcfifo_6be1:auto_generated.data[30]
data[31] => dcfifo_6be1:auto_generated.data[31]
data[32] => dcfifo_6be1:auto_generated.data[32]
data[33] => dcfifo_6be1:auto_generated.data[33]
data[34] => dcfifo_6be1:auto_generated.data[34]
data[35] => dcfifo_6be1:auto_generated.data[35]
data[36] => dcfifo_6be1:auto_generated.data[36]
data[37] => dcfifo_6be1:auto_generated.data[37]
data[38] => dcfifo_6be1:auto_generated.data[38]
data[39] => dcfifo_6be1:auto_generated.data[39]
data[40] => dcfifo_6be1:auto_generated.data[40]
data[41] => dcfifo_6be1:auto_generated.data[41]
data[42] => dcfifo_6be1:auto_generated.data[42]
data[43] => dcfifo_6be1:auto_generated.data[43]
data[44] => dcfifo_6be1:auto_generated.data[44]
data[45] => dcfifo_6be1:auto_generated.data[45]
data[46] => dcfifo_6be1:auto_generated.data[46]
data[47] => dcfifo_6be1:auto_generated.data[47]
data[48] => dcfifo_6be1:auto_generated.data[48]
data[49] => dcfifo_6be1:auto_generated.data[49]
data[50] => dcfifo_6be1:auto_generated.data[50]
data[51] => dcfifo_6be1:auto_generated.data[51]
data[52] => dcfifo_6be1:auto_generated.data[52]
data[53] => dcfifo_6be1:auto_generated.data[53]
data[54] => dcfifo_6be1:auto_generated.data[54]
data[55] => dcfifo_6be1:auto_generated.data[55]
data[56] => dcfifo_6be1:auto_generated.data[56]
data[57] => dcfifo_6be1:auto_generated.data[57]
data[58] => dcfifo_6be1:auto_generated.data[58]
data[59] => dcfifo_6be1:auto_generated.data[59]
data[60] => dcfifo_6be1:auto_generated.data[60]
data[61] => dcfifo_6be1:auto_generated.data[61]
data[62] => dcfifo_6be1:auto_generated.data[62]
data[63] => dcfifo_6be1:auto_generated.data[63]
data[64] => dcfifo_6be1:auto_generated.data[64]
q[0] <= dcfifo_6be1:auto_generated.q[0]
q[1] <= dcfifo_6be1:auto_generated.q[1]
q[2] <= dcfifo_6be1:auto_generated.q[2]
q[3] <= dcfifo_6be1:auto_generated.q[3]
q[4] <= dcfifo_6be1:auto_generated.q[4]
q[5] <= dcfifo_6be1:auto_generated.q[5]
q[6] <= dcfifo_6be1:auto_generated.q[6]
q[7] <= dcfifo_6be1:auto_generated.q[7]
q[8] <= dcfifo_6be1:auto_generated.q[8]
q[9] <= dcfifo_6be1:auto_generated.q[9]
q[10] <= dcfifo_6be1:auto_generated.q[10]
q[11] <= dcfifo_6be1:auto_generated.q[11]
q[12] <= dcfifo_6be1:auto_generated.q[12]
q[13] <= dcfifo_6be1:auto_generated.q[13]
q[14] <= dcfifo_6be1:auto_generated.q[14]
q[15] <= dcfifo_6be1:auto_generated.q[15]
q[16] <= dcfifo_6be1:auto_generated.q[16]
q[17] <= dcfifo_6be1:auto_generated.q[17]
q[18] <= dcfifo_6be1:auto_generated.q[18]
q[19] <= dcfifo_6be1:auto_generated.q[19]
q[20] <= dcfifo_6be1:auto_generated.q[20]
q[21] <= dcfifo_6be1:auto_generated.q[21]
q[22] <= dcfifo_6be1:auto_generated.q[22]
q[23] <= dcfifo_6be1:auto_generated.q[23]
q[24] <= dcfifo_6be1:auto_generated.q[24]
q[25] <= dcfifo_6be1:auto_generated.q[25]
q[26] <= dcfifo_6be1:auto_generated.q[26]
q[27] <= dcfifo_6be1:auto_generated.q[27]
q[28] <= dcfifo_6be1:auto_generated.q[28]
q[29] <= dcfifo_6be1:auto_generated.q[29]
q[30] <= dcfifo_6be1:auto_generated.q[30]
q[31] <= dcfifo_6be1:auto_generated.q[31]
q[32] <= dcfifo_6be1:auto_generated.q[32]
q[33] <= dcfifo_6be1:auto_generated.q[33]
q[34] <= dcfifo_6be1:auto_generated.q[34]
q[35] <= dcfifo_6be1:auto_generated.q[35]
q[36] <= dcfifo_6be1:auto_generated.q[36]
q[37] <= dcfifo_6be1:auto_generated.q[37]
q[38] <= dcfifo_6be1:auto_generated.q[38]
q[39] <= dcfifo_6be1:auto_generated.q[39]
q[40] <= dcfifo_6be1:auto_generated.q[40]
q[41] <= dcfifo_6be1:auto_generated.q[41]
q[42] <= dcfifo_6be1:auto_generated.q[42]
q[43] <= dcfifo_6be1:auto_generated.q[43]
q[44] <= dcfifo_6be1:auto_generated.q[44]
q[45] <= dcfifo_6be1:auto_generated.q[45]
q[46] <= dcfifo_6be1:auto_generated.q[46]
q[47] <= dcfifo_6be1:auto_generated.q[47]
q[48] <= dcfifo_6be1:auto_generated.q[48]
q[49] <= dcfifo_6be1:auto_generated.q[49]
q[50] <= dcfifo_6be1:auto_generated.q[50]
q[51] <= dcfifo_6be1:auto_generated.q[51]
q[52] <= dcfifo_6be1:auto_generated.q[52]
q[53] <= dcfifo_6be1:auto_generated.q[53]
q[54] <= dcfifo_6be1:auto_generated.q[54]
q[55] <= dcfifo_6be1:auto_generated.q[55]
q[56] <= dcfifo_6be1:auto_generated.q[56]
q[57] <= dcfifo_6be1:auto_generated.q[57]
q[58] <= dcfifo_6be1:auto_generated.q[58]
q[59] <= dcfifo_6be1:auto_generated.q[59]
q[60] <= dcfifo_6be1:auto_generated.q[60]
q[61] <= dcfifo_6be1:auto_generated.q[61]
q[62] <= dcfifo_6be1:auto_generated.q[62]
q[63] <= dcfifo_6be1:auto_generated.q[63]
q[64] <= dcfifo_6be1:auto_generated.q[64]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_6be1:auto_generated.rdclk
rdreq => dcfifo_6be1:auto_generated.rdreq
wrclk => dcfifo_6be1:auto_generated.wrclk
wrreq => dcfifo_6be1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_6be1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_6be1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated
data[0] => altsyncram_0n31:fifo_ram.data_a[0]
data[1] => altsyncram_0n31:fifo_ram.data_a[1]
data[2] => altsyncram_0n31:fifo_ram.data_a[2]
data[3] => altsyncram_0n31:fifo_ram.data_a[3]
data[4] => altsyncram_0n31:fifo_ram.data_a[4]
data[5] => altsyncram_0n31:fifo_ram.data_a[5]
data[6] => altsyncram_0n31:fifo_ram.data_a[6]
data[7] => altsyncram_0n31:fifo_ram.data_a[7]
data[8] => altsyncram_0n31:fifo_ram.data_a[8]
data[9] => altsyncram_0n31:fifo_ram.data_a[9]
data[10] => altsyncram_0n31:fifo_ram.data_a[10]
data[11] => altsyncram_0n31:fifo_ram.data_a[11]
data[12] => altsyncram_0n31:fifo_ram.data_a[12]
data[13] => altsyncram_0n31:fifo_ram.data_a[13]
data[14] => altsyncram_0n31:fifo_ram.data_a[14]
data[15] => altsyncram_0n31:fifo_ram.data_a[15]
data[16] => altsyncram_0n31:fifo_ram.data_a[16]
data[17] => altsyncram_0n31:fifo_ram.data_a[17]
data[18] => altsyncram_0n31:fifo_ram.data_a[18]
data[19] => altsyncram_0n31:fifo_ram.data_a[19]
data[20] => altsyncram_0n31:fifo_ram.data_a[20]
data[21] => altsyncram_0n31:fifo_ram.data_a[21]
data[22] => altsyncram_0n31:fifo_ram.data_a[22]
data[23] => altsyncram_0n31:fifo_ram.data_a[23]
data[24] => altsyncram_0n31:fifo_ram.data_a[24]
data[25] => altsyncram_0n31:fifo_ram.data_a[25]
data[26] => altsyncram_0n31:fifo_ram.data_a[26]
data[27] => altsyncram_0n31:fifo_ram.data_a[27]
data[28] => altsyncram_0n31:fifo_ram.data_a[28]
data[29] => altsyncram_0n31:fifo_ram.data_a[29]
data[30] => altsyncram_0n31:fifo_ram.data_a[30]
data[31] => altsyncram_0n31:fifo_ram.data_a[31]
data[32] => altsyncram_0n31:fifo_ram.data_a[32]
data[33] => altsyncram_0n31:fifo_ram.data_a[33]
data[34] => altsyncram_0n31:fifo_ram.data_a[34]
data[35] => altsyncram_0n31:fifo_ram.data_a[35]
data[36] => altsyncram_0n31:fifo_ram.data_a[36]
data[37] => altsyncram_0n31:fifo_ram.data_a[37]
data[38] => altsyncram_0n31:fifo_ram.data_a[38]
data[39] => altsyncram_0n31:fifo_ram.data_a[39]
data[40] => altsyncram_0n31:fifo_ram.data_a[40]
data[41] => altsyncram_0n31:fifo_ram.data_a[41]
data[42] => altsyncram_0n31:fifo_ram.data_a[42]
data[43] => altsyncram_0n31:fifo_ram.data_a[43]
data[44] => altsyncram_0n31:fifo_ram.data_a[44]
data[45] => altsyncram_0n31:fifo_ram.data_a[45]
data[46] => altsyncram_0n31:fifo_ram.data_a[46]
data[47] => altsyncram_0n31:fifo_ram.data_a[47]
data[48] => altsyncram_0n31:fifo_ram.data_a[48]
data[49] => altsyncram_0n31:fifo_ram.data_a[49]
data[50] => altsyncram_0n31:fifo_ram.data_a[50]
data[51] => altsyncram_0n31:fifo_ram.data_a[51]
data[52] => altsyncram_0n31:fifo_ram.data_a[52]
data[53] => altsyncram_0n31:fifo_ram.data_a[53]
data[54] => altsyncram_0n31:fifo_ram.data_a[54]
data[55] => altsyncram_0n31:fifo_ram.data_a[55]
data[56] => altsyncram_0n31:fifo_ram.data_a[56]
data[57] => altsyncram_0n31:fifo_ram.data_a[57]
data[58] => altsyncram_0n31:fifo_ram.data_a[58]
data[59] => altsyncram_0n31:fifo_ram.data_a[59]
data[60] => altsyncram_0n31:fifo_ram.data_a[60]
data[61] => altsyncram_0n31:fifo_ram.data_a[61]
data[62] => altsyncram_0n31:fifo_ram.data_a[62]
data[63] => altsyncram_0n31:fifo_ram.data_a[63]
data[64] => altsyncram_0n31:fifo_ram.data_a[64]
q[0] <= altsyncram_0n31:fifo_ram.q_b[0]
q[1] <= altsyncram_0n31:fifo_ram.q_b[1]
q[2] <= altsyncram_0n31:fifo_ram.q_b[2]
q[3] <= altsyncram_0n31:fifo_ram.q_b[3]
q[4] <= altsyncram_0n31:fifo_ram.q_b[4]
q[5] <= altsyncram_0n31:fifo_ram.q_b[5]
q[6] <= altsyncram_0n31:fifo_ram.q_b[6]
q[7] <= altsyncram_0n31:fifo_ram.q_b[7]
q[8] <= altsyncram_0n31:fifo_ram.q_b[8]
q[9] <= altsyncram_0n31:fifo_ram.q_b[9]
q[10] <= altsyncram_0n31:fifo_ram.q_b[10]
q[11] <= altsyncram_0n31:fifo_ram.q_b[11]
q[12] <= altsyncram_0n31:fifo_ram.q_b[12]
q[13] <= altsyncram_0n31:fifo_ram.q_b[13]
q[14] <= altsyncram_0n31:fifo_ram.q_b[14]
q[15] <= altsyncram_0n31:fifo_ram.q_b[15]
q[16] <= altsyncram_0n31:fifo_ram.q_b[16]
q[17] <= altsyncram_0n31:fifo_ram.q_b[17]
q[18] <= altsyncram_0n31:fifo_ram.q_b[18]
q[19] <= altsyncram_0n31:fifo_ram.q_b[19]
q[20] <= altsyncram_0n31:fifo_ram.q_b[20]
q[21] <= altsyncram_0n31:fifo_ram.q_b[21]
q[22] <= altsyncram_0n31:fifo_ram.q_b[22]
q[23] <= altsyncram_0n31:fifo_ram.q_b[23]
q[24] <= altsyncram_0n31:fifo_ram.q_b[24]
q[25] <= altsyncram_0n31:fifo_ram.q_b[25]
q[26] <= altsyncram_0n31:fifo_ram.q_b[26]
q[27] <= altsyncram_0n31:fifo_ram.q_b[27]
q[28] <= altsyncram_0n31:fifo_ram.q_b[28]
q[29] <= altsyncram_0n31:fifo_ram.q_b[29]
q[30] <= altsyncram_0n31:fifo_ram.q_b[30]
q[31] <= altsyncram_0n31:fifo_ram.q_b[31]
q[32] <= altsyncram_0n31:fifo_ram.q_b[32]
q[33] <= altsyncram_0n31:fifo_ram.q_b[33]
q[34] <= altsyncram_0n31:fifo_ram.q_b[34]
q[35] <= altsyncram_0n31:fifo_ram.q_b[35]
q[36] <= altsyncram_0n31:fifo_ram.q_b[36]
q[37] <= altsyncram_0n31:fifo_ram.q_b[37]
q[38] <= altsyncram_0n31:fifo_ram.q_b[38]
q[39] <= altsyncram_0n31:fifo_ram.q_b[39]
q[40] <= altsyncram_0n31:fifo_ram.q_b[40]
q[41] <= altsyncram_0n31:fifo_ram.q_b[41]
q[42] <= altsyncram_0n31:fifo_ram.q_b[42]
q[43] <= altsyncram_0n31:fifo_ram.q_b[43]
q[44] <= altsyncram_0n31:fifo_ram.q_b[44]
q[45] <= altsyncram_0n31:fifo_ram.q_b[45]
q[46] <= altsyncram_0n31:fifo_ram.q_b[46]
q[47] <= altsyncram_0n31:fifo_ram.q_b[47]
q[48] <= altsyncram_0n31:fifo_ram.q_b[48]
q[49] <= altsyncram_0n31:fifo_ram.q_b[49]
q[50] <= altsyncram_0n31:fifo_ram.q_b[50]
q[51] <= altsyncram_0n31:fifo_ram.q_b[51]
q[52] <= altsyncram_0n31:fifo_ram.q_b[52]
q[53] <= altsyncram_0n31:fifo_ram.q_b[53]
q[54] <= altsyncram_0n31:fifo_ram.q_b[54]
q[55] <= altsyncram_0n31:fifo_ram.q_b[55]
q[56] <= altsyncram_0n31:fifo_ram.q_b[56]
q[57] <= altsyncram_0n31:fifo_ram.q_b[57]
q[58] <= altsyncram_0n31:fifo_ram.q_b[58]
q[59] <= altsyncram_0n31:fifo_ram.q_b[59]
q[60] <= altsyncram_0n31:fifo_ram.q_b[60]
q[61] <= altsyncram_0n31:fifo_ram.q_b[61]
q[62] <= altsyncram_0n31:fifo_ram.q_b[62]
q[63] <= altsyncram_0n31:fifo_ram.q_b[63]
q[64] <= altsyncram_0n31:fifo_ram.q_b[64]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_0n31:fifo_ram.clock1
rdclk => alt_synch_pipe_h9l:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_0n31:fifo_ram.clock0
wrclk => alt_synch_pipe_i9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[0] => ram_block11a36.PORTAADDR
address_a[0] => ram_block11a37.PORTAADDR
address_a[0] => ram_block11a38.PORTAADDR
address_a[0] => ram_block11a39.PORTAADDR
address_a[0] => ram_block11a40.PORTAADDR
address_a[0] => ram_block11a41.PORTAADDR
address_a[0] => ram_block11a42.PORTAADDR
address_a[0] => ram_block11a43.PORTAADDR
address_a[0] => ram_block11a44.PORTAADDR
address_a[0] => ram_block11a45.PORTAADDR
address_a[0] => ram_block11a46.PORTAADDR
address_a[0] => ram_block11a47.PORTAADDR
address_a[0] => ram_block11a48.PORTAADDR
address_a[0] => ram_block11a49.PORTAADDR
address_a[0] => ram_block11a50.PORTAADDR
address_a[0] => ram_block11a51.PORTAADDR
address_a[0] => ram_block11a52.PORTAADDR
address_a[0] => ram_block11a53.PORTAADDR
address_a[0] => ram_block11a54.PORTAADDR
address_a[0] => ram_block11a55.PORTAADDR
address_a[0] => ram_block11a56.PORTAADDR
address_a[0] => ram_block11a57.PORTAADDR
address_a[0] => ram_block11a58.PORTAADDR
address_a[0] => ram_block11a59.PORTAADDR
address_a[0] => ram_block11a60.PORTAADDR
address_a[0] => ram_block11a61.PORTAADDR
address_a[0] => ram_block11a62.PORTAADDR
address_a[0] => ram_block11a63.PORTAADDR
address_a[0] => ram_block11a64.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[1] => ram_block11a36.PORTAADDR1
address_a[1] => ram_block11a37.PORTAADDR1
address_a[1] => ram_block11a38.PORTAADDR1
address_a[1] => ram_block11a39.PORTAADDR1
address_a[1] => ram_block11a40.PORTAADDR1
address_a[1] => ram_block11a41.PORTAADDR1
address_a[1] => ram_block11a42.PORTAADDR1
address_a[1] => ram_block11a43.PORTAADDR1
address_a[1] => ram_block11a44.PORTAADDR1
address_a[1] => ram_block11a45.PORTAADDR1
address_a[1] => ram_block11a46.PORTAADDR1
address_a[1] => ram_block11a47.PORTAADDR1
address_a[1] => ram_block11a48.PORTAADDR1
address_a[1] => ram_block11a49.PORTAADDR1
address_a[1] => ram_block11a50.PORTAADDR1
address_a[1] => ram_block11a51.PORTAADDR1
address_a[1] => ram_block11a52.PORTAADDR1
address_a[1] => ram_block11a53.PORTAADDR1
address_a[1] => ram_block11a54.PORTAADDR1
address_a[1] => ram_block11a55.PORTAADDR1
address_a[1] => ram_block11a56.PORTAADDR1
address_a[1] => ram_block11a57.PORTAADDR1
address_a[1] => ram_block11a58.PORTAADDR1
address_a[1] => ram_block11a59.PORTAADDR1
address_a[1] => ram_block11a60.PORTAADDR1
address_a[1] => ram_block11a61.PORTAADDR1
address_a[1] => ram_block11a62.PORTAADDR1
address_a[1] => ram_block11a63.PORTAADDR1
address_a[1] => ram_block11a64.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[2] => ram_block11a36.PORTAADDR2
address_a[2] => ram_block11a37.PORTAADDR2
address_a[2] => ram_block11a38.PORTAADDR2
address_a[2] => ram_block11a39.PORTAADDR2
address_a[2] => ram_block11a40.PORTAADDR2
address_a[2] => ram_block11a41.PORTAADDR2
address_a[2] => ram_block11a42.PORTAADDR2
address_a[2] => ram_block11a43.PORTAADDR2
address_a[2] => ram_block11a44.PORTAADDR2
address_a[2] => ram_block11a45.PORTAADDR2
address_a[2] => ram_block11a46.PORTAADDR2
address_a[2] => ram_block11a47.PORTAADDR2
address_a[2] => ram_block11a48.PORTAADDR2
address_a[2] => ram_block11a49.PORTAADDR2
address_a[2] => ram_block11a50.PORTAADDR2
address_a[2] => ram_block11a51.PORTAADDR2
address_a[2] => ram_block11a52.PORTAADDR2
address_a[2] => ram_block11a53.PORTAADDR2
address_a[2] => ram_block11a54.PORTAADDR2
address_a[2] => ram_block11a55.PORTAADDR2
address_a[2] => ram_block11a56.PORTAADDR2
address_a[2] => ram_block11a57.PORTAADDR2
address_a[2] => ram_block11a58.PORTAADDR2
address_a[2] => ram_block11a59.PORTAADDR2
address_a[2] => ram_block11a60.PORTAADDR2
address_a[2] => ram_block11a61.PORTAADDR2
address_a[2] => ram_block11a62.PORTAADDR2
address_a[2] => ram_block11a63.PORTAADDR2
address_a[2] => ram_block11a64.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[3] => ram_block11a36.PORTAADDR3
address_a[3] => ram_block11a37.PORTAADDR3
address_a[3] => ram_block11a38.PORTAADDR3
address_a[3] => ram_block11a39.PORTAADDR3
address_a[3] => ram_block11a40.PORTAADDR3
address_a[3] => ram_block11a41.PORTAADDR3
address_a[3] => ram_block11a42.PORTAADDR3
address_a[3] => ram_block11a43.PORTAADDR3
address_a[3] => ram_block11a44.PORTAADDR3
address_a[3] => ram_block11a45.PORTAADDR3
address_a[3] => ram_block11a46.PORTAADDR3
address_a[3] => ram_block11a47.PORTAADDR3
address_a[3] => ram_block11a48.PORTAADDR3
address_a[3] => ram_block11a49.PORTAADDR3
address_a[3] => ram_block11a50.PORTAADDR3
address_a[3] => ram_block11a51.PORTAADDR3
address_a[3] => ram_block11a52.PORTAADDR3
address_a[3] => ram_block11a53.PORTAADDR3
address_a[3] => ram_block11a54.PORTAADDR3
address_a[3] => ram_block11a55.PORTAADDR3
address_a[3] => ram_block11a56.PORTAADDR3
address_a[3] => ram_block11a57.PORTAADDR3
address_a[3] => ram_block11a58.PORTAADDR3
address_a[3] => ram_block11a59.PORTAADDR3
address_a[3] => ram_block11a60.PORTAADDR3
address_a[3] => ram_block11a61.PORTAADDR3
address_a[3] => ram_block11a62.PORTAADDR3
address_a[3] => ram_block11a63.PORTAADDR3
address_a[3] => ram_block11a64.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[4] => ram_block11a33.PORTAADDR4
address_a[4] => ram_block11a34.PORTAADDR4
address_a[4] => ram_block11a35.PORTAADDR4
address_a[4] => ram_block11a36.PORTAADDR4
address_a[4] => ram_block11a37.PORTAADDR4
address_a[4] => ram_block11a38.PORTAADDR4
address_a[4] => ram_block11a39.PORTAADDR4
address_a[4] => ram_block11a40.PORTAADDR4
address_a[4] => ram_block11a41.PORTAADDR4
address_a[4] => ram_block11a42.PORTAADDR4
address_a[4] => ram_block11a43.PORTAADDR4
address_a[4] => ram_block11a44.PORTAADDR4
address_a[4] => ram_block11a45.PORTAADDR4
address_a[4] => ram_block11a46.PORTAADDR4
address_a[4] => ram_block11a47.PORTAADDR4
address_a[4] => ram_block11a48.PORTAADDR4
address_a[4] => ram_block11a49.PORTAADDR4
address_a[4] => ram_block11a50.PORTAADDR4
address_a[4] => ram_block11a51.PORTAADDR4
address_a[4] => ram_block11a52.PORTAADDR4
address_a[4] => ram_block11a53.PORTAADDR4
address_a[4] => ram_block11a54.PORTAADDR4
address_a[4] => ram_block11a55.PORTAADDR4
address_a[4] => ram_block11a56.PORTAADDR4
address_a[4] => ram_block11a57.PORTAADDR4
address_a[4] => ram_block11a58.PORTAADDR4
address_a[4] => ram_block11a59.PORTAADDR4
address_a[4] => ram_block11a60.PORTAADDR4
address_a[4] => ram_block11a61.PORTAADDR4
address_a[4] => ram_block11a62.PORTAADDR4
address_a[4] => ram_block11a63.PORTAADDR4
address_a[4] => ram_block11a64.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_a[5] => ram_block11a33.PORTAADDR5
address_a[5] => ram_block11a34.PORTAADDR5
address_a[5] => ram_block11a35.PORTAADDR5
address_a[5] => ram_block11a36.PORTAADDR5
address_a[5] => ram_block11a37.PORTAADDR5
address_a[5] => ram_block11a38.PORTAADDR5
address_a[5] => ram_block11a39.PORTAADDR5
address_a[5] => ram_block11a40.PORTAADDR5
address_a[5] => ram_block11a41.PORTAADDR5
address_a[5] => ram_block11a42.PORTAADDR5
address_a[5] => ram_block11a43.PORTAADDR5
address_a[5] => ram_block11a44.PORTAADDR5
address_a[5] => ram_block11a45.PORTAADDR5
address_a[5] => ram_block11a46.PORTAADDR5
address_a[5] => ram_block11a47.PORTAADDR5
address_a[5] => ram_block11a48.PORTAADDR5
address_a[5] => ram_block11a49.PORTAADDR5
address_a[5] => ram_block11a50.PORTAADDR5
address_a[5] => ram_block11a51.PORTAADDR5
address_a[5] => ram_block11a52.PORTAADDR5
address_a[5] => ram_block11a53.PORTAADDR5
address_a[5] => ram_block11a54.PORTAADDR5
address_a[5] => ram_block11a55.PORTAADDR5
address_a[5] => ram_block11a56.PORTAADDR5
address_a[5] => ram_block11a57.PORTAADDR5
address_a[5] => ram_block11a58.PORTAADDR5
address_a[5] => ram_block11a59.PORTAADDR5
address_a[5] => ram_block11a60.PORTAADDR5
address_a[5] => ram_block11a61.PORTAADDR5
address_a[5] => ram_block11a62.PORTAADDR5
address_a[5] => ram_block11a63.PORTAADDR5
address_a[5] => ram_block11a64.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[6] => ram_block11a32.PORTAADDR6
address_a[6] => ram_block11a33.PORTAADDR6
address_a[6] => ram_block11a34.PORTAADDR6
address_a[6] => ram_block11a35.PORTAADDR6
address_a[6] => ram_block11a36.PORTAADDR6
address_a[6] => ram_block11a37.PORTAADDR6
address_a[6] => ram_block11a38.PORTAADDR6
address_a[6] => ram_block11a39.PORTAADDR6
address_a[6] => ram_block11a40.PORTAADDR6
address_a[6] => ram_block11a41.PORTAADDR6
address_a[6] => ram_block11a42.PORTAADDR6
address_a[6] => ram_block11a43.PORTAADDR6
address_a[6] => ram_block11a44.PORTAADDR6
address_a[6] => ram_block11a45.PORTAADDR6
address_a[6] => ram_block11a46.PORTAADDR6
address_a[6] => ram_block11a47.PORTAADDR6
address_a[6] => ram_block11a48.PORTAADDR6
address_a[6] => ram_block11a49.PORTAADDR6
address_a[6] => ram_block11a50.PORTAADDR6
address_a[6] => ram_block11a51.PORTAADDR6
address_a[6] => ram_block11a52.PORTAADDR6
address_a[6] => ram_block11a53.PORTAADDR6
address_a[6] => ram_block11a54.PORTAADDR6
address_a[6] => ram_block11a55.PORTAADDR6
address_a[6] => ram_block11a56.PORTAADDR6
address_a[6] => ram_block11a57.PORTAADDR6
address_a[6] => ram_block11a58.PORTAADDR6
address_a[6] => ram_block11a59.PORTAADDR6
address_a[6] => ram_block11a60.PORTAADDR6
address_a[6] => ram_block11a61.PORTAADDR6
address_a[6] => ram_block11a62.PORTAADDR6
address_a[6] => ram_block11a63.PORTAADDR6
address_a[6] => ram_block11a64.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[7] => ram_block11a32.PORTAADDR7
address_a[7] => ram_block11a33.PORTAADDR7
address_a[7] => ram_block11a34.PORTAADDR7
address_a[7] => ram_block11a35.PORTAADDR7
address_a[7] => ram_block11a36.PORTAADDR7
address_a[7] => ram_block11a37.PORTAADDR7
address_a[7] => ram_block11a38.PORTAADDR7
address_a[7] => ram_block11a39.PORTAADDR7
address_a[7] => ram_block11a40.PORTAADDR7
address_a[7] => ram_block11a41.PORTAADDR7
address_a[7] => ram_block11a42.PORTAADDR7
address_a[7] => ram_block11a43.PORTAADDR7
address_a[7] => ram_block11a44.PORTAADDR7
address_a[7] => ram_block11a45.PORTAADDR7
address_a[7] => ram_block11a46.PORTAADDR7
address_a[7] => ram_block11a47.PORTAADDR7
address_a[7] => ram_block11a48.PORTAADDR7
address_a[7] => ram_block11a49.PORTAADDR7
address_a[7] => ram_block11a50.PORTAADDR7
address_a[7] => ram_block11a51.PORTAADDR7
address_a[7] => ram_block11a52.PORTAADDR7
address_a[7] => ram_block11a53.PORTAADDR7
address_a[7] => ram_block11a54.PORTAADDR7
address_a[7] => ram_block11a55.PORTAADDR7
address_a[7] => ram_block11a56.PORTAADDR7
address_a[7] => ram_block11a57.PORTAADDR7
address_a[7] => ram_block11a58.PORTAADDR7
address_a[7] => ram_block11a59.PORTAADDR7
address_a[7] => ram_block11a60.PORTAADDR7
address_a[7] => ram_block11a61.PORTAADDR7
address_a[7] => ram_block11a62.PORTAADDR7
address_a[7] => ram_block11a63.PORTAADDR7
address_a[7] => ram_block11a64.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[0] => ram_block11a36.PORTBADDR
address_b[0] => ram_block11a37.PORTBADDR
address_b[0] => ram_block11a38.PORTBADDR
address_b[0] => ram_block11a39.PORTBADDR
address_b[0] => ram_block11a40.PORTBADDR
address_b[0] => ram_block11a41.PORTBADDR
address_b[0] => ram_block11a42.PORTBADDR
address_b[0] => ram_block11a43.PORTBADDR
address_b[0] => ram_block11a44.PORTBADDR
address_b[0] => ram_block11a45.PORTBADDR
address_b[0] => ram_block11a46.PORTBADDR
address_b[0] => ram_block11a47.PORTBADDR
address_b[0] => ram_block11a48.PORTBADDR
address_b[0] => ram_block11a49.PORTBADDR
address_b[0] => ram_block11a50.PORTBADDR
address_b[0] => ram_block11a51.PORTBADDR
address_b[0] => ram_block11a52.PORTBADDR
address_b[0] => ram_block11a53.PORTBADDR
address_b[0] => ram_block11a54.PORTBADDR
address_b[0] => ram_block11a55.PORTBADDR
address_b[0] => ram_block11a56.PORTBADDR
address_b[0] => ram_block11a57.PORTBADDR
address_b[0] => ram_block11a58.PORTBADDR
address_b[0] => ram_block11a59.PORTBADDR
address_b[0] => ram_block11a60.PORTBADDR
address_b[0] => ram_block11a61.PORTBADDR
address_b[0] => ram_block11a62.PORTBADDR
address_b[0] => ram_block11a63.PORTBADDR
address_b[0] => ram_block11a64.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[1] => ram_block11a36.PORTBADDR1
address_b[1] => ram_block11a37.PORTBADDR1
address_b[1] => ram_block11a38.PORTBADDR1
address_b[1] => ram_block11a39.PORTBADDR1
address_b[1] => ram_block11a40.PORTBADDR1
address_b[1] => ram_block11a41.PORTBADDR1
address_b[1] => ram_block11a42.PORTBADDR1
address_b[1] => ram_block11a43.PORTBADDR1
address_b[1] => ram_block11a44.PORTBADDR1
address_b[1] => ram_block11a45.PORTBADDR1
address_b[1] => ram_block11a46.PORTBADDR1
address_b[1] => ram_block11a47.PORTBADDR1
address_b[1] => ram_block11a48.PORTBADDR1
address_b[1] => ram_block11a49.PORTBADDR1
address_b[1] => ram_block11a50.PORTBADDR1
address_b[1] => ram_block11a51.PORTBADDR1
address_b[1] => ram_block11a52.PORTBADDR1
address_b[1] => ram_block11a53.PORTBADDR1
address_b[1] => ram_block11a54.PORTBADDR1
address_b[1] => ram_block11a55.PORTBADDR1
address_b[1] => ram_block11a56.PORTBADDR1
address_b[1] => ram_block11a57.PORTBADDR1
address_b[1] => ram_block11a58.PORTBADDR1
address_b[1] => ram_block11a59.PORTBADDR1
address_b[1] => ram_block11a60.PORTBADDR1
address_b[1] => ram_block11a61.PORTBADDR1
address_b[1] => ram_block11a62.PORTBADDR1
address_b[1] => ram_block11a63.PORTBADDR1
address_b[1] => ram_block11a64.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[2] => ram_block11a36.PORTBADDR2
address_b[2] => ram_block11a37.PORTBADDR2
address_b[2] => ram_block11a38.PORTBADDR2
address_b[2] => ram_block11a39.PORTBADDR2
address_b[2] => ram_block11a40.PORTBADDR2
address_b[2] => ram_block11a41.PORTBADDR2
address_b[2] => ram_block11a42.PORTBADDR2
address_b[2] => ram_block11a43.PORTBADDR2
address_b[2] => ram_block11a44.PORTBADDR2
address_b[2] => ram_block11a45.PORTBADDR2
address_b[2] => ram_block11a46.PORTBADDR2
address_b[2] => ram_block11a47.PORTBADDR2
address_b[2] => ram_block11a48.PORTBADDR2
address_b[2] => ram_block11a49.PORTBADDR2
address_b[2] => ram_block11a50.PORTBADDR2
address_b[2] => ram_block11a51.PORTBADDR2
address_b[2] => ram_block11a52.PORTBADDR2
address_b[2] => ram_block11a53.PORTBADDR2
address_b[2] => ram_block11a54.PORTBADDR2
address_b[2] => ram_block11a55.PORTBADDR2
address_b[2] => ram_block11a56.PORTBADDR2
address_b[2] => ram_block11a57.PORTBADDR2
address_b[2] => ram_block11a58.PORTBADDR2
address_b[2] => ram_block11a59.PORTBADDR2
address_b[2] => ram_block11a60.PORTBADDR2
address_b[2] => ram_block11a61.PORTBADDR2
address_b[2] => ram_block11a62.PORTBADDR2
address_b[2] => ram_block11a63.PORTBADDR2
address_b[2] => ram_block11a64.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[3] => ram_block11a36.PORTBADDR3
address_b[3] => ram_block11a37.PORTBADDR3
address_b[3] => ram_block11a38.PORTBADDR3
address_b[3] => ram_block11a39.PORTBADDR3
address_b[3] => ram_block11a40.PORTBADDR3
address_b[3] => ram_block11a41.PORTBADDR3
address_b[3] => ram_block11a42.PORTBADDR3
address_b[3] => ram_block11a43.PORTBADDR3
address_b[3] => ram_block11a44.PORTBADDR3
address_b[3] => ram_block11a45.PORTBADDR3
address_b[3] => ram_block11a46.PORTBADDR3
address_b[3] => ram_block11a47.PORTBADDR3
address_b[3] => ram_block11a48.PORTBADDR3
address_b[3] => ram_block11a49.PORTBADDR3
address_b[3] => ram_block11a50.PORTBADDR3
address_b[3] => ram_block11a51.PORTBADDR3
address_b[3] => ram_block11a52.PORTBADDR3
address_b[3] => ram_block11a53.PORTBADDR3
address_b[3] => ram_block11a54.PORTBADDR3
address_b[3] => ram_block11a55.PORTBADDR3
address_b[3] => ram_block11a56.PORTBADDR3
address_b[3] => ram_block11a57.PORTBADDR3
address_b[3] => ram_block11a58.PORTBADDR3
address_b[3] => ram_block11a59.PORTBADDR3
address_b[3] => ram_block11a60.PORTBADDR3
address_b[3] => ram_block11a61.PORTBADDR3
address_b[3] => ram_block11a62.PORTBADDR3
address_b[3] => ram_block11a63.PORTBADDR3
address_b[3] => ram_block11a64.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[4] => ram_block11a33.PORTBADDR4
address_b[4] => ram_block11a34.PORTBADDR4
address_b[4] => ram_block11a35.PORTBADDR4
address_b[4] => ram_block11a36.PORTBADDR4
address_b[4] => ram_block11a37.PORTBADDR4
address_b[4] => ram_block11a38.PORTBADDR4
address_b[4] => ram_block11a39.PORTBADDR4
address_b[4] => ram_block11a40.PORTBADDR4
address_b[4] => ram_block11a41.PORTBADDR4
address_b[4] => ram_block11a42.PORTBADDR4
address_b[4] => ram_block11a43.PORTBADDR4
address_b[4] => ram_block11a44.PORTBADDR4
address_b[4] => ram_block11a45.PORTBADDR4
address_b[4] => ram_block11a46.PORTBADDR4
address_b[4] => ram_block11a47.PORTBADDR4
address_b[4] => ram_block11a48.PORTBADDR4
address_b[4] => ram_block11a49.PORTBADDR4
address_b[4] => ram_block11a50.PORTBADDR4
address_b[4] => ram_block11a51.PORTBADDR4
address_b[4] => ram_block11a52.PORTBADDR4
address_b[4] => ram_block11a53.PORTBADDR4
address_b[4] => ram_block11a54.PORTBADDR4
address_b[4] => ram_block11a55.PORTBADDR4
address_b[4] => ram_block11a56.PORTBADDR4
address_b[4] => ram_block11a57.PORTBADDR4
address_b[4] => ram_block11a58.PORTBADDR4
address_b[4] => ram_block11a59.PORTBADDR4
address_b[4] => ram_block11a60.PORTBADDR4
address_b[4] => ram_block11a61.PORTBADDR4
address_b[4] => ram_block11a62.PORTBADDR4
address_b[4] => ram_block11a63.PORTBADDR4
address_b[4] => ram_block11a64.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
address_b[5] => ram_block11a33.PORTBADDR5
address_b[5] => ram_block11a34.PORTBADDR5
address_b[5] => ram_block11a35.PORTBADDR5
address_b[5] => ram_block11a36.PORTBADDR5
address_b[5] => ram_block11a37.PORTBADDR5
address_b[5] => ram_block11a38.PORTBADDR5
address_b[5] => ram_block11a39.PORTBADDR5
address_b[5] => ram_block11a40.PORTBADDR5
address_b[5] => ram_block11a41.PORTBADDR5
address_b[5] => ram_block11a42.PORTBADDR5
address_b[5] => ram_block11a43.PORTBADDR5
address_b[5] => ram_block11a44.PORTBADDR5
address_b[5] => ram_block11a45.PORTBADDR5
address_b[5] => ram_block11a46.PORTBADDR5
address_b[5] => ram_block11a47.PORTBADDR5
address_b[5] => ram_block11a48.PORTBADDR5
address_b[5] => ram_block11a49.PORTBADDR5
address_b[5] => ram_block11a50.PORTBADDR5
address_b[5] => ram_block11a51.PORTBADDR5
address_b[5] => ram_block11a52.PORTBADDR5
address_b[5] => ram_block11a53.PORTBADDR5
address_b[5] => ram_block11a54.PORTBADDR5
address_b[5] => ram_block11a55.PORTBADDR5
address_b[5] => ram_block11a56.PORTBADDR5
address_b[5] => ram_block11a57.PORTBADDR5
address_b[5] => ram_block11a58.PORTBADDR5
address_b[5] => ram_block11a59.PORTBADDR5
address_b[5] => ram_block11a60.PORTBADDR5
address_b[5] => ram_block11a61.PORTBADDR5
address_b[5] => ram_block11a62.PORTBADDR5
address_b[5] => ram_block11a63.PORTBADDR5
address_b[5] => ram_block11a64.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[6] => ram_block11a32.PORTBADDR6
address_b[6] => ram_block11a33.PORTBADDR6
address_b[6] => ram_block11a34.PORTBADDR6
address_b[6] => ram_block11a35.PORTBADDR6
address_b[6] => ram_block11a36.PORTBADDR6
address_b[6] => ram_block11a37.PORTBADDR6
address_b[6] => ram_block11a38.PORTBADDR6
address_b[6] => ram_block11a39.PORTBADDR6
address_b[6] => ram_block11a40.PORTBADDR6
address_b[6] => ram_block11a41.PORTBADDR6
address_b[6] => ram_block11a42.PORTBADDR6
address_b[6] => ram_block11a43.PORTBADDR6
address_b[6] => ram_block11a44.PORTBADDR6
address_b[6] => ram_block11a45.PORTBADDR6
address_b[6] => ram_block11a46.PORTBADDR6
address_b[6] => ram_block11a47.PORTBADDR6
address_b[6] => ram_block11a48.PORTBADDR6
address_b[6] => ram_block11a49.PORTBADDR6
address_b[6] => ram_block11a50.PORTBADDR6
address_b[6] => ram_block11a51.PORTBADDR6
address_b[6] => ram_block11a52.PORTBADDR6
address_b[6] => ram_block11a53.PORTBADDR6
address_b[6] => ram_block11a54.PORTBADDR6
address_b[6] => ram_block11a55.PORTBADDR6
address_b[6] => ram_block11a56.PORTBADDR6
address_b[6] => ram_block11a57.PORTBADDR6
address_b[6] => ram_block11a58.PORTBADDR6
address_b[6] => ram_block11a59.PORTBADDR6
address_b[6] => ram_block11a60.PORTBADDR6
address_b[6] => ram_block11a61.PORTBADDR6
address_b[6] => ram_block11a62.PORTBADDR6
address_b[6] => ram_block11a63.PORTBADDR6
address_b[6] => ram_block11a64.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[7] => ram_block11a32.PORTBADDR7
address_b[7] => ram_block11a33.PORTBADDR7
address_b[7] => ram_block11a34.PORTBADDR7
address_b[7] => ram_block11a35.PORTBADDR7
address_b[7] => ram_block11a36.PORTBADDR7
address_b[7] => ram_block11a37.PORTBADDR7
address_b[7] => ram_block11a38.PORTBADDR7
address_b[7] => ram_block11a39.PORTBADDR7
address_b[7] => ram_block11a40.PORTBADDR7
address_b[7] => ram_block11a41.PORTBADDR7
address_b[7] => ram_block11a42.PORTBADDR7
address_b[7] => ram_block11a43.PORTBADDR7
address_b[7] => ram_block11a44.PORTBADDR7
address_b[7] => ram_block11a45.PORTBADDR7
address_b[7] => ram_block11a46.PORTBADDR7
address_b[7] => ram_block11a47.PORTBADDR7
address_b[7] => ram_block11a48.PORTBADDR7
address_b[7] => ram_block11a49.PORTBADDR7
address_b[7] => ram_block11a50.PORTBADDR7
address_b[7] => ram_block11a51.PORTBADDR7
address_b[7] => ram_block11a52.PORTBADDR7
address_b[7] => ram_block11a53.PORTBADDR7
address_b[7] => ram_block11a54.PORTBADDR7
address_b[7] => ram_block11a55.PORTBADDR7
address_b[7] => ram_block11a56.PORTBADDR7
address_b[7] => ram_block11a57.PORTBADDR7
address_b[7] => ram_block11a58.PORTBADDR7
address_b[7] => ram_block11a59.PORTBADDR7
address_b[7] => ram_block11a60.PORTBADDR7
address_b[7] => ram_block11a61.PORTBADDR7
address_b[7] => ram_block11a62.PORTBADDR7
address_b[7] => ram_block11a63.PORTBADDR7
address_b[7] => ram_block11a64.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
addressstall_b => ram_block11a33.PORTBADDRSTALL
addressstall_b => ram_block11a34.PORTBADDRSTALL
addressstall_b => ram_block11a35.PORTBADDRSTALL
addressstall_b => ram_block11a36.PORTBADDRSTALL
addressstall_b => ram_block11a37.PORTBADDRSTALL
addressstall_b => ram_block11a38.PORTBADDRSTALL
addressstall_b => ram_block11a39.PORTBADDRSTALL
addressstall_b => ram_block11a40.PORTBADDRSTALL
addressstall_b => ram_block11a41.PORTBADDRSTALL
addressstall_b => ram_block11a42.PORTBADDRSTALL
addressstall_b => ram_block11a43.PORTBADDRSTALL
addressstall_b => ram_block11a44.PORTBADDRSTALL
addressstall_b => ram_block11a45.PORTBADDRSTALL
addressstall_b => ram_block11a46.PORTBADDRSTALL
addressstall_b => ram_block11a47.PORTBADDRSTALL
addressstall_b => ram_block11a48.PORTBADDRSTALL
addressstall_b => ram_block11a49.PORTBADDRSTALL
addressstall_b => ram_block11a50.PORTBADDRSTALL
addressstall_b => ram_block11a51.PORTBADDRSTALL
addressstall_b => ram_block11a52.PORTBADDRSTALL
addressstall_b => ram_block11a53.PORTBADDRSTALL
addressstall_b => ram_block11a54.PORTBADDRSTALL
addressstall_b => ram_block11a55.PORTBADDRSTALL
addressstall_b => ram_block11a56.PORTBADDRSTALL
addressstall_b => ram_block11a57.PORTBADDRSTALL
addressstall_b => ram_block11a58.PORTBADDRSTALL
addressstall_b => ram_block11a59.PORTBADDRSTALL
addressstall_b => ram_block11a60.PORTBADDRSTALL
addressstall_b => ram_block11a61.PORTBADDRSTALL
addressstall_b => ram_block11a62.PORTBADDRSTALL
addressstall_b => ram_block11a63.PORTBADDRSTALL
addressstall_b => ram_block11a64.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock0 => ram_block11a36.CLK0
clock0 => ram_block11a37.CLK0
clock0 => ram_block11a38.CLK0
clock0 => ram_block11a39.CLK0
clock0 => ram_block11a40.CLK0
clock0 => ram_block11a41.CLK0
clock0 => ram_block11a42.CLK0
clock0 => ram_block11a43.CLK0
clock0 => ram_block11a44.CLK0
clock0 => ram_block11a45.CLK0
clock0 => ram_block11a46.CLK0
clock0 => ram_block11a47.CLK0
clock0 => ram_block11a48.CLK0
clock0 => ram_block11a49.CLK0
clock0 => ram_block11a50.CLK0
clock0 => ram_block11a51.CLK0
clock0 => ram_block11a52.CLK0
clock0 => ram_block11a53.CLK0
clock0 => ram_block11a54.CLK0
clock0 => ram_block11a55.CLK0
clock0 => ram_block11a56.CLK0
clock0 => ram_block11a57.CLK0
clock0 => ram_block11a58.CLK0
clock0 => ram_block11a59.CLK0
clock0 => ram_block11a60.CLK0
clock0 => ram_block11a61.CLK0
clock0 => ram_block11a62.CLK0
clock0 => ram_block11a63.CLK0
clock0 => ram_block11a64.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
clock1 => ram_block11a36.CLK1
clock1 => ram_block11a37.CLK1
clock1 => ram_block11a38.CLK1
clock1 => ram_block11a39.CLK1
clock1 => ram_block11a40.CLK1
clock1 => ram_block11a41.CLK1
clock1 => ram_block11a42.CLK1
clock1 => ram_block11a43.CLK1
clock1 => ram_block11a44.CLK1
clock1 => ram_block11a45.CLK1
clock1 => ram_block11a46.CLK1
clock1 => ram_block11a47.CLK1
clock1 => ram_block11a48.CLK1
clock1 => ram_block11a49.CLK1
clock1 => ram_block11a50.CLK1
clock1 => ram_block11a51.CLK1
clock1 => ram_block11a52.CLK1
clock1 => ram_block11a53.CLK1
clock1 => ram_block11a54.CLK1
clock1 => ram_block11a55.CLK1
clock1 => ram_block11a56.CLK1
clock1 => ram_block11a57.CLK1
clock1 => ram_block11a58.CLK1
clock1 => ram_block11a59.CLK1
clock1 => ram_block11a60.CLK1
clock1 => ram_block11a61.CLK1
clock1 => ram_block11a62.CLK1
clock1 => ram_block11a63.CLK1
clock1 => ram_block11a64.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
clocken1 => ram_block11a32.ENA1
clocken1 => ram_block11a33.ENA1
clocken1 => ram_block11a34.ENA1
clocken1 => ram_block11a35.ENA1
clocken1 => ram_block11a36.ENA1
clocken1 => ram_block11a37.ENA1
clocken1 => ram_block11a38.ENA1
clocken1 => ram_block11a39.ENA1
clocken1 => ram_block11a40.ENA1
clocken1 => ram_block11a41.ENA1
clocken1 => ram_block11a42.ENA1
clocken1 => ram_block11a43.ENA1
clocken1 => ram_block11a44.ENA1
clocken1 => ram_block11a45.ENA1
clocken1 => ram_block11a46.ENA1
clocken1 => ram_block11a47.ENA1
clocken1 => ram_block11a48.ENA1
clocken1 => ram_block11a49.ENA1
clocken1 => ram_block11a50.ENA1
clocken1 => ram_block11a51.ENA1
clocken1 => ram_block11a52.ENA1
clocken1 => ram_block11a53.ENA1
clocken1 => ram_block11a54.ENA1
clocken1 => ram_block11a55.ENA1
clocken1 => ram_block11a56.ENA1
clocken1 => ram_block11a57.ENA1
clocken1 => ram_block11a58.ENA1
clocken1 => ram_block11a59.ENA1
clocken1 => ram_block11a60.ENA1
clocken1 => ram_block11a61.ENA1
clocken1 => ram_block11a62.ENA1
clocken1 => ram_block11a63.ENA1
clocken1 => ram_block11a64.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
data_a[33] => ram_block11a33.PORTADATAIN
data_a[34] => ram_block11a34.PORTADATAIN
data_a[35] => ram_block11a35.PORTADATAIN
data_a[36] => ram_block11a36.PORTADATAIN
data_a[37] => ram_block11a37.PORTADATAIN
data_a[38] => ram_block11a38.PORTADATAIN
data_a[39] => ram_block11a39.PORTADATAIN
data_a[40] => ram_block11a40.PORTADATAIN
data_a[41] => ram_block11a41.PORTADATAIN
data_a[42] => ram_block11a42.PORTADATAIN
data_a[43] => ram_block11a43.PORTADATAIN
data_a[44] => ram_block11a44.PORTADATAIN
data_a[45] => ram_block11a45.PORTADATAIN
data_a[46] => ram_block11a46.PORTADATAIN
data_a[47] => ram_block11a47.PORTADATAIN
data_a[48] => ram_block11a48.PORTADATAIN
data_a[49] => ram_block11a49.PORTADATAIN
data_a[50] => ram_block11a50.PORTADATAIN
data_a[51] => ram_block11a51.PORTADATAIN
data_a[52] => ram_block11a52.PORTADATAIN
data_a[53] => ram_block11a53.PORTADATAIN
data_a[54] => ram_block11a54.PORTADATAIN
data_a[55] => ram_block11a55.PORTADATAIN
data_a[56] => ram_block11a56.PORTADATAIN
data_a[57] => ram_block11a57.PORTADATAIN
data_a[58] => ram_block11a58.PORTADATAIN
data_a[59] => ram_block11a59.PORTADATAIN
data_a[60] => ram_block11a60.PORTADATAIN
data_a[61] => ram_block11a61.PORTADATAIN
data_a[62] => ram_block11a62.PORTADATAIN
data_a[63] => ram_block11a63.PORTADATAIN
data_a[64] => ram_block11a64.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
q_b[32] <= ram_block11a32.PORTBDATAOUT
q_b[33] <= ram_block11a33.PORTBDATAOUT
q_b[34] <= ram_block11a34.PORTBDATAOUT
q_b[35] <= ram_block11a35.PORTBDATAOUT
q_b[36] <= ram_block11a36.PORTBDATAOUT
q_b[37] <= ram_block11a37.PORTBDATAOUT
q_b[38] <= ram_block11a38.PORTBDATAOUT
q_b[39] <= ram_block11a39.PORTBDATAOUT
q_b[40] <= ram_block11a40.PORTBDATAOUT
q_b[41] <= ram_block11a41.PORTBDATAOUT
q_b[42] <= ram_block11a42.PORTBDATAOUT
q_b[43] <= ram_block11a43.PORTBDATAOUT
q_b[44] <= ram_block11a44.PORTBDATAOUT
q_b[45] <= ram_block11a45.PORTBDATAOUT
q_b[46] <= ram_block11a46.PORTBDATAOUT
q_b[47] <= ram_block11a47.PORTBDATAOUT
q_b[48] <= ram_block11a48.PORTBDATAOUT
q_b[49] <= ram_block11a49.PORTBDATAOUT
q_b[50] <= ram_block11a50.PORTBDATAOUT
q_b[51] <= ram_block11a51.PORTBDATAOUT
q_b[52] <= ram_block11a52.PORTBDATAOUT
q_b[53] <= ram_block11a53.PORTBDATAOUT
q_b[54] <= ram_block11a54.PORTBDATAOUT
q_b[55] <= ram_block11a55.PORTBDATAOUT
q_b[56] <= ram_block11a56.PORTBDATAOUT
q_b[57] <= ram_block11a57.PORTBDATAOUT
q_b[58] <= ram_block11a58.PORTBDATAOUT
q_b[59] <= ram_block11a59.PORTBDATAOUT
q_b[60] <= ram_block11a60.PORTBDATAOUT
q_b[61] <= ram_block11a61.PORTBDATAOUT
q_b[62] <= ram_block11a62.PORTBDATAOUT
q_b[63] <= ram_block11a63.PORTBDATAOUT
q_b[64] <= ram_block11a64.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a32.ENA0
wren_a => ram_block11a33.PORTAWE
wren_a => ram_block11a33.ENA0
wren_a => ram_block11a34.PORTAWE
wren_a => ram_block11a34.ENA0
wren_a => ram_block11a35.PORTAWE
wren_a => ram_block11a35.ENA0
wren_a => ram_block11a36.PORTAWE
wren_a => ram_block11a36.ENA0
wren_a => ram_block11a37.PORTAWE
wren_a => ram_block11a37.ENA0
wren_a => ram_block11a38.PORTAWE
wren_a => ram_block11a38.ENA0
wren_a => ram_block11a39.PORTAWE
wren_a => ram_block11a39.ENA0
wren_a => ram_block11a40.PORTAWE
wren_a => ram_block11a40.ENA0
wren_a => ram_block11a41.PORTAWE
wren_a => ram_block11a41.ENA0
wren_a => ram_block11a42.PORTAWE
wren_a => ram_block11a42.ENA0
wren_a => ram_block11a43.PORTAWE
wren_a => ram_block11a43.ENA0
wren_a => ram_block11a44.PORTAWE
wren_a => ram_block11a44.ENA0
wren_a => ram_block11a45.PORTAWE
wren_a => ram_block11a45.ENA0
wren_a => ram_block11a46.PORTAWE
wren_a => ram_block11a46.ENA0
wren_a => ram_block11a47.PORTAWE
wren_a => ram_block11a47.ENA0
wren_a => ram_block11a48.PORTAWE
wren_a => ram_block11a48.ENA0
wren_a => ram_block11a49.PORTAWE
wren_a => ram_block11a49.ENA0
wren_a => ram_block11a50.PORTAWE
wren_a => ram_block11a50.ENA0
wren_a => ram_block11a51.PORTAWE
wren_a => ram_block11a51.ENA0
wren_a => ram_block11a52.PORTAWE
wren_a => ram_block11a52.ENA0
wren_a => ram_block11a53.PORTAWE
wren_a => ram_block11a53.ENA0
wren_a => ram_block11a54.PORTAWE
wren_a => ram_block11a54.ENA0
wren_a => ram_block11a55.PORTAWE
wren_a => ram_block11a55.ENA0
wren_a => ram_block11a56.PORTAWE
wren_a => ram_block11a56.ENA0
wren_a => ram_block11a57.PORTAWE
wren_a => ram_block11a57.ENA0
wren_a => ram_block11a58.PORTAWE
wren_a => ram_block11a58.ENA0
wren_a => ram_block11a59.PORTAWE
wren_a => ram_block11a59.ENA0
wren_a => ram_block11a60.PORTAWE
wren_a => ram_block11a60.ENA0
wren_a => ram_block11a61.PORTAWE
wren_a => ram_block11a61.ENA0
wren_a => ram_block11a62.PORTAWE
wren_a => ram_block11a62.ENA0
wren_a => ram_block11a63.PORTAWE
wren_a => ram_block11a63.ENA0
wren_a => ram_block11a64.PORTAWE
wren_a => ram_block11a64.ENA0


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|alt_synch_pipe_h9l:rs_dgwp
clock => dffpipe_2v8:dffpipe12.clock
d[0] => dffpipe_2v8:dffpipe12.d[0]
d[1] => dffpipe_2v8:dffpipe12.d[1]
d[2] => dffpipe_2v8:dffpipe12.d[2]
d[3] => dffpipe_2v8:dffpipe12.d[3]
d[4] => dffpipe_2v8:dffpipe12.d[4]
d[5] => dffpipe_2v8:dffpipe12.d[5]
d[6] => dffpipe_2v8:dffpipe12.d[6]
d[7] => dffpipe_2v8:dffpipe12.d[7]
d[8] => dffpipe_2v8:dffpipe12.d[8]
q[0] <= dffpipe_2v8:dffpipe12.q[0]
q[1] <= dffpipe_2v8:dffpipe12.q[1]
q[2] <= dffpipe_2v8:dffpipe12.q[2]
q[3] <= dffpipe_2v8:dffpipe12.q[3]
q[4] <= dffpipe_2v8:dffpipe12.q[4]
q[5] <= dffpipe_2v8:dffpipe12.q[5]
q[6] <= dffpipe_2v8:dffpipe12.q[6]
q[7] <= dffpipe_2v8:dffpipe12.q[7]
q[8] <= dffpipe_2v8:dffpipe12.q[8]


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|alt_synch_pipe_i9l:ws_dgrp
clock => dffpipe_3v8:dffpipe15.clock
d[0] => dffpipe_3v8:dffpipe15.d[0]
d[1] => dffpipe_3v8:dffpipe15.d[1]
d[2] => dffpipe_3v8:dffpipe15.d[2]
d[3] => dffpipe_3v8:dffpipe15.d[3]
d[4] => dffpipe_3v8:dffpipe15.d[4]
d[5] => dffpipe_3v8:dffpipe15.d[5]
d[6] => dffpipe_3v8:dffpipe15.d[6]
d[7] => dffpipe_3v8:dffpipe15.d[7]
d[8] => dffpipe_3v8:dffpipe15.d[8]
q[0] <= dffpipe_3v8:dffpipe15.q[0]
q[1] <= dffpipe_3v8:dffpipe15.q[1]
q[2] <= dffpipe_3v8:dffpipe15.q[2]
q[3] <= dffpipe_3v8:dffpipe15.q[3]
q[4] <= dffpipe_3v8:dffpipe15.q[4]
q[5] <= dffpipe_3v8:dffpipe15.q[5]
q[6] <= dffpipe_3v8:dffpipe15.q[6]
q[7] <= dffpipe_3v8:dffpipe15.q[7]
q[8] <= dffpipe_3v8:dffpipe15.q[8]


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_1h5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_0h5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_1h5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_0h5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_1h5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_0h5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_1h5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_0h5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|mux_9d7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|mux_9d7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DLX_test|tx_fifo:fifo_tx
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw[0]
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw[1]
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw[2]
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw[3]
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw[4]
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw[5]
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw[6]
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw[7]
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw[8]
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw[9]
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw[10]
wrfull <= dcfifo:dcfifo_component.wrfull


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component
data[0] => dcfifo_cnj1:auto_generated.data[0]
data[1] => dcfifo_cnj1:auto_generated.data[1]
data[2] => dcfifo_cnj1:auto_generated.data[2]
data[3] => dcfifo_cnj1:auto_generated.data[3]
data[4] => dcfifo_cnj1:auto_generated.data[4]
data[5] => dcfifo_cnj1:auto_generated.data[5]
data[6] => dcfifo_cnj1:auto_generated.data[6]
data[7] => dcfifo_cnj1:auto_generated.data[7]
q[0] <= dcfifo_cnj1:auto_generated.q[0]
q[1] <= dcfifo_cnj1:auto_generated.q[1]
q[2] <= dcfifo_cnj1:auto_generated.q[2]
q[3] <= dcfifo_cnj1:auto_generated.q[3]
q[4] <= dcfifo_cnj1:auto_generated.q[4]
q[5] <= dcfifo_cnj1:auto_generated.q[5]
q[6] <= dcfifo_cnj1:auto_generated.q[6]
q[7] <= dcfifo_cnj1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_cnj1:auto_generated.rdclk
rdreq => dcfifo_cnj1:auto_generated.rdreq
wrclk => dcfifo_cnj1:auto_generated.wrclk
wrreq => dcfifo_cnj1:auto_generated.wrreq
aclr => dcfifo_cnj1:auto_generated.aclr
rdempty <= dcfifo_cnj1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_cnj1:auto_generated.wrfull
rdusedw[0] <= dcfifo_cnj1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_cnj1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_cnj1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_cnj1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_cnj1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_cnj1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_cnj1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_cnj1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_cnj1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_cnj1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_cnj1:auto_generated.rdusedw[10]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated
aclr => a_graycounter_th6:rdptr_g1p.aclr
aclr => a_graycounter_pvb:wrptr_g1p.aclr
aclr => altsyncram_2a61:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdptr_g[11].IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_2a61:fifo_ram.data_a[0]
data[1] => altsyncram_2a61:fifo_ram.data_a[1]
data[2] => altsyncram_2a61:fifo_ram.data_a[2]
data[3] => altsyncram_2a61:fifo_ram.data_a[3]
data[4] => altsyncram_2a61:fifo_ram.data_a[4]
data[5] => altsyncram_2a61:fifo_ram.data_a[5]
data[6] => altsyncram_2a61:fifo_ram.data_a[6]
data[7] => altsyncram_2a61:fifo_ram.data_a[7]
q[0] <= altsyncram_2a61:fifo_ram.q_b[0]
q[1] <= altsyncram_2a61:fifo_ram.q_b[1]
q[2] <= altsyncram_2a61:fifo_ram.q_b[2]
q[3] <= altsyncram_2a61:fifo_ram.q_b[3]
q[4] <= altsyncram_2a61:fifo_ram.q_b[4]
q[5] <= altsyncram_2a61:fifo_ram.q_b[5]
q[6] <= altsyncram_2a61:fifo_ram.q_b[6]
q[7] <= altsyncram_2a61:fifo_ram.q_b[7]
rdclk => a_graycounter_th6:rdptr_g1p.clock
rdclk => altsyncram_2a61:fifo_ram.clock1
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_qe9:rs_bwp.clock
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_pvb:wrptr_g1p.clock
wrclk => altsyncram_2a61:fifo_ram.clock0
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_gray2bin_usa:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_gray2bin_usa:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|dffpipe_qe9:rs_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe13.clock
clrn => dffpipe_re9:dffpipe13.clrn
d[0] => dffpipe_re9:dffpipe13.d[0]
d[1] => dffpipe_re9:dffpipe13.d[1]
d[2] => dffpipe_re9:dffpipe13.d[2]
d[3] => dffpipe_re9:dffpipe13.d[3]
d[4] => dffpipe_re9:dffpipe13.d[4]
d[5] => dffpipe_re9:dffpipe13.d[5]
d[6] => dffpipe_re9:dffpipe13.d[6]
d[7] => dffpipe_re9:dffpipe13.d[7]
d[8] => dffpipe_re9:dffpipe13.d[8]
d[9] => dffpipe_re9:dffpipe13.d[9]
d[10] => dffpipe_re9:dffpipe13.d[10]
d[11] => dffpipe_re9:dffpipe13.d[11]
q[0] <= dffpipe_re9:dffpipe13.q[0]
q[1] <= dffpipe_re9:dffpipe13.q[1]
q[2] <= dffpipe_re9:dffpipe13.q[2]
q[3] <= dffpipe_re9:dffpipe13.q[3]
q[4] <= dffpipe_re9:dffpipe13.q[4]
q[5] <= dffpipe_re9:dffpipe13.q[5]
q[6] <= dffpipe_re9:dffpipe13.q[6]
q[7] <= dffpipe_re9:dffpipe13.q[7]
q[8] <= dffpipe_re9:dffpipe13.q[8]
q[9] <= dffpipe_re9:dffpipe13.q[9]
q[10] <= dffpipe_re9:dffpipe13.q[10]
q[11] <= dffpipe_re9:dffpipe13.q[11]


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe16.clock
clrn => dffpipe_se9:dffpipe16.clrn
d[0] => dffpipe_se9:dffpipe16.d[0]
d[1] => dffpipe_se9:dffpipe16.d[1]
d[2] => dffpipe_se9:dffpipe16.d[2]
d[3] => dffpipe_se9:dffpipe16.d[3]
d[4] => dffpipe_se9:dffpipe16.d[4]
d[5] => dffpipe_se9:dffpipe16.d[5]
d[6] => dffpipe_se9:dffpipe16.d[6]
d[7] => dffpipe_se9:dffpipe16.d[7]
d[8] => dffpipe_se9:dffpipe16.d[8]
d[9] => dffpipe_se9:dffpipe16.d[9]
d[10] => dffpipe_se9:dffpipe16.d[10]
d[11] => dffpipe_se9:dffpipe16.d[11]
q[0] <= dffpipe_se9:dffpipe16.q[0]
q[1] <= dffpipe_se9:dffpipe16.q[1]
q[2] <= dffpipe_se9:dffpipe16.q[2]
q[3] <= dffpipe_se9:dffpipe16.q[3]
q[4] <= dffpipe_se9:dffpipe16.q[4]
q[5] <= dffpipe_se9:dffpipe16.q[5]
q[6] <= dffpipe_se9:dffpipe16.q[6]
q[7] <= dffpipe_se9:dffpipe16.q[7]
q[8] <= dffpipe_se9:dffpipe16.q[8]
q[9] <= dffpipe_se9:dffpipe16.q[9]
q[10] <= dffpipe_se9:dffpipe16.q[10]
q[11] <= dffpipe_se9:dffpipe16.q[11]


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|cmpr_fi5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|cmpr_fi5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|DLX_test|uart_tx:tx_side
clk => tx_wire~reg0.CLK
clk => data_stored[0].CLK
clk => data_stored[1].CLK
clk => data_stored[2].CLK
clk => data_stored[3].CLK
clk => data_stored[4].CLK
clk => data_stored[5].CLK
clk => data_stored[6].CLK
clk => data_stored[7].CLK
clk => iter_cnt[0].CLK
clk => iter_cnt[1].CLK
clk => iter_cnt[2].CLK
clk => iter_cnt[3].CLK
clk => iter_cnt[4].CLK
clk => iter_cnt[5].CLK
clk => iter_cnt[6].CLK
clk => iter_cnt[7].CLK
clk => iter_cnt[8].CLK
clk => iter_cnt[9].CLK
clk => iter_cnt[10].CLK
clk => iter_cnt[11].CLK
clk => iter_cnt[12].CLK
clk => iter_cnt[13].CLK
clk => iter_cnt[14].CLK
clk => iter_cnt[15].CLK
clk => iter_cnt[16].CLK
clk => iter_cnt[17].CLK
clk => iter_cnt[18].CLK
clk => iter_cnt[19].CLK
clk => iter_cnt[20].CLK
clk => iter_cnt[21].CLK
clk => iter_cnt[22].CLK
clk => iter_cnt[23].CLK
clk => iter_cnt[24].CLK
clk => iter_cnt[25].CLK
clk => iter_cnt[26].CLK
clk => iter_cnt[27].CLK
clk => iter_cnt[28].CLK
clk => iter_cnt[29].CLK
clk => iter_cnt[30].CLK
clk => iter_cnt[31].CLK
clk => tx_state~6.DATAIN
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_wire~reg0.ENA
rst => data_stored[0].ENA
rst => data_stored[1].ENA
rst => data_stored[2].ENA
rst => data_stored[3].ENA
rst => data_stored[4].ENA
rst => data_stored[5].ENA
rst => data_stored[6].ENA
rst => data_stored[7].ENA
rst => iter_cnt[0].ENA
rst => iter_cnt[1].ENA
rst => iter_cnt[2].ENA
rst => iter_cnt[3].ENA
rst => iter_cnt[4].ENA
rst => iter_cnt[5].ENA
rst => iter_cnt[6].ENA
rst => iter_cnt[7].ENA
rst => iter_cnt[8].ENA
rst => iter_cnt[9].ENA
rst => iter_cnt[10].ENA
rst => iter_cnt[11].ENA
rst => iter_cnt[12].ENA
rst => iter_cnt[13].ENA
rst => iter_cnt[14].ENA
rst => iter_cnt[15].ENA
rst => iter_cnt[16].ENA
rst => iter_cnt[17].ENA
rst => iter_cnt[18].ENA
rst => iter_cnt[19].ENA
rst => iter_cnt[20].ENA
rst => iter_cnt[21].ENA
rst => iter_cnt[22].ENA
rst => iter_cnt[23].ENA
rst => iter_cnt[24].ENA
rst => iter_cnt[25].ENA
rst => iter_cnt[26].ENA
rst => iter_cnt[27].ENA
rst => iter_cnt[28].ENA
rst => iter_cnt[29].ENA
rst => iter_cnt[30].ENA
rst => iter_cnt[31].ENA
valid_in => tx_state.OUTPUTSELECT
valid_in => tx_state.OUTPUTSELECT
valid_in => tx_state.OUTPUTSELECT
valid_in => tx_state.OUTPUTSELECT
valid_in => tx_state.OUTPUTSELECT
data_in[0] => Selector44.IN2
data_in[1] => Selector43.IN2
data_in[2] => Selector42.IN2
data_in[3] => Selector41.IN2
data_in[4] => Selector40.IN2
data_in[5] => Selector39.IN2
data_in[6] => Selector38.IN2
data_in[7] => Selector37.IN2
rd <= rd.DB_MAX_OUTPUT_PORT_TYPE
tx_wire <= tx_wire~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|Fetch_stage:fetcher
clk => instructions_ROM:instruct.clock
clk => prev_dest_reg[0].CLK
clk => prev_dest_reg[1].CLK
clk => prev_dest_reg[2].CLK
clk => prev_dest_reg[3].CLK
clk => prev_dest_reg[4].CLK
clk => prev_op_code[0].CLK
clk => prev_op_code[1].CLK
clk => prev_op_code[2].CLK
clk => prev_op_code[3].CLK
clk => prev_op_code[4].CLK
clk => prev_op_code[5].CLK
clk => reg_branch_sel.CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => stopped.CLK
clk => instruct_storred[0].CLK
clk => instruct_storred[1].CLK
clk => instruct_storred[2].CLK
clk => instruct_storred[3].CLK
clk => instruct_storred[4].CLK
clk => instruct_storred[5].CLK
clk => instruct_storred[6].CLK
clk => instruct_storred[7].CLK
clk => instruct_storred[8].CLK
clk => instruct_storred[9].CLK
clk => instruct_storred[10].CLK
clk => instruct_storred[11].CLK
clk => instruct_storred[12].CLK
clk => instruct_storred[13].CLK
clk => instruct_storred[14].CLK
clk => instruct_storred[15].CLK
clk => instruct_storred[16].CLK
clk => instruct_storred[17].CLK
clk => instruct_storred[18].CLK
clk => instruct_storred[19].CLK
clk => instruct_storred[20].CLK
clk => instruct_storred[21].CLK
clk => instruct_storred[22].CLK
clk => instruct_storred[23].CLK
clk => instruct_storred[24].CLK
clk => instruct_storred[25].CLK
clk => instruct_storred[26].CLK
clk => instruct_storred[27].CLK
clk => instruct_storred[28].CLK
clk => instruct_storred[29].CLK
clk => instruct_storred[30].CLK
clk => instruct_storred[31].CLK
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => conflict.IN1
mux_sel_from_mem => address_incremented.IN1
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => reg_branch_sel.DATAIN
address_from_mem[0] => Add1.IN20
address_from_mem[0] => pc.DATAB
address_from_mem[1] => Add1.IN19
address_from_mem[1] => pc.DATAB
address_from_mem[2] => Add1.IN18
address_from_mem[2] => pc.DATAB
address_from_mem[3] => Add1.IN17
address_from_mem[3] => pc.DATAB
address_from_mem[4] => Add1.IN16
address_from_mem[4] => pc.DATAB
address_from_mem[5] => Add1.IN15
address_from_mem[5] => pc.DATAB
address_from_mem[6] => Add1.IN14
address_from_mem[6] => pc.DATAB
address_from_mem[7] => Add1.IN13
address_from_mem[7] => pc.DATAB
address_from_mem[8] => Add1.IN12
address_from_mem[8] => pc.DATAB
address_from_mem[9] => Add1.IN11
address_from_mem[9] => pc.DATAB
regged_address[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
regged_address[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
regged_address[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
regged_address[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
regged_address[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
regged_address[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
regged_address[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
regged_address[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
regged_address[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
regged_address[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[0] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[1] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[2] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[3] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[4] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[5] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[6] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[7] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[8] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[9] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[10] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[11] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[12] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[13] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[14] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[15] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[16] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[17] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[18] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[19] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[20] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[21] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[22] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[23] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[24] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[25] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[26] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[27] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[28] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[29] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[30] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[31] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
basic_stall => stall.IN0
state_machine_stall => stall.IN1


|DLX_test|Fetch_stage:fetcher|instructions_ROM:instruct
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|DLX_test|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p4r3:auto_generated.address_a[0]
address_a[1] => altsyncram_p4r3:auto_generated.address_a[1]
address_a[2] => altsyncram_p4r3:auto_generated.address_a[2]
address_a[3] => altsyncram_p4r3:auto_generated.address_a[3]
address_a[4] => altsyncram_p4r3:auto_generated.address_a[4]
address_a[5] => altsyncram_p4r3:auto_generated.address_a[5]
address_a[6] => altsyncram_p4r3:auto_generated.address_a[6]
address_a[7] => altsyncram_p4r3:auto_generated.address_a[7]
address_a[8] => altsyncram_p4r3:auto_generated.address_a[8]
address_a[9] => altsyncram_p4r3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p4r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p4r3:auto_generated.q_a[0]
q_a[1] <= altsyncram_p4r3:auto_generated.q_a[1]
q_a[2] <= altsyncram_p4r3:auto_generated.q_a[2]
q_a[3] <= altsyncram_p4r3:auto_generated.q_a[3]
q_a[4] <= altsyncram_p4r3:auto_generated.q_a[4]
q_a[5] <= altsyncram_p4r3:auto_generated.q_a[5]
q_a[6] <= altsyncram_p4r3:auto_generated.q_a[6]
q_a[7] <= altsyncram_p4r3:auto_generated.q_a[7]
q_a[8] <= altsyncram_p4r3:auto_generated.q_a[8]
q_a[9] <= altsyncram_p4r3:auto_generated.q_a[9]
q_a[10] <= altsyncram_p4r3:auto_generated.q_a[10]
q_a[11] <= altsyncram_p4r3:auto_generated.q_a[11]
q_a[12] <= altsyncram_p4r3:auto_generated.q_a[12]
q_a[13] <= altsyncram_p4r3:auto_generated.q_a[13]
q_a[14] <= altsyncram_p4r3:auto_generated.q_a[14]
q_a[15] <= altsyncram_p4r3:auto_generated.q_a[15]
q_a[16] <= altsyncram_p4r3:auto_generated.q_a[16]
q_a[17] <= altsyncram_p4r3:auto_generated.q_a[17]
q_a[18] <= altsyncram_p4r3:auto_generated.q_a[18]
q_a[19] <= altsyncram_p4r3:auto_generated.q_a[19]
q_a[20] <= altsyncram_p4r3:auto_generated.q_a[20]
q_a[21] <= altsyncram_p4r3:auto_generated.q_a[21]
q_a[22] <= altsyncram_p4r3:auto_generated.q_a[22]
q_a[23] <= altsyncram_p4r3:auto_generated.q_a[23]
q_a[24] <= altsyncram_p4r3:auto_generated.q_a[24]
q_a[25] <= altsyncram_p4r3:auto_generated.q_a[25]
q_a[26] <= altsyncram_p4r3:auto_generated.q_a[26]
q_a[27] <= altsyncram_p4r3:auto_generated.q_a[27]
q_a[28] <= altsyncram_p4r3:auto_generated.q_a[28]
q_a[29] <= altsyncram_p4r3:auto_generated.q_a[29]
q_a[30] <= altsyncram_p4r3:auto_generated.q_a[30]
q_a[31] <= altsyncram_p4r3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DLX_test|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|DLX_test|decode_stage:decoder
clk => register_RAM:registers_content.clk
clk => reg_1_stall_store[0].CLK
clk => reg_1_stall_store[1].CLK
clk => reg_1_stall_store[2].CLK
clk => reg_1_stall_store[3].CLK
clk => reg_1_stall_store[4].CLK
clk => reg_1_stall_store[5].CLK
clk => reg_1_stall_store[6].CLK
clk => reg_1_stall_store[7].CLK
clk => reg_1_stall_store[8].CLK
clk => reg_1_stall_store[9].CLK
clk => reg_1_stall_store[10].CLK
clk => reg_1_stall_store[11].CLK
clk => reg_1_stall_store[12].CLK
clk => reg_1_stall_store[13].CLK
clk => reg_1_stall_store[14].CLK
clk => reg_1_stall_store[15].CLK
clk => reg_1_stall_store[16].CLK
clk => reg_1_stall_store[17].CLK
clk => reg_1_stall_store[18].CLK
clk => reg_1_stall_store[19].CLK
clk => reg_1_stall_store[20].CLK
clk => reg_1_stall_store[21].CLK
clk => reg_1_stall_store[22].CLK
clk => reg_1_stall_store[23].CLK
clk => reg_1_stall_store[24].CLK
clk => reg_1_stall_store[25].CLK
clk => reg_1_stall_store[26].CLK
clk => reg_1_stall_store[27].CLK
clk => reg_1_stall_store[28].CLK
clk => reg_1_stall_store[29].CLK
clk => reg_1_stall_store[30].CLK
clk => reg_1_stall_store[31].CLK
clk => reg_0_stall_store[0].CLK
clk => reg_0_stall_store[1].CLK
clk => reg_0_stall_store[2].CLK
clk => reg_0_stall_store[3].CLK
clk => reg_0_stall_store[4].CLK
clk => reg_0_stall_store[5].CLK
clk => reg_0_stall_store[6].CLK
clk => reg_0_stall_store[7].CLK
clk => reg_0_stall_store[8].CLK
clk => reg_0_stall_store[9].CLK
clk => reg_0_stall_store[10].CLK
clk => reg_0_stall_store[11].CLK
clk => reg_0_stall_store[12].CLK
clk => reg_0_stall_store[13].CLK
clk => reg_0_stall_store[14].CLK
clk => reg_0_stall_store[15].CLK
clk => reg_0_stall_store[16].CLK
clk => reg_0_stall_store[17].CLK
clk => reg_0_stall_store[18].CLK
clk => reg_0_stall_store[19].CLK
clk => reg_0_stall_store[20].CLK
clk => reg_0_stall_store[21].CLK
clk => reg_0_stall_store[22].CLK
clk => reg_0_stall_store[23].CLK
clk => reg_0_stall_store[24].CLK
clk => reg_0_stall_store[25].CLK
clk => reg_0_stall_store[26].CLK
clk => reg_0_stall_store[27].CLK
clk => reg_0_stall_store[28].CLK
clk => reg_0_stall_store[29].CLK
clk => reg_0_stall_store[30].CLK
clk => reg_0_stall_store[31].CLK
clk => regged_instruct[0]~reg0.CLK
clk => regged_instruct[1]~reg0.CLK
clk => regged_instruct[2]~reg0.CLK
clk => regged_instruct[3]~reg0.CLK
clk => regged_instruct[4]~reg0.CLK
clk => regged_instruct[5]~reg0.CLK
clk => regged_instruct[6]~reg0.CLK
clk => regged_instruct[7]~reg0.CLK
clk => regged_instruct[8]~reg0.CLK
clk => regged_instruct[9]~reg0.CLK
clk => regged_instruct[10]~reg0.CLK
clk => regged_instruct[11]~reg0.CLK
clk => regged_instruct[12]~reg0.CLK
clk => regged_instruct[13]~reg0.CLK
clk => regged_instruct[14]~reg0.CLK
clk => regged_instruct[15]~reg0.CLK
clk => regged_instruct[16]~reg0.CLK
clk => regged_instruct[17]~reg0.CLK
clk => regged_instruct[18]~reg0.CLK
clk => regged_instruct[19]~reg0.CLK
clk => regged_instruct[20]~reg0.CLK
clk => regged_instruct[21]~reg0.CLK
clk => regged_instruct[22]~reg0.CLK
clk => regged_instruct[23]~reg0.CLK
clk => regged_instruct[24]~reg0.CLK
clk => regged_instruct[25]~reg0.CLK
clk => regged_instruct[26]~reg0.CLK
clk => regged_instruct[27]~reg0.CLK
clk => regged_instruct[28]~reg0.CLK
clk => regged_instruct[29]~reg0.CLK
clk => regged_instruct[30]~reg0.CLK
clk => regged_instruct[31]~reg0.CLK
clk => stall_delayed.CLK
clk => regged_nxt_pc[0]~reg0.CLK
clk => regged_nxt_pc[1]~reg0.CLK
clk => regged_nxt_pc[2]~reg0.CLK
clk => regged_nxt_pc[3]~reg0.CLK
clk => regged_nxt_pc[4]~reg0.CLK
clk => regged_nxt_pc[5]~reg0.CLK
clk => regged_nxt_pc[6]~reg0.CLK
clk => regged_nxt_pc[7]~reg0.CLK
clk => regged_nxt_pc[8]~reg0.CLK
clk => regged_nxt_pc[9]~reg0.CLK
clk => sign_extnd_immediate[0]~reg0.CLK
clk => sign_extnd_immediate[1]~reg0.CLK
clk => sign_extnd_immediate[2]~reg0.CLK
clk => sign_extnd_immediate[3]~reg0.CLK
clk => sign_extnd_immediate[4]~reg0.CLK
clk => sign_extnd_immediate[5]~reg0.CLK
clk => sign_extnd_immediate[6]~reg0.CLK
clk => sign_extnd_immediate[7]~reg0.CLK
clk => sign_extnd_immediate[8]~reg0.CLK
clk => sign_extnd_immediate[9]~reg0.CLK
clk => sign_extnd_immediate[10]~reg0.CLK
clk => sign_extnd_immediate[11]~reg0.CLK
clk => sign_extnd_immediate[12]~reg0.CLK
clk => sign_extnd_immediate[13]~reg0.CLK
clk => sign_extnd_immediate[14]~reg0.CLK
clk => sign_extnd_immediate[15]~reg0.CLK
clk => sign_extnd_immediate[16]~reg0.CLK
clk => sign_extnd_immediate[17]~reg0.CLK
clk => sign_extnd_immediate[18]~reg0.CLK
clk => sign_extnd_immediate[19]~reg0.CLK
clk => sign_extnd_immediate[20]~reg0.CLK
clk => sign_extnd_immediate[21]~reg0.CLK
clk => sign_extnd_immediate[22]~reg0.CLK
clk => sign_extnd_immediate[23]~reg0.CLK
clk => sign_extnd_immediate[24]~reg0.CLK
clk => sign_extnd_immediate[25]~reg0.CLK
clk => sign_extnd_immediate[26]~reg0.CLK
clk => sign_extnd_immediate[27]~reg0.CLK
clk => sign_extnd_immediate[28]~reg0.CLK
clk => sign_extnd_immediate[29]~reg0.CLK
clk => sign_extnd_immediate[30]~reg0.CLK
clk => sign_extnd_immediate[31]~reg0.CLK
rst => op_code[5].OUTPUTSELECT
rst => op_code[4].OUTPUTSELECT
rst => op_code[3].OUTPUTSELECT
rst => op_code[2].OUTPUTSELECT
rst => op_code[1].OUTPUTSELECT
rst => op_code[0].OUTPUTSELECT
fetch_next_pc_address[0] => regged_nxt_pc[0]~reg0.DATAIN
fetch_next_pc_address[1] => regged_nxt_pc[1]~reg0.DATAIN
fetch_next_pc_address[2] => regged_nxt_pc[2]~reg0.DATAIN
fetch_next_pc_address[3] => regged_nxt_pc[3]~reg0.DATAIN
fetch_next_pc_address[4] => regged_nxt_pc[4]~reg0.DATAIN
fetch_next_pc_address[5] => regged_nxt_pc[5]~reg0.DATAIN
fetch_next_pc_address[6] => regged_nxt_pc[6]~reg0.DATAIN
fetch_next_pc_address[7] => regged_nxt_pc[7]~reg0.DATAIN
fetch_next_pc_address[8] => regged_nxt_pc[8]~reg0.DATAIN
fetch_next_pc_address[9] => regged_nxt_pc[9]~reg0.DATAIN
fetch_instruct[0] => regged_instruct.DATAA
fetch_instruct[0] => reg0_addr[0].DATAB
fetch_instruct[0] => sign_extnd_immediate[0]~reg0.DATAIN
fetch_instruct[1] => regged_instruct.DATAA
fetch_instruct[1] => reg0_addr[1].DATAB
fetch_instruct[1] => sign_extnd_immediate[1]~reg0.DATAIN
fetch_instruct[2] => regged_instruct.DATAA
fetch_instruct[2] => reg0_addr[2].DATAB
fetch_instruct[2] => sign_extnd_immediate[2]~reg0.DATAIN
fetch_instruct[3] => regged_instruct.DATAA
fetch_instruct[3] => reg0_addr[3].DATAB
fetch_instruct[3] => sign_extnd_immediate[3]~reg0.DATAIN
fetch_instruct[4] => regged_instruct.DATAA
fetch_instruct[4] => reg0_addr[4].DATAB
fetch_instruct[4] => sign_extnd_immediate[4]~reg0.DATAIN
fetch_instruct[5] => regged_instruct.DATAA
fetch_instruct[5] => sign_extnd_immediate[5]~reg0.DATAIN
fetch_instruct[6] => regged_instruct.DATAA
fetch_instruct[6] => sign_extnd_immediate[6]~reg0.DATAIN
fetch_instruct[7] => regged_instruct.DATAA
fetch_instruct[7] => sign_extnd_immediate[7]~reg0.DATAIN
fetch_instruct[8] => regged_instruct.DATAA
fetch_instruct[8] => sign_extnd_immediate[8]~reg0.DATAIN
fetch_instruct[9] => regged_instruct.DATAA
fetch_instruct[9] => sign_extnd_immediate[9]~reg0.DATAIN
fetch_instruct[10] => regged_instruct.DATAA
fetch_instruct[10] => sign_extnd_immediate[10]~reg0.DATAIN
fetch_instruct[11] => regged_instruct.DATAA
fetch_instruct[11] => reg1_addr[0].DATAA
fetch_instruct[11] => sign_extnd_immediate[11]~reg0.DATAIN
fetch_instruct[12] => regged_instruct.DATAA
fetch_instruct[12] => reg1_addr[1].DATAA
fetch_instruct[12] => sign_extnd_immediate[12]~reg0.DATAIN
fetch_instruct[13] => regged_instruct.DATAA
fetch_instruct[13] => reg1_addr[2].DATAA
fetch_instruct[13] => sign_extnd_immediate[13]~reg0.DATAIN
fetch_instruct[14] => regged_instruct.DATAA
fetch_instruct[14] => reg1_addr[3].DATAA
fetch_instruct[14] => sign_extnd_immediate[14]~reg0.DATAIN
fetch_instruct[15] => sgn_extnd.IN1
fetch_instruct[15] => regged_instruct.DATAA
fetch_instruct[15] => reg1_addr[4].DATAA
fetch_instruct[15] => sign_extnd_immediate[15]~reg0.DATAIN
fetch_instruct[16] => regged_instruct.DATAA
fetch_instruct[16] => reg0_addr.DATAA
fetch_instruct[16] => reg0_addr.DATAB
fetch_instruct[17] => regged_instruct.DATAA
fetch_instruct[17] => reg0_addr.DATAA
fetch_instruct[17] => reg0_addr.DATAB
fetch_instruct[18] => regged_instruct.DATAA
fetch_instruct[18] => reg0_addr.DATAA
fetch_instruct[18] => reg0_addr.DATAB
fetch_instruct[19] => regged_instruct.DATAA
fetch_instruct[19] => reg0_addr.DATAA
fetch_instruct[19] => reg0_addr.DATAB
fetch_instruct[20] => regged_instruct.DATAA
fetch_instruct[20] => reg0_addr.DATAA
fetch_instruct[20] => reg0_addr.DATAB
fetch_instruct[21] => regged_instruct.DATAA
fetch_instruct[21] => reg0_addr.DATAB
fetch_instruct[21] => reg1_addr[0].DATAB
fetch_instruct[22] => regged_instruct.DATAA
fetch_instruct[22] => reg0_addr.DATAB
fetch_instruct[22] => reg1_addr[1].DATAB
fetch_instruct[23] => regged_instruct.DATAA
fetch_instruct[23] => reg0_addr.DATAB
fetch_instruct[23] => reg1_addr[2].DATAB
fetch_instruct[24] => regged_instruct.DATAA
fetch_instruct[24] => reg0_addr.DATAB
fetch_instruct[24] => reg1_addr[3].DATAB
fetch_instruct[25] => regged_instruct.DATAA
fetch_instruct[25] => reg0_addr.DATAB
fetch_instruct[25] => reg1_addr[4].DATAB
fetch_instruct[26] => op_code[0].DATAB
fetch_instruct[26] => regged_instruct.DATAA
fetch_instruct[27] => op_code[1].DATAB
fetch_instruct[27] => regged_instruct.DATAA
fetch_instruct[28] => op_code[2].DATAB
fetch_instruct[28] => regged_instruct.DATAA
fetch_instruct[29] => op_code[3].DATAB
fetch_instruct[29] => regged_instruct.DATAA
fetch_instruct[30] => op_code[4].DATAB
fetch_instruct[30] => regged_instruct.DATAA
fetch_instruct[31] => op_code[5].DATAB
fetch_instruct[31] => regged_instruct.DATAA
reg_write_address[0] => register_RAM:registers_content.wr_addr[0]
reg_write_address[1] => register_RAM:registers_content.wr_addr[1]
reg_write_address[2] => register_RAM:registers_content.wr_addr[2]
reg_write_address[3] => register_RAM:registers_content.wr_addr[3]
reg_write_address[4] => register_RAM:registers_content.wr_addr[4]
reg_write_value[0] => register_RAM:registers_content.data_i[0]
reg_write_value[1] => register_RAM:registers_content.data_i[1]
reg_write_value[2] => register_RAM:registers_content.data_i[2]
reg_write_value[3] => register_RAM:registers_content.data_i[3]
reg_write_value[4] => register_RAM:registers_content.data_i[4]
reg_write_value[5] => register_RAM:registers_content.data_i[5]
reg_write_value[6] => register_RAM:registers_content.data_i[6]
reg_write_value[7] => register_RAM:registers_content.data_i[7]
reg_write_value[8] => register_RAM:registers_content.data_i[8]
reg_write_value[9] => register_RAM:registers_content.data_i[9]
reg_write_value[10] => register_RAM:registers_content.data_i[10]
reg_write_value[11] => register_RAM:registers_content.data_i[11]
reg_write_value[12] => register_RAM:registers_content.data_i[12]
reg_write_value[13] => register_RAM:registers_content.data_i[13]
reg_write_value[14] => register_RAM:registers_content.data_i[14]
reg_write_value[15] => register_RAM:registers_content.data_i[15]
reg_write_value[16] => register_RAM:registers_content.data_i[16]
reg_write_value[17] => register_RAM:registers_content.data_i[17]
reg_write_value[18] => register_RAM:registers_content.data_i[18]
reg_write_value[19] => register_RAM:registers_content.data_i[19]
reg_write_value[20] => register_RAM:registers_content.data_i[20]
reg_write_value[21] => register_RAM:registers_content.data_i[21]
reg_write_value[22] => register_RAM:registers_content.data_i[22]
reg_write_value[23] => register_RAM:registers_content.data_i[23]
reg_write_value[24] => register_RAM:registers_content.data_i[24]
reg_write_value[25] => register_RAM:registers_content.data_i[25]
reg_write_value[26] => register_RAM:registers_content.data_i[26]
reg_write_value[27] => register_RAM:registers_content.data_i[27]
reg_write_value[28] => register_RAM:registers_content.data_i[28]
reg_write_value[29] => register_RAM:registers_content.data_i[29]
reg_write_value[30] => register_RAM:registers_content.data_i[30]
reg_write_value[31] => register_RAM:registers_content.data_i[31]
reg_wr_en => register_RAM:registers_content.we_en
regged_nxt_pc[0] <= regged_nxt_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[1] <= regged_nxt_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[2] <= regged_nxt_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[3] <= regged_nxt_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[4] <= regged_nxt_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[5] <= regged_nxt_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[6] <= regged_nxt_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[7] <= regged_nxt_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[8] <= regged_nxt_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[9] <= regged_nxt_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[0] <= regged_instruct[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[1] <= regged_instruct[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[2] <= regged_instruct[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[3] <= regged_instruct[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[4] <= regged_instruct[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[5] <= regged_instruct[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[6] <= regged_instruct[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[7] <= regged_instruct[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[8] <= regged_instruct[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[9] <= regged_instruct[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[10] <= regged_instruct[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[11] <= regged_instruct[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[12] <= regged_instruct[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[13] <= regged_instruct[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[14] <= regged_instruct[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[15] <= regged_instruct[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[16] <= regged_instruct[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[17] <= regged_instruct[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[18] <= regged_instruct[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[19] <= regged_instruct[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[20] <= regged_instruct[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[21] <= regged_instruct[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[22] <= regged_instruct[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[23] <= regged_instruct[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[24] <= regged_instruct[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[25] <= regged_instruct[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[26] <= regged_instruct[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[27] <= regged_instruct[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[28] <= regged_instruct[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[29] <= regged_instruct[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[30] <= regged_instruct[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[31] <= regged_instruct[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[0] <= sign_extnd_immediate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[1] <= sign_extnd_immediate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[2] <= sign_extnd_immediate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[3] <= sign_extnd_immediate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[4] <= sign_extnd_immediate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[5] <= sign_extnd_immediate[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[6] <= sign_extnd_immediate[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[7] <= sign_extnd_immediate[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[8] <= sign_extnd_immediate[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[9] <= sign_extnd_immediate[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[10] <= sign_extnd_immediate[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[11] <= sign_extnd_immediate[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[12] <= sign_extnd_immediate[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[13] <= sign_extnd_immediate[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[14] <= sign_extnd_immediate[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[15] <= sign_extnd_immediate[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[16] <= sign_extnd_immediate[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[17] <= sign_extnd_immediate[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[18] <= sign_extnd_immediate[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[19] <= sign_extnd_immediate[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[20] <= sign_extnd_immediate[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[21] <= sign_extnd_immediate[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[22] <= sign_extnd_immediate[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[23] <= sign_extnd_immediate[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[24] <= sign_extnd_immediate[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[25] <= sign_extnd_immediate[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[26] <= sign_extnd_immediate[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[27] <= sign_extnd_immediate[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[28] <= sign_extnd_immediate[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[29] <= sign_extnd_immediate[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[30] <= sign_extnd_immediate[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[31] <= sign_extnd_immediate[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[0] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[1] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[2] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[3] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[4] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[5] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[6] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[7] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[8] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[9] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[10] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[11] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[12] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[13] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[14] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[15] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[16] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[17] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[18] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[19] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[20] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[21] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[22] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[23] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[24] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[25] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[26] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[27] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[28] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[29] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[30] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[31] <= reg_0.DB_MAX_OUTPUT_PORT_TYPE
reg_1[0] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[1] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[2] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[3] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[4] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[5] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[6] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[7] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[8] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[9] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[10] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[11] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[12] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[13] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[14] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[15] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[16] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[17] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[18] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[19] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[20] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[21] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[22] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[23] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[24] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[25] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[26] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[27] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[28] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[29] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[30] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
reg_1[31] <= reg_1.DB_MAX_OUTPUT_PORT_TYPE
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => regged_instruct.OUTPUTSELECT
stall => StoreRegVal.IN1
stall => stall_delayed.DATAIN
stall => reg_0.IN1
stall => sign_extnd_immediate[0]~reg0.ENA
stall => sign_extnd_immediate[1]~reg0.ENA
stall => sign_extnd_immediate[2]~reg0.ENA
stall => sign_extnd_immediate[3]~reg0.ENA
stall => sign_extnd_immediate[4]~reg0.ENA
stall => sign_extnd_immediate[5]~reg0.ENA
stall => sign_extnd_immediate[6]~reg0.ENA
stall => sign_extnd_immediate[7]~reg0.ENA
stall => sign_extnd_immediate[8]~reg0.ENA
stall => sign_extnd_immediate[9]~reg0.ENA
stall => sign_extnd_immediate[10]~reg0.ENA
stall => sign_extnd_immediate[11]~reg0.ENA
stall => sign_extnd_immediate[12]~reg0.ENA
stall => sign_extnd_immediate[13]~reg0.ENA
stall => sign_extnd_immediate[14]~reg0.ENA
stall => sign_extnd_immediate[15]~reg0.ENA
stall => sign_extnd_immediate[16]~reg0.ENA
stall => sign_extnd_immediate[17]~reg0.ENA
stall => sign_extnd_immediate[18]~reg0.ENA
stall => sign_extnd_immediate[19]~reg0.ENA
stall => sign_extnd_immediate[20]~reg0.ENA
stall => sign_extnd_immediate[21]~reg0.ENA
stall => sign_extnd_immediate[22]~reg0.ENA
stall => sign_extnd_immediate[23]~reg0.ENA
stall => sign_extnd_immediate[24]~reg0.ENA
stall => sign_extnd_immediate[25]~reg0.ENA
stall => sign_extnd_immediate[26]~reg0.ENA
stall => sign_extnd_immediate[27]~reg0.ENA
stall => sign_extnd_immediate[28]~reg0.ENA
stall => sign_extnd_immediate[29]~reg0.ENA
stall => sign_extnd_immediate[30]~reg0.ENA
stall => sign_extnd_immediate[31]~reg0.ENA
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT


|DLX_test|decode_stage:decoder|register_RAM:registers_content
data_i[0] => reg0_q.DATAB
data_i[0] => reg1_q.DATAB
data_i[0] => reg_ram~36.DATAIN
data_i[0] => reg_ram.DATAIN
data_i[1] => reg0_q.DATAB
data_i[1] => reg1_q.DATAB
data_i[1] => reg_ram~35.DATAIN
data_i[1] => reg_ram.DATAIN1
data_i[2] => reg0_q.DATAB
data_i[2] => reg1_q.DATAB
data_i[2] => reg_ram~34.DATAIN
data_i[2] => reg_ram.DATAIN2
data_i[3] => reg0_q.DATAB
data_i[3] => reg1_q.DATAB
data_i[3] => reg_ram~33.DATAIN
data_i[3] => reg_ram.DATAIN3
data_i[4] => reg0_q.DATAB
data_i[4] => reg1_q.DATAB
data_i[4] => reg_ram~32.DATAIN
data_i[4] => reg_ram.DATAIN4
data_i[5] => reg0_q.DATAB
data_i[5] => reg1_q.DATAB
data_i[5] => reg_ram~31.DATAIN
data_i[5] => reg_ram.DATAIN5
data_i[6] => reg0_q.DATAB
data_i[6] => reg1_q.DATAB
data_i[6] => reg_ram~30.DATAIN
data_i[6] => reg_ram.DATAIN6
data_i[7] => reg0_q.DATAB
data_i[7] => reg1_q.DATAB
data_i[7] => reg_ram~29.DATAIN
data_i[7] => reg_ram.DATAIN7
data_i[8] => reg0_q.DATAB
data_i[8] => reg1_q.DATAB
data_i[8] => reg_ram~28.DATAIN
data_i[8] => reg_ram.DATAIN8
data_i[9] => reg0_q.DATAB
data_i[9] => reg1_q.DATAB
data_i[9] => reg_ram~27.DATAIN
data_i[9] => reg_ram.DATAIN9
data_i[10] => reg0_q.DATAB
data_i[10] => reg1_q.DATAB
data_i[10] => reg_ram~26.DATAIN
data_i[10] => reg_ram.DATAIN10
data_i[11] => reg0_q.DATAB
data_i[11] => reg1_q.DATAB
data_i[11] => reg_ram~25.DATAIN
data_i[11] => reg_ram.DATAIN11
data_i[12] => reg0_q.DATAB
data_i[12] => reg1_q.DATAB
data_i[12] => reg_ram~24.DATAIN
data_i[12] => reg_ram.DATAIN12
data_i[13] => reg0_q.DATAB
data_i[13] => reg1_q.DATAB
data_i[13] => reg_ram~23.DATAIN
data_i[13] => reg_ram.DATAIN13
data_i[14] => reg0_q.DATAB
data_i[14] => reg1_q.DATAB
data_i[14] => reg_ram~22.DATAIN
data_i[14] => reg_ram.DATAIN14
data_i[15] => reg0_q.DATAB
data_i[15] => reg1_q.DATAB
data_i[15] => reg_ram~21.DATAIN
data_i[15] => reg_ram.DATAIN15
data_i[16] => reg0_q.DATAB
data_i[16] => reg1_q.DATAB
data_i[16] => reg_ram~20.DATAIN
data_i[16] => reg_ram.DATAIN16
data_i[17] => reg0_q.DATAB
data_i[17] => reg1_q.DATAB
data_i[17] => reg_ram~19.DATAIN
data_i[17] => reg_ram.DATAIN17
data_i[18] => reg0_q.DATAB
data_i[18] => reg1_q.DATAB
data_i[18] => reg_ram~18.DATAIN
data_i[18] => reg_ram.DATAIN18
data_i[19] => reg0_q.DATAB
data_i[19] => reg1_q.DATAB
data_i[19] => reg_ram~17.DATAIN
data_i[19] => reg_ram.DATAIN19
data_i[20] => reg0_q.DATAB
data_i[20] => reg1_q.DATAB
data_i[20] => reg_ram~16.DATAIN
data_i[20] => reg_ram.DATAIN20
data_i[21] => reg0_q.DATAB
data_i[21] => reg1_q.DATAB
data_i[21] => reg_ram~15.DATAIN
data_i[21] => reg_ram.DATAIN21
data_i[22] => reg0_q.DATAB
data_i[22] => reg1_q.DATAB
data_i[22] => reg_ram~14.DATAIN
data_i[22] => reg_ram.DATAIN22
data_i[23] => reg0_q.DATAB
data_i[23] => reg1_q.DATAB
data_i[23] => reg_ram~13.DATAIN
data_i[23] => reg_ram.DATAIN23
data_i[24] => reg0_q.DATAB
data_i[24] => reg1_q.DATAB
data_i[24] => reg_ram~12.DATAIN
data_i[24] => reg_ram.DATAIN24
data_i[25] => reg0_q.DATAB
data_i[25] => reg1_q.DATAB
data_i[25] => reg_ram~11.DATAIN
data_i[25] => reg_ram.DATAIN25
data_i[26] => reg0_q.DATAB
data_i[26] => reg1_q.DATAB
data_i[26] => reg_ram~10.DATAIN
data_i[26] => reg_ram.DATAIN26
data_i[27] => reg0_q.DATAB
data_i[27] => reg1_q.DATAB
data_i[27] => reg_ram~9.DATAIN
data_i[27] => reg_ram.DATAIN27
data_i[28] => reg0_q.DATAB
data_i[28] => reg1_q.DATAB
data_i[28] => reg_ram~8.DATAIN
data_i[28] => reg_ram.DATAIN28
data_i[29] => reg0_q.DATAB
data_i[29] => reg1_q.DATAB
data_i[29] => reg_ram~7.DATAIN
data_i[29] => reg_ram.DATAIN29
data_i[30] => reg0_q.DATAB
data_i[30] => reg1_q.DATAB
data_i[30] => reg_ram~6.DATAIN
data_i[30] => reg_ram.DATAIN30
data_i[31] => reg0_q.DATAB
data_i[31] => reg1_q.DATAB
data_i[31] => reg_ram~5.DATAIN
data_i[31] => reg_ram.DATAIN31
wr_addr[0] => Equal1.IN4
wr_addr[0] => Equal3.IN4
wr_addr[0] => reg_ram~4.DATAIN
wr_addr[0] => reg_ram.WADDR
wr_addr[1] => Equal1.IN3
wr_addr[1] => Equal3.IN3
wr_addr[1] => reg_ram~3.DATAIN
wr_addr[1] => reg_ram.WADDR1
wr_addr[2] => Equal1.IN2
wr_addr[2] => Equal3.IN2
wr_addr[2] => reg_ram~2.DATAIN
wr_addr[2] => reg_ram.WADDR2
wr_addr[3] => Equal1.IN1
wr_addr[3] => Equal3.IN1
wr_addr[3] => reg_ram~1.DATAIN
wr_addr[3] => reg_ram.WADDR3
wr_addr[4] => Equal1.IN0
wr_addr[4] => Equal3.IN0
wr_addr[4] => reg_ram~0.DATAIN
wr_addr[4] => reg_ram.WADDR4
rd_addr0[0] => Equal1.IN9
rd_addr0[0] => Equal0.IN4
rd_addr0[0] => reg_ram.RADDR
rd_addr0[1] => Equal1.IN8
rd_addr0[1] => Equal0.IN3
rd_addr0[1] => reg_ram.RADDR1
rd_addr0[2] => Equal1.IN7
rd_addr0[2] => Equal0.IN2
rd_addr0[2] => reg_ram.RADDR2
rd_addr0[3] => Equal1.IN6
rd_addr0[3] => Equal0.IN1
rd_addr0[3] => reg_ram.RADDR3
rd_addr0[4] => Equal1.IN5
rd_addr0[4] => Equal0.IN0
rd_addr0[4] => reg_ram.RADDR4
rd_addr1[0] => Equal3.IN9
rd_addr1[0] => Equal2.IN4
rd_addr1[0] => reg_ram.PORTBRADDR
rd_addr1[1] => Equal3.IN8
rd_addr1[1] => Equal2.IN3
rd_addr1[1] => reg_ram.PORTBRADDR1
rd_addr1[2] => Equal3.IN7
rd_addr1[2] => Equal2.IN2
rd_addr1[2] => reg_ram.PORTBRADDR2
rd_addr1[3] => Equal3.IN6
rd_addr1[3] => Equal2.IN1
rd_addr1[3] => reg_ram.PORTBRADDR3
rd_addr1[4] => Equal3.IN5
rd_addr1[4] => Equal2.IN0
rd_addr1[4] => reg_ram.PORTBRADDR4
we_en => process_0.IN1
we_en => process_0.IN1
we_en => reg_ram~37.DATAIN
we_en => reg_ram.WE
clk => reg_ram~37.CLK
clk => reg_ram~0.CLK
clk => reg_ram~1.CLK
clk => reg_ram~2.CLK
clk => reg_ram~3.CLK
clk => reg_ram~4.CLK
clk => reg_ram~5.CLK
clk => reg_ram~6.CLK
clk => reg_ram~7.CLK
clk => reg_ram~8.CLK
clk => reg_ram~9.CLK
clk => reg_ram~10.CLK
clk => reg_ram~11.CLK
clk => reg_ram~12.CLK
clk => reg_ram~13.CLK
clk => reg_ram~14.CLK
clk => reg_ram~15.CLK
clk => reg_ram~16.CLK
clk => reg_ram~17.CLK
clk => reg_ram~18.CLK
clk => reg_ram~19.CLK
clk => reg_ram~20.CLK
clk => reg_ram~21.CLK
clk => reg_ram~22.CLK
clk => reg_ram~23.CLK
clk => reg_ram~24.CLK
clk => reg_ram~25.CLK
clk => reg_ram~26.CLK
clk => reg_ram~27.CLK
clk => reg_ram~28.CLK
clk => reg_ram~29.CLK
clk => reg_ram~30.CLK
clk => reg_ram~31.CLK
clk => reg_ram~32.CLK
clk => reg_ram~33.CLK
clk => reg_ram~34.CLK
clk => reg_ram~35.CLK
clk => reg_ram~36.CLK
clk => reg1_q[0]~reg0.CLK
clk => reg1_q[1]~reg0.CLK
clk => reg1_q[2]~reg0.CLK
clk => reg1_q[3]~reg0.CLK
clk => reg1_q[4]~reg0.CLK
clk => reg1_q[5]~reg0.CLK
clk => reg1_q[6]~reg0.CLK
clk => reg1_q[7]~reg0.CLK
clk => reg1_q[8]~reg0.CLK
clk => reg1_q[9]~reg0.CLK
clk => reg1_q[10]~reg0.CLK
clk => reg1_q[11]~reg0.CLK
clk => reg1_q[12]~reg0.CLK
clk => reg1_q[13]~reg0.CLK
clk => reg1_q[14]~reg0.CLK
clk => reg1_q[15]~reg0.CLK
clk => reg1_q[16]~reg0.CLK
clk => reg1_q[17]~reg0.CLK
clk => reg1_q[18]~reg0.CLK
clk => reg1_q[19]~reg0.CLK
clk => reg1_q[20]~reg0.CLK
clk => reg1_q[21]~reg0.CLK
clk => reg1_q[22]~reg0.CLK
clk => reg1_q[23]~reg0.CLK
clk => reg1_q[24]~reg0.CLK
clk => reg1_q[25]~reg0.CLK
clk => reg1_q[26]~reg0.CLK
clk => reg1_q[27]~reg0.CLK
clk => reg1_q[28]~reg0.CLK
clk => reg1_q[29]~reg0.CLK
clk => reg1_q[30]~reg0.CLK
clk => reg1_q[31]~reg0.CLK
clk => reg0_q[0]~reg0.CLK
clk => reg0_q[1]~reg0.CLK
clk => reg0_q[2]~reg0.CLK
clk => reg0_q[3]~reg0.CLK
clk => reg0_q[4]~reg0.CLK
clk => reg0_q[5]~reg0.CLK
clk => reg0_q[6]~reg0.CLK
clk => reg0_q[7]~reg0.CLK
clk => reg0_q[8]~reg0.CLK
clk => reg0_q[9]~reg0.CLK
clk => reg0_q[10]~reg0.CLK
clk => reg0_q[11]~reg0.CLK
clk => reg0_q[12]~reg0.CLK
clk => reg0_q[13]~reg0.CLK
clk => reg0_q[14]~reg0.CLK
clk => reg0_q[15]~reg0.CLK
clk => reg0_q[16]~reg0.CLK
clk => reg0_q[17]~reg0.CLK
clk => reg0_q[18]~reg0.CLK
clk => reg0_q[19]~reg0.CLK
clk => reg0_q[20]~reg0.CLK
clk => reg0_q[21]~reg0.CLK
clk => reg0_q[22]~reg0.CLK
clk => reg0_q[23]~reg0.CLK
clk => reg0_q[24]~reg0.CLK
clk => reg0_q[25]~reg0.CLK
clk => reg0_q[26]~reg0.CLK
clk => reg0_q[27]~reg0.CLK
clk => reg0_q[28]~reg0.CLK
clk => reg0_q[29]~reg0.CLK
clk => reg0_q[30]~reg0.CLK
clk => reg0_q[31]~reg0.CLK
clk => reg_ram.CLK0
reg0_q[0] <= reg0_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[1] <= reg0_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[2] <= reg0_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[3] <= reg0_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[4] <= reg0_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[5] <= reg0_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[6] <= reg0_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[7] <= reg0_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[8] <= reg0_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[9] <= reg0_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[10] <= reg0_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[11] <= reg0_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[12] <= reg0_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[13] <= reg0_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[14] <= reg0_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[15] <= reg0_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[16] <= reg0_q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[17] <= reg0_q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[18] <= reg0_q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[19] <= reg0_q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[20] <= reg0_q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[21] <= reg0_q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[22] <= reg0_q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[23] <= reg0_q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[24] <= reg0_q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[25] <= reg0_q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[26] <= reg0_q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[27] <= reg0_q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[28] <= reg0_q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[29] <= reg0_q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[30] <= reg0_q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[31] <= reg0_q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[0] <= reg1_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[1] <= reg1_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[2] <= reg1_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[3] <= reg1_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[4] <= reg1_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[5] <= reg1_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[6] <= reg1_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[7] <= reg1_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[8] <= reg1_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[9] <= reg1_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[10] <= reg1_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[11] <= reg1_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[12] <= reg1_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[13] <= reg1_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[14] <= reg1_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[15] <= reg1_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[16] <= reg1_q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[17] <= reg1_q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[18] <= reg1_q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[19] <= reg1_q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[20] <= reg1_q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[21] <= reg1_q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[22] <= reg1_q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[23] <= reg1_q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[24] <= reg1_q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[25] <= reg1_q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[26] <= reg1_q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[27] <= reg1_q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[28] <= reg1_q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[29] <= reg1_q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[30] <= reg1_q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[31] <= reg1_q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|execute_stage:execute_order_66
clk => storred_upper_y_valid~reg0.CLK
clk => sixty_four_valid~reg0.CLK
clk => unsigned_valid~reg0.CLK
clk => signed_valid~reg0.CLK
clk => tx_fifo_valid~reg0.CLK
clk => stall_cnt.CLK
clk => stalled_for_input.CLK
clk => wait_char_stall.CLK
clk => received_data_read~reg0.CLK
clk => prev_op_code1[0].CLK
clk => prev_op_code1[1].CLK
clk => prev_op_code1[2].CLK
clk => prev_op_code1[3].CLK
clk => prev_op_code1[4].CLK
clk => prev_op_code1[5].CLK
clk => prev_op_code0[0].CLK
clk => prev_op_code0[1].CLK
clk => prev_op_code0[2].CLK
clk => prev_op_code0[3].CLK
clk => prev_op_code0[4].CLK
clk => prev_op_code0[5].CLK
clk => reg_1_out[0]~reg0.CLK
clk => reg_1_out[1]~reg0.CLK
clk => reg_1_out[2]~reg0.CLK
clk => reg_1_out[3]~reg0.CLK
clk => reg_1_out[4]~reg0.CLK
clk => reg_1_out[5]~reg0.CLK
clk => reg_1_out[6]~reg0.CLK
clk => reg_1_out[7]~reg0.CLK
clk => reg_1_out[8]~reg0.CLK
clk => reg_1_out[9]~reg0.CLK
clk => reg_1_out[10]~reg0.CLK
clk => reg_1_out[11]~reg0.CLK
clk => reg_1_out[12]~reg0.CLK
clk => reg_1_out[13]~reg0.CLK
clk => reg_1_out[14]~reg0.CLK
clk => reg_1_out[15]~reg0.CLK
clk => reg_1_out[16]~reg0.CLK
clk => reg_1_out[17]~reg0.CLK
clk => reg_1_out[18]~reg0.CLK
clk => reg_1_out[19]~reg0.CLK
clk => reg_1_out[20]~reg0.CLK
clk => reg_1_out[21]~reg0.CLK
clk => reg_1_out[22]~reg0.CLK
clk => reg_1_out[23]~reg0.CLK
clk => reg_1_out[24]~reg0.CLK
clk => reg_1_out[25]~reg0.CLK
clk => reg_1_out[26]~reg0.CLK
clk => reg_1_out[27]~reg0.CLK
clk => reg_1_out[28]~reg0.CLK
clk => reg_1_out[29]~reg0.CLK
clk => reg_1_out[30]~reg0.CLK
clk => reg_1_out[31]~reg0.CLK
clk => regged_instruct[0]~reg0.CLK
clk => regged_instruct[1]~reg0.CLK
clk => regged_instruct[2]~reg0.CLK
clk => regged_instruct[3]~reg0.CLK
clk => regged_instruct[4]~reg0.CLK
clk => regged_instruct[5]~reg0.CLK
clk => regged_instruct[6]~reg0.CLK
clk => regged_instruct[7]~reg0.CLK
clk => regged_instruct[8]~reg0.CLK
clk => regged_instruct[9]~reg0.CLK
clk => regged_instruct[10]~reg0.CLK
clk => regged_instruct[11]~reg0.CLK
clk => regged_instruct[12]~reg0.CLK
clk => regged_instruct[13]~reg0.CLK
clk => regged_instruct[14]~reg0.CLK
clk => regged_instruct[15]~reg0.CLK
clk => regged_instruct[16]~reg0.CLK
clk => regged_instruct[17]~reg0.CLK
clk => regged_instruct[18]~reg0.CLK
clk => regged_instruct[19]~reg0.CLK
clk => regged_instruct[20]~reg0.CLK
clk => regged_instruct[21]~reg0.CLK
clk => regged_instruct[22]~reg0.CLK
clk => regged_instruct[23]~reg0.CLK
clk => regged_instruct[24]~reg0.CLK
clk => regged_instruct[25]~reg0.CLK
clk => regged_instruct[26]~reg0.CLK
clk => regged_instruct[27]~reg0.CLK
clk => regged_instruct[28]~reg0.CLK
clk => regged_instruct[29]~reg0.CLK
clk => regged_instruct[30]~reg0.CLK
clk => regged_instruct[31]~reg0.CLK
clk => ALU_out[0]~reg0.CLK
clk => ALU_out[1]~reg0.CLK
clk => ALU_out[2]~reg0.CLK
clk => ALU_out[3]~reg0.CLK
clk => ALU_out[4]~reg0.CLK
clk => ALU_out[5]~reg0.CLK
clk => ALU_out[6]~reg0.CLK
clk => ALU_out[7]~reg0.CLK
clk => ALU_out[8]~reg0.CLK
clk => ALU_out[9]~reg0.CLK
clk => ALU_out[10]~reg0.CLK
clk => ALU_out[11]~reg0.CLK
clk => ALU_out[12]~reg0.CLK
clk => ALU_out[13]~reg0.CLK
clk => ALU_out[14]~reg0.CLK
clk => ALU_out[15]~reg0.CLK
clk => ALU_out[16]~reg0.CLK
clk => ALU_out[17]~reg0.CLK
clk => ALU_out[18]~reg0.CLK
clk => ALU_out[19]~reg0.CLK
clk => ALU_out[20]~reg0.CLK
clk => ALU_out[21]~reg0.CLK
clk => ALU_out[22]~reg0.CLK
clk => ALU_out[23]~reg0.CLK
clk => ALU_out[24]~reg0.CLK
clk => ALU_out[25]~reg0.CLK
clk => ALU_out[26]~reg0.CLK
clk => ALU_out[27]~reg0.CLK
clk => ALU_out[28]~reg0.CLK
clk => ALU_out[29]~reg0.CLK
clk => ALU_out[30]~reg0.CLK
clk => ALU_out[31]~reg0.CLK
clk => prev_upper_x[0].CLK
clk => prev_upper_x[1].CLK
clk => prev_upper_x[2].CLK
clk => prev_upper_x[3].CLK
clk => prev_upper_x[4].CLK
clk => prev_upper_x[5].CLK
clk => prev_upper_x[6].CLK
clk => prev_upper_x[7].CLK
clk => prev_upper_x[8].CLK
clk => prev_upper_x[9].CLK
clk => prev_upper_x[10].CLK
clk => prev_upper_x[11].CLK
clk => prev_upper_x[12].CLK
clk => prev_upper_x[13].CLK
clk => prev_upper_x[14].CLK
clk => prev_upper_x[15].CLK
clk => prev_upper_x[16].CLK
clk => prev_upper_x[17].CLK
clk => prev_upper_x[18].CLK
clk => prev_upper_x[19].CLK
clk => prev_upper_x[20].CLK
clk => prev_upper_x[21].CLK
clk => prev_upper_x[22].CLK
clk => prev_upper_x[23].CLK
clk => prev_upper_x[24].CLK
clk => prev_upper_x[25].CLK
clk => prev_upper_x[26].CLK
clk => prev_upper_x[27].CLK
clk => prev_upper_x[28].CLK
clk => prev_upper_x[29].CLK
clk => prev_upper_x[30].CLK
clk => prev_upper_x[31].CLK
clk => storred_upper_y[0]~reg0.CLK
clk => storred_upper_y[1]~reg0.CLK
clk => storred_upper_y[2]~reg0.CLK
clk => storred_upper_y[3]~reg0.CLK
clk => storred_upper_y[4]~reg0.CLK
clk => storred_upper_y[5]~reg0.CLK
clk => storred_upper_y[6]~reg0.CLK
clk => storred_upper_y[7]~reg0.CLK
clk => storred_upper_y[8]~reg0.CLK
clk => storred_upper_y[9]~reg0.CLK
clk => storred_upper_y[10]~reg0.CLK
clk => storred_upper_y[11]~reg0.CLK
clk => storred_upper_y[12]~reg0.CLK
clk => storred_upper_y[13]~reg0.CLK
clk => storred_upper_y[14]~reg0.CLK
clk => storred_upper_y[15]~reg0.CLK
clk => storred_upper_y[16]~reg0.CLK
clk => storred_upper_y[17]~reg0.CLK
clk => storred_upper_y[18]~reg0.CLK
clk => storred_upper_y[19]~reg0.CLK
clk => storred_upper_y[20]~reg0.CLK
clk => storred_upper_y[21]~reg0.CLK
clk => storred_upper_y[22]~reg0.CLK
clk => storred_upper_y[23]~reg0.CLK
clk => storred_upper_y[24]~reg0.CLK
clk => storred_upper_y[25]~reg0.CLK
clk => storred_upper_y[26]~reg0.CLK
clk => storred_upper_y[27]~reg0.CLK
clk => storred_upper_y[28]~reg0.CLK
clk => storred_upper_y[29]~reg0.CLK
clk => storred_upper_y[30]~reg0.CLK
clk => storred_upper_y[31]~reg0.CLK
clk => sixty_four_upper_bits[0]~reg0.CLK
clk => sixty_four_upper_bits[1]~reg0.CLK
clk => sixty_four_upper_bits[2]~reg0.CLK
clk => sixty_four_upper_bits[3]~reg0.CLK
clk => sixty_four_upper_bits[4]~reg0.CLK
clk => sixty_four_upper_bits[5]~reg0.CLK
clk => sixty_four_upper_bits[6]~reg0.CLK
clk => sixty_four_upper_bits[7]~reg0.CLK
clk => sixty_four_upper_bits[8]~reg0.CLK
clk => sixty_four_upper_bits[9]~reg0.CLK
clk => sixty_four_upper_bits[10]~reg0.CLK
clk => sixty_four_upper_bits[11]~reg0.CLK
clk => sixty_four_upper_bits[12]~reg0.CLK
clk => sixty_four_upper_bits[13]~reg0.CLK
clk => sixty_four_upper_bits[14]~reg0.CLK
clk => sixty_four_upper_bits[15]~reg0.CLK
clk => sixty_four_upper_bits[16]~reg0.CLK
clk => sixty_four_upper_bits[17]~reg0.CLK
clk => sixty_four_upper_bits[18]~reg0.CLK
clk => sixty_four_upper_bits[19]~reg0.CLK
clk => sixty_four_upper_bits[20]~reg0.CLK
clk => sixty_four_upper_bits[21]~reg0.CLK
clk => sixty_four_upper_bits[22]~reg0.CLK
clk => sixty_four_upper_bits[23]~reg0.CLK
clk => sixty_four_upper_bits[24]~reg0.CLK
clk => sixty_four_upper_bits[25]~reg0.CLK
clk => sixty_four_upper_bits[26]~reg0.CLK
clk => sixty_four_upper_bits[27]~reg0.CLK
clk => sixty_four_upper_bits[28]~reg0.CLK
clk => sixty_four_upper_bits[29]~reg0.CLK
clk => sixty_four_upper_bits[30]~reg0.CLK
clk => sixty_four_upper_bits[31]~reg0.CLK
clk => jmp_address[0]~reg0.CLK
clk => jmp_address[1]~reg0.CLK
clk => jmp_address[2]~reg0.CLK
clk => jmp_address[3]~reg0.CLK
clk => jmp_address[4]~reg0.CLK
clk => jmp_address[5]~reg0.CLK
clk => jmp_address[6]~reg0.CLK
clk => jmp_address[7]~reg0.CLK
clk => jmp_address[8]~reg0.CLK
clk => jmp_address[9]~reg0.CLK
clk => jmp_address[10]~reg0.CLK
clk => jmp_address[11]~reg0.CLK
clk => jmp_address[12]~reg0.CLK
clk => jmp_address[13]~reg0.CLK
clk => jmp_address[14]~reg0.CLK
clk => jmp_address[15]~reg0.CLK
clk => jmp_address[16]~reg0.CLK
clk => jmp_address[17]~reg0.CLK
clk => jmp_address[18]~reg0.CLK
clk => jmp_address[19]~reg0.CLK
clk => jmp_address[20]~reg0.CLK
clk => jmp_address[21]~reg0.CLK
clk => jmp_address[22]~reg0.CLK
clk => jmp_address[23]~reg0.CLK
clk => jmp_address[24]~reg0.CLK
clk => jmp_address[25]~reg0.CLK
clk => jmp_address[26]~reg0.CLK
clk => jmp_address[27]~reg0.CLK
clk => jmp_address[28]~reg0.CLK
clk => jmp_address[29]~reg0.CLK
clk => jmp_address[30]~reg0.CLK
clk => jmp_address[31]~reg0.CLK
clk => take_branch~reg0.CLK
clk => dest_reg_prev1[0].CLK
clk => dest_reg_prev1[1].CLK
clk => dest_reg_prev1[2].CLK
clk => dest_reg_prev1[3].CLK
clk => dest_reg_prev1[4].CLK
clk => dest_reg_prev0[0].CLK
clk => dest_reg_prev0[1].CLK
clk => dest_reg_prev0[2].CLK
clk => dest_reg_prev0[3].CLK
clk => dest_reg_prev0[4].CLK
rst => op_code.IN1
rst => dest_reg.IN1
nxt_pc[0] => ALU_in_0[0].DATAB
nxt_pc[1] => ALU_in_0[1].DATAB
nxt_pc[2] => ALU_in_0[2].DATAB
nxt_pc[3] => ALU_in_0[3].DATAB
nxt_pc[4] => ALU_in_0[4].DATAB
nxt_pc[5] => ALU_in_0[5].DATAB
nxt_pc[6] => ALU_in_0[6].DATAB
nxt_pc[7] => ALU_in_0[7].DATAB
nxt_pc[8] => ALU_in_0[8].DATAB
nxt_pc[9] => ALU_in_0[9].DATAB
instruct[0] => rs0[0].DATAB
instruct[0] => regged_instruct.DATAA
instruct[0] => Equal51.IN5
instruct[0] => Equal52.IN5
instruct[0] => Equal53.IN1
instruct[1] => rs0[1].DATAB
instruct[1] => regged_instruct.DATAA
instruct[1] => Equal51.IN4
instruct[1] => Equal52.IN4
instruct[1] => Equal53.IN5
instruct[2] => rs0[2].DATAB
instruct[2] => regged_instruct.DATAA
instruct[2] => Equal51.IN0
instruct[2] => Equal52.IN3
instruct[2] => Equal53.IN4
instruct[3] => rs0[3].DATAB
instruct[3] => regged_instruct.DATAA
instruct[3] => Equal51.IN3
instruct[3] => Equal52.IN0
instruct[3] => Equal53.IN0
instruct[4] => rs0[4].DATAB
instruct[4] => regged_instruct.DATAA
instruct[4] => Equal51.IN2
instruct[4] => Equal52.IN2
instruct[4] => Equal53.IN3
instruct[5] => regged_instruct.DATAA
instruct[5] => Equal51.IN1
instruct[5] => Equal52.IN1
instruct[5] => Equal53.IN2
instruct[6] => regged_instruct.DATAA
instruct[7] => regged_instruct.DATAA
instruct[8] => regged_instruct.DATAA
instruct[9] => regged_instruct.DATAA
instruct[10] => regged_instruct.DATAA
instruct[11] => rs1[0].DATAA
instruct[11] => regged_instruct.DATAA
instruct[12] => rs1[1].DATAA
instruct[12] => regged_instruct.DATAA
instruct[13] => rs1[2].DATAA
instruct[13] => regged_instruct.DATAA
instruct[14] => rs1[3].DATAA
instruct[14] => regged_instruct.DATAA
instruct[15] => rs1[4].DATAA
instruct[15] => regged_instruct.DATAA
instruct[16] => rs0.DATAA
instruct[16] => rs0.DATAB
instruct[16] => regged_instruct.DATAA
instruct[17] => rs0.DATAA
instruct[17] => rs0.DATAB
instruct[17] => regged_instruct.DATAA
instruct[18] => rs0.DATAA
instruct[18] => rs0.DATAB
instruct[18] => regged_instruct.DATAA
instruct[19] => rs0.DATAA
instruct[19] => rs0.DATAB
instruct[19] => regged_instruct.DATAA
instruct[20] => rs0.DATAA
instruct[20] => rs0.DATAB
instruct[20] => regged_instruct.DATAA
instruct[21] => dest_reg.DATAB
instruct[21] => rs0.DATAB
instruct[21] => rs1[0].DATAB
instruct[21] => regged_instruct.DATAA
instruct[22] => dest_reg.DATAB
instruct[22] => rs0.DATAB
instruct[22] => rs1[1].DATAB
instruct[22] => regged_instruct.DATAA
instruct[23] => dest_reg.DATAB
instruct[23] => rs0.DATAB
instruct[23] => rs1[2].DATAB
instruct[23] => regged_instruct.DATAA
instruct[24] => dest_reg.DATAB
instruct[24] => rs0.DATAB
instruct[24] => rs1[3].DATAB
instruct[24] => regged_instruct.DATAA
instruct[25] => dest_reg.DATAB
instruct[25] => rs0.DATAB
instruct[25] => rs1[4].DATAB
instruct[25] => regged_instruct.DATAA
instruct[26] => op_code.DATAA
instruct[26] => regged_instruct.DATAA
instruct[27] => op_code.DATAA
instruct[27] => regged_instruct.DATAA
instruct[28] => op_code.DATAA
instruct[28] => regged_instruct.DATAA
instruct[29] => op_code.DATAA
instruct[29] => regged_instruct.DATAA
instruct[30] => op_code.DATAA
instruct[30] => regged_instruct.DATAA
instruct[31] => op_code.DATAA
instruct[31] => regged_instruct.DATAA
sign_extend_immediate[0] => jmp_address.DATAB
sign_extend_immediate[0] => jmp_address.DATAB
sign_extend_immediate[0] => jmp_address.DATAB
sign_extend_immediate[0] => ALU_in_1[0].DATAB
sign_extend_immediate[1] => jmp_address.DATAB
sign_extend_immediate[1] => jmp_address.DATAB
sign_extend_immediate[1] => jmp_address.DATAB
sign_extend_immediate[1] => ALU_in_1[1].DATAB
sign_extend_immediate[2] => jmp_address.DATAB
sign_extend_immediate[2] => jmp_address.DATAB
sign_extend_immediate[2] => jmp_address.DATAB
sign_extend_immediate[2] => ALU_in_1[2].DATAB
sign_extend_immediate[3] => jmp_address.DATAB
sign_extend_immediate[3] => jmp_address.DATAB
sign_extend_immediate[3] => jmp_address.DATAB
sign_extend_immediate[3] => ALU_in_1[3].DATAB
sign_extend_immediate[4] => jmp_address.DATAB
sign_extend_immediate[4] => jmp_address.DATAB
sign_extend_immediate[4] => jmp_address.DATAB
sign_extend_immediate[4] => ALU_in_1[4].DATAB
sign_extend_immediate[5] => jmp_address.DATAB
sign_extend_immediate[5] => jmp_address.DATAB
sign_extend_immediate[5] => jmp_address.DATAB
sign_extend_immediate[5] => ALU_in_1[5].DATAB
sign_extend_immediate[6] => jmp_address.DATAB
sign_extend_immediate[6] => jmp_address.DATAB
sign_extend_immediate[6] => jmp_address.DATAB
sign_extend_immediate[6] => ALU_in_1[6].DATAB
sign_extend_immediate[7] => jmp_address.DATAB
sign_extend_immediate[7] => jmp_address.DATAB
sign_extend_immediate[7] => jmp_address.DATAB
sign_extend_immediate[7] => ALU_in_1[7].DATAB
sign_extend_immediate[8] => jmp_address.DATAB
sign_extend_immediate[8] => jmp_address.DATAB
sign_extend_immediate[8] => jmp_address.DATAB
sign_extend_immediate[8] => ALU_in_1[8].DATAB
sign_extend_immediate[9] => jmp_address.DATAB
sign_extend_immediate[9] => jmp_address.DATAB
sign_extend_immediate[9] => jmp_address.DATAB
sign_extend_immediate[9] => ALU_in_1[9].DATAB
sign_extend_immediate[10] => jmp_address.DATAB
sign_extend_immediate[10] => jmp_address.DATAB
sign_extend_immediate[10] => jmp_address.DATAB
sign_extend_immediate[10] => ALU_in_1[10].DATAB
sign_extend_immediate[11] => jmp_address.DATAB
sign_extend_immediate[11] => jmp_address.DATAB
sign_extend_immediate[11] => jmp_address.DATAB
sign_extend_immediate[11] => ALU_in_1[11].DATAB
sign_extend_immediate[12] => jmp_address.DATAB
sign_extend_immediate[12] => jmp_address.DATAB
sign_extend_immediate[12] => jmp_address.DATAB
sign_extend_immediate[12] => ALU_in_1[12].DATAB
sign_extend_immediate[13] => jmp_address.DATAB
sign_extend_immediate[13] => jmp_address.DATAB
sign_extend_immediate[13] => jmp_address.DATAB
sign_extend_immediate[13] => ALU_in_1[13].DATAB
sign_extend_immediate[14] => jmp_address.DATAB
sign_extend_immediate[14] => jmp_address.DATAB
sign_extend_immediate[14] => jmp_address.DATAB
sign_extend_immediate[14] => ALU_in_1[14].DATAB
sign_extend_immediate[15] => jmp_address.DATAB
sign_extend_immediate[15] => jmp_address.DATAB
sign_extend_immediate[15] => jmp_address.DATAB
sign_extend_immediate[15] => ALU_in_1[15].DATAB
sign_extend_immediate[16] => jmp_address.DATAB
sign_extend_immediate[16] => jmp_address.DATAB
sign_extend_immediate[16] => jmp_address.DATAB
sign_extend_immediate[16] => ALU_in_1[16].DATAB
sign_extend_immediate[17] => jmp_address.DATAB
sign_extend_immediate[17] => jmp_address.DATAB
sign_extend_immediate[17] => jmp_address.DATAB
sign_extend_immediate[17] => ALU_in_1[17].DATAB
sign_extend_immediate[18] => jmp_address.DATAB
sign_extend_immediate[18] => jmp_address.DATAB
sign_extend_immediate[18] => jmp_address.DATAB
sign_extend_immediate[18] => ALU_in_1[18].DATAB
sign_extend_immediate[19] => jmp_address.DATAB
sign_extend_immediate[19] => jmp_address.DATAB
sign_extend_immediate[19] => jmp_address.DATAB
sign_extend_immediate[19] => ALU_in_1[19].DATAB
sign_extend_immediate[20] => jmp_address.DATAB
sign_extend_immediate[20] => jmp_address.DATAB
sign_extend_immediate[20] => jmp_address.DATAB
sign_extend_immediate[20] => ALU_in_1[20].DATAB
sign_extend_immediate[21] => jmp_address.DATAB
sign_extend_immediate[21] => jmp_address.DATAB
sign_extend_immediate[21] => jmp_address.DATAB
sign_extend_immediate[21] => ALU_in_1[21].DATAB
sign_extend_immediate[22] => jmp_address.DATAB
sign_extend_immediate[22] => jmp_address.DATAB
sign_extend_immediate[22] => jmp_address.DATAB
sign_extend_immediate[22] => ALU_in_1[22].DATAB
sign_extend_immediate[23] => jmp_address.DATAB
sign_extend_immediate[23] => jmp_address.DATAB
sign_extend_immediate[23] => jmp_address.DATAB
sign_extend_immediate[23] => ALU_in_1[23].DATAB
sign_extend_immediate[24] => jmp_address.DATAB
sign_extend_immediate[24] => jmp_address.DATAB
sign_extend_immediate[24] => jmp_address.DATAB
sign_extend_immediate[24] => ALU_in_1[24].DATAB
sign_extend_immediate[25] => jmp_address.DATAB
sign_extend_immediate[25] => jmp_address.DATAB
sign_extend_immediate[25] => jmp_address.DATAB
sign_extend_immediate[25] => ALU_in_1[25].DATAB
sign_extend_immediate[26] => jmp_address.DATAB
sign_extend_immediate[26] => jmp_address.DATAB
sign_extend_immediate[26] => jmp_address.DATAB
sign_extend_immediate[26] => ALU_in_1[26].DATAB
sign_extend_immediate[27] => jmp_address.DATAB
sign_extend_immediate[27] => jmp_address.DATAB
sign_extend_immediate[27] => jmp_address.DATAB
sign_extend_immediate[27] => ALU_in_1[27].DATAB
sign_extend_immediate[28] => jmp_address.DATAB
sign_extend_immediate[28] => jmp_address.DATAB
sign_extend_immediate[28] => jmp_address.DATAB
sign_extend_immediate[28] => ALU_in_1[28].DATAB
sign_extend_immediate[29] => jmp_address.DATAB
sign_extend_immediate[29] => jmp_address.DATAB
sign_extend_immediate[29] => jmp_address.DATAB
sign_extend_immediate[29] => ALU_in_1[29].DATAB
sign_extend_immediate[30] => jmp_address.DATAB
sign_extend_immediate[30] => jmp_address.DATAB
sign_extend_immediate[30] => jmp_address.DATAB
sign_extend_immediate[30] => ALU_in_1[30].DATAB
sign_extend_immediate[31] => jmp_address.DATAB
sign_extend_immediate[31] => jmp_address.DATAB
sign_extend_immediate[31] => jmp_address.DATAB
sign_extend_immediate[31] => ALU_in_1[31].DATAB
reg_0[0] => reg_0_replace.DATAA
reg_0[1] => reg_0_replace.DATAA
reg_0[2] => reg_0_replace.DATAA
reg_0[3] => reg_0_replace.DATAA
reg_0[4] => reg_0_replace.DATAA
reg_0[5] => reg_0_replace.DATAA
reg_0[6] => reg_0_replace.DATAA
reg_0[7] => reg_0_replace.DATAA
reg_0[8] => reg_0_replace.DATAA
reg_0[9] => reg_0_replace.DATAA
reg_0[10] => reg_0_replace.DATAA
reg_0[11] => reg_0_replace.DATAA
reg_0[12] => reg_0_replace.DATAA
reg_0[13] => reg_0_replace.DATAA
reg_0[14] => reg_0_replace.DATAA
reg_0[15] => reg_0_replace.DATAA
reg_0[16] => reg_0_replace.DATAA
reg_0[17] => reg_0_replace.DATAA
reg_0[18] => reg_0_replace.DATAA
reg_0[19] => reg_0_replace.DATAA
reg_0[20] => reg_0_replace.DATAA
reg_0[21] => reg_0_replace.DATAA
reg_0[22] => reg_0_replace.DATAA
reg_0[23] => reg_0_replace.DATAA
reg_0[24] => reg_0_replace.DATAA
reg_0[25] => reg_0_replace.DATAA
reg_0[26] => reg_0_replace.DATAA
reg_0[27] => reg_0_replace.DATAA
reg_0[28] => reg_0_replace.DATAA
reg_0[29] => reg_0_replace.DATAA
reg_0[30] => reg_0_replace.DATAA
reg_0[31] => reg_0_replace.DATAA
reg_1[0] => reg_1_replace.DATAA
reg_1[1] => reg_1_replace.DATAA
reg_1[2] => reg_1_replace.DATAA
reg_1[3] => reg_1_replace.DATAA
reg_1[4] => reg_1_replace.DATAA
reg_1[5] => reg_1_replace.DATAA
reg_1[6] => reg_1_replace.DATAA
reg_1[7] => reg_1_replace.DATAA
reg_1[8] => reg_1_replace.DATAA
reg_1[9] => reg_1_replace.DATAA
reg_1[10] => reg_1_replace.DATAA
reg_1[11] => reg_1_replace.DATAA
reg_1[12] => reg_1_replace.DATAA
reg_1[13] => reg_1_replace.DATAA
reg_1[14] => reg_1_replace.DATAA
reg_1[15] => reg_1_replace.DATAA
reg_1[16] => reg_1_replace.DATAA
reg_1[17] => reg_1_replace.DATAA
reg_1[18] => reg_1_replace.DATAA
reg_1[19] => reg_1_replace.DATAA
reg_1[20] => reg_1_replace.DATAA
reg_1[21] => reg_1_replace.DATAA
reg_1[22] => reg_1_replace.DATAA
reg_1[23] => reg_1_replace.DATAA
reg_1[24] => reg_1_replace.DATAA
reg_1[25] => reg_1_replace.DATAA
reg_1[26] => reg_1_replace.DATAA
reg_1[27] => reg_1_replace.DATAA
reg_1[28] => reg_1_replace.DATAA
reg_1[29] => reg_1_replace.DATAA
reg_1[30] => reg_1_replace.DATAA
reg_1[31] => reg_1_replace.DATAA
take_branch <= take_branch~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[0] <= jmp_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[1] <= jmp_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[2] <= jmp_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[3] <= jmp_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[4] <= jmp_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[5] <= jmp_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[6] <= jmp_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[7] <= jmp_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[8] <= jmp_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[9] <= jmp_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[10] <= jmp_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[11] <= jmp_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[12] <= jmp_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[13] <= jmp_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[14] <= jmp_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[15] <= jmp_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[16] <= jmp_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[17] <= jmp_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[18] <= jmp_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[19] <= jmp_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[20] <= jmp_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[21] <= jmp_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[22] <= jmp_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[23] <= jmp_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[24] <= jmp_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[25] <= jmp_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[26] <= jmp_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[27] <= jmp_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[28] <= jmp_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[29] <= jmp_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[30] <= jmp_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[31] <= jmp_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[0] <= ALU_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[1] <= ALU_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[2] <= ALU_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[3] <= ALU_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[4] <= ALU_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[5] <= ALU_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[6] <= ALU_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[7] <= ALU_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[8] <= ALU_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[9] <= ALU_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[10] <= ALU_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[11] <= ALU_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[12] <= ALU_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[13] <= ALU_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[14] <= ALU_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[15] <= ALU_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[16] <= ALU_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[17] <= ALU_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[18] <= ALU_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[19] <= ALU_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[20] <= ALU_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[21] <= ALU_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[22] <= ALU_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[23] <= ALU_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[24] <= ALU_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[25] <= ALU_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[26] <= ALU_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[27] <= ALU_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[28] <= ALU_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[29] <= ALU_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[30] <= ALU_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[31] <= ALU_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[0] <= regged_instruct[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[1] <= regged_instruct[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[2] <= regged_instruct[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[3] <= regged_instruct[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[4] <= regged_instruct[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[5] <= regged_instruct[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[6] <= regged_instruct[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[7] <= regged_instruct[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[8] <= regged_instruct[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[9] <= regged_instruct[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[10] <= regged_instruct[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[11] <= regged_instruct[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[12] <= regged_instruct[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[13] <= regged_instruct[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[14] <= regged_instruct[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[15] <= regged_instruct[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[16] <= regged_instruct[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[17] <= regged_instruct[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[18] <= regged_instruct[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[19] <= regged_instruct[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[20] <= regged_instruct[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[21] <= regged_instruct[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[22] <= regged_instruct[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[23] <= regged_instruct[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[24] <= regged_instruct[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[25] <= regged_instruct[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[26] <= regged_instruct[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[27] <= regged_instruct[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[28] <= regged_instruct[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[29] <= regged_instruct[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[30] <= regged_instruct[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[31] <= regged_instruct[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[0] <= reg_1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[1] <= reg_1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[2] <= reg_1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[3] <= reg_1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[4] <= reg_1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[5] <= reg_1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[6] <= reg_1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[7] <= reg_1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[8] <= reg_1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[9] <= reg_1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[10] <= reg_1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[11] <= reg_1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[12] <= reg_1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[13] <= reg_1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[14] <= reg_1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[15] <= reg_1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[16] <= reg_1_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[17] <= reg_1_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[18] <= reg_1_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[19] <= reg_1_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[20] <= reg_1_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[21] <= reg_1_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[22] <= reg_1_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[23] <= reg_1_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[24] <= reg_1_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[25] <= reg_1_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[26] <= reg_1_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[27] <= reg_1_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[28] <= reg_1_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[29] <= reg_1_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[30] <= reg_1_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[31] <= reg_1_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_valid <= tx_fifo_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
unsigned_valid <= unsigned_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
signed_valid <= signed_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall <= <GND>
received_data[0] => Mux64.IN52
received_data[0] => Mux64.IN53
received_data[1] => Mux63.IN52
received_data[1] => Mux63.IN53
received_data[2] => Mux62.IN52
received_data[2] => Mux62.IN53
received_data[3] => Mux61.IN52
received_data[3] => Mux61.IN53
received_data[4] => Mux60.IN52
received_data[4] => Mux60.IN53
received_data[5] => Mux59.IN52
received_data[5] => Mux59.IN53
received_data[6] => Mux58.IN52
received_data[6] => Mux58.IN53
received_data[7] => Mux57.IN52
received_data[7] => Mux57.IN53
received_data[8] => Mux56.IN52
received_data[8] => Mux56.IN53
received_data[9] => Mux55.IN52
received_data[9] => Mux55.IN53
received_data[10] => Mux54.IN52
received_data[10] => Mux54.IN53
received_data[11] => Mux53.IN52
received_data[11] => Mux53.IN53
received_data[12] => Mux52.IN52
received_data[12] => Mux52.IN53
received_data[13] => Mux51.IN52
received_data[13] => Mux51.IN53
received_data[14] => Mux50.IN52
received_data[14] => Mux50.IN53
received_data[15] => Mux49.IN52
received_data[15] => Mux49.IN53
received_data[16] => Mux48.IN52
received_data[16] => Mux48.IN53
received_data[17] => Mux47.IN52
received_data[17] => Mux47.IN53
received_data[18] => Mux46.IN52
received_data[18] => Mux46.IN53
received_data[19] => Mux45.IN52
received_data[19] => Mux45.IN53
received_data[20] => Mux44.IN52
received_data[20] => Mux44.IN53
received_data[21] => Mux43.IN52
received_data[21] => Mux43.IN53
received_data[22] => Mux42.IN52
received_data[22] => Mux42.IN53
received_data[23] => Mux41.IN52
received_data[23] => Mux41.IN53
received_data[24] => Mux40.IN52
received_data[24] => Mux40.IN53
received_data[25] => Mux39.IN52
received_data[25] => Mux39.IN53
received_data[26] => Mux38.IN52
received_data[26] => Mux38.IN53
received_data[27] => Mux37.IN52
received_data[27] => Mux37.IN53
received_data[28] => Mux36.IN52
received_data[28] => Mux36.IN53
received_data[29] => Mux35.IN52
received_data[29] => Mux35.IN53
received_data[30] => Mux34.IN52
received_data[30] => Mux34.IN53
received_data[31] => Mux33.IN52
received_data[31] => Mux33.IN53
received_data_valid => receive_data.IN1
received_data_read <= received_data_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
wait_char_stall_or_stall_cnt <= wait_char_stall_or_stall_cnt.DB_MAX_OUTPUT_PORT_TYPE
for_reg_prev0[0] => reg_0_replace[0].DATAB
for_reg_prev0[0] => reg_1_replace[0].DATAB
for_reg_prev0[1] => reg_0_replace[1].DATAB
for_reg_prev0[1] => reg_1_replace[1].DATAB
for_reg_prev0[2] => reg_0_replace[2].DATAB
for_reg_prev0[2] => reg_1_replace[2].DATAB
for_reg_prev0[3] => reg_0_replace[3].DATAB
for_reg_prev0[3] => reg_1_replace[3].DATAB
for_reg_prev0[4] => reg_0_replace[4].DATAB
for_reg_prev0[4] => reg_1_replace[4].DATAB
for_reg_prev0[5] => reg_0_replace[5].DATAB
for_reg_prev0[5] => reg_1_replace[5].DATAB
for_reg_prev0[6] => reg_0_replace[6].DATAB
for_reg_prev0[6] => reg_1_replace[6].DATAB
for_reg_prev0[7] => reg_0_replace[7].DATAB
for_reg_prev0[7] => reg_1_replace[7].DATAB
for_reg_prev0[8] => reg_0_replace[8].DATAB
for_reg_prev0[8] => reg_1_replace[8].DATAB
for_reg_prev0[9] => reg_0_replace[9].DATAB
for_reg_prev0[9] => reg_1_replace[9].DATAB
for_reg_prev0[10] => reg_0_replace[10].DATAB
for_reg_prev0[10] => reg_1_replace[10].DATAB
for_reg_prev0[11] => reg_0_replace[11].DATAB
for_reg_prev0[11] => reg_1_replace[11].DATAB
for_reg_prev0[12] => reg_0_replace[12].DATAB
for_reg_prev0[12] => reg_1_replace[12].DATAB
for_reg_prev0[13] => reg_0_replace[13].DATAB
for_reg_prev0[13] => reg_1_replace[13].DATAB
for_reg_prev0[14] => reg_0_replace[14].DATAB
for_reg_prev0[14] => reg_1_replace[14].DATAB
for_reg_prev0[15] => reg_0_replace[15].DATAB
for_reg_prev0[15] => reg_1_replace[15].DATAB
for_reg_prev0[16] => reg_0_replace[16].DATAB
for_reg_prev0[16] => reg_1_replace[16].DATAB
for_reg_prev0[17] => reg_0_replace[17].DATAB
for_reg_prev0[17] => reg_1_replace[17].DATAB
for_reg_prev0[18] => reg_0_replace[18].DATAB
for_reg_prev0[18] => reg_1_replace[18].DATAB
for_reg_prev0[19] => reg_0_replace[19].DATAB
for_reg_prev0[19] => reg_1_replace[19].DATAB
for_reg_prev0[20] => reg_0_replace[20].DATAB
for_reg_prev0[20] => reg_1_replace[20].DATAB
for_reg_prev0[21] => reg_0_replace[21].DATAB
for_reg_prev0[21] => reg_1_replace[21].DATAB
for_reg_prev0[22] => reg_0_replace[22].DATAB
for_reg_prev0[22] => reg_1_replace[22].DATAB
for_reg_prev0[23] => reg_0_replace[23].DATAB
for_reg_prev0[23] => reg_1_replace[23].DATAB
for_reg_prev0[24] => reg_0_replace[24].DATAB
for_reg_prev0[24] => reg_1_replace[24].DATAB
for_reg_prev0[25] => reg_0_replace[25].DATAB
for_reg_prev0[25] => reg_1_replace[25].DATAB
for_reg_prev0[26] => reg_0_replace[26].DATAB
for_reg_prev0[26] => reg_1_replace[26].DATAB
for_reg_prev0[27] => reg_0_replace[27].DATAB
for_reg_prev0[27] => reg_1_replace[27].DATAB
for_reg_prev0[28] => reg_0_replace[28].DATAB
for_reg_prev0[28] => reg_1_replace[28].DATAB
for_reg_prev0[29] => reg_0_replace[29].DATAB
for_reg_prev0[29] => reg_1_replace[29].DATAB
for_reg_prev0[30] => reg_0_replace[30].DATAB
for_reg_prev0[30] => reg_1_replace[30].DATAB
for_reg_prev0[31] => reg_0_replace[31].DATAB
for_reg_prev0[31] => reg_1_replace[31].DATAB
for_reg_prev1[0] => reg_0_replace.DATAA
for_reg_prev1[1] => reg_0_replace.DATAA
for_reg_prev1[2] => reg_0_replace.DATAA
for_reg_prev1[3] => reg_0_replace.DATAA
for_reg_prev1[4] => reg_0_replace.DATAA
for_reg_prev1[5] => reg_0_replace.DATAA
for_reg_prev1[6] => reg_0_replace.DATAA
for_reg_prev1[7] => reg_0_replace.DATAA
for_reg_prev1[8] => reg_0_replace.DATAA
for_reg_prev1[9] => reg_0_replace.DATAA
for_reg_prev1[10] => reg_0_replace.DATAA
for_reg_prev1[11] => reg_0_replace.DATAA
for_reg_prev1[12] => reg_0_replace.DATAA
for_reg_prev1[13] => reg_0_replace.DATAA
for_reg_prev1[14] => reg_0_replace.DATAA
for_reg_prev1[15] => reg_0_replace.DATAA
for_reg_prev1[16] => reg_0_replace.DATAA
for_reg_prev1[17] => reg_0_replace.DATAA
for_reg_prev1[18] => reg_0_replace.DATAA
for_reg_prev1[19] => reg_0_replace.DATAA
for_reg_prev1[20] => reg_0_replace.DATAA
for_reg_prev1[21] => reg_0_replace.DATAA
for_reg_prev1[22] => reg_0_replace.DATAA
for_reg_prev1[23] => reg_0_replace.DATAA
for_reg_prev1[24] => reg_0_replace.DATAA
for_reg_prev1[25] => reg_0_replace.DATAA
for_reg_prev1[26] => reg_0_replace.DATAA
for_reg_prev1[27] => reg_0_replace.DATAA
for_reg_prev1[28] => reg_0_replace.DATAA
for_reg_prev1[29] => reg_0_replace.DATAA
for_reg_prev1[30] => reg_0_replace.DATAA
for_reg_prev1[31] => reg_0_replace.DATAA
for_reg_prev1_mem[0] => reg_0_replace.DATAB
for_reg_prev1_mem[1] => reg_0_replace.DATAB
for_reg_prev1_mem[2] => reg_0_replace.DATAB
for_reg_prev1_mem[3] => reg_0_replace.DATAB
for_reg_prev1_mem[4] => reg_0_replace.DATAB
for_reg_prev1_mem[5] => reg_0_replace.DATAB
for_reg_prev1_mem[6] => reg_0_replace.DATAB
for_reg_prev1_mem[7] => reg_0_replace.DATAB
for_reg_prev1_mem[8] => reg_0_replace.DATAB
for_reg_prev1_mem[9] => reg_0_replace.DATAB
for_reg_prev1_mem[10] => reg_0_replace.DATAB
for_reg_prev1_mem[11] => reg_0_replace.DATAB
for_reg_prev1_mem[12] => reg_0_replace.DATAB
for_reg_prev1_mem[13] => reg_0_replace.DATAB
for_reg_prev1_mem[14] => reg_0_replace.DATAB
for_reg_prev1_mem[15] => reg_0_replace.DATAB
for_reg_prev1_mem[16] => reg_0_replace.DATAB
for_reg_prev1_mem[17] => reg_0_replace.DATAB
for_reg_prev1_mem[18] => reg_0_replace.DATAB
for_reg_prev1_mem[19] => reg_0_replace.DATAB
for_reg_prev1_mem[20] => reg_0_replace.DATAB
for_reg_prev1_mem[21] => reg_0_replace.DATAB
for_reg_prev1_mem[22] => reg_0_replace.DATAB
for_reg_prev1_mem[23] => reg_0_replace.DATAB
for_reg_prev1_mem[24] => reg_0_replace.DATAB
for_reg_prev1_mem[25] => reg_0_replace.DATAB
for_reg_prev1_mem[26] => reg_0_replace.DATAB
for_reg_prev1_mem[27] => reg_0_replace.DATAB
for_reg_prev1_mem[28] => reg_0_replace.DATAB
for_reg_prev1_mem[29] => reg_0_replace.DATAB
for_reg_prev1_mem[30] => reg_0_replace.DATAB
for_reg_prev1_mem[31] => reg_0_replace.DATAB
stopWatch_start <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
stopWatch_stop <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
stopWatch_reset <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_valid <= sixty_four_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[0] <= sixty_four_upper_bits[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[1] <= sixty_four_upper_bits[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[2] <= sixty_four_upper_bits[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[3] <= sixty_four_upper_bits[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[4] <= sixty_four_upper_bits[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[5] <= sixty_four_upper_bits[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[6] <= sixty_four_upper_bits[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[7] <= sixty_four_upper_bits[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[8] <= sixty_four_upper_bits[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[9] <= sixty_four_upper_bits[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[10] <= sixty_four_upper_bits[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[11] <= sixty_four_upper_bits[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[12] <= sixty_four_upper_bits[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[13] <= sixty_four_upper_bits[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[14] <= sixty_four_upper_bits[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[15] <= sixty_four_upper_bits[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[16] <= sixty_four_upper_bits[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[17] <= sixty_four_upper_bits[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[18] <= sixty_four_upper_bits[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[19] <= sixty_four_upper_bits[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[20] <= sixty_four_upper_bits[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[21] <= sixty_four_upper_bits[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[22] <= sixty_four_upper_bits[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[23] <= sixty_four_upper_bits[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[24] <= sixty_four_upper_bits[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[25] <= sixty_four_upper_bits[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[26] <= sixty_four_upper_bits[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[27] <= sixty_four_upper_bits[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[28] <= sixty_four_upper_bits[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[29] <= sixty_four_upper_bits[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[30] <= sixty_four_upper_bits[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sixty_four_upper_bits[31] <= sixty_four_upper_bits[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[0] <= storred_upper_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[1] <= storred_upper_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[2] <= storred_upper_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[3] <= storred_upper_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[4] <= storred_upper_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[5] <= storred_upper_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[6] <= storred_upper_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[7] <= storred_upper_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[8] <= storred_upper_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[9] <= storred_upper_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[10] <= storred_upper_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[11] <= storred_upper_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[12] <= storred_upper_y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[13] <= storred_upper_y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[14] <= storred_upper_y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[15] <= storred_upper_y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[16] <= storred_upper_y[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[17] <= storred_upper_y[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[18] <= storred_upper_y[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[19] <= storred_upper_y[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[20] <= storred_upper_y[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[21] <= storred_upper_y[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[22] <= storred_upper_y[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[23] <= storred_upper_y[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[24] <= storred_upper_y[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[25] <= storred_upper_y[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[26] <= storred_upper_y[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[27] <= storred_upper_y[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[28] <= storred_upper_y[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[29] <= storred_upper_y[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[30] <= storred_upper_y[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y[31] <= storred_upper_y[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
storred_upper_y_valid <= storred_upper_y_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|clk_cross_fifo:unsigned_fifo
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
data[22] => dcfifo:dcfifo_component.data[22]
data[23] => dcfifo:dcfifo_component.data[23]
data[24] => dcfifo:dcfifo_component.data[24]
data[25] => dcfifo:dcfifo_component.data[25]
data[26] => dcfifo:dcfifo_component.data[26]
data[27] => dcfifo:dcfifo_component.data[27]
data[28] => dcfifo:dcfifo_component.data[28]
data[29] => dcfifo:dcfifo_component.data[29]
data[30] => dcfifo:dcfifo_component.data[30]
data[31] => dcfifo:dcfifo_component.data[31]
data[32] => dcfifo:dcfifo_component.data[32]
data[33] => dcfifo:dcfifo_component.data[33]
data[34] => dcfifo:dcfifo_component.data[34]
data[35] => dcfifo:dcfifo_component.data[35]
data[36] => dcfifo:dcfifo_component.data[36]
data[37] => dcfifo:dcfifo_component.data[37]
data[38] => dcfifo:dcfifo_component.data[38]
data[39] => dcfifo:dcfifo_component.data[39]
data[40] => dcfifo:dcfifo_component.data[40]
data[41] => dcfifo:dcfifo_component.data[41]
data[42] => dcfifo:dcfifo_component.data[42]
data[43] => dcfifo:dcfifo_component.data[43]
data[44] => dcfifo:dcfifo_component.data[44]
data[45] => dcfifo:dcfifo_component.data[45]
data[46] => dcfifo:dcfifo_component.data[46]
data[47] => dcfifo:dcfifo_component.data[47]
data[48] => dcfifo:dcfifo_component.data[48]
data[49] => dcfifo:dcfifo_component.data[49]
data[50] => dcfifo:dcfifo_component.data[50]
data[51] => dcfifo:dcfifo_component.data[51]
data[52] => dcfifo:dcfifo_component.data[52]
data[53] => dcfifo:dcfifo_component.data[53]
data[54] => dcfifo:dcfifo_component.data[54]
data[55] => dcfifo:dcfifo_component.data[55]
data[56] => dcfifo:dcfifo_component.data[56]
data[57] => dcfifo:dcfifo_component.data[57]
data[58] => dcfifo:dcfifo_component.data[58]
data[59] => dcfifo:dcfifo_component.data[59]
data[60] => dcfifo:dcfifo_component.data[60]
data[61] => dcfifo:dcfifo_component.data[61]
data[62] => dcfifo:dcfifo_component.data[62]
data[63] => dcfifo:dcfifo_component.data[63]
data[64] => dcfifo:dcfifo_component.data[64]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
q[22] <= dcfifo:dcfifo_component.q[22]
q[23] <= dcfifo:dcfifo_component.q[23]
q[24] <= dcfifo:dcfifo_component.q[24]
q[25] <= dcfifo:dcfifo_component.q[25]
q[26] <= dcfifo:dcfifo_component.q[26]
q[27] <= dcfifo:dcfifo_component.q[27]
q[28] <= dcfifo:dcfifo_component.q[28]
q[29] <= dcfifo:dcfifo_component.q[29]
q[30] <= dcfifo:dcfifo_component.q[30]
q[31] <= dcfifo:dcfifo_component.q[31]
q[32] <= dcfifo:dcfifo_component.q[32]
q[33] <= dcfifo:dcfifo_component.q[33]
q[34] <= dcfifo:dcfifo_component.q[34]
q[35] <= dcfifo:dcfifo_component.q[35]
q[36] <= dcfifo:dcfifo_component.q[36]
q[37] <= dcfifo:dcfifo_component.q[37]
q[38] <= dcfifo:dcfifo_component.q[38]
q[39] <= dcfifo:dcfifo_component.q[39]
q[40] <= dcfifo:dcfifo_component.q[40]
q[41] <= dcfifo:dcfifo_component.q[41]
q[42] <= dcfifo:dcfifo_component.q[42]
q[43] <= dcfifo:dcfifo_component.q[43]
q[44] <= dcfifo:dcfifo_component.q[44]
q[45] <= dcfifo:dcfifo_component.q[45]
q[46] <= dcfifo:dcfifo_component.q[46]
q[47] <= dcfifo:dcfifo_component.q[47]
q[48] <= dcfifo:dcfifo_component.q[48]
q[49] <= dcfifo:dcfifo_component.q[49]
q[50] <= dcfifo:dcfifo_component.q[50]
q[51] <= dcfifo:dcfifo_component.q[51]
q[52] <= dcfifo:dcfifo_component.q[52]
q[53] <= dcfifo:dcfifo_component.q[53]
q[54] <= dcfifo:dcfifo_component.q[54]
q[55] <= dcfifo:dcfifo_component.q[55]
q[56] <= dcfifo:dcfifo_component.q[56]
q[57] <= dcfifo:dcfifo_component.q[57]
q[58] <= dcfifo:dcfifo_component.q[58]
q[59] <= dcfifo:dcfifo_component.q[59]
q[60] <= dcfifo:dcfifo_component.q[60]
q[61] <= dcfifo:dcfifo_component.q[61]
q[62] <= dcfifo:dcfifo_component.q[62]
q[63] <= dcfifo:dcfifo_component.q[63]
q[64] <= dcfifo:dcfifo_component.q[64]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_6be1:auto_generated.data[0]
data[1] => dcfifo_6be1:auto_generated.data[1]
data[2] => dcfifo_6be1:auto_generated.data[2]
data[3] => dcfifo_6be1:auto_generated.data[3]
data[4] => dcfifo_6be1:auto_generated.data[4]
data[5] => dcfifo_6be1:auto_generated.data[5]
data[6] => dcfifo_6be1:auto_generated.data[6]
data[7] => dcfifo_6be1:auto_generated.data[7]
data[8] => dcfifo_6be1:auto_generated.data[8]
data[9] => dcfifo_6be1:auto_generated.data[9]
data[10] => dcfifo_6be1:auto_generated.data[10]
data[11] => dcfifo_6be1:auto_generated.data[11]
data[12] => dcfifo_6be1:auto_generated.data[12]
data[13] => dcfifo_6be1:auto_generated.data[13]
data[14] => dcfifo_6be1:auto_generated.data[14]
data[15] => dcfifo_6be1:auto_generated.data[15]
data[16] => dcfifo_6be1:auto_generated.data[16]
data[17] => dcfifo_6be1:auto_generated.data[17]
data[18] => dcfifo_6be1:auto_generated.data[18]
data[19] => dcfifo_6be1:auto_generated.data[19]
data[20] => dcfifo_6be1:auto_generated.data[20]
data[21] => dcfifo_6be1:auto_generated.data[21]
data[22] => dcfifo_6be1:auto_generated.data[22]
data[23] => dcfifo_6be1:auto_generated.data[23]
data[24] => dcfifo_6be1:auto_generated.data[24]
data[25] => dcfifo_6be1:auto_generated.data[25]
data[26] => dcfifo_6be1:auto_generated.data[26]
data[27] => dcfifo_6be1:auto_generated.data[27]
data[28] => dcfifo_6be1:auto_generated.data[28]
data[29] => dcfifo_6be1:auto_generated.data[29]
data[30] => dcfifo_6be1:auto_generated.data[30]
data[31] => dcfifo_6be1:auto_generated.data[31]
data[32] => dcfifo_6be1:auto_generated.data[32]
data[33] => dcfifo_6be1:auto_generated.data[33]
data[34] => dcfifo_6be1:auto_generated.data[34]
data[35] => dcfifo_6be1:auto_generated.data[35]
data[36] => dcfifo_6be1:auto_generated.data[36]
data[37] => dcfifo_6be1:auto_generated.data[37]
data[38] => dcfifo_6be1:auto_generated.data[38]
data[39] => dcfifo_6be1:auto_generated.data[39]
data[40] => dcfifo_6be1:auto_generated.data[40]
data[41] => dcfifo_6be1:auto_generated.data[41]
data[42] => dcfifo_6be1:auto_generated.data[42]
data[43] => dcfifo_6be1:auto_generated.data[43]
data[44] => dcfifo_6be1:auto_generated.data[44]
data[45] => dcfifo_6be1:auto_generated.data[45]
data[46] => dcfifo_6be1:auto_generated.data[46]
data[47] => dcfifo_6be1:auto_generated.data[47]
data[48] => dcfifo_6be1:auto_generated.data[48]
data[49] => dcfifo_6be1:auto_generated.data[49]
data[50] => dcfifo_6be1:auto_generated.data[50]
data[51] => dcfifo_6be1:auto_generated.data[51]
data[52] => dcfifo_6be1:auto_generated.data[52]
data[53] => dcfifo_6be1:auto_generated.data[53]
data[54] => dcfifo_6be1:auto_generated.data[54]
data[55] => dcfifo_6be1:auto_generated.data[55]
data[56] => dcfifo_6be1:auto_generated.data[56]
data[57] => dcfifo_6be1:auto_generated.data[57]
data[58] => dcfifo_6be1:auto_generated.data[58]
data[59] => dcfifo_6be1:auto_generated.data[59]
data[60] => dcfifo_6be1:auto_generated.data[60]
data[61] => dcfifo_6be1:auto_generated.data[61]
data[62] => dcfifo_6be1:auto_generated.data[62]
data[63] => dcfifo_6be1:auto_generated.data[63]
data[64] => dcfifo_6be1:auto_generated.data[64]
q[0] <= dcfifo_6be1:auto_generated.q[0]
q[1] <= dcfifo_6be1:auto_generated.q[1]
q[2] <= dcfifo_6be1:auto_generated.q[2]
q[3] <= dcfifo_6be1:auto_generated.q[3]
q[4] <= dcfifo_6be1:auto_generated.q[4]
q[5] <= dcfifo_6be1:auto_generated.q[5]
q[6] <= dcfifo_6be1:auto_generated.q[6]
q[7] <= dcfifo_6be1:auto_generated.q[7]
q[8] <= dcfifo_6be1:auto_generated.q[8]
q[9] <= dcfifo_6be1:auto_generated.q[9]
q[10] <= dcfifo_6be1:auto_generated.q[10]
q[11] <= dcfifo_6be1:auto_generated.q[11]
q[12] <= dcfifo_6be1:auto_generated.q[12]
q[13] <= dcfifo_6be1:auto_generated.q[13]
q[14] <= dcfifo_6be1:auto_generated.q[14]
q[15] <= dcfifo_6be1:auto_generated.q[15]
q[16] <= dcfifo_6be1:auto_generated.q[16]
q[17] <= dcfifo_6be1:auto_generated.q[17]
q[18] <= dcfifo_6be1:auto_generated.q[18]
q[19] <= dcfifo_6be1:auto_generated.q[19]
q[20] <= dcfifo_6be1:auto_generated.q[20]
q[21] <= dcfifo_6be1:auto_generated.q[21]
q[22] <= dcfifo_6be1:auto_generated.q[22]
q[23] <= dcfifo_6be1:auto_generated.q[23]
q[24] <= dcfifo_6be1:auto_generated.q[24]
q[25] <= dcfifo_6be1:auto_generated.q[25]
q[26] <= dcfifo_6be1:auto_generated.q[26]
q[27] <= dcfifo_6be1:auto_generated.q[27]
q[28] <= dcfifo_6be1:auto_generated.q[28]
q[29] <= dcfifo_6be1:auto_generated.q[29]
q[30] <= dcfifo_6be1:auto_generated.q[30]
q[31] <= dcfifo_6be1:auto_generated.q[31]
q[32] <= dcfifo_6be1:auto_generated.q[32]
q[33] <= dcfifo_6be1:auto_generated.q[33]
q[34] <= dcfifo_6be1:auto_generated.q[34]
q[35] <= dcfifo_6be1:auto_generated.q[35]
q[36] <= dcfifo_6be1:auto_generated.q[36]
q[37] <= dcfifo_6be1:auto_generated.q[37]
q[38] <= dcfifo_6be1:auto_generated.q[38]
q[39] <= dcfifo_6be1:auto_generated.q[39]
q[40] <= dcfifo_6be1:auto_generated.q[40]
q[41] <= dcfifo_6be1:auto_generated.q[41]
q[42] <= dcfifo_6be1:auto_generated.q[42]
q[43] <= dcfifo_6be1:auto_generated.q[43]
q[44] <= dcfifo_6be1:auto_generated.q[44]
q[45] <= dcfifo_6be1:auto_generated.q[45]
q[46] <= dcfifo_6be1:auto_generated.q[46]
q[47] <= dcfifo_6be1:auto_generated.q[47]
q[48] <= dcfifo_6be1:auto_generated.q[48]
q[49] <= dcfifo_6be1:auto_generated.q[49]
q[50] <= dcfifo_6be1:auto_generated.q[50]
q[51] <= dcfifo_6be1:auto_generated.q[51]
q[52] <= dcfifo_6be1:auto_generated.q[52]
q[53] <= dcfifo_6be1:auto_generated.q[53]
q[54] <= dcfifo_6be1:auto_generated.q[54]
q[55] <= dcfifo_6be1:auto_generated.q[55]
q[56] <= dcfifo_6be1:auto_generated.q[56]
q[57] <= dcfifo_6be1:auto_generated.q[57]
q[58] <= dcfifo_6be1:auto_generated.q[58]
q[59] <= dcfifo_6be1:auto_generated.q[59]
q[60] <= dcfifo_6be1:auto_generated.q[60]
q[61] <= dcfifo_6be1:auto_generated.q[61]
q[62] <= dcfifo_6be1:auto_generated.q[62]
q[63] <= dcfifo_6be1:auto_generated.q[63]
q[64] <= dcfifo_6be1:auto_generated.q[64]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_6be1:auto_generated.rdclk
rdreq => dcfifo_6be1:auto_generated.rdreq
wrclk => dcfifo_6be1:auto_generated.wrclk
wrreq => dcfifo_6be1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_6be1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_6be1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated
data[0] => altsyncram_0n31:fifo_ram.data_a[0]
data[1] => altsyncram_0n31:fifo_ram.data_a[1]
data[2] => altsyncram_0n31:fifo_ram.data_a[2]
data[3] => altsyncram_0n31:fifo_ram.data_a[3]
data[4] => altsyncram_0n31:fifo_ram.data_a[4]
data[5] => altsyncram_0n31:fifo_ram.data_a[5]
data[6] => altsyncram_0n31:fifo_ram.data_a[6]
data[7] => altsyncram_0n31:fifo_ram.data_a[7]
data[8] => altsyncram_0n31:fifo_ram.data_a[8]
data[9] => altsyncram_0n31:fifo_ram.data_a[9]
data[10] => altsyncram_0n31:fifo_ram.data_a[10]
data[11] => altsyncram_0n31:fifo_ram.data_a[11]
data[12] => altsyncram_0n31:fifo_ram.data_a[12]
data[13] => altsyncram_0n31:fifo_ram.data_a[13]
data[14] => altsyncram_0n31:fifo_ram.data_a[14]
data[15] => altsyncram_0n31:fifo_ram.data_a[15]
data[16] => altsyncram_0n31:fifo_ram.data_a[16]
data[17] => altsyncram_0n31:fifo_ram.data_a[17]
data[18] => altsyncram_0n31:fifo_ram.data_a[18]
data[19] => altsyncram_0n31:fifo_ram.data_a[19]
data[20] => altsyncram_0n31:fifo_ram.data_a[20]
data[21] => altsyncram_0n31:fifo_ram.data_a[21]
data[22] => altsyncram_0n31:fifo_ram.data_a[22]
data[23] => altsyncram_0n31:fifo_ram.data_a[23]
data[24] => altsyncram_0n31:fifo_ram.data_a[24]
data[25] => altsyncram_0n31:fifo_ram.data_a[25]
data[26] => altsyncram_0n31:fifo_ram.data_a[26]
data[27] => altsyncram_0n31:fifo_ram.data_a[27]
data[28] => altsyncram_0n31:fifo_ram.data_a[28]
data[29] => altsyncram_0n31:fifo_ram.data_a[29]
data[30] => altsyncram_0n31:fifo_ram.data_a[30]
data[31] => altsyncram_0n31:fifo_ram.data_a[31]
data[32] => altsyncram_0n31:fifo_ram.data_a[32]
data[33] => altsyncram_0n31:fifo_ram.data_a[33]
data[34] => altsyncram_0n31:fifo_ram.data_a[34]
data[35] => altsyncram_0n31:fifo_ram.data_a[35]
data[36] => altsyncram_0n31:fifo_ram.data_a[36]
data[37] => altsyncram_0n31:fifo_ram.data_a[37]
data[38] => altsyncram_0n31:fifo_ram.data_a[38]
data[39] => altsyncram_0n31:fifo_ram.data_a[39]
data[40] => altsyncram_0n31:fifo_ram.data_a[40]
data[41] => altsyncram_0n31:fifo_ram.data_a[41]
data[42] => altsyncram_0n31:fifo_ram.data_a[42]
data[43] => altsyncram_0n31:fifo_ram.data_a[43]
data[44] => altsyncram_0n31:fifo_ram.data_a[44]
data[45] => altsyncram_0n31:fifo_ram.data_a[45]
data[46] => altsyncram_0n31:fifo_ram.data_a[46]
data[47] => altsyncram_0n31:fifo_ram.data_a[47]
data[48] => altsyncram_0n31:fifo_ram.data_a[48]
data[49] => altsyncram_0n31:fifo_ram.data_a[49]
data[50] => altsyncram_0n31:fifo_ram.data_a[50]
data[51] => altsyncram_0n31:fifo_ram.data_a[51]
data[52] => altsyncram_0n31:fifo_ram.data_a[52]
data[53] => altsyncram_0n31:fifo_ram.data_a[53]
data[54] => altsyncram_0n31:fifo_ram.data_a[54]
data[55] => altsyncram_0n31:fifo_ram.data_a[55]
data[56] => altsyncram_0n31:fifo_ram.data_a[56]
data[57] => altsyncram_0n31:fifo_ram.data_a[57]
data[58] => altsyncram_0n31:fifo_ram.data_a[58]
data[59] => altsyncram_0n31:fifo_ram.data_a[59]
data[60] => altsyncram_0n31:fifo_ram.data_a[60]
data[61] => altsyncram_0n31:fifo_ram.data_a[61]
data[62] => altsyncram_0n31:fifo_ram.data_a[62]
data[63] => altsyncram_0n31:fifo_ram.data_a[63]
data[64] => altsyncram_0n31:fifo_ram.data_a[64]
q[0] <= altsyncram_0n31:fifo_ram.q_b[0]
q[1] <= altsyncram_0n31:fifo_ram.q_b[1]
q[2] <= altsyncram_0n31:fifo_ram.q_b[2]
q[3] <= altsyncram_0n31:fifo_ram.q_b[3]
q[4] <= altsyncram_0n31:fifo_ram.q_b[4]
q[5] <= altsyncram_0n31:fifo_ram.q_b[5]
q[6] <= altsyncram_0n31:fifo_ram.q_b[6]
q[7] <= altsyncram_0n31:fifo_ram.q_b[7]
q[8] <= altsyncram_0n31:fifo_ram.q_b[8]
q[9] <= altsyncram_0n31:fifo_ram.q_b[9]
q[10] <= altsyncram_0n31:fifo_ram.q_b[10]
q[11] <= altsyncram_0n31:fifo_ram.q_b[11]
q[12] <= altsyncram_0n31:fifo_ram.q_b[12]
q[13] <= altsyncram_0n31:fifo_ram.q_b[13]
q[14] <= altsyncram_0n31:fifo_ram.q_b[14]
q[15] <= altsyncram_0n31:fifo_ram.q_b[15]
q[16] <= altsyncram_0n31:fifo_ram.q_b[16]
q[17] <= altsyncram_0n31:fifo_ram.q_b[17]
q[18] <= altsyncram_0n31:fifo_ram.q_b[18]
q[19] <= altsyncram_0n31:fifo_ram.q_b[19]
q[20] <= altsyncram_0n31:fifo_ram.q_b[20]
q[21] <= altsyncram_0n31:fifo_ram.q_b[21]
q[22] <= altsyncram_0n31:fifo_ram.q_b[22]
q[23] <= altsyncram_0n31:fifo_ram.q_b[23]
q[24] <= altsyncram_0n31:fifo_ram.q_b[24]
q[25] <= altsyncram_0n31:fifo_ram.q_b[25]
q[26] <= altsyncram_0n31:fifo_ram.q_b[26]
q[27] <= altsyncram_0n31:fifo_ram.q_b[27]
q[28] <= altsyncram_0n31:fifo_ram.q_b[28]
q[29] <= altsyncram_0n31:fifo_ram.q_b[29]
q[30] <= altsyncram_0n31:fifo_ram.q_b[30]
q[31] <= altsyncram_0n31:fifo_ram.q_b[31]
q[32] <= altsyncram_0n31:fifo_ram.q_b[32]
q[33] <= altsyncram_0n31:fifo_ram.q_b[33]
q[34] <= altsyncram_0n31:fifo_ram.q_b[34]
q[35] <= altsyncram_0n31:fifo_ram.q_b[35]
q[36] <= altsyncram_0n31:fifo_ram.q_b[36]
q[37] <= altsyncram_0n31:fifo_ram.q_b[37]
q[38] <= altsyncram_0n31:fifo_ram.q_b[38]
q[39] <= altsyncram_0n31:fifo_ram.q_b[39]
q[40] <= altsyncram_0n31:fifo_ram.q_b[40]
q[41] <= altsyncram_0n31:fifo_ram.q_b[41]
q[42] <= altsyncram_0n31:fifo_ram.q_b[42]
q[43] <= altsyncram_0n31:fifo_ram.q_b[43]
q[44] <= altsyncram_0n31:fifo_ram.q_b[44]
q[45] <= altsyncram_0n31:fifo_ram.q_b[45]
q[46] <= altsyncram_0n31:fifo_ram.q_b[46]
q[47] <= altsyncram_0n31:fifo_ram.q_b[47]
q[48] <= altsyncram_0n31:fifo_ram.q_b[48]
q[49] <= altsyncram_0n31:fifo_ram.q_b[49]
q[50] <= altsyncram_0n31:fifo_ram.q_b[50]
q[51] <= altsyncram_0n31:fifo_ram.q_b[51]
q[52] <= altsyncram_0n31:fifo_ram.q_b[52]
q[53] <= altsyncram_0n31:fifo_ram.q_b[53]
q[54] <= altsyncram_0n31:fifo_ram.q_b[54]
q[55] <= altsyncram_0n31:fifo_ram.q_b[55]
q[56] <= altsyncram_0n31:fifo_ram.q_b[56]
q[57] <= altsyncram_0n31:fifo_ram.q_b[57]
q[58] <= altsyncram_0n31:fifo_ram.q_b[58]
q[59] <= altsyncram_0n31:fifo_ram.q_b[59]
q[60] <= altsyncram_0n31:fifo_ram.q_b[60]
q[61] <= altsyncram_0n31:fifo_ram.q_b[61]
q[62] <= altsyncram_0n31:fifo_ram.q_b[62]
q[63] <= altsyncram_0n31:fifo_ram.q_b[63]
q[64] <= altsyncram_0n31:fifo_ram.q_b[64]
rdclk => a_graycounter_h26:rdptr_g1p.clock
rdclk => altsyncram_0n31:fifo_ram.clock1
rdclk => alt_synch_pipe_h9l:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_dgb:wrptr_g1p.clock
wrclk => altsyncram_0n31:fifo_ram.clock0
wrclk => alt_synch_pipe_i9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|a_graycounter_h26:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|a_graycounter_dgb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[0] => ram_block11a36.PORTAADDR
address_a[0] => ram_block11a37.PORTAADDR
address_a[0] => ram_block11a38.PORTAADDR
address_a[0] => ram_block11a39.PORTAADDR
address_a[0] => ram_block11a40.PORTAADDR
address_a[0] => ram_block11a41.PORTAADDR
address_a[0] => ram_block11a42.PORTAADDR
address_a[0] => ram_block11a43.PORTAADDR
address_a[0] => ram_block11a44.PORTAADDR
address_a[0] => ram_block11a45.PORTAADDR
address_a[0] => ram_block11a46.PORTAADDR
address_a[0] => ram_block11a47.PORTAADDR
address_a[0] => ram_block11a48.PORTAADDR
address_a[0] => ram_block11a49.PORTAADDR
address_a[0] => ram_block11a50.PORTAADDR
address_a[0] => ram_block11a51.PORTAADDR
address_a[0] => ram_block11a52.PORTAADDR
address_a[0] => ram_block11a53.PORTAADDR
address_a[0] => ram_block11a54.PORTAADDR
address_a[0] => ram_block11a55.PORTAADDR
address_a[0] => ram_block11a56.PORTAADDR
address_a[0] => ram_block11a57.PORTAADDR
address_a[0] => ram_block11a58.PORTAADDR
address_a[0] => ram_block11a59.PORTAADDR
address_a[0] => ram_block11a60.PORTAADDR
address_a[0] => ram_block11a61.PORTAADDR
address_a[0] => ram_block11a62.PORTAADDR
address_a[0] => ram_block11a63.PORTAADDR
address_a[0] => ram_block11a64.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[1] => ram_block11a36.PORTAADDR1
address_a[1] => ram_block11a37.PORTAADDR1
address_a[1] => ram_block11a38.PORTAADDR1
address_a[1] => ram_block11a39.PORTAADDR1
address_a[1] => ram_block11a40.PORTAADDR1
address_a[1] => ram_block11a41.PORTAADDR1
address_a[1] => ram_block11a42.PORTAADDR1
address_a[1] => ram_block11a43.PORTAADDR1
address_a[1] => ram_block11a44.PORTAADDR1
address_a[1] => ram_block11a45.PORTAADDR1
address_a[1] => ram_block11a46.PORTAADDR1
address_a[1] => ram_block11a47.PORTAADDR1
address_a[1] => ram_block11a48.PORTAADDR1
address_a[1] => ram_block11a49.PORTAADDR1
address_a[1] => ram_block11a50.PORTAADDR1
address_a[1] => ram_block11a51.PORTAADDR1
address_a[1] => ram_block11a52.PORTAADDR1
address_a[1] => ram_block11a53.PORTAADDR1
address_a[1] => ram_block11a54.PORTAADDR1
address_a[1] => ram_block11a55.PORTAADDR1
address_a[1] => ram_block11a56.PORTAADDR1
address_a[1] => ram_block11a57.PORTAADDR1
address_a[1] => ram_block11a58.PORTAADDR1
address_a[1] => ram_block11a59.PORTAADDR1
address_a[1] => ram_block11a60.PORTAADDR1
address_a[1] => ram_block11a61.PORTAADDR1
address_a[1] => ram_block11a62.PORTAADDR1
address_a[1] => ram_block11a63.PORTAADDR1
address_a[1] => ram_block11a64.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[2] => ram_block11a36.PORTAADDR2
address_a[2] => ram_block11a37.PORTAADDR2
address_a[2] => ram_block11a38.PORTAADDR2
address_a[2] => ram_block11a39.PORTAADDR2
address_a[2] => ram_block11a40.PORTAADDR2
address_a[2] => ram_block11a41.PORTAADDR2
address_a[2] => ram_block11a42.PORTAADDR2
address_a[2] => ram_block11a43.PORTAADDR2
address_a[2] => ram_block11a44.PORTAADDR2
address_a[2] => ram_block11a45.PORTAADDR2
address_a[2] => ram_block11a46.PORTAADDR2
address_a[2] => ram_block11a47.PORTAADDR2
address_a[2] => ram_block11a48.PORTAADDR2
address_a[2] => ram_block11a49.PORTAADDR2
address_a[2] => ram_block11a50.PORTAADDR2
address_a[2] => ram_block11a51.PORTAADDR2
address_a[2] => ram_block11a52.PORTAADDR2
address_a[2] => ram_block11a53.PORTAADDR2
address_a[2] => ram_block11a54.PORTAADDR2
address_a[2] => ram_block11a55.PORTAADDR2
address_a[2] => ram_block11a56.PORTAADDR2
address_a[2] => ram_block11a57.PORTAADDR2
address_a[2] => ram_block11a58.PORTAADDR2
address_a[2] => ram_block11a59.PORTAADDR2
address_a[2] => ram_block11a60.PORTAADDR2
address_a[2] => ram_block11a61.PORTAADDR2
address_a[2] => ram_block11a62.PORTAADDR2
address_a[2] => ram_block11a63.PORTAADDR2
address_a[2] => ram_block11a64.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[3] => ram_block11a36.PORTAADDR3
address_a[3] => ram_block11a37.PORTAADDR3
address_a[3] => ram_block11a38.PORTAADDR3
address_a[3] => ram_block11a39.PORTAADDR3
address_a[3] => ram_block11a40.PORTAADDR3
address_a[3] => ram_block11a41.PORTAADDR3
address_a[3] => ram_block11a42.PORTAADDR3
address_a[3] => ram_block11a43.PORTAADDR3
address_a[3] => ram_block11a44.PORTAADDR3
address_a[3] => ram_block11a45.PORTAADDR3
address_a[3] => ram_block11a46.PORTAADDR3
address_a[3] => ram_block11a47.PORTAADDR3
address_a[3] => ram_block11a48.PORTAADDR3
address_a[3] => ram_block11a49.PORTAADDR3
address_a[3] => ram_block11a50.PORTAADDR3
address_a[3] => ram_block11a51.PORTAADDR3
address_a[3] => ram_block11a52.PORTAADDR3
address_a[3] => ram_block11a53.PORTAADDR3
address_a[3] => ram_block11a54.PORTAADDR3
address_a[3] => ram_block11a55.PORTAADDR3
address_a[3] => ram_block11a56.PORTAADDR3
address_a[3] => ram_block11a57.PORTAADDR3
address_a[3] => ram_block11a58.PORTAADDR3
address_a[3] => ram_block11a59.PORTAADDR3
address_a[3] => ram_block11a60.PORTAADDR3
address_a[3] => ram_block11a61.PORTAADDR3
address_a[3] => ram_block11a62.PORTAADDR3
address_a[3] => ram_block11a63.PORTAADDR3
address_a[3] => ram_block11a64.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[4] => ram_block11a33.PORTAADDR4
address_a[4] => ram_block11a34.PORTAADDR4
address_a[4] => ram_block11a35.PORTAADDR4
address_a[4] => ram_block11a36.PORTAADDR4
address_a[4] => ram_block11a37.PORTAADDR4
address_a[4] => ram_block11a38.PORTAADDR4
address_a[4] => ram_block11a39.PORTAADDR4
address_a[4] => ram_block11a40.PORTAADDR4
address_a[4] => ram_block11a41.PORTAADDR4
address_a[4] => ram_block11a42.PORTAADDR4
address_a[4] => ram_block11a43.PORTAADDR4
address_a[4] => ram_block11a44.PORTAADDR4
address_a[4] => ram_block11a45.PORTAADDR4
address_a[4] => ram_block11a46.PORTAADDR4
address_a[4] => ram_block11a47.PORTAADDR4
address_a[4] => ram_block11a48.PORTAADDR4
address_a[4] => ram_block11a49.PORTAADDR4
address_a[4] => ram_block11a50.PORTAADDR4
address_a[4] => ram_block11a51.PORTAADDR4
address_a[4] => ram_block11a52.PORTAADDR4
address_a[4] => ram_block11a53.PORTAADDR4
address_a[4] => ram_block11a54.PORTAADDR4
address_a[4] => ram_block11a55.PORTAADDR4
address_a[4] => ram_block11a56.PORTAADDR4
address_a[4] => ram_block11a57.PORTAADDR4
address_a[4] => ram_block11a58.PORTAADDR4
address_a[4] => ram_block11a59.PORTAADDR4
address_a[4] => ram_block11a60.PORTAADDR4
address_a[4] => ram_block11a61.PORTAADDR4
address_a[4] => ram_block11a62.PORTAADDR4
address_a[4] => ram_block11a63.PORTAADDR4
address_a[4] => ram_block11a64.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_a[5] => ram_block11a33.PORTAADDR5
address_a[5] => ram_block11a34.PORTAADDR5
address_a[5] => ram_block11a35.PORTAADDR5
address_a[5] => ram_block11a36.PORTAADDR5
address_a[5] => ram_block11a37.PORTAADDR5
address_a[5] => ram_block11a38.PORTAADDR5
address_a[5] => ram_block11a39.PORTAADDR5
address_a[5] => ram_block11a40.PORTAADDR5
address_a[5] => ram_block11a41.PORTAADDR5
address_a[5] => ram_block11a42.PORTAADDR5
address_a[5] => ram_block11a43.PORTAADDR5
address_a[5] => ram_block11a44.PORTAADDR5
address_a[5] => ram_block11a45.PORTAADDR5
address_a[5] => ram_block11a46.PORTAADDR5
address_a[5] => ram_block11a47.PORTAADDR5
address_a[5] => ram_block11a48.PORTAADDR5
address_a[5] => ram_block11a49.PORTAADDR5
address_a[5] => ram_block11a50.PORTAADDR5
address_a[5] => ram_block11a51.PORTAADDR5
address_a[5] => ram_block11a52.PORTAADDR5
address_a[5] => ram_block11a53.PORTAADDR5
address_a[5] => ram_block11a54.PORTAADDR5
address_a[5] => ram_block11a55.PORTAADDR5
address_a[5] => ram_block11a56.PORTAADDR5
address_a[5] => ram_block11a57.PORTAADDR5
address_a[5] => ram_block11a58.PORTAADDR5
address_a[5] => ram_block11a59.PORTAADDR5
address_a[5] => ram_block11a60.PORTAADDR5
address_a[5] => ram_block11a61.PORTAADDR5
address_a[5] => ram_block11a62.PORTAADDR5
address_a[5] => ram_block11a63.PORTAADDR5
address_a[5] => ram_block11a64.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[6] => ram_block11a32.PORTAADDR6
address_a[6] => ram_block11a33.PORTAADDR6
address_a[6] => ram_block11a34.PORTAADDR6
address_a[6] => ram_block11a35.PORTAADDR6
address_a[6] => ram_block11a36.PORTAADDR6
address_a[6] => ram_block11a37.PORTAADDR6
address_a[6] => ram_block11a38.PORTAADDR6
address_a[6] => ram_block11a39.PORTAADDR6
address_a[6] => ram_block11a40.PORTAADDR6
address_a[6] => ram_block11a41.PORTAADDR6
address_a[6] => ram_block11a42.PORTAADDR6
address_a[6] => ram_block11a43.PORTAADDR6
address_a[6] => ram_block11a44.PORTAADDR6
address_a[6] => ram_block11a45.PORTAADDR6
address_a[6] => ram_block11a46.PORTAADDR6
address_a[6] => ram_block11a47.PORTAADDR6
address_a[6] => ram_block11a48.PORTAADDR6
address_a[6] => ram_block11a49.PORTAADDR6
address_a[6] => ram_block11a50.PORTAADDR6
address_a[6] => ram_block11a51.PORTAADDR6
address_a[6] => ram_block11a52.PORTAADDR6
address_a[6] => ram_block11a53.PORTAADDR6
address_a[6] => ram_block11a54.PORTAADDR6
address_a[6] => ram_block11a55.PORTAADDR6
address_a[6] => ram_block11a56.PORTAADDR6
address_a[6] => ram_block11a57.PORTAADDR6
address_a[6] => ram_block11a58.PORTAADDR6
address_a[6] => ram_block11a59.PORTAADDR6
address_a[6] => ram_block11a60.PORTAADDR6
address_a[6] => ram_block11a61.PORTAADDR6
address_a[6] => ram_block11a62.PORTAADDR6
address_a[6] => ram_block11a63.PORTAADDR6
address_a[6] => ram_block11a64.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[7] => ram_block11a32.PORTAADDR7
address_a[7] => ram_block11a33.PORTAADDR7
address_a[7] => ram_block11a34.PORTAADDR7
address_a[7] => ram_block11a35.PORTAADDR7
address_a[7] => ram_block11a36.PORTAADDR7
address_a[7] => ram_block11a37.PORTAADDR7
address_a[7] => ram_block11a38.PORTAADDR7
address_a[7] => ram_block11a39.PORTAADDR7
address_a[7] => ram_block11a40.PORTAADDR7
address_a[7] => ram_block11a41.PORTAADDR7
address_a[7] => ram_block11a42.PORTAADDR7
address_a[7] => ram_block11a43.PORTAADDR7
address_a[7] => ram_block11a44.PORTAADDR7
address_a[7] => ram_block11a45.PORTAADDR7
address_a[7] => ram_block11a46.PORTAADDR7
address_a[7] => ram_block11a47.PORTAADDR7
address_a[7] => ram_block11a48.PORTAADDR7
address_a[7] => ram_block11a49.PORTAADDR7
address_a[7] => ram_block11a50.PORTAADDR7
address_a[7] => ram_block11a51.PORTAADDR7
address_a[7] => ram_block11a52.PORTAADDR7
address_a[7] => ram_block11a53.PORTAADDR7
address_a[7] => ram_block11a54.PORTAADDR7
address_a[7] => ram_block11a55.PORTAADDR7
address_a[7] => ram_block11a56.PORTAADDR7
address_a[7] => ram_block11a57.PORTAADDR7
address_a[7] => ram_block11a58.PORTAADDR7
address_a[7] => ram_block11a59.PORTAADDR7
address_a[7] => ram_block11a60.PORTAADDR7
address_a[7] => ram_block11a61.PORTAADDR7
address_a[7] => ram_block11a62.PORTAADDR7
address_a[7] => ram_block11a63.PORTAADDR7
address_a[7] => ram_block11a64.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[0] => ram_block11a36.PORTBADDR
address_b[0] => ram_block11a37.PORTBADDR
address_b[0] => ram_block11a38.PORTBADDR
address_b[0] => ram_block11a39.PORTBADDR
address_b[0] => ram_block11a40.PORTBADDR
address_b[0] => ram_block11a41.PORTBADDR
address_b[0] => ram_block11a42.PORTBADDR
address_b[0] => ram_block11a43.PORTBADDR
address_b[0] => ram_block11a44.PORTBADDR
address_b[0] => ram_block11a45.PORTBADDR
address_b[0] => ram_block11a46.PORTBADDR
address_b[0] => ram_block11a47.PORTBADDR
address_b[0] => ram_block11a48.PORTBADDR
address_b[0] => ram_block11a49.PORTBADDR
address_b[0] => ram_block11a50.PORTBADDR
address_b[0] => ram_block11a51.PORTBADDR
address_b[0] => ram_block11a52.PORTBADDR
address_b[0] => ram_block11a53.PORTBADDR
address_b[0] => ram_block11a54.PORTBADDR
address_b[0] => ram_block11a55.PORTBADDR
address_b[0] => ram_block11a56.PORTBADDR
address_b[0] => ram_block11a57.PORTBADDR
address_b[0] => ram_block11a58.PORTBADDR
address_b[0] => ram_block11a59.PORTBADDR
address_b[0] => ram_block11a60.PORTBADDR
address_b[0] => ram_block11a61.PORTBADDR
address_b[0] => ram_block11a62.PORTBADDR
address_b[0] => ram_block11a63.PORTBADDR
address_b[0] => ram_block11a64.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[1] => ram_block11a36.PORTBADDR1
address_b[1] => ram_block11a37.PORTBADDR1
address_b[1] => ram_block11a38.PORTBADDR1
address_b[1] => ram_block11a39.PORTBADDR1
address_b[1] => ram_block11a40.PORTBADDR1
address_b[1] => ram_block11a41.PORTBADDR1
address_b[1] => ram_block11a42.PORTBADDR1
address_b[1] => ram_block11a43.PORTBADDR1
address_b[1] => ram_block11a44.PORTBADDR1
address_b[1] => ram_block11a45.PORTBADDR1
address_b[1] => ram_block11a46.PORTBADDR1
address_b[1] => ram_block11a47.PORTBADDR1
address_b[1] => ram_block11a48.PORTBADDR1
address_b[1] => ram_block11a49.PORTBADDR1
address_b[1] => ram_block11a50.PORTBADDR1
address_b[1] => ram_block11a51.PORTBADDR1
address_b[1] => ram_block11a52.PORTBADDR1
address_b[1] => ram_block11a53.PORTBADDR1
address_b[1] => ram_block11a54.PORTBADDR1
address_b[1] => ram_block11a55.PORTBADDR1
address_b[1] => ram_block11a56.PORTBADDR1
address_b[1] => ram_block11a57.PORTBADDR1
address_b[1] => ram_block11a58.PORTBADDR1
address_b[1] => ram_block11a59.PORTBADDR1
address_b[1] => ram_block11a60.PORTBADDR1
address_b[1] => ram_block11a61.PORTBADDR1
address_b[1] => ram_block11a62.PORTBADDR1
address_b[1] => ram_block11a63.PORTBADDR1
address_b[1] => ram_block11a64.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[2] => ram_block11a36.PORTBADDR2
address_b[2] => ram_block11a37.PORTBADDR2
address_b[2] => ram_block11a38.PORTBADDR2
address_b[2] => ram_block11a39.PORTBADDR2
address_b[2] => ram_block11a40.PORTBADDR2
address_b[2] => ram_block11a41.PORTBADDR2
address_b[2] => ram_block11a42.PORTBADDR2
address_b[2] => ram_block11a43.PORTBADDR2
address_b[2] => ram_block11a44.PORTBADDR2
address_b[2] => ram_block11a45.PORTBADDR2
address_b[2] => ram_block11a46.PORTBADDR2
address_b[2] => ram_block11a47.PORTBADDR2
address_b[2] => ram_block11a48.PORTBADDR2
address_b[2] => ram_block11a49.PORTBADDR2
address_b[2] => ram_block11a50.PORTBADDR2
address_b[2] => ram_block11a51.PORTBADDR2
address_b[2] => ram_block11a52.PORTBADDR2
address_b[2] => ram_block11a53.PORTBADDR2
address_b[2] => ram_block11a54.PORTBADDR2
address_b[2] => ram_block11a55.PORTBADDR2
address_b[2] => ram_block11a56.PORTBADDR2
address_b[2] => ram_block11a57.PORTBADDR2
address_b[2] => ram_block11a58.PORTBADDR2
address_b[2] => ram_block11a59.PORTBADDR2
address_b[2] => ram_block11a60.PORTBADDR2
address_b[2] => ram_block11a61.PORTBADDR2
address_b[2] => ram_block11a62.PORTBADDR2
address_b[2] => ram_block11a63.PORTBADDR2
address_b[2] => ram_block11a64.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[3] => ram_block11a36.PORTBADDR3
address_b[3] => ram_block11a37.PORTBADDR3
address_b[3] => ram_block11a38.PORTBADDR3
address_b[3] => ram_block11a39.PORTBADDR3
address_b[3] => ram_block11a40.PORTBADDR3
address_b[3] => ram_block11a41.PORTBADDR3
address_b[3] => ram_block11a42.PORTBADDR3
address_b[3] => ram_block11a43.PORTBADDR3
address_b[3] => ram_block11a44.PORTBADDR3
address_b[3] => ram_block11a45.PORTBADDR3
address_b[3] => ram_block11a46.PORTBADDR3
address_b[3] => ram_block11a47.PORTBADDR3
address_b[3] => ram_block11a48.PORTBADDR3
address_b[3] => ram_block11a49.PORTBADDR3
address_b[3] => ram_block11a50.PORTBADDR3
address_b[3] => ram_block11a51.PORTBADDR3
address_b[3] => ram_block11a52.PORTBADDR3
address_b[3] => ram_block11a53.PORTBADDR3
address_b[3] => ram_block11a54.PORTBADDR3
address_b[3] => ram_block11a55.PORTBADDR3
address_b[3] => ram_block11a56.PORTBADDR3
address_b[3] => ram_block11a57.PORTBADDR3
address_b[3] => ram_block11a58.PORTBADDR3
address_b[3] => ram_block11a59.PORTBADDR3
address_b[3] => ram_block11a60.PORTBADDR3
address_b[3] => ram_block11a61.PORTBADDR3
address_b[3] => ram_block11a62.PORTBADDR3
address_b[3] => ram_block11a63.PORTBADDR3
address_b[3] => ram_block11a64.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[4] => ram_block11a33.PORTBADDR4
address_b[4] => ram_block11a34.PORTBADDR4
address_b[4] => ram_block11a35.PORTBADDR4
address_b[4] => ram_block11a36.PORTBADDR4
address_b[4] => ram_block11a37.PORTBADDR4
address_b[4] => ram_block11a38.PORTBADDR4
address_b[4] => ram_block11a39.PORTBADDR4
address_b[4] => ram_block11a40.PORTBADDR4
address_b[4] => ram_block11a41.PORTBADDR4
address_b[4] => ram_block11a42.PORTBADDR4
address_b[4] => ram_block11a43.PORTBADDR4
address_b[4] => ram_block11a44.PORTBADDR4
address_b[4] => ram_block11a45.PORTBADDR4
address_b[4] => ram_block11a46.PORTBADDR4
address_b[4] => ram_block11a47.PORTBADDR4
address_b[4] => ram_block11a48.PORTBADDR4
address_b[4] => ram_block11a49.PORTBADDR4
address_b[4] => ram_block11a50.PORTBADDR4
address_b[4] => ram_block11a51.PORTBADDR4
address_b[4] => ram_block11a52.PORTBADDR4
address_b[4] => ram_block11a53.PORTBADDR4
address_b[4] => ram_block11a54.PORTBADDR4
address_b[4] => ram_block11a55.PORTBADDR4
address_b[4] => ram_block11a56.PORTBADDR4
address_b[4] => ram_block11a57.PORTBADDR4
address_b[4] => ram_block11a58.PORTBADDR4
address_b[4] => ram_block11a59.PORTBADDR4
address_b[4] => ram_block11a60.PORTBADDR4
address_b[4] => ram_block11a61.PORTBADDR4
address_b[4] => ram_block11a62.PORTBADDR4
address_b[4] => ram_block11a63.PORTBADDR4
address_b[4] => ram_block11a64.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
address_b[5] => ram_block11a33.PORTBADDR5
address_b[5] => ram_block11a34.PORTBADDR5
address_b[5] => ram_block11a35.PORTBADDR5
address_b[5] => ram_block11a36.PORTBADDR5
address_b[5] => ram_block11a37.PORTBADDR5
address_b[5] => ram_block11a38.PORTBADDR5
address_b[5] => ram_block11a39.PORTBADDR5
address_b[5] => ram_block11a40.PORTBADDR5
address_b[5] => ram_block11a41.PORTBADDR5
address_b[5] => ram_block11a42.PORTBADDR5
address_b[5] => ram_block11a43.PORTBADDR5
address_b[5] => ram_block11a44.PORTBADDR5
address_b[5] => ram_block11a45.PORTBADDR5
address_b[5] => ram_block11a46.PORTBADDR5
address_b[5] => ram_block11a47.PORTBADDR5
address_b[5] => ram_block11a48.PORTBADDR5
address_b[5] => ram_block11a49.PORTBADDR5
address_b[5] => ram_block11a50.PORTBADDR5
address_b[5] => ram_block11a51.PORTBADDR5
address_b[5] => ram_block11a52.PORTBADDR5
address_b[5] => ram_block11a53.PORTBADDR5
address_b[5] => ram_block11a54.PORTBADDR5
address_b[5] => ram_block11a55.PORTBADDR5
address_b[5] => ram_block11a56.PORTBADDR5
address_b[5] => ram_block11a57.PORTBADDR5
address_b[5] => ram_block11a58.PORTBADDR5
address_b[5] => ram_block11a59.PORTBADDR5
address_b[5] => ram_block11a60.PORTBADDR5
address_b[5] => ram_block11a61.PORTBADDR5
address_b[5] => ram_block11a62.PORTBADDR5
address_b[5] => ram_block11a63.PORTBADDR5
address_b[5] => ram_block11a64.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[6] => ram_block11a32.PORTBADDR6
address_b[6] => ram_block11a33.PORTBADDR6
address_b[6] => ram_block11a34.PORTBADDR6
address_b[6] => ram_block11a35.PORTBADDR6
address_b[6] => ram_block11a36.PORTBADDR6
address_b[6] => ram_block11a37.PORTBADDR6
address_b[6] => ram_block11a38.PORTBADDR6
address_b[6] => ram_block11a39.PORTBADDR6
address_b[6] => ram_block11a40.PORTBADDR6
address_b[6] => ram_block11a41.PORTBADDR6
address_b[6] => ram_block11a42.PORTBADDR6
address_b[6] => ram_block11a43.PORTBADDR6
address_b[6] => ram_block11a44.PORTBADDR6
address_b[6] => ram_block11a45.PORTBADDR6
address_b[6] => ram_block11a46.PORTBADDR6
address_b[6] => ram_block11a47.PORTBADDR6
address_b[6] => ram_block11a48.PORTBADDR6
address_b[6] => ram_block11a49.PORTBADDR6
address_b[6] => ram_block11a50.PORTBADDR6
address_b[6] => ram_block11a51.PORTBADDR6
address_b[6] => ram_block11a52.PORTBADDR6
address_b[6] => ram_block11a53.PORTBADDR6
address_b[6] => ram_block11a54.PORTBADDR6
address_b[6] => ram_block11a55.PORTBADDR6
address_b[6] => ram_block11a56.PORTBADDR6
address_b[6] => ram_block11a57.PORTBADDR6
address_b[6] => ram_block11a58.PORTBADDR6
address_b[6] => ram_block11a59.PORTBADDR6
address_b[6] => ram_block11a60.PORTBADDR6
address_b[6] => ram_block11a61.PORTBADDR6
address_b[6] => ram_block11a62.PORTBADDR6
address_b[6] => ram_block11a63.PORTBADDR6
address_b[6] => ram_block11a64.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[7] => ram_block11a32.PORTBADDR7
address_b[7] => ram_block11a33.PORTBADDR7
address_b[7] => ram_block11a34.PORTBADDR7
address_b[7] => ram_block11a35.PORTBADDR7
address_b[7] => ram_block11a36.PORTBADDR7
address_b[7] => ram_block11a37.PORTBADDR7
address_b[7] => ram_block11a38.PORTBADDR7
address_b[7] => ram_block11a39.PORTBADDR7
address_b[7] => ram_block11a40.PORTBADDR7
address_b[7] => ram_block11a41.PORTBADDR7
address_b[7] => ram_block11a42.PORTBADDR7
address_b[7] => ram_block11a43.PORTBADDR7
address_b[7] => ram_block11a44.PORTBADDR7
address_b[7] => ram_block11a45.PORTBADDR7
address_b[7] => ram_block11a46.PORTBADDR7
address_b[7] => ram_block11a47.PORTBADDR7
address_b[7] => ram_block11a48.PORTBADDR7
address_b[7] => ram_block11a49.PORTBADDR7
address_b[7] => ram_block11a50.PORTBADDR7
address_b[7] => ram_block11a51.PORTBADDR7
address_b[7] => ram_block11a52.PORTBADDR7
address_b[7] => ram_block11a53.PORTBADDR7
address_b[7] => ram_block11a54.PORTBADDR7
address_b[7] => ram_block11a55.PORTBADDR7
address_b[7] => ram_block11a56.PORTBADDR7
address_b[7] => ram_block11a57.PORTBADDR7
address_b[7] => ram_block11a58.PORTBADDR7
address_b[7] => ram_block11a59.PORTBADDR7
address_b[7] => ram_block11a60.PORTBADDR7
address_b[7] => ram_block11a61.PORTBADDR7
address_b[7] => ram_block11a62.PORTBADDR7
address_b[7] => ram_block11a63.PORTBADDR7
address_b[7] => ram_block11a64.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
addressstall_b => ram_block11a33.PORTBADDRSTALL
addressstall_b => ram_block11a34.PORTBADDRSTALL
addressstall_b => ram_block11a35.PORTBADDRSTALL
addressstall_b => ram_block11a36.PORTBADDRSTALL
addressstall_b => ram_block11a37.PORTBADDRSTALL
addressstall_b => ram_block11a38.PORTBADDRSTALL
addressstall_b => ram_block11a39.PORTBADDRSTALL
addressstall_b => ram_block11a40.PORTBADDRSTALL
addressstall_b => ram_block11a41.PORTBADDRSTALL
addressstall_b => ram_block11a42.PORTBADDRSTALL
addressstall_b => ram_block11a43.PORTBADDRSTALL
addressstall_b => ram_block11a44.PORTBADDRSTALL
addressstall_b => ram_block11a45.PORTBADDRSTALL
addressstall_b => ram_block11a46.PORTBADDRSTALL
addressstall_b => ram_block11a47.PORTBADDRSTALL
addressstall_b => ram_block11a48.PORTBADDRSTALL
addressstall_b => ram_block11a49.PORTBADDRSTALL
addressstall_b => ram_block11a50.PORTBADDRSTALL
addressstall_b => ram_block11a51.PORTBADDRSTALL
addressstall_b => ram_block11a52.PORTBADDRSTALL
addressstall_b => ram_block11a53.PORTBADDRSTALL
addressstall_b => ram_block11a54.PORTBADDRSTALL
addressstall_b => ram_block11a55.PORTBADDRSTALL
addressstall_b => ram_block11a56.PORTBADDRSTALL
addressstall_b => ram_block11a57.PORTBADDRSTALL
addressstall_b => ram_block11a58.PORTBADDRSTALL
addressstall_b => ram_block11a59.PORTBADDRSTALL
addressstall_b => ram_block11a60.PORTBADDRSTALL
addressstall_b => ram_block11a61.PORTBADDRSTALL
addressstall_b => ram_block11a62.PORTBADDRSTALL
addressstall_b => ram_block11a63.PORTBADDRSTALL
addressstall_b => ram_block11a64.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock0 => ram_block11a36.CLK0
clock0 => ram_block11a37.CLK0
clock0 => ram_block11a38.CLK0
clock0 => ram_block11a39.CLK0
clock0 => ram_block11a40.CLK0
clock0 => ram_block11a41.CLK0
clock0 => ram_block11a42.CLK0
clock0 => ram_block11a43.CLK0
clock0 => ram_block11a44.CLK0
clock0 => ram_block11a45.CLK0
clock0 => ram_block11a46.CLK0
clock0 => ram_block11a47.CLK0
clock0 => ram_block11a48.CLK0
clock0 => ram_block11a49.CLK0
clock0 => ram_block11a50.CLK0
clock0 => ram_block11a51.CLK0
clock0 => ram_block11a52.CLK0
clock0 => ram_block11a53.CLK0
clock0 => ram_block11a54.CLK0
clock0 => ram_block11a55.CLK0
clock0 => ram_block11a56.CLK0
clock0 => ram_block11a57.CLK0
clock0 => ram_block11a58.CLK0
clock0 => ram_block11a59.CLK0
clock0 => ram_block11a60.CLK0
clock0 => ram_block11a61.CLK0
clock0 => ram_block11a62.CLK0
clock0 => ram_block11a63.CLK0
clock0 => ram_block11a64.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
clock1 => ram_block11a36.CLK1
clock1 => ram_block11a37.CLK1
clock1 => ram_block11a38.CLK1
clock1 => ram_block11a39.CLK1
clock1 => ram_block11a40.CLK1
clock1 => ram_block11a41.CLK1
clock1 => ram_block11a42.CLK1
clock1 => ram_block11a43.CLK1
clock1 => ram_block11a44.CLK1
clock1 => ram_block11a45.CLK1
clock1 => ram_block11a46.CLK1
clock1 => ram_block11a47.CLK1
clock1 => ram_block11a48.CLK1
clock1 => ram_block11a49.CLK1
clock1 => ram_block11a50.CLK1
clock1 => ram_block11a51.CLK1
clock1 => ram_block11a52.CLK1
clock1 => ram_block11a53.CLK1
clock1 => ram_block11a54.CLK1
clock1 => ram_block11a55.CLK1
clock1 => ram_block11a56.CLK1
clock1 => ram_block11a57.CLK1
clock1 => ram_block11a58.CLK1
clock1 => ram_block11a59.CLK1
clock1 => ram_block11a60.CLK1
clock1 => ram_block11a61.CLK1
clock1 => ram_block11a62.CLK1
clock1 => ram_block11a63.CLK1
clock1 => ram_block11a64.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
clocken1 => ram_block11a32.ENA1
clocken1 => ram_block11a33.ENA1
clocken1 => ram_block11a34.ENA1
clocken1 => ram_block11a35.ENA1
clocken1 => ram_block11a36.ENA1
clocken1 => ram_block11a37.ENA1
clocken1 => ram_block11a38.ENA1
clocken1 => ram_block11a39.ENA1
clocken1 => ram_block11a40.ENA1
clocken1 => ram_block11a41.ENA1
clocken1 => ram_block11a42.ENA1
clocken1 => ram_block11a43.ENA1
clocken1 => ram_block11a44.ENA1
clocken1 => ram_block11a45.ENA1
clocken1 => ram_block11a46.ENA1
clocken1 => ram_block11a47.ENA1
clocken1 => ram_block11a48.ENA1
clocken1 => ram_block11a49.ENA1
clocken1 => ram_block11a50.ENA1
clocken1 => ram_block11a51.ENA1
clocken1 => ram_block11a52.ENA1
clocken1 => ram_block11a53.ENA1
clocken1 => ram_block11a54.ENA1
clocken1 => ram_block11a55.ENA1
clocken1 => ram_block11a56.ENA1
clocken1 => ram_block11a57.ENA1
clocken1 => ram_block11a58.ENA1
clocken1 => ram_block11a59.ENA1
clocken1 => ram_block11a60.ENA1
clocken1 => ram_block11a61.ENA1
clocken1 => ram_block11a62.ENA1
clocken1 => ram_block11a63.ENA1
clocken1 => ram_block11a64.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
data_a[33] => ram_block11a33.PORTADATAIN
data_a[34] => ram_block11a34.PORTADATAIN
data_a[35] => ram_block11a35.PORTADATAIN
data_a[36] => ram_block11a36.PORTADATAIN
data_a[37] => ram_block11a37.PORTADATAIN
data_a[38] => ram_block11a38.PORTADATAIN
data_a[39] => ram_block11a39.PORTADATAIN
data_a[40] => ram_block11a40.PORTADATAIN
data_a[41] => ram_block11a41.PORTADATAIN
data_a[42] => ram_block11a42.PORTADATAIN
data_a[43] => ram_block11a43.PORTADATAIN
data_a[44] => ram_block11a44.PORTADATAIN
data_a[45] => ram_block11a45.PORTADATAIN
data_a[46] => ram_block11a46.PORTADATAIN
data_a[47] => ram_block11a47.PORTADATAIN
data_a[48] => ram_block11a48.PORTADATAIN
data_a[49] => ram_block11a49.PORTADATAIN
data_a[50] => ram_block11a50.PORTADATAIN
data_a[51] => ram_block11a51.PORTADATAIN
data_a[52] => ram_block11a52.PORTADATAIN
data_a[53] => ram_block11a53.PORTADATAIN
data_a[54] => ram_block11a54.PORTADATAIN
data_a[55] => ram_block11a55.PORTADATAIN
data_a[56] => ram_block11a56.PORTADATAIN
data_a[57] => ram_block11a57.PORTADATAIN
data_a[58] => ram_block11a58.PORTADATAIN
data_a[59] => ram_block11a59.PORTADATAIN
data_a[60] => ram_block11a60.PORTADATAIN
data_a[61] => ram_block11a61.PORTADATAIN
data_a[62] => ram_block11a62.PORTADATAIN
data_a[63] => ram_block11a63.PORTADATAIN
data_a[64] => ram_block11a64.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
q_b[32] <= ram_block11a32.PORTBDATAOUT
q_b[33] <= ram_block11a33.PORTBDATAOUT
q_b[34] <= ram_block11a34.PORTBDATAOUT
q_b[35] <= ram_block11a35.PORTBDATAOUT
q_b[36] <= ram_block11a36.PORTBDATAOUT
q_b[37] <= ram_block11a37.PORTBDATAOUT
q_b[38] <= ram_block11a38.PORTBDATAOUT
q_b[39] <= ram_block11a39.PORTBDATAOUT
q_b[40] <= ram_block11a40.PORTBDATAOUT
q_b[41] <= ram_block11a41.PORTBDATAOUT
q_b[42] <= ram_block11a42.PORTBDATAOUT
q_b[43] <= ram_block11a43.PORTBDATAOUT
q_b[44] <= ram_block11a44.PORTBDATAOUT
q_b[45] <= ram_block11a45.PORTBDATAOUT
q_b[46] <= ram_block11a46.PORTBDATAOUT
q_b[47] <= ram_block11a47.PORTBDATAOUT
q_b[48] <= ram_block11a48.PORTBDATAOUT
q_b[49] <= ram_block11a49.PORTBDATAOUT
q_b[50] <= ram_block11a50.PORTBDATAOUT
q_b[51] <= ram_block11a51.PORTBDATAOUT
q_b[52] <= ram_block11a52.PORTBDATAOUT
q_b[53] <= ram_block11a53.PORTBDATAOUT
q_b[54] <= ram_block11a54.PORTBDATAOUT
q_b[55] <= ram_block11a55.PORTBDATAOUT
q_b[56] <= ram_block11a56.PORTBDATAOUT
q_b[57] <= ram_block11a57.PORTBDATAOUT
q_b[58] <= ram_block11a58.PORTBDATAOUT
q_b[59] <= ram_block11a59.PORTBDATAOUT
q_b[60] <= ram_block11a60.PORTBDATAOUT
q_b[61] <= ram_block11a61.PORTBDATAOUT
q_b[62] <= ram_block11a62.PORTBDATAOUT
q_b[63] <= ram_block11a63.PORTBDATAOUT
q_b[64] <= ram_block11a64.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a32.ENA0
wren_a => ram_block11a33.PORTAWE
wren_a => ram_block11a33.ENA0
wren_a => ram_block11a34.PORTAWE
wren_a => ram_block11a34.ENA0
wren_a => ram_block11a35.PORTAWE
wren_a => ram_block11a35.ENA0
wren_a => ram_block11a36.PORTAWE
wren_a => ram_block11a36.ENA0
wren_a => ram_block11a37.PORTAWE
wren_a => ram_block11a37.ENA0
wren_a => ram_block11a38.PORTAWE
wren_a => ram_block11a38.ENA0
wren_a => ram_block11a39.PORTAWE
wren_a => ram_block11a39.ENA0
wren_a => ram_block11a40.PORTAWE
wren_a => ram_block11a40.ENA0
wren_a => ram_block11a41.PORTAWE
wren_a => ram_block11a41.ENA0
wren_a => ram_block11a42.PORTAWE
wren_a => ram_block11a42.ENA0
wren_a => ram_block11a43.PORTAWE
wren_a => ram_block11a43.ENA0
wren_a => ram_block11a44.PORTAWE
wren_a => ram_block11a44.ENA0
wren_a => ram_block11a45.PORTAWE
wren_a => ram_block11a45.ENA0
wren_a => ram_block11a46.PORTAWE
wren_a => ram_block11a46.ENA0
wren_a => ram_block11a47.PORTAWE
wren_a => ram_block11a47.ENA0
wren_a => ram_block11a48.PORTAWE
wren_a => ram_block11a48.ENA0
wren_a => ram_block11a49.PORTAWE
wren_a => ram_block11a49.ENA0
wren_a => ram_block11a50.PORTAWE
wren_a => ram_block11a50.ENA0
wren_a => ram_block11a51.PORTAWE
wren_a => ram_block11a51.ENA0
wren_a => ram_block11a52.PORTAWE
wren_a => ram_block11a52.ENA0
wren_a => ram_block11a53.PORTAWE
wren_a => ram_block11a53.ENA0
wren_a => ram_block11a54.PORTAWE
wren_a => ram_block11a54.ENA0
wren_a => ram_block11a55.PORTAWE
wren_a => ram_block11a55.ENA0
wren_a => ram_block11a56.PORTAWE
wren_a => ram_block11a56.ENA0
wren_a => ram_block11a57.PORTAWE
wren_a => ram_block11a57.ENA0
wren_a => ram_block11a58.PORTAWE
wren_a => ram_block11a58.ENA0
wren_a => ram_block11a59.PORTAWE
wren_a => ram_block11a59.ENA0
wren_a => ram_block11a60.PORTAWE
wren_a => ram_block11a60.ENA0
wren_a => ram_block11a61.PORTAWE
wren_a => ram_block11a61.ENA0
wren_a => ram_block11a62.PORTAWE
wren_a => ram_block11a62.ENA0
wren_a => ram_block11a63.PORTAWE
wren_a => ram_block11a63.ENA0
wren_a => ram_block11a64.PORTAWE
wren_a => ram_block11a64.ENA0


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|alt_synch_pipe_h9l:rs_dgwp
clock => dffpipe_2v8:dffpipe12.clock
d[0] => dffpipe_2v8:dffpipe12.d[0]
d[1] => dffpipe_2v8:dffpipe12.d[1]
d[2] => dffpipe_2v8:dffpipe12.d[2]
d[3] => dffpipe_2v8:dffpipe12.d[3]
d[4] => dffpipe_2v8:dffpipe12.d[4]
d[5] => dffpipe_2v8:dffpipe12.d[5]
d[6] => dffpipe_2v8:dffpipe12.d[6]
d[7] => dffpipe_2v8:dffpipe12.d[7]
d[8] => dffpipe_2v8:dffpipe12.d[8]
q[0] <= dffpipe_2v8:dffpipe12.q[0]
q[1] <= dffpipe_2v8:dffpipe12.q[1]
q[2] <= dffpipe_2v8:dffpipe12.q[2]
q[3] <= dffpipe_2v8:dffpipe12.q[3]
q[4] <= dffpipe_2v8:dffpipe12.q[4]
q[5] <= dffpipe_2v8:dffpipe12.q[5]
q[6] <= dffpipe_2v8:dffpipe12.q[6]
q[7] <= dffpipe_2v8:dffpipe12.q[7]
q[8] <= dffpipe_2v8:dffpipe12.q[8]


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|alt_synch_pipe_i9l:ws_dgrp
clock => dffpipe_3v8:dffpipe15.clock
d[0] => dffpipe_3v8:dffpipe15.d[0]
d[1] => dffpipe_3v8:dffpipe15.d[1]
d[2] => dffpipe_3v8:dffpipe15.d[2]
d[3] => dffpipe_3v8:dffpipe15.d[3]
d[4] => dffpipe_3v8:dffpipe15.d[4]
d[5] => dffpipe_3v8:dffpipe15.d[5]
d[6] => dffpipe_3v8:dffpipe15.d[6]
d[7] => dffpipe_3v8:dffpipe15.d[7]
d[8] => dffpipe_3v8:dffpipe15.d[8]
q[0] <= dffpipe_3v8:dffpipe15.q[0]
q[1] <= dffpipe_3v8:dffpipe15.q[1]
q[2] <= dffpipe_3v8:dffpipe15.q[2]
q[3] <= dffpipe_3v8:dffpipe15.q[3]
q[4] <= dffpipe_3v8:dffpipe15.q[4]
q[5] <= dffpipe_3v8:dffpipe15.q[5]
q[6] <= dffpipe_3v8:dffpipe15.q[6]
q[7] <= dffpipe_3v8:dffpipe15.q[7]
q[8] <= dffpipe_3v8:dffpipe15.q[8]


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_1h5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_0h5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_1h5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_0h5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_1h5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_0h5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_1h5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|cmpr_0h5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|mux_9d7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|mux_9d7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DLX_test|divider:us_div
clock => lpm_divide:LPM_DIVIDE_component.clock
denom[0] => lpm_divide:LPM_DIVIDE_component.denom[0]
denom[1] => lpm_divide:LPM_DIVIDE_component.denom[1]
denom[2] => lpm_divide:LPM_DIVIDE_component.denom[2]
denom[3] => lpm_divide:LPM_DIVIDE_component.denom[3]
numer[0] => lpm_divide:LPM_DIVIDE_component.numer[0]
numer[1] => lpm_divide:LPM_DIVIDE_component.numer[1]
numer[2] => lpm_divide:LPM_DIVIDE_component.numer[2]
numer[3] => lpm_divide:LPM_DIVIDE_component.numer[3]
numer[4] => lpm_divide:LPM_DIVIDE_component.numer[4]
numer[5] => lpm_divide:LPM_DIVIDE_component.numer[5]
numer[6] => lpm_divide:LPM_DIVIDE_component.numer[6]
numer[7] => lpm_divide:LPM_DIVIDE_component.numer[7]
numer[8] => lpm_divide:LPM_DIVIDE_component.numer[8]
numer[9] => lpm_divide:LPM_DIVIDE_component.numer[9]
numer[10] => lpm_divide:LPM_DIVIDE_component.numer[10]
numer[11] => lpm_divide:LPM_DIVIDE_component.numer[11]
numer[12] => lpm_divide:LPM_DIVIDE_component.numer[12]
numer[13] => lpm_divide:LPM_DIVIDE_component.numer[13]
numer[14] => lpm_divide:LPM_DIVIDE_component.numer[14]
numer[15] => lpm_divide:LPM_DIVIDE_component.numer[15]
numer[16] => lpm_divide:LPM_DIVIDE_component.numer[16]
numer[17] => lpm_divide:LPM_DIVIDE_component.numer[17]
numer[18] => lpm_divide:LPM_DIVIDE_component.numer[18]
numer[19] => lpm_divide:LPM_DIVIDE_component.numer[19]
numer[20] => lpm_divide:LPM_DIVIDE_component.numer[20]
numer[21] => lpm_divide:LPM_DIVIDE_component.numer[21]
numer[22] => lpm_divide:LPM_DIVIDE_component.numer[22]
numer[23] => lpm_divide:LPM_DIVIDE_component.numer[23]
numer[24] => lpm_divide:LPM_DIVIDE_component.numer[24]
numer[25] => lpm_divide:LPM_DIVIDE_component.numer[25]
numer[26] => lpm_divide:LPM_DIVIDE_component.numer[26]
numer[27] => lpm_divide:LPM_DIVIDE_component.numer[27]
numer[28] => lpm_divide:LPM_DIVIDE_component.numer[28]
numer[29] => lpm_divide:LPM_DIVIDE_component.numer[29]
numer[30] => lpm_divide:LPM_DIVIDE_component.numer[30]
numer[31] => lpm_divide:LPM_DIVIDE_component.numer[31]
numer[32] => lpm_divide:LPM_DIVIDE_component.numer[32]
numer[33] => lpm_divide:LPM_DIVIDE_component.numer[33]
numer[34] => lpm_divide:LPM_DIVIDE_component.numer[34]
numer[35] => lpm_divide:LPM_DIVIDE_component.numer[35]
numer[36] => lpm_divide:LPM_DIVIDE_component.numer[36]
numer[37] => lpm_divide:LPM_DIVIDE_component.numer[37]
numer[38] => lpm_divide:LPM_DIVIDE_component.numer[38]
numer[39] => lpm_divide:LPM_DIVIDE_component.numer[39]
numer[40] => lpm_divide:LPM_DIVIDE_component.numer[40]
numer[41] => lpm_divide:LPM_DIVIDE_component.numer[41]
numer[42] => lpm_divide:LPM_DIVIDE_component.numer[42]
numer[43] => lpm_divide:LPM_DIVIDE_component.numer[43]
numer[44] => lpm_divide:LPM_DIVIDE_component.numer[44]
numer[45] => lpm_divide:LPM_DIVIDE_component.numer[45]
numer[46] => lpm_divide:LPM_DIVIDE_component.numer[46]
numer[47] => lpm_divide:LPM_DIVIDE_component.numer[47]
numer[48] => lpm_divide:LPM_DIVIDE_component.numer[48]
numer[49] => lpm_divide:LPM_DIVIDE_component.numer[49]
numer[50] => lpm_divide:LPM_DIVIDE_component.numer[50]
numer[51] => lpm_divide:LPM_DIVIDE_component.numer[51]
numer[52] => lpm_divide:LPM_DIVIDE_component.numer[52]
numer[53] => lpm_divide:LPM_DIVIDE_component.numer[53]
numer[54] => lpm_divide:LPM_DIVIDE_component.numer[54]
numer[55] => lpm_divide:LPM_DIVIDE_component.numer[55]
numer[56] => lpm_divide:LPM_DIVIDE_component.numer[56]
numer[57] => lpm_divide:LPM_DIVIDE_component.numer[57]
numer[58] => lpm_divide:LPM_DIVIDE_component.numer[58]
numer[59] => lpm_divide:LPM_DIVIDE_component.numer[59]
numer[60] => lpm_divide:LPM_DIVIDE_component.numer[60]
numer[61] => lpm_divide:LPM_DIVIDE_component.numer[61]
numer[62] => lpm_divide:LPM_DIVIDE_component.numer[62]
numer[63] => lpm_divide:LPM_DIVIDE_component.numer[63]
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient[0]
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient[1]
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient[2]
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient[3]
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient[4]
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient[5]
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient[6]
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient[7]
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient[8]
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient[9]
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient[10]
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient[11]
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient[12]
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient[13]
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient[14]
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient[15]
quotient[16] <= lpm_divide:LPM_DIVIDE_component.quotient[16]
quotient[17] <= lpm_divide:LPM_DIVIDE_component.quotient[17]
quotient[18] <= lpm_divide:LPM_DIVIDE_component.quotient[18]
quotient[19] <= lpm_divide:LPM_DIVIDE_component.quotient[19]
quotient[20] <= lpm_divide:LPM_DIVIDE_component.quotient[20]
quotient[21] <= lpm_divide:LPM_DIVIDE_component.quotient[21]
quotient[22] <= lpm_divide:LPM_DIVIDE_component.quotient[22]
quotient[23] <= lpm_divide:LPM_DIVIDE_component.quotient[23]
quotient[24] <= lpm_divide:LPM_DIVIDE_component.quotient[24]
quotient[25] <= lpm_divide:LPM_DIVIDE_component.quotient[25]
quotient[26] <= lpm_divide:LPM_DIVIDE_component.quotient[26]
quotient[27] <= lpm_divide:LPM_DIVIDE_component.quotient[27]
quotient[28] <= lpm_divide:LPM_DIVIDE_component.quotient[28]
quotient[29] <= lpm_divide:LPM_DIVIDE_component.quotient[29]
quotient[30] <= lpm_divide:LPM_DIVIDE_component.quotient[30]
quotient[31] <= lpm_divide:LPM_DIVIDE_component.quotient[31]
quotient[32] <= lpm_divide:LPM_DIVIDE_component.quotient[32]
quotient[33] <= lpm_divide:LPM_DIVIDE_component.quotient[33]
quotient[34] <= lpm_divide:LPM_DIVIDE_component.quotient[34]
quotient[35] <= lpm_divide:LPM_DIVIDE_component.quotient[35]
quotient[36] <= lpm_divide:LPM_DIVIDE_component.quotient[36]
quotient[37] <= lpm_divide:LPM_DIVIDE_component.quotient[37]
quotient[38] <= lpm_divide:LPM_DIVIDE_component.quotient[38]
quotient[39] <= lpm_divide:LPM_DIVIDE_component.quotient[39]
quotient[40] <= lpm_divide:LPM_DIVIDE_component.quotient[40]
quotient[41] <= lpm_divide:LPM_DIVIDE_component.quotient[41]
quotient[42] <= lpm_divide:LPM_DIVIDE_component.quotient[42]
quotient[43] <= lpm_divide:LPM_DIVIDE_component.quotient[43]
quotient[44] <= lpm_divide:LPM_DIVIDE_component.quotient[44]
quotient[45] <= lpm_divide:LPM_DIVIDE_component.quotient[45]
quotient[46] <= lpm_divide:LPM_DIVIDE_component.quotient[46]
quotient[47] <= lpm_divide:LPM_DIVIDE_component.quotient[47]
quotient[48] <= lpm_divide:LPM_DIVIDE_component.quotient[48]
quotient[49] <= lpm_divide:LPM_DIVIDE_component.quotient[49]
quotient[50] <= lpm_divide:LPM_DIVIDE_component.quotient[50]
quotient[51] <= lpm_divide:LPM_DIVIDE_component.quotient[51]
quotient[52] <= lpm_divide:LPM_DIVIDE_component.quotient[52]
quotient[53] <= lpm_divide:LPM_DIVIDE_component.quotient[53]
quotient[54] <= lpm_divide:LPM_DIVIDE_component.quotient[54]
quotient[55] <= lpm_divide:LPM_DIVIDE_component.quotient[55]
quotient[56] <= lpm_divide:LPM_DIVIDE_component.quotient[56]
quotient[57] <= lpm_divide:LPM_DIVIDE_component.quotient[57]
quotient[58] <= lpm_divide:LPM_DIVIDE_component.quotient[58]
quotient[59] <= lpm_divide:LPM_DIVIDE_component.quotient[59]
quotient[60] <= lpm_divide:LPM_DIVIDE_component.quotient[60]
quotient[61] <= lpm_divide:LPM_DIVIDE_component.quotient[61]
quotient[62] <= lpm_divide:LPM_DIVIDE_component.quotient[62]
quotient[63] <= lpm_divide:LPM_DIVIDE_component.quotient[63]
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain[0]
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain[1]
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain[2]
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain[3]


|DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_gts:auto_generated.numer[0]
numer[1] => lpm_divide_gts:auto_generated.numer[1]
numer[2] => lpm_divide_gts:auto_generated.numer[2]
numer[3] => lpm_divide_gts:auto_generated.numer[3]
numer[4] => lpm_divide_gts:auto_generated.numer[4]
numer[5] => lpm_divide_gts:auto_generated.numer[5]
numer[6] => lpm_divide_gts:auto_generated.numer[6]
numer[7] => lpm_divide_gts:auto_generated.numer[7]
numer[8] => lpm_divide_gts:auto_generated.numer[8]
numer[9] => lpm_divide_gts:auto_generated.numer[9]
numer[10] => lpm_divide_gts:auto_generated.numer[10]
numer[11] => lpm_divide_gts:auto_generated.numer[11]
numer[12] => lpm_divide_gts:auto_generated.numer[12]
numer[13] => lpm_divide_gts:auto_generated.numer[13]
numer[14] => lpm_divide_gts:auto_generated.numer[14]
numer[15] => lpm_divide_gts:auto_generated.numer[15]
numer[16] => lpm_divide_gts:auto_generated.numer[16]
numer[17] => lpm_divide_gts:auto_generated.numer[17]
numer[18] => lpm_divide_gts:auto_generated.numer[18]
numer[19] => lpm_divide_gts:auto_generated.numer[19]
numer[20] => lpm_divide_gts:auto_generated.numer[20]
numer[21] => lpm_divide_gts:auto_generated.numer[21]
numer[22] => lpm_divide_gts:auto_generated.numer[22]
numer[23] => lpm_divide_gts:auto_generated.numer[23]
numer[24] => lpm_divide_gts:auto_generated.numer[24]
numer[25] => lpm_divide_gts:auto_generated.numer[25]
numer[26] => lpm_divide_gts:auto_generated.numer[26]
numer[27] => lpm_divide_gts:auto_generated.numer[27]
numer[28] => lpm_divide_gts:auto_generated.numer[28]
numer[29] => lpm_divide_gts:auto_generated.numer[29]
numer[30] => lpm_divide_gts:auto_generated.numer[30]
numer[31] => lpm_divide_gts:auto_generated.numer[31]
numer[32] => lpm_divide_gts:auto_generated.numer[32]
numer[33] => lpm_divide_gts:auto_generated.numer[33]
numer[34] => lpm_divide_gts:auto_generated.numer[34]
numer[35] => lpm_divide_gts:auto_generated.numer[35]
numer[36] => lpm_divide_gts:auto_generated.numer[36]
numer[37] => lpm_divide_gts:auto_generated.numer[37]
numer[38] => lpm_divide_gts:auto_generated.numer[38]
numer[39] => lpm_divide_gts:auto_generated.numer[39]
numer[40] => lpm_divide_gts:auto_generated.numer[40]
numer[41] => lpm_divide_gts:auto_generated.numer[41]
numer[42] => lpm_divide_gts:auto_generated.numer[42]
numer[43] => lpm_divide_gts:auto_generated.numer[43]
numer[44] => lpm_divide_gts:auto_generated.numer[44]
numer[45] => lpm_divide_gts:auto_generated.numer[45]
numer[46] => lpm_divide_gts:auto_generated.numer[46]
numer[47] => lpm_divide_gts:auto_generated.numer[47]
numer[48] => lpm_divide_gts:auto_generated.numer[48]
numer[49] => lpm_divide_gts:auto_generated.numer[49]
numer[50] => lpm_divide_gts:auto_generated.numer[50]
numer[51] => lpm_divide_gts:auto_generated.numer[51]
numer[52] => lpm_divide_gts:auto_generated.numer[52]
numer[53] => lpm_divide_gts:auto_generated.numer[53]
numer[54] => lpm_divide_gts:auto_generated.numer[54]
numer[55] => lpm_divide_gts:auto_generated.numer[55]
numer[56] => lpm_divide_gts:auto_generated.numer[56]
numer[57] => lpm_divide_gts:auto_generated.numer[57]
numer[58] => lpm_divide_gts:auto_generated.numer[58]
numer[59] => lpm_divide_gts:auto_generated.numer[59]
numer[60] => lpm_divide_gts:auto_generated.numer[60]
numer[61] => lpm_divide_gts:auto_generated.numer[61]
numer[62] => lpm_divide_gts:auto_generated.numer[62]
numer[63] => lpm_divide_gts:auto_generated.numer[63]
denom[0] => lpm_divide_gts:auto_generated.denom[0]
denom[1] => lpm_divide_gts:auto_generated.denom[1]
denom[2] => lpm_divide_gts:auto_generated.denom[2]
denom[3] => lpm_divide_gts:auto_generated.denom[3]
clock => lpm_divide_gts:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_gts:auto_generated.quotient[0]
quotient[1] <= lpm_divide_gts:auto_generated.quotient[1]
quotient[2] <= lpm_divide_gts:auto_generated.quotient[2]
quotient[3] <= lpm_divide_gts:auto_generated.quotient[3]
quotient[4] <= lpm_divide_gts:auto_generated.quotient[4]
quotient[5] <= lpm_divide_gts:auto_generated.quotient[5]
quotient[6] <= lpm_divide_gts:auto_generated.quotient[6]
quotient[7] <= lpm_divide_gts:auto_generated.quotient[7]
quotient[8] <= lpm_divide_gts:auto_generated.quotient[8]
quotient[9] <= lpm_divide_gts:auto_generated.quotient[9]
quotient[10] <= lpm_divide_gts:auto_generated.quotient[10]
quotient[11] <= lpm_divide_gts:auto_generated.quotient[11]
quotient[12] <= lpm_divide_gts:auto_generated.quotient[12]
quotient[13] <= lpm_divide_gts:auto_generated.quotient[13]
quotient[14] <= lpm_divide_gts:auto_generated.quotient[14]
quotient[15] <= lpm_divide_gts:auto_generated.quotient[15]
quotient[16] <= lpm_divide_gts:auto_generated.quotient[16]
quotient[17] <= lpm_divide_gts:auto_generated.quotient[17]
quotient[18] <= lpm_divide_gts:auto_generated.quotient[18]
quotient[19] <= lpm_divide_gts:auto_generated.quotient[19]
quotient[20] <= lpm_divide_gts:auto_generated.quotient[20]
quotient[21] <= lpm_divide_gts:auto_generated.quotient[21]
quotient[22] <= lpm_divide_gts:auto_generated.quotient[22]
quotient[23] <= lpm_divide_gts:auto_generated.quotient[23]
quotient[24] <= lpm_divide_gts:auto_generated.quotient[24]
quotient[25] <= lpm_divide_gts:auto_generated.quotient[25]
quotient[26] <= lpm_divide_gts:auto_generated.quotient[26]
quotient[27] <= lpm_divide_gts:auto_generated.quotient[27]
quotient[28] <= lpm_divide_gts:auto_generated.quotient[28]
quotient[29] <= lpm_divide_gts:auto_generated.quotient[29]
quotient[30] <= lpm_divide_gts:auto_generated.quotient[30]
quotient[31] <= lpm_divide_gts:auto_generated.quotient[31]
quotient[32] <= lpm_divide_gts:auto_generated.quotient[32]
quotient[33] <= lpm_divide_gts:auto_generated.quotient[33]
quotient[34] <= lpm_divide_gts:auto_generated.quotient[34]
quotient[35] <= lpm_divide_gts:auto_generated.quotient[35]
quotient[36] <= lpm_divide_gts:auto_generated.quotient[36]
quotient[37] <= lpm_divide_gts:auto_generated.quotient[37]
quotient[38] <= lpm_divide_gts:auto_generated.quotient[38]
quotient[39] <= lpm_divide_gts:auto_generated.quotient[39]
quotient[40] <= lpm_divide_gts:auto_generated.quotient[40]
quotient[41] <= lpm_divide_gts:auto_generated.quotient[41]
quotient[42] <= lpm_divide_gts:auto_generated.quotient[42]
quotient[43] <= lpm_divide_gts:auto_generated.quotient[43]
quotient[44] <= lpm_divide_gts:auto_generated.quotient[44]
quotient[45] <= lpm_divide_gts:auto_generated.quotient[45]
quotient[46] <= lpm_divide_gts:auto_generated.quotient[46]
quotient[47] <= lpm_divide_gts:auto_generated.quotient[47]
quotient[48] <= lpm_divide_gts:auto_generated.quotient[48]
quotient[49] <= lpm_divide_gts:auto_generated.quotient[49]
quotient[50] <= lpm_divide_gts:auto_generated.quotient[50]
quotient[51] <= lpm_divide_gts:auto_generated.quotient[51]
quotient[52] <= lpm_divide_gts:auto_generated.quotient[52]
quotient[53] <= lpm_divide_gts:auto_generated.quotient[53]
quotient[54] <= lpm_divide_gts:auto_generated.quotient[54]
quotient[55] <= lpm_divide_gts:auto_generated.quotient[55]
quotient[56] <= lpm_divide_gts:auto_generated.quotient[56]
quotient[57] <= lpm_divide_gts:auto_generated.quotient[57]
quotient[58] <= lpm_divide_gts:auto_generated.quotient[58]
quotient[59] <= lpm_divide_gts:auto_generated.quotient[59]
quotient[60] <= lpm_divide_gts:auto_generated.quotient[60]
quotient[61] <= lpm_divide_gts:auto_generated.quotient[61]
quotient[62] <= lpm_divide_gts:auto_generated.quotient[62]
quotient[63] <= lpm_divide_gts:auto_generated.quotient[63]
remain[0] <= lpm_divide_gts:auto_generated.remain[0]
remain[1] <= lpm_divide_gts:auto_generated.remain[1]
remain[2] <= lpm_divide_gts:auto_generated.remain[2]
remain[3] <= lpm_divide_gts:auto_generated.remain[3]


|DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated
clock => sign_div_unsign_i7i:divider.clock
denom[0] => sign_div_unsign_i7i:divider.denominator[0]
denom[1] => sign_div_unsign_i7i:divider.denominator[1]
denom[2] => sign_div_unsign_i7i:divider.denominator[2]
denom[3] => sign_div_unsign_i7i:divider.denominator[3]
numer[0] => sign_div_unsign_i7i:divider.numerator[0]
numer[1] => sign_div_unsign_i7i:divider.numerator[1]
numer[2] => sign_div_unsign_i7i:divider.numerator[2]
numer[3] => sign_div_unsign_i7i:divider.numerator[3]
numer[4] => sign_div_unsign_i7i:divider.numerator[4]
numer[5] => sign_div_unsign_i7i:divider.numerator[5]
numer[6] => sign_div_unsign_i7i:divider.numerator[6]
numer[7] => sign_div_unsign_i7i:divider.numerator[7]
numer[8] => sign_div_unsign_i7i:divider.numerator[8]
numer[9] => sign_div_unsign_i7i:divider.numerator[9]
numer[10] => sign_div_unsign_i7i:divider.numerator[10]
numer[11] => sign_div_unsign_i7i:divider.numerator[11]
numer[12] => sign_div_unsign_i7i:divider.numerator[12]
numer[13] => sign_div_unsign_i7i:divider.numerator[13]
numer[14] => sign_div_unsign_i7i:divider.numerator[14]
numer[15] => sign_div_unsign_i7i:divider.numerator[15]
numer[16] => sign_div_unsign_i7i:divider.numerator[16]
numer[17] => sign_div_unsign_i7i:divider.numerator[17]
numer[18] => sign_div_unsign_i7i:divider.numerator[18]
numer[19] => sign_div_unsign_i7i:divider.numerator[19]
numer[20] => sign_div_unsign_i7i:divider.numerator[20]
numer[21] => sign_div_unsign_i7i:divider.numerator[21]
numer[22] => sign_div_unsign_i7i:divider.numerator[22]
numer[23] => sign_div_unsign_i7i:divider.numerator[23]
numer[24] => sign_div_unsign_i7i:divider.numerator[24]
numer[25] => sign_div_unsign_i7i:divider.numerator[25]
numer[26] => sign_div_unsign_i7i:divider.numerator[26]
numer[27] => sign_div_unsign_i7i:divider.numerator[27]
numer[28] => sign_div_unsign_i7i:divider.numerator[28]
numer[29] => sign_div_unsign_i7i:divider.numerator[29]
numer[30] => sign_div_unsign_i7i:divider.numerator[30]
numer[31] => sign_div_unsign_i7i:divider.numerator[31]
numer[32] => sign_div_unsign_i7i:divider.numerator[32]
numer[33] => sign_div_unsign_i7i:divider.numerator[33]
numer[34] => sign_div_unsign_i7i:divider.numerator[34]
numer[35] => sign_div_unsign_i7i:divider.numerator[35]
numer[36] => sign_div_unsign_i7i:divider.numerator[36]
numer[37] => sign_div_unsign_i7i:divider.numerator[37]
numer[38] => sign_div_unsign_i7i:divider.numerator[38]
numer[39] => sign_div_unsign_i7i:divider.numerator[39]
numer[40] => sign_div_unsign_i7i:divider.numerator[40]
numer[41] => sign_div_unsign_i7i:divider.numerator[41]
numer[42] => sign_div_unsign_i7i:divider.numerator[42]
numer[43] => sign_div_unsign_i7i:divider.numerator[43]
numer[44] => sign_div_unsign_i7i:divider.numerator[44]
numer[45] => sign_div_unsign_i7i:divider.numerator[45]
numer[46] => sign_div_unsign_i7i:divider.numerator[46]
numer[47] => sign_div_unsign_i7i:divider.numerator[47]
numer[48] => sign_div_unsign_i7i:divider.numerator[48]
numer[49] => sign_div_unsign_i7i:divider.numerator[49]
numer[50] => sign_div_unsign_i7i:divider.numerator[50]
numer[51] => sign_div_unsign_i7i:divider.numerator[51]
numer[52] => sign_div_unsign_i7i:divider.numerator[52]
numer[53] => sign_div_unsign_i7i:divider.numerator[53]
numer[54] => sign_div_unsign_i7i:divider.numerator[54]
numer[55] => sign_div_unsign_i7i:divider.numerator[55]
numer[56] => sign_div_unsign_i7i:divider.numerator[56]
numer[57] => sign_div_unsign_i7i:divider.numerator[57]
numer[58] => sign_div_unsign_i7i:divider.numerator[58]
numer[59] => sign_div_unsign_i7i:divider.numerator[59]
numer[60] => sign_div_unsign_i7i:divider.numerator[60]
numer[61] => sign_div_unsign_i7i:divider.numerator[61]
numer[62] => sign_div_unsign_i7i:divider.numerator[62]
numer[63] => sign_div_unsign_i7i:divider.numerator[63]
quotient[0] <= sign_div_unsign_i7i:divider.quotient[0]
quotient[1] <= sign_div_unsign_i7i:divider.quotient[1]
quotient[2] <= sign_div_unsign_i7i:divider.quotient[2]
quotient[3] <= sign_div_unsign_i7i:divider.quotient[3]
quotient[4] <= sign_div_unsign_i7i:divider.quotient[4]
quotient[5] <= sign_div_unsign_i7i:divider.quotient[5]
quotient[6] <= sign_div_unsign_i7i:divider.quotient[6]
quotient[7] <= sign_div_unsign_i7i:divider.quotient[7]
quotient[8] <= sign_div_unsign_i7i:divider.quotient[8]
quotient[9] <= sign_div_unsign_i7i:divider.quotient[9]
quotient[10] <= sign_div_unsign_i7i:divider.quotient[10]
quotient[11] <= sign_div_unsign_i7i:divider.quotient[11]
quotient[12] <= sign_div_unsign_i7i:divider.quotient[12]
quotient[13] <= sign_div_unsign_i7i:divider.quotient[13]
quotient[14] <= sign_div_unsign_i7i:divider.quotient[14]
quotient[15] <= sign_div_unsign_i7i:divider.quotient[15]
quotient[16] <= sign_div_unsign_i7i:divider.quotient[16]
quotient[17] <= sign_div_unsign_i7i:divider.quotient[17]
quotient[18] <= sign_div_unsign_i7i:divider.quotient[18]
quotient[19] <= sign_div_unsign_i7i:divider.quotient[19]
quotient[20] <= sign_div_unsign_i7i:divider.quotient[20]
quotient[21] <= sign_div_unsign_i7i:divider.quotient[21]
quotient[22] <= sign_div_unsign_i7i:divider.quotient[22]
quotient[23] <= sign_div_unsign_i7i:divider.quotient[23]
quotient[24] <= sign_div_unsign_i7i:divider.quotient[24]
quotient[25] <= sign_div_unsign_i7i:divider.quotient[25]
quotient[26] <= sign_div_unsign_i7i:divider.quotient[26]
quotient[27] <= sign_div_unsign_i7i:divider.quotient[27]
quotient[28] <= sign_div_unsign_i7i:divider.quotient[28]
quotient[29] <= sign_div_unsign_i7i:divider.quotient[29]
quotient[30] <= sign_div_unsign_i7i:divider.quotient[30]
quotient[31] <= sign_div_unsign_i7i:divider.quotient[31]
quotient[32] <= sign_div_unsign_i7i:divider.quotient[32]
quotient[33] <= sign_div_unsign_i7i:divider.quotient[33]
quotient[34] <= sign_div_unsign_i7i:divider.quotient[34]
quotient[35] <= sign_div_unsign_i7i:divider.quotient[35]
quotient[36] <= sign_div_unsign_i7i:divider.quotient[36]
quotient[37] <= sign_div_unsign_i7i:divider.quotient[37]
quotient[38] <= sign_div_unsign_i7i:divider.quotient[38]
quotient[39] <= sign_div_unsign_i7i:divider.quotient[39]
quotient[40] <= sign_div_unsign_i7i:divider.quotient[40]
quotient[41] <= sign_div_unsign_i7i:divider.quotient[41]
quotient[42] <= sign_div_unsign_i7i:divider.quotient[42]
quotient[43] <= sign_div_unsign_i7i:divider.quotient[43]
quotient[44] <= sign_div_unsign_i7i:divider.quotient[44]
quotient[45] <= sign_div_unsign_i7i:divider.quotient[45]
quotient[46] <= sign_div_unsign_i7i:divider.quotient[46]
quotient[47] <= sign_div_unsign_i7i:divider.quotient[47]
quotient[48] <= sign_div_unsign_i7i:divider.quotient[48]
quotient[49] <= sign_div_unsign_i7i:divider.quotient[49]
quotient[50] <= sign_div_unsign_i7i:divider.quotient[50]
quotient[51] <= sign_div_unsign_i7i:divider.quotient[51]
quotient[52] <= sign_div_unsign_i7i:divider.quotient[52]
quotient[53] <= sign_div_unsign_i7i:divider.quotient[53]
quotient[54] <= sign_div_unsign_i7i:divider.quotient[54]
quotient[55] <= sign_div_unsign_i7i:divider.quotient[55]
quotient[56] <= sign_div_unsign_i7i:divider.quotient[56]
quotient[57] <= sign_div_unsign_i7i:divider.quotient[57]
quotient[58] <= sign_div_unsign_i7i:divider.quotient[58]
quotient[59] <= sign_div_unsign_i7i:divider.quotient[59]
quotient[60] <= sign_div_unsign_i7i:divider.quotient[60]
quotient[61] <= sign_div_unsign_i7i:divider.quotient[61]
quotient[62] <= sign_div_unsign_i7i:divider.quotient[62]
quotient[63] <= sign_div_unsign_i7i:divider.quotient[63]
remain[0] <= sign_div_unsign_i7i:divider.remainder[0]
remain[1] <= sign_div_unsign_i7i:divider.remainder[1]
remain[2] <= sign_div_unsign_i7i:divider.remainder[2]
remain[3] <= sign_div_unsign_i7i:divider.remainder[3]


|DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider
clock => alt_u_div_p3f:divider.clock
denominator[0] => alt_u_div_p3f:divider.denominator[0]
denominator[1] => alt_u_div_p3f:divider.denominator[1]
denominator[2] => alt_u_div_p3f:divider.denominator[2]
denominator[3] => alt_u_div_p3f:divider.denominator[3]
numerator[0] => alt_u_div_p3f:divider.numerator[0]
numerator[1] => alt_u_div_p3f:divider.numerator[1]
numerator[2] => alt_u_div_p3f:divider.numerator[2]
numerator[3] => alt_u_div_p3f:divider.numerator[3]
numerator[4] => alt_u_div_p3f:divider.numerator[4]
numerator[5] => alt_u_div_p3f:divider.numerator[5]
numerator[6] => alt_u_div_p3f:divider.numerator[6]
numerator[7] => alt_u_div_p3f:divider.numerator[7]
numerator[8] => alt_u_div_p3f:divider.numerator[8]
numerator[9] => alt_u_div_p3f:divider.numerator[9]
numerator[10] => alt_u_div_p3f:divider.numerator[10]
numerator[11] => alt_u_div_p3f:divider.numerator[11]
numerator[12] => alt_u_div_p3f:divider.numerator[12]
numerator[13] => alt_u_div_p3f:divider.numerator[13]
numerator[14] => alt_u_div_p3f:divider.numerator[14]
numerator[15] => alt_u_div_p3f:divider.numerator[15]
numerator[16] => alt_u_div_p3f:divider.numerator[16]
numerator[17] => alt_u_div_p3f:divider.numerator[17]
numerator[18] => alt_u_div_p3f:divider.numerator[18]
numerator[19] => alt_u_div_p3f:divider.numerator[19]
numerator[20] => alt_u_div_p3f:divider.numerator[20]
numerator[21] => alt_u_div_p3f:divider.numerator[21]
numerator[22] => alt_u_div_p3f:divider.numerator[22]
numerator[23] => alt_u_div_p3f:divider.numerator[23]
numerator[24] => alt_u_div_p3f:divider.numerator[24]
numerator[25] => alt_u_div_p3f:divider.numerator[25]
numerator[26] => alt_u_div_p3f:divider.numerator[26]
numerator[27] => alt_u_div_p3f:divider.numerator[27]
numerator[28] => alt_u_div_p3f:divider.numerator[28]
numerator[29] => alt_u_div_p3f:divider.numerator[29]
numerator[30] => alt_u_div_p3f:divider.numerator[30]
numerator[31] => alt_u_div_p3f:divider.numerator[31]
numerator[32] => alt_u_div_p3f:divider.numerator[32]
numerator[33] => alt_u_div_p3f:divider.numerator[33]
numerator[34] => alt_u_div_p3f:divider.numerator[34]
numerator[35] => alt_u_div_p3f:divider.numerator[35]
numerator[36] => alt_u_div_p3f:divider.numerator[36]
numerator[37] => alt_u_div_p3f:divider.numerator[37]
numerator[38] => alt_u_div_p3f:divider.numerator[38]
numerator[39] => alt_u_div_p3f:divider.numerator[39]
numerator[40] => alt_u_div_p3f:divider.numerator[40]
numerator[41] => alt_u_div_p3f:divider.numerator[41]
numerator[42] => alt_u_div_p3f:divider.numerator[42]
numerator[43] => alt_u_div_p3f:divider.numerator[43]
numerator[44] => alt_u_div_p3f:divider.numerator[44]
numerator[45] => alt_u_div_p3f:divider.numerator[45]
numerator[46] => alt_u_div_p3f:divider.numerator[46]
numerator[47] => alt_u_div_p3f:divider.numerator[47]
numerator[48] => alt_u_div_p3f:divider.numerator[48]
numerator[49] => alt_u_div_p3f:divider.numerator[49]
numerator[50] => alt_u_div_p3f:divider.numerator[50]
numerator[51] => alt_u_div_p3f:divider.numerator[51]
numerator[52] => alt_u_div_p3f:divider.numerator[52]
numerator[53] => alt_u_div_p3f:divider.numerator[53]
numerator[54] => alt_u_div_p3f:divider.numerator[54]
numerator[55] => alt_u_div_p3f:divider.numerator[55]
numerator[56] => alt_u_div_p3f:divider.numerator[56]
numerator[57] => alt_u_div_p3f:divider.numerator[57]
numerator[58] => alt_u_div_p3f:divider.numerator[58]
numerator[59] => alt_u_div_p3f:divider.numerator[59]
numerator[60] => alt_u_div_p3f:divider.numerator[60]
numerator[61] => alt_u_div_p3f:divider.numerator[61]
numerator[62] => alt_u_div_p3f:divider.numerator[62]
numerator[63] => alt_u_div_p3f:divider.numerator[63]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= protect_quotient[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= protect_quotient[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= protect_quotient[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= protect_quotient[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= protect_quotient[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= protect_quotient[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= protect_quotient[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= protect_quotient[31].DB_MAX_OUTPUT_PORT_TYPE
quotient[32] <= protect_quotient[32].DB_MAX_OUTPUT_PORT_TYPE
quotient[33] <= protect_quotient[33].DB_MAX_OUTPUT_PORT_TYPE
quotient[34] <= protect_quotient[34].DB_MAX_OUTPUT_PORT_TYPE
quotient[35] <= protect_quotient[35].DB_MAX_OUTPUT_PORT_TYPE
quotient[36] <= protect_quotient[36].DB_MAX_OUTPUT_PORT_TYPE
quotient[37] <= protect_quotient[37].DB_MAX_OUTPUT_PORT_TYPE
quotient[38] <= protect_quotient[38].DB_MAX_OUTPUT_PORT_TYPE
quotient[39] <= protect_quotient[39].DB_MAX_OUTPUT_PORT_TYPE
quotient[40] <= protect_quotient[40].DB_MAX_OUTPUT_PORT_TYPE
quotient[41] <= protect_quotient[41].DB_MAX_OUTPUT_PORT_TYPE
quotient[42] <= protect_quotient[42].DB_MAX_OUTPUT_PORT_TYPE
quotient[43] <= protect_quotient[43].DB_MAX_OUTPUT_PORT_TYPE
quotient[44] <= protect_quotient[44].DB_MAX_OUTPUT_PORT_TYPE
quotient[45] <= protect_quotient[45].DB_MAX_OUTPUT_PORT_TYPE
quotient[46] <= protect_quotient[46].DB_MAX_OUTPUT_PORT_TYPE
quotient[47] <= protect_quotient[47].DB_MAX_OUTPUT_PORT_TYPE
quotient[48] <= protect_quotient[48].DB_MAX_OUTPUT_PORT_TYPE
quotient[49] <= protect_quotient[49].DB_MAX_OUTPUT_PORT_TYPE
quotient[50] <= protect_quotient[50].DB_MAX_OUTPUT_PORT_TYPE
quotient[51] <= protect_quotient[51].DB_MAX_OUTPUT_PORT_TYPE
quotient[52] <= protect_quotient[52].DB_MAX_OUTPUT_PORT_TYPE
quotient[53] <= protect_quotient[53].DB_MAX_OUTPUT_PORT_TYPE
quotient[54] <= protect_quotient[54].DB_MAX_OUTPUT_PORT_TYPE
quotient[55] <= protect_quotient[55].DB_MAX_OUTPUT_PORT_TYPE
quotient[56] <= protect_quotient[56].DB_MAX_OUTPUT_PORT_TYPE
quotient[57] <= protect_quotient[57].DB_MAX_OUTPUT_PORT_TYPE
quotient[58] <= protect_quotient[58].DB_MAX_OUTPUT_PORT_TYPE
quotient[59] <= protect_quotient[59].DB_MAX_OUTPUT_PORT_TYPE
quotient[60] <= protect_quotient[60].DB_MAX_OUTPUT_PORT_TYPE
quotient[61] <= protect_quotient[61].DB_MAX_OUTPUT_PORT_TYPE
quotient[62] <= protect_quotient[62].DB_MAX_OUTPUT_PORT_TYPE
quotient[63] <= protect_quotient[63].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider
clock => DFFDenominator[31].CLK
clock => DFFDenominator[30].CLK
clock => DFFDenominator[29].CLK
clock => DFFDenominator[28].CLK
clock => DFFDenominator[27].CLK
clock => DFFDenominator[26].CLK
clock => DFFDenominator[25].CLK
clock => DFFDenominator[24].CLK
clock => DFFDenominator[23].CLK
clock => DFFDenominator[22].CLK
clock => DFFDenominator[21].CLK
clock => DFFDenominator[20].CLK
clock => DFFDenominator[19].CLK
clock => DFFDenominator[18].CLK
clock => DFFDenominator[17].CLK
clock => DFFDenominator[16].CLK
clock => DFFDenominator[15].CLK
clock => DFFDenominator[14].CLK
clock => DFFDenominator[13].CLK
clock => DFFDenominator[12].CLK
clock => DFFDenominator[11].CLK
clock => DFFDenominator[10].CLK
clock => DFFDenominator[9].CLK
clock => DFFDenominator[8].CLK
clock => DFFDenominator[7].CLK
clock => DFFDenominator[6].CLK
clock => DFFDenominator[5].CLK
clock => DFFDenominator[4].CLK
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[511].CLK
clock => DFFNumerator[510].CLK
clock => DFFNumerator[509].CLK
clock => DFFNumerator[508].CLK
clock => DFFNumerator[507].CLK
clock => DFFNumerator[506].CLK
clock => DFFNumerator[505].CLK
clock => DFFNumerator[504].CLK
clock => DFFNumerator[503].CLK
clock => DFFNumerator[502].CLK
clock => DFFNumerator[501].CLK
clock => DFFNumerator[500].CLK
clock => DFFNumerator[499].CLK
clock => DFFNumerator[498].CLK
clock => DFFNumerator[497].CLK
clock => DFFNumerator[496].CLK
clock => DFFNumerator[495].CLK
clock => DFFNumerator[494].CLK
clock => DFFNumerator[493].CLK
clock => DFFNumerator[492].CLK
clock => DFFNumerator[491].CLK
clock => DFFNumerator[490].CLK
clock => DFFNumerator[489].CLK
clock => DFFNumerator[488].CLK
clock => DFFNumerator[487].CLK
clock => DFFNumerator[486].CLK
clock => DFFNumerator[485].CLK
clock => DFFNumerator[484].CLK
clock => DFFNumerator[483].CLK
clock => DFFNumerator[482].CLK
clock => DFFNumerator[481].CLK
clock => DFFNumerator[480].CLK
clock => DFFNumerator[479].CLK
clock => DFFNumerator[478].CLK
clock => DFFNumerator[477].CLK
clock => DFFNumerator[476].CLK
clock => DFFNumerator[475].CLK
clock => DFFNumerator[474].CLK
clock => DFFNumerator[473].CLK
clock => DFFNumerator[472].CLK
clock => DFFNumerator[471].CLK
clock => DFFNumerator[470].CLK
clock => DFFNumerator[469].CLK
clock => DFFNumerator[468].CLK
clock => DFFNumerator[467].CLK
clock => DFFNumerator[466].CLK
clock => DFFNumerator[465].CLK
clock => DFFNumerator[464].CLK
clock => DFFNumerator[463].CLK
clock => DFFNumerator[462].CLK
clock => DFFNumerator[461].CLK
clock => DFFNumerator[460].CLK
clock => DFFNumerator[459].CLK
clock => DFFNumerator[458].CLK
clock => DFFNumerator[457].CLK
clock => DFFNumerator[456].CLK
clock => DFFNumerator[455].CLK
clock => DFFNumerator[454].CLK
clock => DFFNumerator[453].CLK
clock => DFFNumerator[452].CLK
clock => DFFNumerator[451].CLK
clock => DFFNumerator[450].CLK
clock => DFFNumerator[449].CLK
clock => DFFNumerator[448].CLK
clock => DFFNumerator[447].CLK
clock => DFFNumerator[446].CLK
clock => DFFNumerator[445].CLK
clock => DFFNumerator[444].CLK
clock => DFFNumerator[443].CLK
clock => DFFNumerator[442].CLK
clock => DFFNumerator[441].CLK
clock => DFFNumerator[440].CLK
clock => DFFNumerator[439].CLK
clock => DFFNumerator[438].CLK
clock => DFFNumerator[437].CLK
clock => DFFNumerator[436].CLK
clock => DFFNumerator[435].CLK
clock => DFFNumerator[434].CLK
clock => DFFNumerator[433].CLK
clock => DFFNumerator[432].CLK
clock => DFFNumerator[431].CLK
clock => DFFNumerator[430].CLK
clock => DFFNumerator[429].CLK
clock => DFFNumerator[428].CLK
clock => DFFNumerator[427].CLK
clock => DFFNumerator[426].CLK
clock => DFFNumerator[425].CLK
clock => DFFNumerator[424].CLK
clock => DFFNumerator[423].CLK
clock => DFFNumerator[422].CLK
clock => DFFNumerator[421].CLK
clock => DFFNumerator[420].CLK
clock => DFFNumerator[419].CLK
clock => DFFNumerator[418].CLK
clock => DFFNumerator[417].CLK
clock => DFFNumerator[416].CLK
clock => DFFNumerator[415].CLK
clock => DFFNumerator[414].CLK
clock => DFFNumerator[413].CLK
clock => DFFNumerator[412].CLK
clock => DFFNumerator[411].CLK
clock => DFFNumerator[410].CLK
clock => DFFNumerator[409].CLK
clock => DFFNumerator[408].CLK
clock => DFFNumerator[407].CLK
clock => DFFNumerator[406].CLK
clock => DFFNumerator[405].CLK
clock => DFFNumerator[404].CLK
clock => DFFNumerator[403].CLK
clock => DFFNumerator[402].CLK
clock => DFFNumerator[401].CLK
clock => DFFNumerator[400].CLK
clock => DFFNumerator[399].CLK
clock => DFFNumerator[398].CLK
clock => DFFNumerator[397].CLK
clock => DFFNumerator[396].CLK
clock => DFFNumerator[395].CLK
clock => DFFNumerator[394].CLK
clock => DFFNumerator[393].CLK
clock => DFFNumerator[392].CLK
clock => DFFNumerator[391].CLK
clock => DFFNumerator[390].CLK
clock => DFFNumerator[389].CLK
clock => DFFNumerator[388].CLK
clock => DFFNumerator[387].CLK
clock => DFFNumerator[386].CLK
clock => DFFNumerator[385].CLK
clock => DFFNumerator[384].CLK
clock => DFFNumerator[383].CLK
clock => DFFNumerator[382].CLK
clock => DFFNumerator[381].CLK
clock => DFFNumerator[380].CLK
clock => DFFNumerator[379].CLK
clock => DFFNumerator[378].CLK
clock => DFFNumerator[377].CLK
clock => DFFNumerator[376].CLK
clock => DFFNumerator[375].CLK
clock => DFFNumerator[374].CLK
clock => DFFNumerator[373].CLK
clock => DFFNumerator[372].CLK
clock => DFFNumerator[371].CLK
clock => DFFNumerator[370].CLK
clock => DFFNumerator[369].CLK
clock => DFFNumerator[368].CLK
clock => DFFNumerator[367].CLK
clock => DFFNumerator[366].CLK
clock => DFFNumerator[365].CLK
clock => DFFNumerator[364].CLK
clock => DFFNumerator[363].CLK
clock => DFFNumerator[362].CLK
clock => DFFNumerator[361].CLK
clock => DFFNumerator[360].CLK
clock => DFFNumerator[359].CLK
clock => DFFNumerator[358].CLK
clock => DFFNumerator[357].CLK
clock => DFFNumerator[356].CLK
clock => DFFNumerator[355].CLK
clock => DFFNumerator[354].CLK
clock => DFFNumerator[353].CLK
clock => DFFNumerator[352].CLK
clock => DFFNumerator[351].CLK
clock => DFFNumerator[350].CLK
clock => DFFNumerator[349].CLK
clock => DFFNumerator[348].CLK
clock => DFFNumerator[347].CLK
clock => DFFNumerator[346].CLK
clock => DFFNumerator[345].CLK
clock => DFFNumerator[344].CLK
clock => DFFNumerator[343].CLK
clock => DFFNumerator[342].CLK
clock => DFFNumerator[341].CLK
clock => DFFNumerator[340].CLK
clock => DFFNumerator[339].CLK
clock => DFFNumerator[338].CLK
clock => DFFNumerator[337].CLK
clock => DFFNumerator[336].CLK
clock => DFFNumerator[335].CLK
clock => DFFNumerator[334].CLK
clock => DFFNumerator[333].CLK
clock => DFFNumerator[332].CLK
clock => DFFNumerator[331].CLK
clock => DFFNumerator[330].CLK
clock => DFFNumerator[329].CLK
clock => DFFNumerator[328].CLK
clock => DFFNumerator[327].CLK
clock => DFFNumerator[326].CLK
clock => DFFNumerator[325].CLK
clock => DFFNumerator[324].CLK
clock => DFFNumerator[323].CLK
clock => DFFNumerator[322].CLK
clock => DFFNumerator[321].CLK
clock => DFFNumerator[320].CLK
clock => DFFNumerator[319].CLK
clock => DFFNumerator[318].CLK
clock => DFFNumerator[317].CLK
clock => DFFNumerator[316].CLK
clock => DFFNumerator[315].CLK
clock => DFFNumerator[314].CLK
clock => DFFNumerator[313].CLK
clock => DFFNumerator[312].CLK
clock => DFFNumerator[311].CLK
clock => DFFNumerator[310].CLK
clock => DFFNumerator[309].CLK
clock => DFFNumerator[308].CLK
clock => DFFNumerator[307].CLK
clock => DFFNumerator[306].CLK
clock => DFFNumerator[305].CLK
clock => DFFNumerator[304].CLK
clock => DFFNumerator[303].CLK
clock => DFFNumerator[302].CLK
clock => DFFNumerator[301].CLK
clock => DFFNumerator[300].CLK
clock => DFFNumerator[299].CLK
clock => DFFNumerator[298].CLK
clock => DFFNumerator[297].CLK
clock => DFFNumerator[296].CLK
clock => DFFNumerator[295].CLK
clock => DFFNumerator[294].CLK
clock => DFFNumerator[293].CLK
clock => DFFNumerator[292].CLK
clock => DFFNumerator[291].CLK
clock => DFFNumerator[290].CLK
clock => DFFNumerator[289].CLK
clock => DFFNumerator[288].CLK
clock => DFFNumerator[287].CLK
clock => DFFNumerator[286].CLK
clock => DFFNumerator[285].CLK
clock => DFFNumerator[284].CLK
clock => DFFNumerator[283].CLK
clock => DFFNumerator[282].CLK
clock => DFFNumerator[281].CLK
clock => DFFNumerator[280].CLK
clock => DFFNumerator[279].CLK
clock => DFFNumerator[278].CLK
clock => DFFNumerator[277].CLK
clock => DFFNumerator[276].CLK
clock => DFFNumerator[275].CLK
clock => DFFNumerator[274].CLK
clock => DFFNumerator[273].CLK
clock => DFFNumerator[272].CLK
clock => DFFNumerator[271].CLK
clock => DFFNumerator[270].CLK
clock => DFFNumerator[269].CLK
clock => DFFNumerator[268].CLK
clock => DFFNumerator[267].CLK
clock => DFFNumerator[266].CLK
clock => DFFNumerator[265].CLK
clock => DFFNumerator[264].CLK
clock => DFFNumerator[263].CLK
clock => DFFNumerator[262].CLK
clock => DFFNumerator[261].CLK
clock => DFFNumerator[260].CLK
clock => DFFNumerator[259].CLK
clock => DFFNumerator[258].CLK
clock => DFFNumerator[257].CLK
clock => DFFNumerator[256].CLK
clock => DFFNumerator[255].CLK
clock => DFFNumerator[254].CLK
clock => DFFNumerator[253].CLK
clock => DFFNumerator[252].CLK
clock => DFFNumerator[251].CLK
clock => DFFNumerator[250].CLK
clock => DFFNumerator[249].CLK
clock => DFFNumerator[248].CLK
clock => DFFNumerator[247].CLK
clock => DFFNumerator[246].CLK
clock => DFFNumerator[245].CLK
clock => DFFNumerator[244].CLK
clock => DFFNumerator[243].CLK
clock => DFFNumerator[242].CLK
clock => DFFNumerator[241].CLK
clock => DFFNumerator[240].CLK
clock => DFFNumerator[239].CLK
clock => DFFNumerator[238].CLK
clock => DFFNumerator[237].CLK
clock => DFFNumerator[236].CLK
clock => DFFNumerator[235].CLK
clock => DFFNumerator[234].CLK
clock => DFFNumerator[233].CLK
clock => DFFNumerator[232].CLK
clock => DFFNumerator[231].CLK
clock => DFFNumerator[230].CLK
clock => DFFNumerator[229].CLK
clock => DFFNumerator[228].CLK
clock => DFFNumerator[227].CLK
clock => DFFNumerator[226].CLK
clock => DFFNumerator[225].CLK
clock => DFFNumerator[224].CLK
clock => DFFNumerator[223].CLK
clock => DFFNumerator[222].CLK
clock => DFFNumerator[221].CLK
clock => DFFNumerator[220].CLK
clock => DFFNumerator[219].CLK
clock => DFFNumerator[218].CLK
clock => DFFNumerator[217].CLK
clock => DFFNumerator[216].CLK
clock => DFFNumerator[215].CLK
clock => DFFNumerator[214].CLK
clock => DFFNumerator[213].CLK
clock => DFFNumerator[212].CLK
clock => DFFNumerator[211].CLK
clock => DFFNumerator[210].CLK
clock => DFFNumerator[209].CLK
clock => DFFNumerator[208].CLK
clock => DFFNumerator[207].CLK
clock => DFFNumerator[206].CLK
clock => DFFNumerator[205].CLK
clock => DFFNumerator[204].CLK
clock => DFFNumerator[203].CLK
clock => DFFNumerator[202].CLK
clock => DFFNumerator[201].CLK
clock => DFFNumerator[200].CLK
clock => DFFNumerator[199].CLK
clock => DFFNumerator[198].CLK
clock => DFFNumerator[197].CLK
clock => DFFNumerator[196].CLK
clock => DFFNumerator[195].CLK
clock => DFFNumerator[194].CLK
clock => DFFNumerator[193].CLK
clock => DFFNumerator[192].CLK
clock => DFFNumerator[191].CLK
clock => DFFNumerator[190].CLK
clock => DFFNumerator[189].CLK
clock => DFFNumerator[188].CLK
clock => DFFNumerator[187].CLK
clock => DFFNumerator[186].CLK
clock => DFFNumerator[185].CLK
clock => DFFNumerator[184].CLK
clock => DFFNumerator[183].CLK
clock => DFFNumerator[182].CLK
clock => DFFNumerator[181].CLK
clock => DFFNumerator[180].CLK
clock => DFFNumerator[179].CLK
clock => DFFNumerator[178].CLK
clock => DFFNumerator[177].CLK
clock => DFFNumerator[176].CLK
clock => DFFNumerator[175].CLK
clock => DFFNumerator[174].CLK
clock => DFFNumerator[173].CLK
clock => DFFNumerator[172].CLK
clock => DFFNumerator[171].CLK
clock => DFFNumerator[170].CLK
clock => DFFNumerator[169].CLK
clock => DFFNumerator[168].CLK
clock => DFFNumerator[167].CLK
clock => DFFNumerator[166].CLK
clock => DFFNumerator[165].CLK
clock => DFFNumerator[164].CLK
clock => DFFNumerator[163].CLK
clock => DFFNumerator[162].CLK
clock => DFFNumerator[161].CLK
clock => DFFNumerator[160].CLK
clock => DFFNumerator[159].CLK
clock => DFFNumerator[158].CLK
clock => DFFNumerator[157].CLK
clock => DFFNumerator[156].CLK
clock => DFFNumerator[155].CLK
clock => DFFNumerator[154].CLK
clock => DFFNumerator[153].CLK
clock => DFFNumerator[152].CLK
clock => DFFNumerator[151].CLK
clock => DFFNumerator[150].CLK
clock => DFFNumerator[149].CLK
clock => DFFNumerator[148].CLK
clock => DFFNumerator[147].CLK
clock => DFFNumerator[146].CLK
clock => DFFNumerator[145].CLK
clock => DFFNumerator[144].CLK
clock => DFFNumerator[143].CLK
clock => DFFNumerator[142].CLK
clock => DFFNumerator[141].CLK
clock => DFFNumerator[140].CLK
clock => DFFNumerator[139].CLK
clock => DFFNumerator[138].CLK
clock => DFFNumerator[137].CLK
clock => DFFNumerator[136].CLK
clock => DFFNumerator[135].CLK
clock => DFFNumerator[134].CLK
clock => DFFNumerator[133].CLK
clock => DFFNumerator[132].CLK
clock => DFFNumerator[131].CLK
clock => DFFNumerator[130].CLK
clock => DFFNumerator[129].CLK
clock => DFFNumerator[128].CLK
clock => DFFNumerator[127].CLK
clock => DFFNumerator[126].CLK
clock => DFFNumerator[125].CLK
clock => DFFNumerator[124].CLK
clock => DFFNumerator[123].CLK
clock => DFFNumerator[122].CLK
clock => DFFNumerator[121].CLK
clock => DFFNumerator[120].CLK
clock => DFFNumerator[119].CLK
clock => DFFNumerator[118].CLK
clock => DFFNumerator[117].CLK
clock => DFFNumerator[116].CLK
clock => DFFNumerator[115].CLK
clock => DFFNumerator[114].CLK
clock => DFFNumerator[113].CLK
clock => DFFNumerator[112].CLK
clock => DFFNumerator[111].CLK
clock => DFFNumerator[110].CLK
clock => DFFNumerator[109].CLK
clock => DFFNumerator[108].CLK
clock => DFFNumerator[107].CLK
clock => DFFNumerator[106].CLK
clock => DFFNumerator[105].CLK
clock => DFFNumerator[104].CLK
clock => DFFNumerator[103].CLK
clock => DFFNumerator[102].CLK
clock => DFFNumerator[101].CLK
clock => DFFNumerator[100].CLK
clock => DFFNumerator[99].CLK
clock => DFFNumerator[98].CLK
clock => DFFNumerator[97].CLK
clock => DFFNumerator[96].CLK
clock => DFFNumerator[95].CLK
clock => DFFNumerator[94].CLK
clock => DFFNumerator[93].CLK
clock => DFFNumerator[92].CLK
clock => DFFNumerator[91].CLK
clock => DFFNumerator[90].CLK
clock => DFFNumerator[89].CLK
clock => DFFNumerator[88].CLK
clock => DFFNumerator[87].CLK
clock => DFFNumerator[86].CLK
clock => DFFNumerator[85].CLK
clock => DFFNumerator[84].CLK
clock => DFFNumerator[83].CLK
clock => DFFNumerator[82].CLK
clock => DFFNumerator[81].CLK
clock => DFFNumerator[80].CLK
clock => DFFNumerator[79].CLK
clock => DFFNumerator[78].CLK
clock => DFFNumerator[77].CLK
clock => DFFNumerator[76].CLK
clock => DFFNumerator[75].CLK
clock => DFFNumerator[74].CLK
clock => DFFNumerator[73].CLK
clock => DFFNumerator[72].CLK
clock => DFFNumerator[71].CLK
clock => DFFNumerator[70].CLK
clock => DFFNumerator[69].CLK
clock => DFFNumerator[68].CLK
clock => DFFNumerator[67].CLK
clock => DFFNumerator[66].CLK
clock => DFFNumerator[65].CLK
clock => DFFNumerator[64].CLK
clock => DFFNumerator[63].CLK
clock => DFFNumerator[62].CLK
clock => DFFNumerator[61].CLK
clock => DFFNumerator[60].CLK
clock => DFFNumerator[59].CLK
clock => DFFNumerator[58].CLK
clock => DFFNumerator[57].CLK
clock => DFFNumerator[56].CLK
clock => DFFNumerator[55].CLK
clock => DFFNumerator[54].CLK
clock => DFFNumerator[53].CLK
clock => DFFNumerator[52].CLK
clock => DFFNumerator[51].CLK
clock => DFFNumerator[50].CLK
clock => DFFNumerator[49].CLK
clock => DFFNumerator[48].CLK
clock => DFFNumerator[47].CLK
clock => DFFNumerator[46].CLK
clock => DFFNumerator[45].CLK
clock => DFFNumerator[44].CLK
clock => DFFNumerator[43].CLK
clock => DFFNumerator[42].CLK
clock => DFFNumerator[41].CLK
clock => DFFNumerator[40].CLK
clock => DFFNumerator[39].CLK
clock => DFFNumerator[38].CLK
clock => DFFNumerator[37].CLK
clock => DFFNumerator[36].CLK
clock => DFFNumerator[35].CLK
clock => DFFNumerator[34].CLK
clock => DFFNumerator[33].CLK
clock => DFFNumerator[32].CLK
clock => DFFNumerator[31].CLK
clock => DFFNumerator[30].CLK
clock => DFFNumerator[29].CLK
clock => DFFNumerator[28].CLK
clock => DFFNumerator[27].CLK
clock => DFFNumerator[26].CLK
clock => DFFNumerator[25].CLK
clock => DFFNumerator[24].CLK
clock => DFFNumerator[23].CLK
clock => DFFNumerator[22].CLK
clock => DFFNumerator[21].CLK
clock => DFFNumerator[20].CLK
clock => DFFNumerator[19].CLK
clock => DFFNumerator[18].CLK
clock => DFFNumerator[17].CLK
clock => DFFNumerator[16].CLK
clock => DFFNumerator[15].CLK
clock => DFFNumerator[14].CLK
clock => DFFNumerator[13].CLK
clock => DFFNumerator[12].CLK
clock => DFFNumerator[11].CLK
clock => DFFNumerator[10].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[511].CLK
clock => DFFQuotient[510].CLK
clock => DFFQuotient[509].CLK
clock => DFFQuotient[508].CLK
clock => DFFQuotient[507].CLK
clock => DFFQuotient[506].CLK
clock => DFFQuotient[505].CLK
clock => DFFQuotient[504].CLK
clock => DFFQuotient[503].CLK
clock => DFFQuotient[502].CLK
clock => DFFQuotient[501].CLK
clock => DFFQuotient[500].CLK
clock => DFFQuotient[499].CLK
clock => DFFQuotient[498].CLK
clock => DFFQuotient[497].CLK
clock => DFFQuotient[496].CLK
clock => DFFQuotient[495].CLK
clock => DFFQuotient[494].CLK
clock => DFFQuotient[493].CLK
clock => DFFQuotient[492].CLK
clock => DFFQuotient[491].CLK
clock => DFFQuotient[490].CLK
clock => DFFQuotient[489].CLK
clock => DFFQuotient[488].CLK
clock => DFFQuotient[487].CLK
clock => DFFQuotient[486].CLK
clock => DFFQuotient[485].CLK
clock => DFFQuotient[484].CLK
clock => DFFQuotient[483].CLK
clock => DFFQuotient[482].CLK
clock => DFFQuotient[481].CLK
clock => DFFQuotient[480].CLK
clock => DFFQuotient[479].CLK
clock => DFFQuotient[478].CLK
clock => DFFQuotient[477].CLK
clock => DFFQuotient[476].CLK
clock => DFFQuotient[475].CLK
clock => DFFQuotient[474].CLK
clock => DFFQuotient[473].CLK
clock => DFFQuotient[472].CLK
clock => DFFQuotient[471].CLK
clock => DFFQuotient[470].CLK
clock => DFFQuotient[469].CLK
clock => DFFQuotient[468].CLK
clock => DFFQuotient[467].CLK
clock => DFFQuotient[466].CLK
clock => DFFQuotient[465].CLK
clock => DFFQuotient[464].CLK
clock => DFFQuotient[463].CLK
clock => DFFQuotient[462].CLK
clock => DFFQuotient[461].CLK
clock => DFFQuotient[460].CLK
clock => DFFQuotient[459].CLK
clock => DFFQuotient[458].CLK
clock => DFFQuotient[457].CLK
clock => DFFQuotient[456].CLK
clock => DFFQuotient[455].CLK
clock => DFFQuotient[454].CLK
clock => DFFQuotient[453].CLK
clock => DFFQuotient[452].CLK
clock => DFFQuotient[451].CLK
clock => DFFQuotient[450].CLK
clock => DFFQuotient[449].CLK
clock => DFFQuotient[448].CLK
clock => DFFQuotient[447].CLK
clock => DFFQuotient[446].CLK
clock => DFFQuotient[445].CLK
clock => DFFQuotient[444].CLK
clock => DFFQuotient[443].CLK
clock => DFFQuotient[442].CLK
clock => DFFQuotient[441].CLK
clock => DFFQuotient[440].CLK
clock => DFFQuotient[439].CLK
clock => DFFQuotient[438].CLK
clock => DFFQuotient[437].CLK
clock => DFFQuotient[436].CLK
clock => DFFQuotient[435].CLK
clock => DFFQuotient[434].CLK
clock => DFFQuotient[433].CLK
clock => DFFQuotient[432].CLK
clock => DFFQuotient[431].CLK
clock => DFFQuotient[430].CLK
clock => DFFQuotient[429].CLK
clock => DFFQuotient[428].CLK
clock => DFFQuotient[427].CLK
clock => DFFQuotient[426].CLK
clock => DFFQuotient[425].CLK
clock => DFFQuotient[424].CLK
clock => DFFQuotient[423].CLK
clock => DFFQuotient[422].CLK
clock => DFFQuotient[421].CLK
clock => DFFQuotient[420].CLK
clock => DFFQuotient[419].CLK
clock => DFFQuotient[418].CLK
clock => DFFQuotient[417].CLK
clock => DFFQuotient[416].CLK
clock => DFFQuotient[415].CLK
clock => DFFQuotient[414].CLK
clock => DFFQuotient[413].CLK
clock => DFFQuotient[412].CLK
clock => DFFQuotient[411].CLK
clock => DFFQuotient[410].CLK
clock => DFFQuotient[409].CLK
clock => DFFQuotient[408].CLK
clock => DFFQuotient[407].CLK
clock => DFFQuotient[406].CLK
clock => DFFQuotient[405].CLK
clock => DFFQuotient[404].CLK
clock => DFFQuotient[403].CLK
clock => DFFQuotient[402].CLK
clock => DFFQuotient[401].CLK
clock => DFFQuotient[400].CLK
clock => DFFQuotient[399].CLK
clock => DFFQuotient[398].CLK
clock => DFFQuotient[397].CLK
clock => DFFQuotient[396].CLK
clock => DFFQuotient[395].CLK
clock => DFFQuotient[394].CLK
clock => DFFQuotient[393].CLK
clock => DFFQuotient[392].CLK
clock => DFFQuotient[391].CLK
clock => DFFQuotient[390].CLK
clock => DFFQuotient[389].CLK
clock => DFFQuotient[388].CLK
clock => DFFQuotient[387].CLK
clock => DFFQuotient[386].CLK
clock => DFFQuotient[385].CLK
clock => DFFQuotient[384].CLK
clock => DFFQuotient[383].CLK
clock => DFFQuotient[382].CLK
clock => DFFQuotient[381].CLK
clock => DFFQuotient[380].CLK
clock => DFFQuotient[379].CLK
clock => DFFQuotient[378].CLK
clock => DFFQuotient[377].CLK
clock => DFFQuotient[376].CLK
clock => DFFQuotient[375].CLK
clock => DFFQuotient[374].CLK
clock => DFFQuotient[373].CLK
clock => DFFQuotient[372].CLK
clock => DFFQuotient[371].CLK
clock => DFFQuotient[370].CLK
clock => DFFQuotient[369].CLK
clock => DFFQuotient[368].CLK
clock => DFFQuotient[367].CLK
clock => DFFQuotient[366].CLK
clock => DFFQuotient[365].CLK
clock => DFFQuotient[364].CLK
clock => DFFQuotient[363].CLK
clock => DFFQuotient[362].CLK
clock => DFFQuotient[361].CLK
clock => DFFQuotient[360].CLK
clock => DFFQuotient[359].CLK
clock => DFFQuotient[358].CLK
clock => DFFQuotient[357].CLK
clock => DFFQuotient[356].CLK
clock => DFFQuotient[355].CLK
clock => DFFQuotient[354].CLK
clock => DFFQuotient[353].CLK
clock => DFFQuotient[352].CLK
clock => DFFQuotient[351].CLK
clock => DFFQuotient[350].CLK
clock => DFFQuotient[349].CLK
clock => DFFQuotient[348].CLK
clock => DFFQuotient[347].CLK
clock => DFFQuotient[346].CLK
clock => DFFQuotient[345].CLK
clock => DFFQuotient[344].CLK
clock => DFFQuotient[343].CLK
clock => DFFQuotient[342].CLK
clock => DFFQuotient[341].CLK
clock => DFFQuotient[340].CLK
clock => DFFQuotient[339].CLK
clock => DFFQuotient[338].CLK
clock => DFFQuotient[337].CLK
clock => DFFQuotient[336].CLK
clock => DFFQuotient[335].CLK
clock => DFFQuotient[334].CLK
clock => DFFQuotient[333].CLK
clock => DFFQuotient[332].CLK
clock => DFFQuotient[331].CLK
clock => DFFQuotient[330].CLK
clock => DFFQuotient[329].CLK
clock => DFFQuotient[328].CLK
clock => DFFQuotient[327].CLK
clock => DFFQuotient[326].CLK
clock => DFFQuotient[325].CLK
clock => DFFQuotient[324].CLK
clock => DFFQuotient[323].CLK
clock => DFFQuotient[322].CLK
clock => DFFQuotient[321].CLK
clock => DFFQuotient[320].CLK
clock => DFFQuotient[319].CLK
clock => DFFQuotient[318].CLK
clock => DFFQuotient[317].CLK
clock => DFFQuotient[316].CLK
clock => DFFQuotient[315].CLK
clock => DFFQuotient[314].CLK
clock => DFFQuotient[313].CLK
clock => DFFQuotient[312].CLK
clock => DFFQuotient[311].CLK
clock => DFFQuotient[310].CLK
clock => DFFQuotient[309].CLK
clock => DFFQuotient[308].CLK
clock => DFFQuotient[307].CLK
clock => DFFQuotient[306].CLK
clock => DFFQuotient[305].CLK
clock => DFFQuotient[304].CLK
clock => DFFQuotient[303].CLK
clock => DFFQuotient[302].CLK
clock => DFFQuotient[301].CLK
clock => DFFQuotient[300].CLK
clock => DFFQuotient[299].CLK
clock => DFFQuotient[298].CLK
clock => DFFQuotient[297].CLK
clock => DFFQuotient[296].CLK
clock => DFFQuotient[295].CLK
clock => DFFQuotient[294].CLK
clock => DFFQuotient[293].CLK
clock => DFFQuotient[292].CLK
clock => DFFQuotient[291].CLK
clock => DFFQuotient[290].CLK
clock => DFFQuotient[289].CLK
clock => DFFQuotient[288].CLK
clock => DFFQuotient[287].CLK
clock => DFFQuotient[286].CLK
clock => DFFQuotient[285].CLK
clock => DFFQuotient[284].CLK
clock => DFFQuotient[283].CLK
clock => DFFQuotient[282].CLK
clock => DFFQuotient[281].CLK
clock => DFFQuotient[280].CLK
clock => DFFQuotient[279].CLK
clock => DFFQuotient[278].CLK
clock => DFFQuotient[277].CLK
clock => DFFQuotient[276].CLK
clock => DFFQuotient[275].CLK
clock => DFFQuotient[274].CLK
clock => DFFQuotient[273].CLK
clock => DFFQuotient[272].CLK
clock => DFFQuotient[271].CLK
clock => DFFQuotient[270].CLK
clock => DFFQuotient[269].CLK
clock => DFFQuotient[268].CLK
clock => DFFQuotient[267].CLK
clock => DFFQuotient[266].CLK
clock => DFFQuotient[265].CLK
clock => DFFQuotient[264].CLK
clock => DFFQuotient[263].CLK
clock => DFFQuotient[262].CLK
clock => DFFQuotient[261].CLK
clock => DFFQuotient[260].CLK
clock => DFFQuotient[259].CLK
clock => DFFQuotient[258].CLK
clock => DFFQuotient[257].CLK
clock => DFFQuotient[256].CLK
clock => DFFQuotient[255].CLK
clock => DFFQuotient[254].CLK
clock => DFFQuotient[253].CLK
clock => DFFQuotient[252].CLK
clock => DFFQuotient[251].CLK
clock => DFFQuotient[250].CLK
clock => DFFQuotient[249].CLK
clock => DFFQuotient[248].CLK
clock => DFFQuotient[247].CLK
clock => DFFQuotient[246].CLK
clock => DFFQuotient[245].CLK
clock => DFFQuotient[244].CLK
clock => DFFQuotient[243].CLK
clock => DFFQuotient[242].CLK
clock => DFFQuotient[241].CLK
clock => DFFQuotient[240].CLK
clock => DFFQuotient[239].CLK
clock => DFFQuotient[238].CLK
clock => DFFQuotient[237].CLK
clock => DFFQuotient[236].CLK
clock => DFFQuotient[235].CLK
clock => DFFQuotient[234].CLK
clock => DFFQuotient[233].CLK
clock => DFFQuotient[232].CLK
clock => DFFQuotient[231].CLK
clock => DFFQuotient[230].CLK
clock => DFFQuotient[229].CLK
clock => DFFQuotient[228].CLK
clock => DFFQuotient[227].CLK
clock => DFFQuotient[226].CLK
clock => DFFQuotient[225].CLK
clock => DFFQuotient[224].CLK
clock => DFFQuotient[223].CLK
clock => DFFQuotient[222].CLK
clock => DFFQuotient[221].CLK
clock => DFFQuotient[220].CLK
clock => DFFQuotient[219].CLK
clock => DFFQuotient[218].CLK
clock => DFFQuotient[217].CLK
clock => DFFQuotient[216].CLK
clock => DFFQuotient[215].CLK
clock => DFFQuotient[214].CLK
clock => DFFQuotient[213].CLK
clock => DFFQuotient[212].CLK
clock => DFFQuotient[211].CLK
clock => DFFQuotient[210].CLK
clock => DFFQuotient[209].CLK
clock => DFFQuotient[208].CLK
clock => DFFQuotient[207].CLK
clock => DFFQuotient[206].CLK
clock => DFFQuotient[205].CLK
clock => DFFQuotient[204].CLK
clock => DFFQuotient[203].CLK
clock => DFFQuotient[202].CLK
clock => DFFQuotient[201].CLK
clock => DFFQuotient[200].CLK
clock => DFFQuotient[199].CLK
clock => DFFQuotient[198].CLK
clock => DFFQuotient[197].CLK
clock => DFFQuotient[196].CLK
clock => DFFQuotient[195].CLK
clock => DFFQuotient[194].CLK
clock => DFFQuotient[193].CLK
clock => DFFQuotient[192].CLK
clock => DFFQuotient[191].CLK
clock => DFFQuotient[190].CLK
clock => DFFQuotient[189].CLK
clock => DFFQuotient[188].CLK
clock => DFFQuotient[187].CLK
clock => DFFQuotient[186].CLK
clock => DFFQuotient[185].CLK
clock => DFFQuotient[184].CLK
clock => DFFQuotient[183].CLK
clock => DFFQuotient[182].CLK
clock => DFFQuotient[181].CLK
clock => DFFQuotient[180].CLK
clock => DFFQuotient[179].CLK
clock => DFFQuotient[178].CLK
clock => DFFQuotient[177].CLK
clock => DFFQuotient[176].CLK
clock => DFFQuotient[175].CLK
clock => DFFQuotient[174].CLK
clock => DFFQuotient[173].CLK
clock => DFFQuotient[172].CLK
clock => DFFQuotient[171].CLK
clock => DFFQuotient[170].CLK
clock => DFFQuotient[169].CLK
clock => DFFQuotient[168].CLK
clock => DFFQuotient[167].CLK
clock => DFFQuotient[166].CLK
clock => DFFQuotient[165].CLK
clock => DFFQuotient[164].CLK
clock => DFFQuotient[163].CLK
clock => DFFQuotient[162].CLK
clock => DFFQuotient[161].CLK
clock => DFFQuotient[160].CLK
clock => DFFQuotient[159].CLK
clock => DFFQuotient[158].CLK
clock => DFFQuotient[157].CLK
clock => DFFQuotient[156].CLK
clock => DFFQuotient[155].CLK
clock => DFFQuotient[154].CLK
clock => DFFQuotient[153].CLK
clock => DFFQuotient[152].CLK
clock => DFFQuotient[151].CLK
clock => DFFQuotient[150].CLK
clock => DFFQuotient[149].CLK
clock => DFFQuotient[148].CLK
clock => DFFQuotient[147].CLK
clock => DFFQuotient[146].CLK
clock => DFFQuotient[145].CLK
clock => DFFQuotient[144].CLK
clock => DFFQuotient[143].CLK
clock => DFFQuotient[142].CLK
clock => DFFQuotient[141].CLK
clock => DFFQuotient[140].CLK
clock => DFFQuotient[139].CLK
clock => DFFQuotient[138].CLK
clock => DFFQuotient[137].CLK
clock => DFFQuotient[136].CLK
clock => DFFQuotient[135].CLK
clock => DFFQuotient[134].CLK
clock => DFFQuotient[133].CLK
clock => DFFQuotient[132].CLK
clock => DFFQuotient[131].CLK
clock => DFFQuotient[130].CLK
clock => DFFQuotient[129].CLK
clock => DFFQuotient[128].CLK
clock => DFFQuotient[127].CLK
clock => DFFQuotient[126].CLK
clock => DFFQuotient[125].CLK
clock => DFFQuotient[124].CLK
clock => DFFQuotient[123].CLK
clock => DFFQuotient[122].CLK
clock => DFFQuotient[121].CLK
clock => DFFQuotient[120].CLK
clock => DFFQuotient[119].CLK
clock => DFFQuotient[118].CLK
clock => DFFQuotient[117].CLK
clock => DFFQuotient[116].CLK
clock => DFFQuotient[115].CLK
clock => DFFQuotient[114].CLK
clock => DFFQuotient[113].CLK
clock => DFFQuotient[112].CLK
clock => DFFQuotient[111].CLK
clock => DFFQuotient[110].CLK
clock => DFFQuotient[109].CLK
clock => DFFQuotient[108].CLK
clock => DFFQuotient[107].CLK
clock => DFFQuotient[106].CLK
clock => DFFQuotient[105].CLK
clock => DFFQuotient[104].CLK
clock => DFFQuotient[103].CLK
clock => DFFQuotient[102].CLK
clock => DFFQuotient[101].CLK
clock => DFFQuotient[100].CLK
clock => DFFQuotient[99].CLK
clock => DFFQuotient[98].CLK
clock => DFFQuotient[97].CLK
clock => DFFQuotient[96].CLK
clock => DFFQuotient[95].CLK
clock => DFFQuotient[94].CLK
clock => DFFQuotient[93].CLK
clock => DFFQuotient[92].CLK
clock => DFFQuotient[91].CLK
clock => DFFQuotient[90].CLK
clock => DFFQuotient[89].CLK
clock => DFFQuotient[88].CLK
clock => DFFQuotient[87].CLK
clock => DFFQuotient[86].CLK
clock => DFFQuotient[85].CLK
clock => DFFQuotient[84].CLK
clock => DFFQuotient[83].CLK
clock => DFFQuotient[82].CLK
clock => DFFQuotient[81].CLK
clock => DFFQuotient[80].CLK
clock => DFFQuotient[79].CLK
clock => DFFQuotient[78].CLK
clock => DFFQuotient[77].CLK
clock => DFFQuotient[76].CLK
clock => DFFQuotient[75].CLK
clock => DFFQuotient[74].CLK
clock => DFFQuotient[73].CLK
clock => DFFQuotient[72].CLK
clock => DFFQuotient[71].CLK
clock => DFFQuotient[70].CLK
clock => DFFQuotient[69].CLK
clock => DFFQuotient[68].CLK
clock => DFFQuotient[67].CLK
clock => DFFQuotient[66].CLK
clock => DFFQuotient[65].CLK
clock => DFFQuotient[64].CLK
clock => DFFQuotient[63].CLK
clock => DFFQuotient[62].CLK
clock => DFFQuotient[61].CLK
clock => DFFQuotient[60].CLK
clock => DFFQuotient[59].CLK
clock => DFFQuotient[58].CLK
clock => DFFQuotient[57].CLK
clock => DFFQuotient[56].CLK
clock => DFFQuotient[55].CLK
clock => DFFQuotient[54].CLK
clock => DFFQuotient[53].CLK
clock => DFFQuotient[52].CLK
clock => DFFQuotient[51].CLK
clock => DFFQuotient[50].CLK
clock => DFFQuotient[49].CLK
clock => DFFQuotient[48].CLK
clock => DFFQuotient[47].CLK
clock => DFFQuotient[46].CLK
clock => DFFQuotient[45].CLK
clock => DFFQuotient[44].CLK
clock => DFFQuotient[43].CLK
clock => DFFQuotient[42].CLK
clock => DFFQuotient[41].CLK
clock => DFFQuotient[40].CLK
clock => DFFQuotient[39].CLK
clock => DFFQuotient[38].CLK
clock => DFFQuotient[37].CLK
clock => DFFQuotient[36].CLK
clock => DFFQuotient[35].CLK
clock => DFFQuotient[34].CLK
clock => DFFQuotient[33].CLK
clock => DFFQuotient[32].CLK
clock => DFFQuotient[31].CLK
clock => DFFQuotient[30].CLK
clock => DFFQuotient[29].CLK
clock => DFFQuotient[28].CLK
clock => DFFQuotient[27].CLK
clock => DFFQuotient[26].CLK
clock => DFFQuotient[25].CLK
clock => DFFQuotient[24].CLK
clock => DFFQuotient[23].CLK
clock => DFFQuotient[22].CLK
clock => DFFQuotient[21].CLK
clock => DFFQuotient[20].CLK
clock => DFFQuotient[19].CLK
clock => DFFQuotient[18].CLK
clock => DFFQuotient[17].CLK
clock => DFFQuotient[16].CLK
clock => DFFQuotient[15].CLK
clock => DFFQuotient[14].CLK
clock => DFFQuotient[13].CLK
clock => DFFQuotient[12].CLK
clock => DFFQuotient[11].CLK
clock => DFFQuotient[10].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[39].CLK
clock => DFFStage[38].CLK
clock => DFFStage[37].CLK
clock => DFFStage[36].CLK
clock => DFFStage[35].CLK
clock => DFFStage[34].CLK
clock => DFFStage[33].CLK
clock => DFFStage[32].CLK
clock => DFFStage[31].CLK
clock => DFFStage[30].CLK
clock => DFFStage[29].CLK
clock => DFFStage[28].CLK
clock => DFFStage[27].CLK
clock => DFFStage[26].CLK
clock => DFFStage[25].CLK
clock => DFFStage[24].CLK
clock => DFFStage[23].CLK
clock => DFFStage[22].CLK
clock => DFFStage[21].CLK
clock => DFFStage[20].CLK
clock => DFFStage[19].CLK
clock => DFFStage[18].CLK
clock => DFFStage[17].CLK
clock => DFFStage[16].CLK
clock => DFFStage[15].CLK
clock => DFFStage[14].CLK
clock => DFFStage[13].CLK
clock => DFFStage[12].CLK
clock => DFFStage[11].CLK
clock => DFFStage[10].CLK
clock => DFFStage[9].CLK
clock => DFFStage[8].CLK
clock => DFFStage[7].CLK
clock => DFFStage[6].CLK
clock => DFFStage[5].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_t3c:add_sub_0.datab[0]
denominator[0] => add_sub_u3c:add_sub_1.datab[0]
denominator[0] => op_11.IN8
denominator[0] => op_22.IN10
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_u3c:add_sub_1.datab[1]
denominator[1] => sel[4].IN1
denominator[1] => sel[8].IN1
denominator[1] => op_11.IN6
denominator[1] => sel[12].IN1
denominator[1] => op_22.IN8
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[5].IN1
denominator[2] => sel[9].IN1
denominator[2] => op_11.IN4
denominator[2] => sel[13].IN1
denominator[2] => op_22.IN6
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[6].IN1
denominator[3] => sel[10].IN1
denominator[3] => sel[14].IN1
denominator[3] => op_22.IN4
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[6] => DFFNumerator[6].DATAIN
numerator[7] => DFFNumerator[7].DATAIN
numerator[8] => DFFNumerator[8].DATAIN
numerator[9] => DFFNumerator[9].DATAIN
numerator[10] => DFFNumerator[10].DATAIN
numerator[11] => DFFNumerator[11].DATAIN
numerator[12] => DFFNumerator[12].DATAIN
numerator[13] => DFFNumerator[13].DATAIN
numerator[14] => DFFNumerator[14].DATAIN
numerator[15] => DFFNumerator[15].DATAIN
numerator[16] => DFFNumerator[16].DATAIN
numerator[17] => DFFNumerator[17].DATAIN
numerator[18] => DFFNumerator[18].DATAIN
numerator[19] => DFFNumerator[19].DATAIN
numerator[20] => DFFNumerator[20].DATAIN
numerator[21] => DFFNumerator[21].DATAIN
numerator[22] => DFFNumerator[22].DATAIN
numerator[23] => DFFNumerator[23].DATAIN
numerator[24] => DFFNumerator[24].DATAIN
numerator[25] => DFFNumerator[25].DATAIN
numerator[26] => DFFNumerator[26].DATAIN
numerator[27] => DFFNumerator[27].DATAIN
numerator[28] => DFFNumerator[28].DATAIN
numerator[29] => DFFNumerator[29].DATAIN
numerator[30] => DFFNumerator[30].DATAIN
numerator[31] => DFFNumerator[31].DATAIN
numerator[32] => DFFNumerator[32].DATAIN
numerator[33] => DFFNumerator[33].DATAIN
numerator[34] => DFFNumerator[34].DATAIN
numerator[35] => DFFNumerator[35].DATAIN
numerator[36] => DFFNumerator[36].DATAIN
numerator[37] => DFFNumerator[37].DATAIN
numerator[38] => DFFNumerator[38].DATAIN
numerator[39] => DFFNumerator[39].DATAIN
numerator[40] => DFFNumerator[40].DATAIN
numerator[41] => DFFNumerator[41].DATAIN
numerator[42] => DFFNumerator[42].DATAIN
numerator[43] => DFFNumerator[43].DATAIN
numerator[44] => DFFNumerator[44].DATAIN
numerator[45] => DFFNumerator[45].DATAIN
numerator[46] => DFFNumerator[46].DATAIN
numerator[47] => DFFNumerator[47].DATAIN
numerator[48] => DFFNumerator[48].DATAIN
numerator[49] => DFFNumerator[49].DATAIN
numerator[50] => DFFNumerator[50].DATAIN
numerator[51] => DFFNumerator[51].DATAIN
numerator[52] => DFFNumerator[52].DATAIN
numerator[53] => DFFNumerator[53].DATAIN
numerator[54] => DFFNumerator[54].DATAIN
numerator[55] => DFFNumerator[55].DATAIN
numerator[56] => DFFNumerator[56].DATAIN
numerator[57] => DFFNumerator[57].DATAIN
numerator[58] => DFFNumerator[58].DATAIN
numerator[59] => DFFNumerator[59].DATAIN
numerator[60] => DFFNumerator[60].DATAIN
numerator[60] => StageOut[15].IN0
numerator[60] => op_22.IN9
numerator[61] => DFFNumerator[61].DATAIN
numerator[61] => StageOut[10].IN0
numerator[61] => op_11.IN7
numerator[62] => DFFNumerator[62].DATAIN
numerator[62] => add_sub_u3c:add_sub_1.dataa[0]
numerator[62] => StageOut[5].IN0
numerator[63] => DFFNumerator[63].DATAIN
numerator[63] => add_sub_t3c:add_sub_0.dataa[0]
numerator[63] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= DFFQuotient[452].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= DFFQuotient[453].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= DFFQuotient[454].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= DFFQuotient[455].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= DFFQuotient[456].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= DFFQuotient[457].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= DFFQuotient[458].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= DFFQuotient[459].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= DFFQuotient[460].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= DFFQuotient[461].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= DFFQuotient[462].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= DFFQuotient[463].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= DFFQuotient[464].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= DFFQuotient[465].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= DFFQuotient[466].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= DFFQuotient[467].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= DFFQuotient[468].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= DFFQuotient[469].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= DFFQuotient[470].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= DFFQuotient[471].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= DFFQuotient[472].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= DFFQuotient[473].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= DFFQuotient[474].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= DFFQuotient[475].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= DFFQuotient[476].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= DFFQuotient[477].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= DFFQuotient[478].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= DFFQuotient[479].DB_MAX_OUTPUT_PORT_TYPE
quotient[32] <= DFFQuotient[480].DB_MAX_OUTPUT_PORT_TYPE
quotient[33] <= DFFQuotient[481].DB_MAX_OUTPUT_PORT_TYPE
quotient[34] <= DFFQuotient[482].DB_MAX_OUTPUT_PORT_TYPE
quotient[35] <= DFFQuotient[483].DB_MAX_OUTPUT_PORT_TYPE
quotient[36] <= DFFQuotient[484].DB_MAX_OUTPUT_PORT_TYPE
quotient[37] <= DFFQuotient[485].DB_MAX_OUTPUT_PORT_TYPE
quotient[38] <= DFFQuotient[486].DB_MAX_OUTPUT_PORT_TYPE
quotient[39] <= DFFQuotient[487].DB_MAX_OUTPUT_PORT_TYPE
quotient[40] <= DFFQuotient[488].DB_MAX_OUTPUT_PORT_TYPE
quotient[41] <= DFFQuotient[489].DB_MAX_OUTPUT_PORT_TYPE
quotient[42] <= DFFQuotient[490].DB_MAX_OUTPUT_PORT_TYPE
quotient[43] <= DFFQuotient[491].DB_MAX_OUTPUT_PORT_TYPE
quotient[44] <= DFFQuotient[492].DB_MAX_OUTPUT_PORT_TYPE
quotient[45] <= DFFQuotient[493].DB_MAX_OUTPUT_PORT_TYPE
quotient[46] <= DFFQuotient[494].DB_MAX_OUTPUT_PORT_TYPE
quotient[47] <= DFFQuotient[495].DB_MAX_OUTPUT_PORT_TYPE
quotient[48] <= DFFQuotient[496].DB_MAX_OUTPUT_PORT_TYPE
quotient[49] <= DFFQuotient[497].DB_MAX_OUTPUT_PORT_TYPE
quotient[50] <= DFFQuotient[498].DB_MAX_OUTPUT_PORT_TYPE
quotient[51] <= DFFQuotient[499].DB_MAX_OUTPUT_PORT_TYPE
quotient[52] <= DFFQuotient[500].DB_MAX_OUTPUT_PORT_TYPE
quotient[53] <= DFFQuotient[501].DB_MAX_OUTPUT_PORT_TYPE
quotient[54] <= DFFQuotient[502].DB_MAX_OUTPUT_PORT_TYPE
quotient[55] <= DFFQuotient[503].DB_MAX_OUTPUT_PORT_TYPE
quotient[56] <= DFFQuotient[504].DB_MAX_OUTPUT_PORT_TYPE
quotient[57] <= DFFQuotient[505].DB_MAX_OUTPUT_PORT_TYPE
quotient[58] <= DFFQuotient[506].DB_MAX_OUTPUT_PORT_TYPE
quotient[59] <= DFFQuotient[507].DB_MAX_OUTPUT_PORT_TYPE
quotient[60] <= DFFQuotient[508].DB_MAX_OUTPUT_PORT_TYPE
quotient[61] <= DFFQuotient[509].DB_MAX_OUTPUT_PORT_TYPE
quotient[62] <= DFFQuotient[510].DB_MAX_OUTPUT_PORT_TYPE
quotient[63] <= DFFQuotient[511].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[315].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[316].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[317].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[318].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|add_sub_t3c:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|add_sub_u3c:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|stack:Stacked
clk => stack_mem~13.CLK
clk => stack_mem~0.CLK
clk => stack_mem~1.CLK
clk => stack_mem~2.CLK
clk => stack_mem~3.CLK
clk => stack_mem~4.CLK
clk => stack_mem~5.CLK
clk => stack_mem~6.CLK
clk => stack_mem~7.CLK
clk => stack_mem~8.CLK
clk => stack_mem~9.CLK
clk => stack_mem~10.CLK
clk => stack_mem~11.CLK
clk => stack_mem~12.CLK
clk => data_o[0]~reg0.CLK
clk => data_o[1]~reg0.CLK
clk => data_o[2]~reg0.CLK
clk => data_o[3]~reg0.CLK
clk => data_o[4]~reg0.CLK
clk => data_o[5]~reg0.CLK
clk => data_o[6]~reg0.CLK
clk => data_o[7]~reg0.CLK
clk => stack_pointer[0].CLK
clk => stack_pointer[1].CLK
clk => stack_pointer[2].CLK
clk => stack_pointer[3].CLK
clk => stack_pointer[4].CLK
clk => stack_pointer[5].CLK
clk => stack_pointer[6].CLK
clk => stack_pointer[7].CLK
clk => stack_pointer[8].CLK
clk => stack_pointer[9].CLK
clk => stack_pointer[10].CLK
clk => stack_pointer[11].CLK
clk => stack_pointer[12].CLK
clk => stack_pointer[13].CLK
clk => stack_pointer[14].CLK
clk => stack_pointer[15].CLK
clk => stack_pointer[16].CLK
clk => stack_pointer[17].CLK
clk => stack_pointer[18].CLK
clk => stack_pointer[19].CLK
clk => stack_pointer[20].CLK
clk => stack_pointer[21].CLK
clk => stack_pointer[22].CLK
clk => stack_pointer[23].CLK
clk => stack_pointer[24].CLK
clk => stack_pointer[25].CLK
clk => stack_pointer[26].CLK
clk => stack_pointer[27].CLK
clk => stack_pointer[28].CLK
clk => stack_pointer[29].CLK
clk => stack_pointer[30].CLK
clk => stack_pointer[31].CLK
clk => stack_mem.CLK0
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_pointer.OUTPUTSELECT
rst => stack_mem.OUTPUTSELECT
rst => data_o[0]~reg0.ENA
rst => data_o[1]~reg0.ENA
rst => data_o[2]~reg0.ENA
rst => data_o[3]~reg0.ENA
rst => data_o[4]~reg0.ENA
rst => data_o[5]~reg0.ENA
rst => data_o[6]~reg0.ENA
rst => data_o[7]~reg0.ENA
data_i[0] => stack_mem~12.DATAIN
data_i[0] => stack_mem.DATAIN
data_i[1] => stack_mem~11.DATAIN
data_i[1] => stack_mem.DATAIN1
data_i[2] => stack_mem~10.DATAIN
data_i[2] => stack_mem.DATAIN2
data_i[3] => stack_mem~9.DATAIN
data_i[3] => stack_mem.DATAIN3
data_i[4] => stack_mem~8.DATAIN
data_i[4] => stack_mem.DATAIN4
data_i[5] => stack_mem~7.DATAIN
data_i[5] => stack_mem.DATAIN5
data_i[6] => stack_mem~6.DATAIN
data_i[6] => stack_mem.DATAIN6
data_i[7] => stack_mem~5.DATAIN
data_i[7] => stack_mem.DATAIN7
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_pointer.OUTPUTSELECT
wr_en => stack_mem.DATAA
wr_en => data_o.OUTPUTSELECT
wr_en => data_o.OUTPUTSELECT
wr_en => data_o.OUTPUTSELECT
wr_en => data_o.OUTPUTSELECT
wr_en => data_o.OUTPUTSELECT
wr_en => data_o.OUTPUTSELECT
wr_en => data_o.OUTPUTSELECT
wr_en => data_o.OUTPUTSELECT
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => stacky_stack.IN1
empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|memory_stage:remember
clk => data_mem:data_mem_inst.clock
clk => ALU_out_regged[0]~reg0.CLK
clk => ALU_out_regged[1]~reg0.CLK
clk => ALU_out_regged[2]~reg0.CLK
clk => ALU_out_regged[3]~reg0.CLK
clk => ALU_out_regged[4]~reg0.CLK
clk => ALU_out_regged[5]~reg0.CLK
clk => ALU_out_regged[6]~reg0.CLK
clk => ALU_out_regged[7]~reg0.CLK
clk => ALU_out_regged[8]~reg0.CLK
clk => ALU_out_regged[9]~reg0.CLK
clk => ALU_out_regged[10]~reg0.CLK
clk => ALU_out_regged[11]~reg0.CLK
clk => ALU_out_regged[12]~reg0.CLK
clk => ALU_out_regged[13]~reg0.CLK
clk => ALU_out_regged[14]~reg0.CLK
clk => ALU_out_regged[15]~reg0.CLK
clk => ALU_out_regged[16]~reg0.CLK
clk => ALU_out_regged[17]~reg0.CLK
clk => ALU_out_regged[18]~reg0.CLK
clk => ALU_out_regged[19]~reg0.CLK
clk => ALU_out_regged[20]~reg0.CLK
clk => ALU_out_regged[21]~reg0.CLK
clk => ALU_out_regged[22]~reg0.CLK
clk => ALU_out_regged[23]~reg0.CLK
clk => ALU_out_regged[24]~reg0.CLK
clk => ALU_out_regged[25]~reg0.CLK
clk => ALU_out_regged[26]~reg0.CLK
clk => ALU_out_regged[27]~reg0.CLK
clk => ALU_out_regged[28]~reg0.CLK
clk => ALU_out_regged[29]~reg0.CLK
clk => ALU_out_regged[30]~reg0.CLK
clk => ALU_out_regged[31]~reg0.CLK
clk => regged_instruct[0]~reg0.CLK
clk => regged_instruct[1]~reg0.CLK
clk => regged_instruct[2]~reg0.CLK
clk => regged_instruct[3]~reg0.CLK
clk => regged_instruct[4]~reg0.CLK
clk => regged_instruct[5]~reg0.CLK
clk => regged_instruct[6]~reg0.CLK
clk => regged_instruct[7]~reg0.CLK
clk => regged_instruct[8]~reg0.CLK
clk => regged_instruct[9]~reg0.CLK
clk => regged_instruct[10]~reg0.CLK
clk => regged_instruct[11]~reg0.CLK
clk => regged_instruct[12]~reg0.CLK
clk => regged_instruct[13]~reg0.CLK
clk => regged_instruct[14]~reg0.CLK
clk => regged_instruct[15]~reg0.CLK
clk => regged_instruct[16]~reg0.CLK
clk => regged_instruct[17]~reg0.CLK
clk => regged_instruct[18]~reg0.CLK
clk => regged_instruct[19]~reg0.CLK
clk => regged_instruct[20]~reg0.CLK
clk => regged_instruct[21]~reg0.CLK
clk => regged_instruct[22]~reg0.CLK
clk => regged_instruct[23]~reg0.CLK
clk => regged_instruct[24]~reg0.CLK
clk => regged_instruct[25]~reg0.CLK
clk => regged_instruct[26]~reg0.CLK
clk => regged_instruct[27]~reg0.CLK
clk => regged_instruct[28]~reg0.CLK
clk => regged_instruct[29]~reg0.CLK
clk => regged_instruct[30]~reg0.CLK
clk => regged_instruct[31]~reg0.CLK
rst => op_code[5].OUTPUTSELECT
rst => op_code[4].OUTPUTSELECT
rst => op_code[3].OUTPUTSELECT
rst => op_code[2].OUTPUTSELECT
rst => op_code[1].OUTPUTSELECT
rst => op_code[0].OUTPUTSELECT
ALU_out[0] => data_mem:data_mem_inst.address[0]
ALU_out[0] => ALU_out_regged[0]~reg0.DATAIN
ALU_out[1] => data_mem:data_mem_inst.address[1]
ALU_out[1] => ALU_out_regged[1]~reg0.DATAIN
ALU_out[2] => data_mem:data_mem_inst.address[2]
ALU_out[2] => ALU_out_regged[2]~reg0.DATAIN
ALU_out[3] => data_mem:data_mem_inst.address[3]
ALU_out[3] => ALU_out_regged[3]~reg0.DATAIN
ALU_out[4] => data_mem:data_mem_inst.address[4]
ALU_out[4] => ALU_out_regged[4]~reg0.DATAIN
ALU_out[5] => data_mem:data_mem_inst.address[5]
ALU_out[5] => ALU_out_regged[5]~reg0.DATAIN
ALU_out[6] => data_mem:data_mem_inst.address[6]
ALU_out[6] => ALU_out_regged[6]~reg0.DATAIN
ALU_out[7] => data_mem:data_mem_inst.address[7]
ALU_out[7] => ALU_out_regged[7]~reg0.DATAIN
ALU_out[8] => data_mem:data_mem_inst.address[8]
ALU_out[8] => ALU_out_regged[8]~reg0.DATAIN
ALU_out[9] => data_mem:data_mem_inst.address[9]
ALU_out[9] => ALU_out_regged[9]~reg0.DATAIN
ALU_out[10] => ALU_out_regged[10]~reg0.DATAIN
ALU_out[11] => ALU_out_regged[11]~reg0.DATAIN
ALU_out[12] => ALU_out_regged[12]~reg0.DATAIN
ALU_out[13] => ALU_out_regged[13]~reg0.DATAIN
ALU_out[14] => ALU_out_regged[14]~reg0.DATAIN
ALU_out[15] => ALU_out_regged[15]~reg0.DATAIN
ALU_out[16] => ALU_out_regged[16]~reg0.DATAIN
ALU_out[17] => ALU_out_regged[17]~reg0.DATAIN
ALU_out[18] => ALU_out_regged[18]~reg0.DATAIN
ALU_out[19] => ALU_out_regged[19]~reg0.DATAIN
ALU_out[20] => ALU_out_regged[20]~reg0.DATAIN
ALU_out[21] => ALU_out_regged[21]~reg0.DATAIN
ALU_out[22] => ALU_out_regged[22]~reg0.DATAIN
ALU_out[23] => ALU_out_regged[23]~reg0.DATAIN
ALU_out[24] => ALU_out_regged[24]~reg0.DATAIN
ALU_out[25] => ALU_out_regged[25]~reg0.DATAIN
ALU_out[26] => ALU_out_regged[26]~reg0.DATAIN
ALU_out[27] => ALU_out_regged[27]~reg0.DATAIN
ALU_out[28] => ALU_out_regged[28]~reg0.DATAIN
ALU_out[29] => ALU_out_regged[29]~reg0.DATAIN
ALU_out[30] => ALU_out_regged[30]~reg0.DATAIN
ALU_out[31] => ALU_out_regged[31]~reg0.DATAIN
instruct[0] => regged_instruct[0]~reg0.DATAIN
instruct[1] => regged_instruct[1]~reg0.DATAIN
instruct[2] => regged_instruct[2]~reg0.DATAIN
instruct[3] => regged_instruct[3]~reg0.DATAIN
instruct[4] => regged_instruct[4]~reg0.DATAIN
instruct[5] => regged_instruct[5]~reg0.DATAIN
instruct[6] => regged_instruct[6]~reg0.DATAIN
instruct[7] => regged_instruct[7]~reg0.DATAIN
instruct[8] => regged_instruct[8]~reg0.DATAIN
instruct[9] => regged_instruct[9]~reg0.DATAIN
instruct[10] => regged_instruct[10]~reg0.DATAIN
instruct[11] => regged_instruct[11]~reg0.DATAIN
instruct[12] => regged_instruct[12]~reg0.DATAIN
instruct[13] => regged_instruct[13]~reg0.DATAIN
instruct[14] => regged_instruct[14]~reg0.DATAIN
instruct[15] => regged_instruct[15]~reg0.DATAIN
instruct[16] => regged_instruct[16]~reg0.DATAIN
instruct[17] => regged_instruct[17]~reg0.DATAIN
instruct[18] => regged_instruct[18]~reg0.DATAIN
instruct[19] => regged_instruct[19]~reg0.DATAIN
instruct[20] => regged_instruct[20]~reg0.DATAIN
instruct[21] => regged_instruct[21]~reg0.DATAIN
instruct[22] => regged_instruct[22]~reg0.DATAIN
instruct[23] => regged_instruct[23]~reg0.DATAIN
instruct[24] => regged_instruct[24]~reg0.DATAIN
instruct[25] => regged_instruct[25]~reg0.DATAIN
instruct[26] => op_code[0].DATAB
instruct[26] => regged_instruct[26]~reg0.DATAIN
instruct[27] => op_code[1].DATAB
instruct[27] => regged_instruct[27]~reg0.DATAIN
instruct[28] => op_code[2].DATAB
instruct[28] => regged_instruct[28]~reg0.DATAIN
instruct[29] => op_code[3].DATAB
instruct[29] => regged_instruct[29]~reg0.DATAIN
instruct[30] => op_code[4].DATAB
instruct[30] => regged_instruct[30]~reg0.DATAIN
instruct[31] => op_code[5].DATAB
instruct[31] => regged_instruct[31]~reg0.DATAIN
reg_1[0] => data_mem:data_mem_inst.data[0]
reg_1[1] => data_mem:data_mem_inst.data[1]
reg_1[2] => data_mem:data_mem_inst.data[2]
reg_1[3] => data_mem:data_mem_inst.data[3]
reg_1[4] => data_mem:data_mem_inst.data[4]
reg_1[5] => data_mem:data_mem_inst.data[5]
reg_1[6] => data_mem:data_mem_inst.data[6]
reg_1[7] => data_mem:data_mem_inst.data[7]
reg_1[8] => data_mem:data_mem_inst.data[8]
reg_1[9] => data_mem:data_mem_inst.data[9]
reg_1[10] => data_mem:data_mem_inst.data[10]
reg_1[11] => data_mem:data_mem_inst.data[11]
reg_1[12] => data_mem:data_mem_inst.data[12]
reg_1[13] => data_mem:data_mem_inst.data[13]
reg_1[14] => data_mem:data_mem_inst.data[14]
reg_1[15] => data_mem:data_mem_inst.data[15]
reg_1[16] => data_mem:data_mem_inst.data[16]
reg_1[17] => data_mem:data_mem_inst.data[17]
reg_1[18] => data_mem:data_mem_inst.data[18]
reg_1[19] => data_mem:data_mem_inst.data[19]
reg_1[20] => data_mem:data_mem_inst.data[20]
reg_1[21] => data_mem:data_mem_inst.data[21]
reg_1[22] => data_mem:data_mem_inst.data[22]
reg_1[23] => data_mem:data_mem_inst.data[23]
reg_1[24] => data_mem:data_mem_inst.data[24]
reg_1[25] => data_mem:data_mem_inst.data[25]
reg_1[26] => data_mem:data_mem_inst.data[26]
reg_1[27] => data_mem:data_mem_inst.data[27]
reg_1[28] => data_mem:data_mem_inst.data[28]
reg_1[29] => data_mem:data_mem_inst.data[29]
reg_1[30] => data_mem:data_mem_inst.data[30]
reg_1[31] => data_mem:data_mem_inst.data[31]
ALU_out_regged[0] <= ALU_out_regged[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[1] <= ALU_out_regged[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[2] <= ALU_out_regged[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[3] <= ALU_out_regged[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[4] <= ALU_out_regged[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[5] <= ALU_out_regged[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[6] <= ALU_out_regged[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[7] <= ALU_out_regged[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[8] <= ALU_out_regged[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[9] <= ALU_out_regged[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[10] <= ALU_out_regged[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[11] <= ALU_out_regged[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[12] <= ALU_out_regged[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[13] <= ALU_out_regged[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[14] <= ALU_out_regged[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[15] <= ALU_out_regged[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[16] <= ALU_out_regged[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[17] <= ALU_out_regged[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[18] <= ALU_out_regged[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[19] <= ALU_out_regged[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[20] <= ALU_out_regged[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[21] <= ALU_out_regged[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[22] <= ALU_out_regged[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[23] <= ALU_out_regged[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[24] <= ALU_out_regged[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[25] <= ALU_out_regged[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[26] <= ALU_out_regged[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[27] <= ALU_out_regged[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[28] <= ALU_out_regged[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[29] <= ALU_out_regged[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[30] <= ALU_out_regged[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[31] <= ALU_out_regged[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[0] <= data_mem:data_mem_inst.q[0]
mem_data_out[1] <= data_mem:data_mem_inst.q[1]
mem_data_out[2] <= data_mem:data_mem_inst.q[2]
mem_data_out[3] <= data_mem:data_mem_inst.q[3]
mem_data_out[4] <= data_mem:data_mem_inst.q[4]
mem_data_out[5] <= data_mem:data_mem_inst.q[5]
mem_data_out[6] <= data_mem:data_mem_inst.q[6]
mem_data_out[7] <= data_mem:data_mem_inst.q[7]
mem_data_out[8] <= data_mem:data_mem_inst.q[8]
mem_data_out[9] <= data_mem:data_mem_inst.q[9]
mem_data_out[10] <= data_mem:data_mem_inst.q[10]
mem_data_out[11] <= data_mem:data_mem_inst.q[11]
mem_data_out[12] <= data_mem:data_mem_inst.q[12]
mem_data_out[13] <= data_mem:data_mem_inst.q[13]
mem_data_out[14] <= data_mem:data_mem_inst.q[14]
mem_data_out[15] <= data_mem:data_mem_inst.q[15]
mem_data_out[16] <= data_mem:data_mem_inst.q[16]
mem_data_out[17] <= data_mem:data_mem_inst.q[17]
mem_data_out[18] <= data_mem:data_mem_inst.q[18]
mem_data_out[19] <= data_mem:data_mem_inst.q[19]
mem_data_out[20] <= data_mem:data_mem_inst.q[20]
mem_data_out[21] <= data_mem:data_mem_inst.q[21]
mem_data_out[22] <= data_mem:data_mem_inst.q[22]
mem_data_out[23] <= data_mem:data_mem_inst.q[23]
mem_data_out[24] <= data_mem:data_mem_inst.q[24]
mem_data_out[25] <= data_mem:data_mem_inst.q[25]
mem_data_out[26] <= data_mem:data_mem_inst.q[26]
mem_data_out[27] <= data_mem:data_mem_inst.q[27]
mem_data_out[28] <= data_mem:data_mem_inst.q[28]
mem_data_out[29] <= data_mem:data_mem_inst.q[29]
mem_data_out[30] <= data_mem:data_mem_inst.q[30]
mem_data_out[31] <= data_mem:data_mem_inst.q[31]
regged_instruct[0] <= regged_instruct[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[1] <= regged_instruct[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[2] <= regged_instruct[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[3] <= regged_instruct[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[4] <= regged_instruct[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[5] <= regged_instruct[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[6] <= regged_instruct[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[7] <= regged_instruct[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[8] <= regged_instruct[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[9] <= regged_instruct[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[10] <= regged_instruct[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[11] <= regged_instruct[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[12] <= regged_instruct[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[13] <= regged_instruct[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[14] <= regged_instruct[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[15] <= regged_instruct[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[16] <= regged_instruct[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[17] <= regged_instruct[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[18] <= regged_instruct[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[19] <= regged_instruct[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[20] <= regged_instruct[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[21] <= regged_instruct[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[22] <= regged_instruct[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[23] <= regged_instruct[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[24] <= regged_instruct[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[25] <= regged_instruct[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[26] <= regged_instruct[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[27] <= regged_instruct[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[28] <= regged_instruct[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[29] <= regged_instruct[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[30] <= regged_instruct[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[31] <= regged_instruct[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DLX_test|memory_stage:remember|data_mem:data_mem_inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|DLX_test|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component
wren_a => altsyncram_e8r3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e8r3:auto_generated.data_a[0]
data_a[1] => altsyncram_e8r3:auto_generated.data_a[1]
data_a[2] => altsyncram_e8r3:auto_generated.data_a[2]
data_a[3] => altsyncram_e8r3:auto_generated.data_a[3]
data_a[4] => altsyncram_e8r3:auto_generated.data_a[4]
data_a[5] => altsyncram_e8r3:auto_generated.data_a[5]
data_a[6] => altsyncram_e8r3:auto_generated.data_a[6]
data_a[7] => altsyncram_e8r3:auto_generated.data_a[7]
data_a[8] => altsyncram_e8r3:auto_generated.data_a[8]
data_a[9] => altsyncram_e8r3:auto_generated.data_a[9]
data_a[10] => altsyncram_e8r3:auto_generated.data_a[10]
data_a[11] => altsyncram_e8r3:auto_generated.data_a[11]
data_a[12] => altsyncram_e8r3:auto_generated.data_a[12]
data_a[13] => altsyncram_e8r3:auto_generated.data_a[13]
data_a[14] => altsyncram_e8r3:auto_generated.data_a[14]
data_a[15] => altsyncram_e8r3:auto_generated.data_a[15]
data_a[16] => altsyncram_e8r3:auto_generated.data_a[16]
data_a[17] => altsyncram_e8r3:auto_generated.data_a[17]
data_a[18] => altsyncram_e8r3:auto_generated.data_a[18]
data_a[19] => altsyncram_e8r3:auto_generated.data_a[19]
data_a[20] => altsyncram_e8r3:auto_generated.data_a[20]
data_a[21] => altsyncram_e8r3:auto_generated.data_a[21]
data_a[22] => altsyncram_e8r3:auto_generated.data_a[22]
data_a[23] => altsyncram_e8r3:auto_generated.data_a[23]
data_a[24] => altsyncram_e8r3:auto_generated.data_a[24]
data_a[25] => altsyncram_e8r3:auto_generated.data_a[25]
data_a[26] => altsyncram_e8r3:auto_generated.data_a[26]
data_a[27] => altsyncram_e8r3:auto_generated.data_a[27]
data_a[28] => altsyncram_e8r3:auto_generated.data_a[28]
data_a[29] => altsyncram_e8r3:auto_generated.data_a[29]
data_a[30] => altsyncram_e8r3:auto_generated.data_a[30]
data_a[31] => altsyncram_e8r3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_e8r3:auto_generated.address_a[0]
address_a[1] => altsyncram_e8r3:auto_generated.address_a[1]
address_a[2] => altsyncram_e8r3:auto_generated.address_a[2]
address_a[3] => altsyncram_e8r3:auto_generated.address_a[3]
address_a[4] => altsyncram_e8r3:auto_generated.address_a[4]
address_a[5] => altsyncram_e8r3:auto_generated.address_a[5]
address_a[6] => altsyncram_e8r3:auto_generated.address_a[6]
address_a[7] => altsyncram_e8r3:auto_generated.address_a[7]
address_a[8] => altsyncram_e8r3:auto_generated.address_a[8]
address_a[9] => altsyncram_e8r3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e8r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e8r3:auto_generated.q_a[0]
q_a[1] <= altsyncram_e8r3:auto_generated.q_a[1]
q_a[2] <= altsyncram_e8r3:auto_generated.q_a[2]
q_a[3] <= altsyncram_e8r3:auto_generated.q_a[3]
q_a[4] <= altsyncram_e8r3:auto_generated.q_a[4]
q_a[5] <= altsyncram_e8r3:auto_generated.q_a[5]
q_a[6] <= altsyncram_e8r3:auto_generated.q_a[6]
q_a[7] <= altsyncram_e8r3:auto_generated.q_a[7]
q_a[8] <= altsyncram_e8r3:auto_generated.q_a[8]
q_a[9] <= altsyncram_e8r3:auto_generated.q_a[9]
q_a[10] <= altsyncram_e8r3:auto_generated.q_a[10]
q_a[11] <= altsyncram_e8r3:auto_generated.q_a[11]
q_a[12] <= altsyncram_e8r3:auto_generated.q_a[12]
q_a[13] <= altsyncram_e8r3:auto_generated.q_a[13]
q_a[14] <= altsyncram_e8r3:auto_generated.q_a[14]
q_a[15] <= altsyncram_e8r3:auto_generated.q_a[15]
q_a[16] <= altsyncram_e8r3:auto_generated.q_a[16]
q_a[17] <= altsyncram_e8r3:auto_generated.q_a[17]
q_a[18] <= altsyncram_e8r3:auto_generated.q_a[18]
q_a[19] <= altsyncram_e8r3:auto_generated.q_a[19]
q_a[20] <= altsyncram_e8r3:auto_generated.q_a[20]
q_a[21] <= altsyncram_e8r3:auto_generated.q_a[21]
q_a[22] <= altsyncram_e8r3:auto_generated.q_a[22]
q_a[23] <= altsyncram_e8r3:auto_generated.q_a[23]
q_a[24] <= altsyncram_e8r3:auto_generated.q_a[24]
q_a[25] <= altsyncram_e8r3:auto_generated.q_a[25]
q_a[26] <= altsyncram_e8r3:auto_generated.q_a[26]
q_a[27] <= altsyncram_e8r3:auto_generated.q_a[27]
q_a[28] <= altsyncram_e8r3:auto_generated.q_a[28]
q_a[29] <= altsyncram_e8r3:auto_generated.q_a[29]
q_a[30] <= altsyncram_e8r3:auto_generated.q_a[30]
q_a[31] <= altsyncram_e8r3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DLX_test|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_e8r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DLX_test|write_back_stage:writer
clk => ~NO_FANOUT~
rst => op_code[5].OUTPUTSELECT
rst => op_code[4].OUTPUTSELECT
rst => op_code[3].OUTPUTSELECT
rst => op_code[2].OUTPUTSELECT
rst => op_code[1].OUTPUTSELECT
rst => op_code[0].OUTPUTSELECT
rst => reg_wr_en.IN1
ALU_out[0] => reg_wr_data.DATAA
ALU_out[1] => reg_wr_data.DATAA
ALU_out[2] => reg_wr_data.DATAA
ALU_out[3] => reg_wr_data.DATAA
ALU_out[4] => reg_wr_data.DATAA
ALU_out[5] => reg_wr_data.DATAA
ALU_out[6] => reg_wr_data.DATAA
ALU_out[7] => reg_wr_data.DATAA
ALU_out[8] => reg_wr_data.DATAA
ALU_out[9] => reg_wr_data.DATAA
ALU_out[10] => reg_wr_data.DATAA
ALU_out[11] => reg_wr_data.DATAA
ALU_out[12] => reg_wr_data.DATAA
ALU_out[13] => reg_wr_data.DATAA
ALU_out[14] => reg_wr_data.DATAA
ALU_out[15] => reg_wr_data.DATAA
ALU_out[16] => reg_wr_data.DATAA
ALU_out[17] => reg_wr_data.DATAA
ALU_out[18] => reg_wr_data.DATAA
ALU_out[19] => reg_wr_data.DATAA
ALU_out[20] => reg_wr_data.DATAA
ALU_out[21] => reg_wr_data.DATAA
ALU_out[22] => reg_wr_data.DATAA
ALU_out[23] => reg_wr_data.DATAA
ALU_out[24] => reg_wr_data.DATAA
ALU_out[25] => reg_wr_data.DATAA
ALU_out[26] => reg_wr_data.DATAA
ALU_out[27] => reg_wr_data.DATAA
ALU_out[28] => reg_wr_data.DATAA
ALU_out[29] => reg_wr_data.DATAA
ALU_out[30] => reg_wr_data.DATAA
ALU_out[31] => reg_wr_data.DATAA
mem_data_out[0] => reg_wr_data.DATAB
mem_data_out[1] => reg_wr_data.DATAB
mem_data_out[2] => reg_wr_data.DATAB
mem_data_out[3] => reg_wr_data.DATAB
mem_data_out[4] => reg_wr_data.DATAB
mem_data_out[5] => reg_wr_data.DATAB
mem_data_out[6] => reg_wr_data.DATAB
mem_data_out[7] => reg_wr_data.DATAB
mem_data_out[8] => reg_wr_data.DATAB
mem_data_out[9] => reg_wr_data.DATAB
mem_data_out[10] => reg_wr_data.DATAB
mem_data_out[11] => reg_wr_data.DATAB
mem_data_out[12] => reg_wr_data.DATAB
mem_data_out[13] => reg_wr_data.DATAB
mem_data_out[14] => reg_wr_data.DATAB
mem_data_out[15] => reg_wr_data.DATAB
mem_data_out[16] => reg_wr_data.DATAB
mem_data_out[17] => reg_wr_data.DATAB
mem_data_out[18] => reg_wr_data.DATAB
mem_data_out[19] => reg_wr_data.DATAB
mem_data_out[20] => reg_wr_data.DATAB
mem_data_out[21] => reg_wr_data.DATAB
mem_data_out[22] => reg_wr_data.DATAB
mem_data_out[23] => reg_wr_data.DATAB
mem_data_out[24] => reg_wr_data.DATAB
mem_data_out[25] => reg_wr_data.DATAB
mem_data_out[26] => reg_wr_data.DATAB
mem_data_out[27] => reg_wr_data.DATAB
mem_data_out[28] => reg_wr_data.DATAB
mem_data_out[29] => reg_wr_data.DATAB
mem_data_out[30] => reg_wr_data.DATAB
mem_data_out[31] => reg_wr_data.DATAB
instruct[0] => ~NO_FANOUT~
instruct[1] => ~NO_FANOUT~
instruct[2] => ~NO_FANOUT~
instruct[3] => ~NO_FANOUT~
instruct[4] => ~NO_FANOUT~
instruct[5] => ~NO_FANOUT~
instruct[6] => ~NO_FANOUT~
instruct[7] => ~NO_FANOUT~
instruct[8] => ~NO_FANOUT~
instruct[9] => ~NO_FANOUT~
instruct[10] => ~NO_FANOUT~
instruct[11] => ~NO_FANOUT~
instruct[12] => ~NO_FANOUT~
instruct[13] => ~NO_FANOUT~
instruct[14] => ~NO_FANOUT~
instruct[15] => ~NO_FANOUT~
instruct[16] => ~NO_FANOUT~
instruct[17] => ~NO_FANOUT~
instruct[18] => ~NO_FANOUT~
instruct[19] => ~NO_FANOUT~
instruct[20] => ~NO_FANOUT~
instruct[21] => reg_wr_address.DATAA
instruct[22] => reg_wr_address.DATAA
instruct[23] => reg_wr_address.DATAA
instruct[24] => reg_wr_address.DATAA
instruct[25] => reg_wr_address.DATAA
instruct[26] => op_code[0].DATAB
instruct[27] => op_code[1].DATAB
instruct[28] => op_code[2].DATAB
instruct[29] => op_code[3].DATAB
instruct[30] => op_code[4].DATAB
instruct[31] => op_code[5].DATAB
reg_wr_address[0] <= reg_wr_address.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_address[1] <= reg_wr_address.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_address[2] <= reg_wr_address.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_address[3] <= reg_wr_address.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_address[4] <= reg_wr_address.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[0] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[1] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[2] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[3] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[4] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[5] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[6] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[7] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[8] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[9] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[10] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[11] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[12] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[13] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[14] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[15] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[16] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[17] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[18] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[19] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[20] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[21] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[22] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[23] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[24] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[25] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[26] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[27] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[28] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[29] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[30] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[31] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_en <= reg_wr_en.DB_MAX_OUTPUT_PORT_TYPE


