/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.11
Build    : 0.9.0
Hash     : 3b11cf5
Date     : Nov 17 2023
Type     : Engineering
Log Time   : Fri Nov 17 10:14:14 2023 GMT
#Timing report of worst 10 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 4

#Path 1
Startpoint: dataa[2].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[2].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[2].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (OPIN:84274 side: (TOP,) (5,8))                                                                                                                                                           0.000     1.894
| (CHANX:106357 L1 length:1 (5,8)->(5,8))                                                                                                                                                   0.061     1.955
| (CHANY:109583 L4 length:4 (4,8)->(4,5))                                                                                                                                                   0.119     2.074
| (CHANX:103347 L1 length:1 (4,4)->(4,4))                                                                                                                                                   0.061     2.135
| (CHANY:108912 L1 length:1 (3,5)->(3,5))                                                                                                                                                   0.061     2.196
| (CHANX:104140 L4 length:4 (4,5)->(7,5))                                                                                                                                                   0.119     2.315
| (IPIN:53431 side: (TOP,) (4,5))                                                                                                                                                           0.101     2.416
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.416
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[2] (RS_DSP_MULT at (4,5))                       0.000     2.416
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.515
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[2] (RS_DSP_MULT at (4,5))                       0.000     3.515
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.515
| (OPIN:53355 side: (TOP,) (4,5))                                                                                                                                                           0.000     3.515
| (CHANX:103911 L4 length:4 (4,5)->(1,5))                                                                                                                                                   0.119     3.634
| (CHANY:107760 L1 length:1 (1,6)->(1,6))                                                                                                                                                   0.061     3.695
| (CHANX:104531 L1 length:1 (1,6)->(1,6))                                                                                                                                                   0.061     3.756
| (CHANY:107216 L1 length:1 (0,7)->(0,7))                                                                                                                                                   0.061     3.817
| (CHANX:105420 L4 length:2 (1,7)->(2,7))                                                                                                                                                   0.119     3.935
| (CHANY:108498 L1 length:1 (2,8)->(2,8))                                                                                                                                                   0.061     3.996
| (CHANX:106165 L1 length:1 (2,8)->(2,8))                                                                                                                                                   0.061     4.057
| (IPIN:75810 side: (TOP,) (2,8))                                                                                                                                                           0.101     4.158
| (intra 'io' routing)                                                                                                                                                                      0.733     4.891
out:dataout[2].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.891
data arrival time                                                                                                                                                                                     4.891

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.891
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.891


#Path 2
Startpoint: dataa[2].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[4].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[2].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (OPIN:84274 side: (TOP,) (5,8))                                                                                                                                                           0.000     1.894
| (CHANX:106357 L1 length:1 (5,8)->(5,8))                                                                                                                                                   0.061     1.955
| (CHANY:109583 L4 length:4 (4,8)->(4,5))                                                                                                                                                   0.119     2.074
| (CHANX:103347 L1 length:1 (4,4)->(4,4))                                                                                                                                                   0.061     2.135
| (CHANY:108912 L1 length:1 (3,5)->(3,5))                                                                                                                                                   0.061     2.196
| (CHANX:104140 L4 length:4 (4,5)->(7,5))                                                                                                                                                   0.119     2.315
| (IPIN:53431 side: (TOP,) (4,5))                                                                                                                                                           0.101     2.416
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.416
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[2] (RS_DSP_MULT at (4,5))                       0.000     2.416
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.515
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[4] (RS_DSP_MULT at (4,5))                       0.000     3.515
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.515
| (OPIN:53357 side: (TOP,) (4,5))                                                                                                                                                           0.000     3.515
| (CHANX:104089 L1 length:1 (4,5)->(4,5))                                                                                                                                                   0.061     3.576
| (CHANY:108982 L1 length:1 (3,6)->(3,6))                                                                                                                                                   0.061     3.637
| (CHANX:104761 L1 length:1 (3,6)->(3,6))                                                                                                                                                   0.061     3.698
| (CHANY:108438 L1 length:1 (2,7)->(2,7))                                                                                                                                                   0.061     3.759
| (CHANX:105433 L1 length:1 (2,7)->(2,7))                                                                                                                                                   0.061     3.820
| (CHANY:107894 L1 length:1 (1,8)->(1,8))                                                                                                                                                   0.061     3.880
| (CHANX:106214 L4 length:4 (2,8)->(5,8))                                                                                                                                                   0.119     3.999
| (IPIN:75812 side: (TOP,) (2,8))                                                                                                                                                           0.101     4.100
| (intra 'io' routing)                                                                                                                                                                      0.733     4.833
out:dataout[4].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.833
data arrival time                                                                                                                                                                                     4.833

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.833
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.833


#Path 3
Startpoint: dataa[2].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[1].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[2].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (OPIN:84274 side: (TOP,) (5,8))                                                                                                                                                           0.000     1.894
| (CHANX:106357 L1 length:1 (5,8)->(5,8))                                                                                                                                                   0.061     1.955
| (CHANY:109583 L4 length:4 (4,8)->(4,5))                                                                                                                                                   0.119     2.074
| (CHANX:103347 L1 length:1 (4,4)->(4,4))                                                                                                                                                   0.061     2.135
| (CHANY:108912 L1 length:1 (3,5)->(3,5))                                                                                                                                                   0.061     2.196
| (CHANX:104140 L4 length:4 (4,5)->(7,5))                                                                                                                                                   0.119     2.315
| (IPIN:53431 side: (TOP,) (4,5))                                                                                                                                                           0.101     2.416
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.416
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[2] (RS_DSP_MULT at (4,5))                       0.000     2.416
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.515
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[1] (RS_DSP_MULT at (4,5))                       0.000     3.515
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.515
| (OPIN:53354 side: (TOP,) (4,5))                                                                                                                                                           0.000     3.515
| (CHANX:103839 L4 length:4 (4,5)->(1,5))                                                                                                                                                   0.119     3.634
| (CHANY:107707 L1 length:1 (1,5)->(1,5))                                                                                                                                                   0.061     3.695
| (CHANX:103228 L1 length:1 (2,4)->(2,4))                                                                                                                                                   0.061     3.756
| (CHANY:108356 L4 length:4 (2,5)->(2,8))                                                                                                                                                   0.119     3.874
| (CHANY:108496 L1 length:1 (2,8)->(2,8))                                                                                                                                                   0.061     3.935
| (CHANX:106163 L1 length:1 (2,8)->(2,8))                                                                                                                                                   0.061     3.996
| (IPIN:75809 side: (TOP,) (2,8))                                                                                                                                                           0.101     4.097
| (intra 'io' routing)                                                                                                                                                                      0.733     4.830
out:dataout[1].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.830
data arrival time                                                                                                                                                                                     4.830

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.830
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.830


#Path 4
Startpoint: dataa[2].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[3].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[2].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (OPIN:84274 side: (TOP,) (5,8))                                                                                                                                                           0.000     1.894
| (CHANX:106357 L1 length:1 (5,8)->(5,8))                                                                                                                                                   0.061     1.955
| (CHANY:109583 L4 length:4 (4,8)->(4,5))                                                                                                                                                   0.119     2.074
| (CHANX:103347 L1 length:1 (4,4)->(4,4))                                                                                                                                                   0.061     2.135
| (CHANY:108912 L1 length:1 (3,5)->(3,5))                                                                                                                                                   0.061     2.196
| (CHANX:104140 L4 length:4 (4,5)->(7,5))                                                                                                                                                   0.119     2.315
| (IPIN:53431 side: (TOP,) (4,5))                                                                                                                                                           0.101     2.416
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.416
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[2] (RS_DSP_MULT at (4,5))                       0.000     2.416
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.515
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[3] (RS_DSP_MULT at (4,5))                       0.000     3.515
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.515
| (OPIN:53356 side: (TOP,) (4,5))                                                                                                                                                           0.000     3.515
| (CHANX:103855 L4 length:4 (4,5)->(1,5))                                                                                                                                                   0.119     3.634
| (CHANY:108325 L1 length:1 (2,5)->(2,5))                                                                                                                                                   0.061     3.695
| (CHANX:103139 L4 length:2 (2,4)->(1,4))                                                                                                                                                   0.119     3.813
| (CHANY:107732 L4 length:4 (1,5)->(1,8))                                                                                                                                                   0.119     3.932
| (CHANX:106166 L1 length:1 (2,8)->(2,8))                                                                                                                                                   0.061     3.993
| (IPIN:75811 side: (TOP,) (2,8))                                                                                                                                                           0.101     4.094
| (intra 'io' routing)                                                                                                                                                                      0.733     4.827
out:dataout[3].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.827
data arrival time                                                                                                                                                                                     4.827

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.827
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.827


#Path 5
Startpoint: dataa[2].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[7].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[2].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (OPIN:84274 side: (TOP,) (5,8))                                                                                                                                                           0.000     1.894
| (CHANX:106357 L1 length:1 (5,8)->(5,8))                                                                                                                                                   0.061     1.955
| (CHANY:109583 L4 length:4 (4,8)->(4,5))                                                                                                                                                   0.119     2.074
| (CHANX:103347 L1 length:1 (4,4)->(4,4))                                                                                                                                                   0.061     2.135
| (CHANY:108912 L1 length:1 (3,5)->(3,5))                                                                                                                                                   0.061     2.196
| (CHANX:104140 L4 length:4 (4,5)->(7,5))                                                                                                                                                   0.119     2.315
| (IPIN:53431 side: (TOP,) (4,5))                                                                                                                                                           0.101     2.416
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.416
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[2] (RS_DSP_MULT at (4,5))                       0.000     2.416
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.515
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[7] (RS_DSP_MULT at (4,5))                       0.000     3.515
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.515
| (OPIN:53360 side: (TOP,) (4,5))                                                                                                                                                           0.000     3.515
| (CHANX:103887 L4 length:4 (4,5)->(1,5))                                                                                                                                                   0.119     3.634
| (CHANY:108412 L4 length:3 (2,6)->(2,8))                                                                                                                                                   0.119     3.753
| (CHANY:108468 L4 length:2 (2,7)->(2,8))                                                                                                                                                   0.119     3.871
| (CHANY:108508 L1 length:1 (2,8)->(2,8))                                                                                                                                                   0.061     3.932
| (CHANX:106175 L1 length:1 (2,8)->(2,8))                                                                                                                                                   0.061     3.993
| (IPIN:75815 side: (TOP,) (2,8))                                                                                                                                                           0.101     4.094
| (intra 'io' routing)                                                                                                                                                                      0.733     4.827
out:dataout[7].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.827
data arrival time                                                                                                                                                                                     4.827

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.827
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.827


#Path 6
Startpoint: dataa[2].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[9].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[2].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (OPIN:84274 side: (TOP,) (5,8))                                                                                                                                                           0.000     1.894
| (CHANX:106357 L1 length:1 (5,8)->(5,8))                                                                                                                                                   0.061     1.955
| (CHANY:109583 L4 length:4 (4,8)->(4,5))                                                                                                                                                   0.119     2.074
| (CHANX:103347 L1 length:1 (4,4)->(4,4))                                                                                                                                                   0.061     2.135
| (CHANY:108912 L1 length:1 (3,5)->(3,5))                                                                                                                                                   0.061     2.196
| (CHANX:104140 L4 length:4 (4,5)->(7,5))                                                                                                                                                   0.119     2.315
| (IPIN:53431 side: (TOP,) (4,5))                                                                                                                                                           0.101     2.416
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.416
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[2] (RS_DSP_MULT at (4,5))                       0.000     2.416
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.515
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[9] (RS_DSP_MULT at (4,5))                       0.000     3.515
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.515
| (OPIN:53362 side: (TOP,) (4,5))                                                                                                                                                           0.000     3.515
| (CHANX:104098 L1 length:1 (4,5)->(4,5))                                                                                                                                                   0.061     3.576
| (CHANY:109630 L4 length:3 (4,6)->(4,8))                                                                                                                                                   0.119     3.695
| (CHANX:104607 L4 length:4 (4,6)->(1,6))                                                                                                                                                   0.119     3.813
| (CHANY:107858 L4 length:2 (1,7)->(1,8))                                                                                                                                                   0.119     3.932
| (CHANX:106178 L1 length:1 (2,8)->(2,8))                                                                                                                                                   0.061     3.993
| (IPIN:75817 side: (TOP,) (2,8))                                                                                                                                                           0.101     4.094
| (intra 'io' routing)                                                                                                                                                                      0.733     4.827
out:dataout[9].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.827
data arrival time                                                                                                                                                                                     4.827

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.827
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.827


#Path 7
Startpoint: dataa[2].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[5].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[2].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (OPIN:84274 side: (TOP,) (5,8))                                                                                                                                                           0.000     1.894
| (CHANX:106357 L1 length:1 (5,8)->(5,8))                                                                                                                                                   0.061     1.955
| (CHANY:109583 L4 length:4 (4,8)->(4,5))                                                                                                                                                   0.119     2.074
| (CHANX:103347 L1 length:1 (4,4)->(4,4))                                                                                                                                                   0.061     2.135
| (CHANY:108912 L1 length:1 (3,5)->(3,5))                                                                                                                                                   0.061     2.196
| (CHANX:104140 L4 length:4 (4,5)->(7,5))                                                                                                                                                   0.119     2.315
| (IPIN:53431 side: (TOP,) (4,5))                                                                                                                                                           0.101     2.416
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.416
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[2] (RS_DSP_MULT at (4,5))                       0.000     2.416
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.515
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[5] (RS_DSP_MULT at (4,5))                       0.000     3.515
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.515
| (OPIN:53358 side: (TOP,) (4,5))                                                                                                                                                           0.000     3.515
| (CHANX:104122 L4 length:4 (4,5)->(7,5))                                                                                                                                                   0.119     3.634
| (CHANY:110834 L4 length:3 (6,6)->(6,8))                                                                                                                                                   0.119     3.753
| (CHANX:106271 L4 length:4 (6,8)->(3,8))                                                                                                                                                   0.119     3.871
| (CHANX:106093 L4 length:3 (3,8)->(1,8))                                                                                                                                                   0.119     3.990
| (IPIN:75813 side: (TOP,) (2,8))                                                                                                                                                           0.101     4.091
| (intra 'io' routing)                                                                                                                                                                      0.733     4.824
out:dataout[5].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.824
data arrival time                                                                                                                                                                                     4.824

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.824
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.824


#Path 8
Startpoint: dataa[2].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[8].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[2].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (OPIN:84274 side: (TOP,) (5,8))                                                                                                                                                           0.000     1.894
| (CHANX:106357 L1 length:1 (5,8)->(5,8))                                                                                                                                                   0.061     1.955
| (CHANY:109583 L4 length:4 (4,8)->(4,5))                                                                                                                                                   0.119     2.074
| (CHANX:103347 L1 length:1 (4,4)->(4,4))                                                                                                                                                   0.061     2.135
| (CHANY:108912 L1 length:1 (3,5)->(3,5))                                                                                                                                                   0.061     2.196
| (CHANX:104140 L4 length:4 (4,5)->(7,5))                                                                                                                                                   0.119     2.315
| (IPIN:53431 side: (TOP,) (4,5))                                                                                                                                                           0.101     2.416
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.416
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[2] (RS_DSP_MULT at (4,5))                       0.000     2.416
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.515
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[8] (RS_DSP_MULT at (4,5))                       0.000     3.515
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.515
| (OPIN:53361 side: (TOP,) (4,5))                                                                                                                                                           0.000     3.515
| (CHANX:103831 L4 length:4 (4,5)->(1,5))                                                                                                                                                   0.119     3.634
| (CHANY:107701 L1 length:1 (1,5)->(1,5))                                                                                                                                                   0.061     3.695
| (CHANX:103222 L1 length:1 (2,4)->(2,4))                                                                                                                                                   0.061     3.756
| (CHANY:108362 L4 length:4 (2,5)->(2,8))                                                                                                                                                   0.119     3.874
| (CHANX:106177 L1 length:1 (2,8)->(2,8))                                                                                                                                                   0.061     3.935
| (IPIN:75816 side: (TOP,) (2,8))                                                                                                                                                           0.101     4.036
| (intra 'io' routing)                                                                                                                                                                      0.733     4.769
out:dataout[8].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.769
data arrival time                                                                                                                                                                                     4.769

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.769
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.769


#Path 9
Startpoint: dataa[2].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[0].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[2].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (OPIN:84274 side: (TOP,) (5,8))                                                                                                                                                           0.000     1.894
| (CHANX:106357 L1 length:1 (5,8)->(5,8))                                                                                                                                                   0.061     1.955
| (CHANY:109583 L4 length:4 (4,8)->(4,5))                                                                                                                                                   0.119     2.074
| (CHANX:103347 L1 length:1 (4,4)->(4,4))                                                                                                                                                   0.061     2.135
| (CHANY:108912 L1 length:1 (3,5)->(3,5))                                                                                                                                                   0.061     2.196
| (CHANX:104140 L4 length:4 (4,5)->(7,5))                                                                                                                                                   0.119     2.315
| (IPIN:53431 side: (TOP,) (4,5))                                                                                                                                                           0.101     2.416
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.416
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[2] (RS_DSP_MULT at (4,5))                       0.000     2.416
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.515
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[0] (RS_DSP_MULT at (4,5))                       0.000     3.515
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.515
| (OPIN:53353 side: (TOP,) (4,5))                                                                                                                                                           0.000     3.515
| (CHANX:103895 L4 length:4 (4,5)->(1,5))                                                                                                                                                   0.119     3.634
| (CHANX:103899 L4 length:2 (2,5)->(1,5))                                                                                                                                                   0.119     3.753
| (CHANY:107814 L4 length:3 (1,6)->(1,8))                                                                                                                                                   0.119     3.871
| (CHANX:106160 L1 length:1 (2,8)->(2,8))                                                                                                                                                   0.061     3.932
| (IPIN:75808 side: (TOP,) (2,8))                                                                                                                                                           0.101     4.033
| (intra 'io' routing)                                                                                                                                                                      0.733     4.766
out:dataout[0].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.766
data arrival time                                                                                                                                                                                     4.766

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.766
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.766


#Path 10
Startpoint: dataa[2].inpad[0] (.input at (5,8) clocked by clk)
Endpoint  : out:dataout[6].outpad[0] (.output at (2,8) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        1.000     1.000
dataa[2].inpad[0] (.input at (5,8))                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                      0.894     1.894
| (OPIN:84274 side: (TOP,) (5,8))                                                                                                                                                           0.000     1.894
| (CHANX:106357 L1 length:1 (5,8)->(5,8))                                                                                                                                                   0.061     1.955
| (CHANY:109583 L4 length:4 (4,8)->(4,5))                                                                                                                                                   0.119     2.074
| (CHANX:103347 L1 length:1 (4,4)->(4,4))                                                                                                                                                   0.061     2.135
| (CHANY:108912 L1 length:1 (3,5)->(3,5))                                                                                                                                                   0.061     2.196
| (CHANX:104140 L4 length:4 (4,5)->(7,5))                                                                                                                                                   0.119     2.315
| (IPIN:53431 side: (TOP,) (4,5))                                                                                                                                                           0.101     2.416
| (intra 'dsp' routing)                                                                                                                                                                     0.000     2.416
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].a[2] (RS_DSP_MULT at (4,5))                       0.000     2.416
| (primitive 'RS_DSP_MULT' combinational delay)                                                                                                                                             1.099     3.515
$techmap3$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12$1.Y[36].z[6] (RS_DSP_MULT at (4,5))                       0.000     3.515
| (intra 'dsp' routing)                                                                                                                                                                     0.000     3.515
| (OPIN:53359 side: (TOP,) (4,5))                                                                                                                                                           0.000     3.515
| (CHANX:104092 L1 length:1 (4,5)->(4,5))                                                                                                                                                   0.061     3.576
| (CHANY:109636 L4 length:3 (4,6)->(4,8))                                                                                                                                                   0.119     3.695
| (CHANX:106127 L4 length:4 (4,8)->(1,8))                                                                                                                                                   0.119     3.813
| (IPIN:75814 side: (TOP,) (2,8))                                                                                                                                                           0.101     3.914
| (intra 'io' routing)                                                                                                                                                                      0.733     4.647
out:dataout[6].outpad[0] (.output at (2,8))                                                                                                                                                 0.000     4.647
data arrival time                                                                                                                                                                                     4.647

clock clk (rise edge)                                                                                                                                                                       5.000     5.000
clock source latency                                                                                                                                                                        0.000     5.000
clock uncertainty                                                                                                                                                                           0.000     5.000
output external delay                                                                                                                                                                      -1.000     4.000
data required time                                                                                                                                                                                    4.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    4.000
data arrival time                                                                                                                                                                                    -4.647
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -0.647


#End of timing report
