

================================================================
== Vitis HLS Report for 'lzBooster_255_16384_64_Pipeline_lz_booster'
================================================================
* Date:           Tue Oct 28 22:02:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  6.945 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_booster  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%skip_len = alloca i32 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:568]   --->   Operation 7 'alloca' 'skip_len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%match_ch = alloca i32 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:584]   --->   Operation 8 'alloca' 'match_ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outValue_04 = alloca i32 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:563]   --->   Operation 10 'alloca' 'outValue_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%matchFlag = alloca i32 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:565]   --->   Operation 11 'alloca' 'matchFlag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%match_len = alloca i32 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:562]   --->   Operation 12 'alloca' 'match_len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%match_loc = alloca i32 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:561]   --->   Operation 13 'alloca' 'match_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 17 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%local_mem = alloca i64 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:560]   --->   Operation 18 'alloca' 'local_mem' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 19 [1/1] (1.70ns)   --->   "%store_ln561 = store i32 0, i32 %match_loc" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:561]   --->   Operation 19 'store' 'store_ln561' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 20 [1/1] (1.70ns)   --->   "%store_ln562 = store i32 0, i32 %match_len" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:562]   --->   Operation 20 'store' 'store_ln562' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%store_ln565 = store i1 0, i1 %matchFlag" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:565]   --->   Operation 21 'store' 'store_ln565' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln572 = store i32 0, i32 %i" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572]   --->   Operation 22 'store' 'store_ln572' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.82ns)   --->   "%store_ln568 = store i16 0, i16 %skip_len" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:568]   --->   Operation 23 'store' 'store_ln568' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln572 = br void %for.body" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572]   --->   Operation 24 'br' 'br_ln572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_4 = load i32 %i" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572]   --->   Operation 25 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%icmp_ln572 = icmp_eq  i32 %i_4, i32 %sub_read" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572]   --->   Operation 26 'icmp' 'icmp_ln572' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.55ns)   --->   "%i_5 = add i32 %i_4, i32 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572]   --->   Operation 27 'add' 'i_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln572 = br i1 %icmp_ln572, void %for.body.split, void %for.end.loopexit.exitStub" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572]   --->   Operation 28 'br' 'br_ln572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln572 = store i32 %i_5, i32 %i" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572]   --->   Operation 29 'store' 'store_ln572' <Predicate = (!icmp_ln572)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.80>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln572_1 = trunc i32 %i_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572]   --->   Operation 30 'trunc' 'trunc_ln572_1' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] ( I:3.54ns O:3.54ns )   --->   "%outValue_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bestMatchStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:575]   --->   Operation 31 'read' 'outValue_6' <Predicate = (!icmp_ln572)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tCh = trunc i32 %outValue_6" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:576]   --->   Operation 32 'trunc' 'tCh' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tLen = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %outValue_6, i32 8" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:577]   --->   Operation 33 'partselect' 'tLen' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tOffset = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %outValue_6, i32 16" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:578]   --->   Operation 34 'partselect' 'tOffset' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %outValue_6, i32 30, i32 31" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:579]   --->   Operation 35 'partselect' 'tmp' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.56ns)   --->   "%boostFlag = icmp_eq  i2 %tmp, i2 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:579]   --->   Operation 36 'icmp' 'boostFlag' <Predicate = (!icmp_ln572)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln585 = zext i14 %trunc_ln572_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:585]   --->   Operation 37 'zext' 'zext_ln585' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%local_mem_addr = getelementptr i8 %local_mem, i64 0, i64 %zext_ln585" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:585]   --->   Operation 38 'getelementptr' 'local_mem_addr' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln585 = store i8 %tCh, i14 %local_mem_addr" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:585]   --->   Operation 39 'store' 'store_ln585' <Predicate = (!icmp_ln572)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 3 <SV = 2> <Delay = 6.94>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%skip_len_4 = load i16 %skip_len" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:589]   --->   Operation 40 'load' 'skip_len_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%match_len_9 = load i32 %match_len" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:591]   --->   Operation 41 'load' 'match_len_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%match_loc_3 = load i32 %match_loc" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572]   --->   Operation 42 'load' 'match_loc_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln572 = trunc i32 %match_loc_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572]   --->   Operation 43 'trunc' 'trunc_ln572' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln573 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:573]   --->   Operation 44 'specpipeline' 'specpipeline_ln573' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln572 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572]   --->   Operation 45 'specloopname' 'specloopname_ln572' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.07ns)   --->   "%icmp_ln588 = icmp_eq  i16 %skip_len_4, i16 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:588]   --->   Operation 46 'icmp' 'icmp_ln588' <Predicate = (!icmp_ln572)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln588 = br i1 %icmp_ln588, void %if.then15, void %if.else16" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:588]   --->   Operation 47 'br' 'br_ln588' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.07ns)   --->   "%skip_len_5 = add i16 %skip_len_4, i16 65535" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:589]   --->   Operation 48 'add' 'skip_len_5' <Predicate = (!icmp_ln572 & !icmp_ln588)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln612 = zext i14 %trunc_ln572" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612]   --->   Operation 49 'zext' 'zext_ln612' <Predicate = (!icmp_ln572 & !icmp_ln588)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%local_mem_addr_1 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln612" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612]   --->   Operation 50 'getelementptr' 'local_mem_addr_1' <Predicate = (!icmp_ln572 & !icmp_ln588)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%local_mem_load = load i14 %local_mem_addr_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612]   --->   Operation 51 'load' 'local_mem_load' <Predicate = (!icmp_ln572 & !icmp_ln588)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 52 [1/1] (1.82ns)   --->   "%store_ln568 = store i16 %skip_len_5, i16 %skip_len" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:568]   --->   Operation 52 'store' 'store_ln568' <Predicate = (!icmp_ln572 & !icmp_ln588)> <Delay = 1.82>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%match_ch_load = load i8 %match_ch" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590]   --->   Operation 53 'load' 'match_ch_load' <Predicate = (!icmp_ln572 & icmp_ln588)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%matchFlag_load = load i1 %matchFlag" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590]   --->   Operation 54 'load' 'matchFlag_load' <Predicate = (!icmp_ln572 & icmp_ln588)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.55ns)   --->   "%icmp_ln590 = icmp_ult  i32 %match_len_9, i32 255" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590]   --->   Operation 55 'icmp' 'icmp_ln590' <Predicate = (!icmp_ln572 & icmp_ln588)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.91ns)   --->   "%icmp_ln590_1 = icmp_eq  i8 %tCh, i8 %match_ch_load" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590]   --->   Operation 56 'icmp' 'icmp_ln590_1' <Predicate = (!icmp_ln572 & icmp_ln588)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_1)   --->   "%and_ln590 = and i1 %icmp_ln590_1, i1 %icmp_ln590" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590]   --->   Operation 57 'and' 'and_ln590' <Predicate = (!icmp_ln572 & icmp_ln588)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln590_1 = and i1 %and_ln590, i1 %matchFlag_load" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590]   --->   Operation 58 'and' 'and_ln590_1' <Predicate = (!icmp_ln572 & icmp_ln588)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln590 = br i1 %and_ln590_1, void %if.else26, void %if.then22" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590]   --->   Operation 59 'br' 'br_ln590' <Predicate = (!icmp_ln572 & icmp_ln588)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln596 = zext i16 %tOffset" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:596]   --->   Operation 60 'zext' 'zext_ln596' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.55ns)   --->   "%match_loc_5 = sub i32 %i_4, i32 %zext_ln596" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:596]   --->   Operation 61 'sub' 'match_loc_5' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln561_1 = trunc i32 %match_loc_5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:561]   --->   Operation 62 'trunc' 'trunc_ln561_1' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.55ns)   --->   "%outFlag = icmp_ne  i32 %i_4, i32 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:597]   --->   Operation 63 'icmp' 'outFlag' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.91ns)   --->   "%icmp_ln600 = icmp_eq  i8 %tLen, i8 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:600]   --->   Operation 64 'icmp' 'icmp_ln600' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln612_2 = zext i14 %trunc_ln561_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612]   --->   Operation 65 'zext' 'zext_ln612_2' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%local_mem_addr_3 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln612_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612]   --->   Operation 66 'getelementptr' 'local_mem_addr_3' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%nextMatchCh = load i14 %local_mem_addr_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612]   --->   Operation 67 'load' 'nextMatchCh' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln600 = br i1 %icmp_ln600, void %if.then33, void %if.end43" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:600]   --->   Operation 68 'br' 'br_ln600' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.91ns)   --->   "%skip_len_6 = add i8 %tLen, i8 255" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:606]   --->   Operation 69 'add' 'skip_len_6' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & !icmp_ln600 & !boostFlag)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.24ns)   --->   "%skip_len_7 = select i1 %boostFlag, i8 0, i8 %skip_len_6" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:601]   --->   Operation 70 'select' 'skip_len_7' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & !icmp_ln600)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln565 = zext i8 %skip_len_7" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:565]   --->   Operation 71 'zext' 'zext_ln565' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & !icmp_ln600)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln613 = br i1 %outFlag, void %if.then33.for.inc_crit_edge, void %if.then47" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 72 'br' 'br_ln613' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & !icmp_ln600)> <Delay = 1.58>
ST_3 : Operation 73 [1/1] (1.70ns)   --->   "%store_ln561 = store i32 %match_loc_5, i32 %match_loc" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:561]   --->   Operation 73 'store' 'store_ln561' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & !icmp_ln600 & !outFlag)> <Delay = 1.70>
ST_3 : Operation 74 [1/1] (1.70ns)   --->   "%store_ln562 = store i32 1, i32 %match_len" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:562]   --->   Operation 74 'store' 'store_ln562' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & !icmp_ln600 & !outFlag)> <Delay = 1.70>
ST_3 : Operation 75 [1/1] (1.82ns)   --->   "%store_ln565 = store i1 %boostFlag, i1 %matchFlag" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:565]   --->   Operation 75 'store' 'store_ln565' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & !icmp_ln600 & !outFlag)> <Delay = 1.82>
ST_3 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln563 = store i32 %outValue_6, i32 %outValue_04" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:563]   --->   Operation 76 'store' 'store_ln563' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & !icmp_ln600 & !outFlag)> <Delay = 1.58>
ST_3 : Operation 77 [1/1] (1.82ns)   --->   "%store_ln568 = store i16 %zext_ln565, i16 %skip_len" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:568]   --->   Operation 77 'store' 'store_ln568' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & !icmp_ln600 & !outFlag)> <Delay = 1.82>
ST_3 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln613 = br i1 %outFlag, void %if.end43.for.inc_crit_edge, void %if.then47" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 78 'br' 'br_ln613' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & icmp_ln600)> <Delay = 1.58>
ST_3 : Operation 79 [1/1] (1.70ns)   --->   "%store_ln561 = store i32 %match_loc_5, i32 %match_loc" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:561]   --->   Operation 79 'store' 'store_ln561' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & icmp_ln600 & !outFlag)> <Delay = 1.70>
ST_3 : Operation 80 [1/1] (1.70ns)   --->   "%store_ln562 = store i32 1, i32 %match_len" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:562]   --->   Operation 80 'store' 'store_ln562' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & icmp_ln600 & !outFlag)> <Delay = 1.70>
ST_3 : Operation 81 [1/1] (1.82ns)   --->   "%store_ln565 = store i1 0, i1 %matchFlag" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:565]   --->   Operation 81 'store' 'store_ln565' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & icmp_ln600 & !outFlag)> <Delay = 1.82>
ST_3 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln563 = store i32 %outValue_6, i32 %outValue_04" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:563]   --->   Operation 82 'store' 'store_ln563' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & icmp_ln600 & !outFlag)> <Delay = 1.58>
ST_3 : Operation 83 [1/1] (1.82ns)   --->   "%store_ln568 = store i16 0, i16 %skip_len" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:568]   --->   Operation 83 'store' 'store_ln568' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & icmp_ln600 & !outFlag)> <Delay = 1.82>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%matchFlag_426 = phi i1 %boostFlag, void %if.then33, i1 0, void %if.end43"   --->   Operation 84 'phi' 'matchFlag_426' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & outFlag)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%skip_len_424 = phi i8 %skip_len_7, void %if.then33, i8 0, void %if.end43"   --->   Operation 85 'phi' 'skip_len_424' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & outFlag)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%outValue_04_load = load i32 %outValue_04" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 86 'load' 'outValue_04_load' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & outFlag)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln613 = zext i8 %skip_len_424" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 87 'zext' 'zext_ln613' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & outFlag)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.70ns)   --->   "%store_ln561 = store i32 %match_loc_5, i32 %match_loc" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:561]   --->   Operation 88 'store' 'store_ln561' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & outFlag)> <Delay = 1.70>
ST_3 : Operation 89 [1/1] (1.70ns)   --->   "%store_ln562 = store i32 1, i32 %match_len" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:562]   --->   Operation 89 'store' 'store_ln562' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & outFlag)> <Delay = 1.70>
ST_3 : Operation 90 [1/1] (1.82ns)   --->   "%store_ln565 = store i1 %matchFlag_426, i1 %matchFlag" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:565]   --->   Operation 90 'store' 'store_ln565' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & outFlag)> <Delay = 1.82>
ST_3 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln563 = store i32 %outValue_6, i32 %outValue_04" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:563]   --->   Operation 91 'store' 'store_ln563' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & outFlag)> <Delay = 1.58>
ST_3 : Operation 92 [1/1] (1.82ns)   --->   "%store_ln568 = store i16 %zext_ln613, i16 %skip_len" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:568]   --->   Operation 92 'store' 'store_ln568' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & outFlag)> <Delay = 1.82>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%outValue_04_load_2 = load i32 %outValue_04" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:593]   --->   Operation 93 'load' 'outValue_04_load_2' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (2.55ns)   --->   "%match_len_10 = add i32 %match_len_9, i32 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:591]   --->   Operation 94 'add' 'match_len_10' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (2.55ns)   --->   "%match_loc_4 = add i32 %match_loc_3, i32 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:592]   --->   Operation 95 'add' 'match_loc_4' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln561 = trunc i32 %match_loc_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:561]   --->   Operation 96 'trunc' 'trunc_ln561' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln593 = trunc i32 %match_len_10" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:593]   --->   Operation 97 'trunc' 'trunc_ln593' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%outValue = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32, i32 %outValue_04_load_2, i8 %trunc_ln593, i32 8" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:593]   --->   Operation 98 'partset' 'outValue' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln612_1 = zext i14 %trunc_ln561" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612]   --->   Operation 99 'zext' 'zext_ln612_1' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%local_mem_addr_2 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln612_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612]   --->   Operation 100 'getelementptr' 'local_mem_addr_2' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (3.25ns)   --->   "%local_mem_load_1 = load i14 %local_mem_addr_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612]   --->   Operation 101 'load' 'local_mem_load_1' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 102 [1/1] (1.70ns)   --->   "%store_ln561 = store i32 %match_loc_4, i32 %match_loc" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:561]   --->   Operation 102 'store' 'store_ln561' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 1.70>
ST_3 : Operation 103 [1/1] (1.70ns)   --->   "%store_ln562 = store i32 %match_len_10, i32 %match_len" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:562]   --->   Operation 103 'store' 'store_ln562' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 1.70>
ST_3 : Operation 104 [1/1] (1.82ns)   --->   "%store_ln565 = store i1 1, i1 %matchFlag" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:565]   --->   Operation 104 'store' 'store_ln565' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 1.82>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln563 = store i32 %outValue, i32 %outValue_04" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:563]   --->   Operation 105 'store' 'store_ln563' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 1.58>
ST_3 : Operation 106 [1/1] (1.82ns)   --->   "%store_ln568 = store i16 0, i16 %skip_len" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:568]   --->   Operation 106 'store' 'store_ln568' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 1.82>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%outValue_04_load_1 = load i32 %outValue_04"   --->   Operation 119 'load' 'outValue_04_load_1' <Predicate = (icmp_ln572)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outValue_04_out, i32 %outValue_04_load_1"   --->   Operation 120 'write' 'write_ln0' <Predicate = (icmp_ln572)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln572)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.96>
ST_4 : Operation 107 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load = load i14 %local_mem_addr_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612]   --->   Operation 107 'load' 'local_mem_load' <Predicate = (!icmp_ln572 & !icmp_ln588)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 108 [1/1] (1.70ns)   --->   "%br_ln613 = br void %for.inc" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 108 'br' 'br_ln613' <Predicate = (!icmp_ln572 & !icmp_ln588)> <Delay = 1.70>
ST_4 : Operation 109 [1/2] ( I:3.25ns O:3.25ns )   --->   "%nextMatchCh = load i14 %local_mem_addr_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612]   --->   Operation 109 'load' 'nextMatchCh' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 110 [1/1] (1.70ns)   --->   "%br_ln613 = br void %for.inc" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 110 'br' 'br_ln613' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & !icmp_ln600 & !outFlag)> <Delay = 1.70>
ST_4 : Operation 111 [1/1] (1.70ns)   --->   "%br_ln613 = br void %for.inc" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 111 'br' 'br_ln613' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & icmp_ln600 & !outFlag)> <Delay = 1.70>
ST_4 : Operation 112 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln613 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %outValue_04_load" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 112 'write' 'write_ln613' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & outFlag)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_4 : Operation 113 [1/1] (1.70ns)   --->   "%br_ln613 = br void %for.inc" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 113 'br' 'br_ln613' <Predicate = (!icmp_ln572 & icmp_ln588 & !and_ln590_1 & outFlag)> <Delay = 1.70>
ST_4 : Operation 114 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load_1 = load i14 %local_mem_addr_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612]   --->   Operation 114 'load' 'local_mem_load_1' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 115 [1/1] (1.70ns)   --->   "%br_ln613 = br void %for.inc" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 115 'br' 'br_ln613' <Predicate = (!icmp_ln572 & icmp_ln588 & and_ln590_1)> <Delay = 1.70>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%empty = phi i8 %local_mem_load, void %if.then15, i8 %nextMatchCh, void %if.then47, i8 %local_mem_load_1, void %if.then22, i8 %nextMatchCh, void %if.then33.for.inc_crit_edge, i8 %nextMatchCh, void %if.end43.for.inc_crit_edge"   --->   Operation 116 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln584 = store i8 %empty, i8 %match_ch" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:584]   --->   Operation 117 'store' 'store_ln584' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln572 = br void %for.body" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572]   --->   Operation 118 'br' 'br_ln572' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 1.500ns.

 <State 1>: 5.728ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln572', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572) of constant 0 on local variable 'i', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572 [20]  (1.588 ns)
	'load' operation 32 bit ('i', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572) on local variable 'i', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572 [25]  (0.000 ns)
	'add' operation 32 bit ('i', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572) [29]  (2.552 ns)
	'store' operation 0 bit ('store_ln572', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572) of variable 'i', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572 on local variable 'i', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572 [123]  (1.588 ns)

 <State 2>: 6.803ns
The critical path consists of the following:
	fifo read operation ('inValue', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:575) on port 'bestMatchStream' (/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:575) [36]  (3.549 ns)
	'store' operation 0 bit ('store_ln585', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:585) of variable 'tCh', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:576 on array 'local_mem', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:560 [44]  (3.254 ns)

 <State 3>: 6.945ns
The critical path consists of the following:
	'load' operation 32 bit ('match_len', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:591) on local variable 'match_len', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:562 [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln590', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590) [57]  (2.552 ns)
	'and' operation 1 bit ('and_ln590', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590) [59]  (0.000 ns)
	'and' operation 1 bit ('and_ln590_1', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590) [60]  (0.978 ns)
	multiplexor before 'phi' operation 1 bit ('matchFlag') with incoming values : ('boostFlag', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:579) [94]  (1.588 ns)
	'phi' operation 1 bit ('matchFlag') with incoming values : ('boostFlag', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:579) [94]  (0.000 ns)
	'store' operation 0 bit ('store_ln565', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:565) of variable 'matchFlag' on local variable 'matchFlag', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:565 [101]  (1.827 ns)

 <State 4>: 4.961ns
The critical path consists of the following:
	'load' operation 8 bit ('local_mem_load', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612) on array 'local_mem', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:560 [51]  (3.254 ns)
	multiplexor before 'phi' operation 8 bit ('nextMatchCh') with incoming values : ('local_mem_load', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612) ('nextMatchCh', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612) ('local_mem_load_1', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612) [122]  (1.707 ns)
	'phi' operation 8 bit ('nextMatchCh') with incoming values : ('local_mem_load', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612) ('nextMatchCh', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612) ('local_mem_load_1', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:612) [122]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
