
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/data/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22842 
WARNING: [Synth 8-2507] parameter declaration becomes local in master with formal parameter declaration list [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/master.v:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave with formal parameter declaration list [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/slave.v:44]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1333.035 ; gain = 109.277 ; free physical = 1891 ; free virtual = 14312
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function xpm_fifo_getmemtype does not always return a value [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:358]
WARNING: [Synth 8-2048] function get_read_mode does not always return a value [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:375]
WARNING: [Synth 8-2048] function getmemtype does not always return a value [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2365]
WARNING: [Synth 8-2048] function get_read_mode does not always return a value [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2379]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:158]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:21505' bound to instance 'U0' of component 'axi_dma' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:432]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:21849]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:1576]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:575]
WARNING: [Synth 8-6014] Unused sequential element GEN_ASYNC_RESET.p_soft_reset_d3_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:1277]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:2463]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 10 - type: integer 
	Parameter C_MTBF_STAGES bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (3#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (3#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 10 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (3#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 10 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (3#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (3#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element araddr_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:2164]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (5#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (6#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
WARNING: [Synth 8-3848] Net s2mm_tailpntr_updated_pkt in module/entity axi_dma_reg_module does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:8214]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (7#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:28743]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_DESC_UPDATE bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTRPT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:20306]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:18546]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:18673]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (8#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:18546]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:19530]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (9#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:19530]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:19941]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (10#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:19941]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (11#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:20306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:22904]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21326]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3919] null assignment ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21393]
INFO: [Synth 8-3919] null assignment ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21393]
INFO: [Synth 8-3919] null assignment ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21393]
INFO: [Synth 8-3919] null assignment ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21430]
INFO: [Synth 8-3919] null assignment ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21436]
INFO: [Synth 8-3919] null assignment ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21643]
INFO: [Synth 8-3919] null assignment ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21647]
INFO: [Synth 8-3919] null assignment ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21659]
INFO: [Synth 8-3919] null assignment ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21663]
INFO: [Synth 8-3919] null assignment ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21800]
INFO: [Synth 8-3919] null assignment ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21804]
INFO: [Synth 8-3919] null assignment ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21816]
INFO: [Synth 8-3919] null assignment ignored [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21820]
WARNING: [Synth 8-6014] Unused sequential element sof_ftch_desc_del_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21481]
WARNING: [Synth 8-6014] Unused sequential element GEN_NOMULT_CHANNEL.counter_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21569]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.reg1_bd_64_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21644]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.queue_dout_new_bd_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21660]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.reg2_bd_64_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21801]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.queue_dout2_new_bd_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21817]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (12#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21326]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (13#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:22904]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:25084]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:24172]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (14#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:24172]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:23861]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (15#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:23861]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (16#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:25084]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:27305]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:25435]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_UPDT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (17#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:25435]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (18#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:27305]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:27909]
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (19#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:27909]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:17740]
	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:15579]
	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:303]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:337]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:340]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:337]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:340]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (20#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:2686]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:2016]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (21#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:2016]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (21#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (22#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:2686]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:7092]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (23#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:7092]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:7565]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_type_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:7940]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_tag_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:7794]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_reg_full_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:7946]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (24#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:7565]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:4551]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:4628]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:4634]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:4961]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:4968]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (25#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:4551]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:5479]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (26#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:5479]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (27#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:15579]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:16509]
	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:13566]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (28#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (29#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (30#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (31#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (31#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (31#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (31#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (31#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (31#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (32#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:13566]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:9825]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_btt_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:10203]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_type_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:10204]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_reg_full_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:10210]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd2data_valid_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:10045]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd2addr_valid_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:10044]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (33#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:9825]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:4551]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:4961]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:4968]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (33#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:4551]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:11529]
	Parameter C_REALIGNER_INCLUDED bound to: 0 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_s2mm_strm_wready_del_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:11896]
WARNING: [Synth 8-6014] Unused sequential element sig_next_strt_strb_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:12832]
WARNING: [Synth 8-6014] Unused sequential element sig_first_dbeat_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:13094]
WARNING: [Synth 8-6014] Unused sequential element sig_single_dbeat_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:13096]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (34#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:11529]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (35#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:16509]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (36#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:17740]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (37#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:28743]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:14903]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:13094]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element queue_more_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:13555]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (38#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:13094]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:12176]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (38#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (38#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (38#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (38#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
WARNING: [Synth 8-6014] Unused sequential element updt_desc_reg1_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:12673]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (39#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:12176]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:13686]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (40#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:13686]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:14001]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (41#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:14001]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (42#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:14903]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:11173]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (43#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:11173]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:20241]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:17459]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element queue_more_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:18341]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (44#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:17459]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:15858]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (45#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:15858]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:18506]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (46#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:18506]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:18936]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (47#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:18936]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (48#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:20241]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (49#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (50#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (50#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (51#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (52#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (53#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (53#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (54#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (54#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (54#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (54#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (54#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (55#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (56#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (56#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (56#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (56#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (56#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (57#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:20206]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (57#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (57#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (57#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (57#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2246]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2619]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4992 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (58#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (58#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 39 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 39 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 39 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (59#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1270]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (60#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-226] default block is never used [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1146]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1145]
INFO: [Synth 8-226] default block is never used [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1193]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1192]
INFO: [Synth 8-226] default block is never used [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1203]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1242]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (60#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (61#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized2' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized2' (61#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized3' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized3' (61#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:496]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:916]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (62#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync' (63#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (64#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2246]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (65#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (66#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:20206]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19520]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19521]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19524]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (67#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (68#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:49990]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (68#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (68#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17703]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (68#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (68#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (68#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (68#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (68#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (68#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (68#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (68#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (68#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (69#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17703]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:25729]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26149]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26150]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26372]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26576]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:27032]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:27577]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28076]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28169]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (70#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:25729]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47004]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (70#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (70#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (70#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (70#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:45111]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:45332]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44161]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44188]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44189]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44191]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44213]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44214]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44215]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44216]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42601]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (71#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42601]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (72#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44161]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44850]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (73#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44850]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (73#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (73#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (73#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (73#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (74#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:45111]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47503]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47503]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (75#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47004]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28428]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:24207]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (76#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:24207]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2246]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2619]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync__parameterized1' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base__parameterized0' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 144 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized4' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized4' (76#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized5' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized5' (76#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 9 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 9 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (76#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1270]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
INFO: [Synth 8-226] default block is never used [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1146]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1145]
INFO: [Synth 8-226] default block is never used [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1193]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1192]
INFO: [Synth 8-226] default block is never used [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1203]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1242]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized6' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized6' (76#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized7' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized7' (76#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:496]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:916]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base__parameterized0' (76#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync__parameterized1' (76#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (76#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2246]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (76#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2246]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2619]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync__parameterized3' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base__parameterized1' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4864 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 38 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 38 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 38 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (76#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1270]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
INFO: [Synth 8-226] default block is never used [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1146]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1145]
INFO: [Synth 8-226] default block is never used [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1193]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1192]
INFO: [Synth 8-226] default block is never used [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1203]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1242]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:496]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:916]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base__parameterized1' (76#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync__parameterized3' (76#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (76#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2246]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (76#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
	Parameter C_WDATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (76#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (77#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28428]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (77#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (77#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (77#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (77#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (77#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:16964]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:16969]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (78#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18996]
	Parameter C_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19021]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19022]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19024]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19025]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (79#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (80#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18996]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (81#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:49990]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (82#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:22410]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:22383]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (83#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:21849]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (84#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:158]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 94 connections, but only 90 given [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v:239]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_5Y9LOC' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1392]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_one_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (85#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_one_0' (86#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/mnt/data/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/mnt/data/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (87#1) [/mnt/data/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (87#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (88#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (89#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (90#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (91#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (92#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' requires 10 connections, but only 6 given [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1439]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_5Y9LOC does not have driver. [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1416]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_5Y9LOC' (93#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1392]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1448]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00e_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00e_0' (107#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (108#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1448]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_1GOYQYZ' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1819]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00arn_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (113#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram' (114#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized0' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5088 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 159 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 159 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 159 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 159 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 159 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 159 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 159 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 159 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 159 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 159 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 159 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 159 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 159 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (117#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized0' (117#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00arn_0' (123#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00awn_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_m00awn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00awn_0' (124#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00bn_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized1' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 640 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 20 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 20 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 20 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 20 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 20 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 20 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 20 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 20 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 20 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 20 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 20 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 20 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 20 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (124#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized1' (124#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized2' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 256 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (124#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized2' (124#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00bn_0' (125#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00rn_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized3' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2752 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 86 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 86 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 86 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 86 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 86 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 86 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 86 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 86 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 86 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 86 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 86 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 86 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 86 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (125#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized3' (125#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00rn_0' (126#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00wn_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_m00wn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized4' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (126#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized4' (126#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized5' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3424 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 107 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 107 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 107 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 107 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 107 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 107 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 107 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 107 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 107 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 107 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 107 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 107 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 107 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (126#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized5' (126#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00wn_0' (127#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_m00wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_1GOYQYZ' (128#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1819]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00s2a_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00s2a_0' (130#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00a2s_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00a2s_0' (132#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_USCCV8' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2124]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00mmu_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00mmu_0' (136#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00sic_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00sic_0' (139#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00tr_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00tr_0' (142#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_afc3_s00tr_0' requires 82 connections, but only 78 given [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2648]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (143#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2124]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_Y7M43I' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2729]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sarn_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized6' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (143#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized6' (143#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized7' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized10' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 140 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 140 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 140 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized10' (143#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized7' (143#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sarn_0' (144#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sawn_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sawn_0' (145#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sbn_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized8' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized11' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 832 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 26 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 26 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 26 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 26 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 26 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 26 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 26 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 26 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 26 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized11' (145#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized8' (145#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sbn_0' (146#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_srn_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized9' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized12' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3328 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 104 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 104 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 104 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 104 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 104 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 104 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 104 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 104 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 104 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 104 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 104 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 104 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 104 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized12' (147#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized9' (147#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_srn_0' (148#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_swn_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized10' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized13' [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 88 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 88 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 88 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized13' (150#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized10' (150#1) [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_swn_0' (151#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_Y7M43I' (152#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2729]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01a2s_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01a2s_0' (153#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_1W4H5O0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3025]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01mmu_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01mmu_0' (154#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01sic_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01sic_0' (155#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01tr_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01tr_0' (156#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv:58]
WARNING: [Synth 8-350] instance 's01_transaction_regulator' of module 'bd_afc3_s01tr_0' requires 38 connections, but only 36 given [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3270]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_1W4H5O0' (157#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3025]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_1RW0SI0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3309]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sarn_1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sarn_1' (158#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_srn_1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_srn_1' (159#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_1RW0SI0' (160#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3309]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s02a2s_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_s02a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s02a2s_0' (161#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_s02a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's02_entry_pipeline_imp_10GEI8D' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3440]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s02mmu_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_s02mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s02mmu_0' (162#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_s02mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s02sic_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_s02sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s02sic_0' (163#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_s02sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s02tr_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_s02tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s02tr_0' (164#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_s02tr_0.sv:58]
WARNING: [Synth 8-350] instance 's02_transaction_regulator' of module 'bd_afc3_s02tr_0' requires 46 connections, but only 44 given [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3736]
INFO: [Synth 8-256] done synthesizing module 's02_entry_pipeline_imp_10GEI8D' (165#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3440]
INFO: [Synth 8-638] synthesizing module 's02_nodes_imp_16RLGGJ' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3783]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sawn_1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_sawn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sawn_1' (166#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sbn_1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_sbn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sbn_1' (167#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_swn_1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_swn_1' (168#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_nodes_imp_16RLGGJ' (169#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3783]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_4N4PBE' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3969]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_arsw_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_arsw_0' (172#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_awsw_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_awsw_0' (173#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_bsw_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_bsw_0' (174#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_rsw_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_rsw_0' (175#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_wsw_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_wsw_0' (176#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_4N4PBE' (177#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3969]
WARNING: [Synth 8-350] instance 'switchboards' of module 'switchboards_imp_4N4PBE' requires 102 connections, but only 91 given [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1298]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3' (178#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (179#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_array_ip_0_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axis_array_ip_0_0/synth/design_1_axis_array_ip_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axis' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/axis.v:3]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'slave' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/slave.v:3]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_ARRAY bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'slave' (180#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/slave.v:3]
INFO: [Synth 8-638] synthesizing module 'master' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/master.v:3]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 1 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT_FOR_CLASS bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/master.v:113]
INFO: [Synth 8-256] done synthesizing module 'master' (181#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/master.v:3]
INFO: [Synth 8-638] synthesizing module 'Array' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/Array.sv:5]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter NUM_CLASSES bound to: 10 - type: integer 
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter BASE_PATH bound to: /home/icedaq/code/project2/weights/prod/ - type: string 
INFO: [Synth 8-638] synthesizing module 'MultCell' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011000000101110011001000110000101110100 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRam' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011000000101110011001000110000101110100 
INFO: [Synth 8-3876] $readmem data file '/home/icedaq/code/project2/weights/prod/weights_0.dat' is read successfully [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:24]
INFO: [Synth 8-256] done synthesizing module 'BRam' (182#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
INFO: [Synth 8-256] done synthesizing module 'MultCell' (183#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
INFO: [Synth 8-638] synthesizing module 'MultCell__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011000100101110011001000110000101110100 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRam__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011000100101110011001000110000101110100 
INFO: [Synth 8-3876] $readmem data file '/home/icedaq/code/project2/weights/prod/weights_1.dat' is read successfully [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:24]
INFO: [Synth 8-256] done synthesizing module 'BRam__parameterized0' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
INFO: [Synth 8-256] done synthesizing module 'MultCell__parameterized0' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized0' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
INFO: [Synth 8-638] synthesizing module 'MultCell__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011001000101110011001000110000101110100 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRam__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011001000101110011001000110000101110100 
INFO: [Synth 8-3876] $readmem data file '/home/icedaq/code/project2/weights/prod/weights_2.dat' is read successfully [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:24]
INFO: [Synth 8-256] done synthesizing module 'BRam__parameterized1' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
INFO: [Synth 8-256] done synthesizing module 'MultCell__parameterized1' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized1' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
INFO: [Synth 8-638] synthesizing module 'MultCell__parameterized2' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011001100101110011001000110000101110100 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRam__parameterized2' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011001100101110011001000110000101110100 
INFO: [Synth 8-3876] $readmem data file '/home/icedaq/code/project2/weights/prod/weights_3.dat' is read successfully [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:24]
INFO: [Synth 8-256] done synthesizing module 'BRam__parameterized2' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
INFO: [Synth 8-256] done synthesizing module 'MultCell__parameterized2' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized2' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized2' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
INFO: [Synth 8-638] synthesizing module 'MultCell__parameterized3' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011010000101110011001000110000101110100 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRam__parameterized3' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011010000101110011001000110000101110100 
INFO: [Synth 8-3876] $readmem data file '/home/icedaq/code/project2/weights/prod/weights_4.dat' is read successfully [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:24]
INFO: [Synth 8-256] done synthesizing module 'BRam__parameterized3' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
INFO: [Synth 8-256] done synthesizing module 'MultCell__parameterized3' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized3' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized3' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
INFO: [Synth 8-638] synthesizing module 'MultCell__parameterized4' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011010100101110011001000110000101110100 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRam__parameterized4' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011010100101110011001000110000101110100 
INFO: [Synth 8-3876] $readmem data file '/home/icedaq/code/project2/weights/prod/weights_5.dat' is read successfully [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:24]
INFO: [Synth 8-256] done synthesizing module 'BRam__parameterized4' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
INFO: [Synth 8-256] done synthesizing module 'MultCell__parameterized4' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized4' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized4' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
INFO: [Synth 8-638] synthesizing module 'MultCell__parameterized5' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011011000101110011001000110000101110100 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRam__parameterized5' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011011000101110011001000110000101110100 
INFO: [Synth 8-3876] $readmem data file '/home/icedaq/code/project2/weights/prod/weights_6.dat' is read successfully [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:24]
INFO: [Synth 8-256] done synthesizing module 'BRam__parameterized5' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
INFO: [Synth 8-256] done synthesizing module 'MultCell__parameterized5' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized5' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized5' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
INFO: [Synth 8-638] synthesizing module 'MultCell__parameterized6' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011011100101110011001000110000101110100 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRam__parameterized6' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011011100101110011001000110000101110100 
INFO: [Synth 8-3876] $readmem data file '/home/icedaq/code/project2/weights/prod/weights_7.dat' is read successfully [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:24]
INFO: [Synth 8-256] done synthesizing module 'BRam__parameterized6' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
INFO: [Synth 8-256] done synthesizing module 'MultCell__parameterized6' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized6' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized6' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
INFO: [Synth 8-638] synthesizing module 'MultCell__parameterized7' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011100000101110011001000110000101110100 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRam__parameterized7' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011100000101110011001000110000101110100 
INFO: [Synth 8-3876] $readmem data file '/home/icedaq/code/project2/weights/prod/weights_8.dat' is read successfully [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:24]
INFO: [Synth 8-256] done synthesizing module 'BRam__parameterized7' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
INFO: [Synth 8-256] done synthesizing module 'MultCell__parameterized7' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized7' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized7' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
INFO: [Synth 8-638] synthesizing module 'MultCell__parameterized8' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011100100101110011001000110000101110100 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRam__parameterized8' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
	Parameter MEM_INIT_FILE bound to: 424'b0010111101101000011011110110110101100101001011110110100101100011011001010110010001100001011100010010111101100011011011110110010001100101001011110111000001110010011011110110101001100101011000110111010000110010001011110111011101100101011010010110011101101000011101000111001100101111011100000111001001101111011001000010111101110111011001010110100101100111011010000111010001110011010111110011100100101110011001000110000101110100 
INFO: [Synth 8-3876] $readmem data file '/home/icedaq/code/project2/weights/prod/weights_9.dat' is read successfully [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:24]
INFO: [Synth 8-256] done synthesizing module 'BRam__parameterized8' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/bram.sv:6]
INFO: [Synth 8-256] done synthesizing module 'MultCell__parameterized8' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:3]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized8' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized8' (184#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/ArgMaxCell.sv:7]
INFO: [Synth 8-256] done synthesizing module 'Array' (185#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/Array.sv:5]
INFO: [Synth 8-256] done synthesizing module 'axis' (186#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/axis.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_array_ip_0_0' (187#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axis_array_ip_0_0/synth/design_1_axis_array_ip_0_0.v:56]
WARNING: [Synth 8-350] instance 'axis_array_ip_0' of module 'design_1_axis_array_ip_0_0' requires 14 connections, but only 13 given [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v:432]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/mnt/data/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (188#1) [/mnt/data/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/mnt/data/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (189#1) [/mnt/data/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/mnt/data/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (190#1) [/mnt/data/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (191#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:463]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (192#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 111 connections, but only 103 given [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v:446]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v:625]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v:925]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' (193#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' (194#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' (195#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' (196#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' (197#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' (198#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' (198#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' (199#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' (200#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' (201#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' (201#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' (201#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' (202#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (203#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (203#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (203#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (203#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (204#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (205#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (206#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' (206#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' (206#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' (206#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' (206#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (206#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (206#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' (206#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s' (207#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' (208#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (209#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 59 connections, but only 56 given [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v:1156]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (210#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v:925]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (211#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v:625]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/mnt/data/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (211#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (211#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (212#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v:611]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (213#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (214#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'design_1' (215#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (216#1) [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized6 has unconnected port ACLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:46 ; elapsed = 00:01:59 . Memory (MB): peak = 1688.855 ; gain = 465.098 ; free physical = 1689 ; free virtual = 14117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[13] to constant 0 [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:23197]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[12] to constant 0 [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:23197]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[11] to constant 0 [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:23197]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[10] to constant 0 [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:23197]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[9] to constant 0 [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:23197]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[8] to constant 0 [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:23197]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[7] to constant 0 [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:23197]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[6] to constant 0 [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:23197]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[5] to constant 0 [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:23197]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[4] to constant 0 [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:23197]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[3] to constant 0 [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:23197]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[2] to constant 0 [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:23197]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[1] to constant 0 [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:23197]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[0] to constant 0 [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:23197]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:48 ; elapsed = 00:02:01 . Memory (MB): peak = 1688.855 ; gain = 465.098 ; free physical = 1727 ; free virtual = 14155
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 632 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/icedaq/code/project2/array_design/array_design.srcs/constrs_1/new/design_1_wrapper.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.runs/synth_2/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/icedaq/code/project2/array_design/array_design.runs/synth_2/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 632 instances were transformed.
  FDR => FDRE: 630 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2410.879 ; gain = 0.000 ; free physical = 934 ; free virtual = 13361
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:24 ; elapsed = 00:02:45 . Memory (MB): peak = 2410.879 ; gain = 1187.121 ; free physical = 1511 ; free virtual = 13939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:24 ; elapsed = 00:02:45 . Memory (MB): peak = 2410.879 ; gain = 1187.121 ; free physical = 1511 ; free virtual = 13939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/icedaq/code/project2/array_design/array_design.runs/synth_2/dont_touch.xdc, line 145).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0. (constraint file  /home/icedaq/code/project2/array_design/array_design.runs/synth_2/dont_touch.xdc, line 150).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M/U0. (constraint file  /home/icedaq/code/project2/array_design/array_design.runs/synth_2/dont_touch.xdc, line 212).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_array_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:02:46 . Memory (MB): peak = 2410.879 ; gain = 1187.121 ; free physical = 1506 ; free virtual = 13934
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'GEN_ASYNC_WRITE.rst_wvalid_re_reg' into 'GEN_ASYNC_WRITE.bvalid_i_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:2485]
INFO: [Synth 8-4471] merging register 'GEN_ASYNC_READ.rst_rvalid_re_reg' into 'GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:2964]
WARNING: [Synth 8-6014] Unused sequential element GEN_ASYNC_WRITE.rst_wvalid_re_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:2485]
WARNING: [Synth 8-6014] Unused sequential element GEN_ASYNC_READ.rst_rvalid_re_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:2964]
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dest0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc3_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc2_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_xfer_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element sig_addr_cntr_im0_msh_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8895]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_cmd_cmplt_reg_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1021]
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:21643]
INFO: [Synth 8-5544] ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element sig_token_cntr_reg was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:21645]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[4] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[5] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18756]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18181]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_psm_halt_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1021]
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/data/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1021]
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_PNTR_FOR_CH2.ch2_sg_idle_int_reg' into 'GEN_PNTR_FOR_CH2.ch2_sg_idle_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:19741]
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_last_strb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:13747]
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-5544] ROM "mm2s_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:18571]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
INFO: [Synth 8-5544] ROM "s2mm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg' into 'updt_data_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:16477]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
            wait_for_cmd |                              001 |                              001
                  calc_1 |                              010 |                              010
                  calc_2 |                              011 |                              011
                  calc_3 |                              100 |                              100
       wait_on_xfer_push |                              101 |                              101
             chk_if_done |                              110 |                              110
              error_trap |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                              000 |                              000
           wait_for_pcmd |                              001 |                              001
          ch_error_trap1 |                              010 |                              101
          ch_error_trap2 |                              011 |                              110
      ch_wait_for_sf_cmd |                              100 |                              010
         ch_ld_child_cmd |                              101 |                              011
          ch_chk_if_done |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'sequential' in module 'axi_dma_mm2s_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:34 ; elapsed = 00:02:57 . Memory (MB): peak = 2410.879 ; gain = 1187.121 ; free physical = 1470 ; free virtual = 13898
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall        |          12|      6601|
|2     |sc_exit_v1_0_6_top__GC0             |           1|      4121|
|3     |sc_mmu_v1_0_5_top__GC0              |           1|      7285|
|4     |s00_entry_pipeline_imp_USCCV8__GC0  |           1|       249|
|5     |s01_entry_pipeline_imp_1W4H5O0__GC0 |           1|       249|
|6     |s02_entry_pipeline_imp_10GEI8D__GC0 |           1|       249|
|7     |bd_afc3__GC0                        |           1|     25994|
|8     |design_1__GC0                       |           1|     26390|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   2 Input     28 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 22    
	   4 Input      8 Bit       Adders := 8     
	   4 Input      7 Bit       Adders := 10    
	   3 Input      7 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 192   
	   2 Input      5 Bit       Adders := 30    
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 27    
	   3 Input      4 Bit       Adders := 3     
	   4 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 29    
	   3 Input      3 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 13    
	   4 Input      2 Bit       Adders := 3     
	   3 Input      1 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 219   
+---Registers : 
	             2178 Bit    Registers := 52    
	             1024 Bit    Registers := 2     
	              140 Bit    Registers := 2     
	               91 Bit    Registers := 4     
	               88 Bit    Registers := 1     
	               86 Bit    Registers := 3     
	               68 Bit    Registers := 4     
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 3     
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               34 Bit    Registers := 6     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 62    
	               26 Bit    Registers := 4     
	               23 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 15    
	               12 Bit    Registers := 11    
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 89    
	                7 Bit    Registers := 21    
	                6 Bit    Registers := 104   
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 110   
	                3 Bit    Registers := 61    
	                2 Bit    Registers := 67    
	                1 Bit    Registers := 1411  
+---RAMs : 
	               4K Bit         RAMs := 2     
	              144 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 10    
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 26    
	   4 Input    140 Bit        Muxes := 2     
	   4 Input     88 Bit        Muxes := 1     
	   2 Input     86 Bit        Muxes := 3     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 59    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 12    
	   2 Input     23 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 13    
	   3 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 47    
	   4 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 34    
	   2 Input      5 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 81    
	   4 Input      4 Bit        Muxes := 9     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 60    
	   5 Input      3 Bit        Muxes := 10    
	   9 Input      3 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 6     
	  12 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 245   
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 22    
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 135   
	   4 Input      1 Bit        Muxes := 115   
	  10 Input      1 Bit        Muxes := 52    
	   7 Input      1 Bit        Muxes := 81    
	  12 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 689   
	   3 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_2_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module sc_exit_v1_0_6_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module sc_util_v1_0_2_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_6_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module sc_exit_v1_0_6_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_6_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_6_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_6_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_6_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_5_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_5_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_splitter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_5_top__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_6_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_splitter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_5_top__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_6_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_5_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_6_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_node_v1_0_7_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_si_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_si_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_7_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_7_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized4__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_7_si_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_7_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_2_counter__parameterized1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized9__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_7_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 6     
Module sc_node_v1_0_7_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_2_counter__parameterized1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized10__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized11__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_7_downsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_2_counter__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_7_upsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 6     
Module sc_node_v1_0_7_fi_regulator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_2_counter__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized8__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    140 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    140 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     86 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	               86 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     86 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized16__2 
Detailed RTL Component Info : 
+---Registers : 
	               86 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     86 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               86 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     88 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module axi_dma_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 27    
Module axi_dma_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 27    
Module axi_dma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 49    
Module axi_dma_register 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_dma_register_s2mm 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 6     
Module cntr_incr_decr_addn_f__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 24    
	   5 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_sf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_ms_strb_set 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_datamover_s2mm_realign 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	              144 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 24    
	   5 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 24    
	   5 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_stbs_set_nodre__1 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_stbs_set_nodre 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_sg_ftch_sm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 18    
Module axi_sg_ftch_pntr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_sg_ftch_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_ftch_queue 
Detailed RTL Component Info : 
+---Registers : 
	               91 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_ftch_q_mngr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_sg_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_sg_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_scc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_rddata_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_sg_mm2s_basic_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_sg_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_sg_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_sg_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_sg_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_sg_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_sg_scc_wr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module axi_sg_s2mm_basic_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_sg_updt_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
Module axi_sg_updt_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_sg_updt_queue 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 4     
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module axi_sg_intrpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module axi_sg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 4     
Module axi_dma_mm2s_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_mm2s_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_mm2s_sm 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module cntr_incr_decr_addn_f__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_mm2s_sg_if 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_mm2s_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dma_sofeof_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_dma_s2mm_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_s2mm_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_s2mm_sm 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module axi_dma_s2mm_sg_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_s2mm_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dma_sofeof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module master 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module BRam 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module MultCell 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ArgMaxCell 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module BRam__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module MultCell__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ArgMaxCell__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module BRam__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module MultCell__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ArgMaxCell__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module BRam__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module MultCell__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ArgMaxCell__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module BRam__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module MultCell__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ArgMaxCell__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module BRam__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module MultCell__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ArgMaxCell__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module BRam__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module MultCell__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ArgMaxCell__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module BRam__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module MultCell__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ArgMaxCell__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module BRam__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module MultCell__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ArgMaxCell__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module BRam__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module MultCell__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ArgMaxCell__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'sig_rd_xfer_cmplt_reg' into 'sig_last_mmap_dbeat_reg_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12507]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:21587]
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19576]
WARNING: [Synth 8-115] binding instance 'i_0' in module 'partition' to reference 'logic__4527' which has no pins
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19576]
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44265]
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19576]
WARNING: [Synth 8-115] binding instance 'i_0' in module 'partition' to reference 'logic__4677' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'partition' to reference 'logic__4718' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'partition' to reference 'logic__4740' which has no pins
INFO: [Synth 8-4471] merging register 'GEN_UPDT_FOR_QUEUE.mm2s_pending_ptr_updt_reg' into 'updt_data_reg' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:12745]
INFO: [Synth 8-4471] merging register 'data_reg[7:0]' into 'data_reg[7:0]' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:51]
INFO: [Synth 8-4471] merging register 'data_reg[7:0]' into 'data_reg[7:0]' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:51]
INFO: [Synth 8-4471] merging register 'data_reg[7:0]' into 'data_reg[7:0]' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:51]
INFO: [Synth 8-4471] merging register 'data_reg[7:0]' into 'data_reg[7:0]' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:51]
INFO: [Synth 8-4471] merging register 'data_reg[7:0]' into 'data_reg[7:0]' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:51]
INFO: [Synth 8-4471] merging register 'data_reg[7:0]' into 'data_reg[7:0]' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:51]
INFO: [Synth 8-4471] merging register 'data_reg[7:0]' into 'data_reg[7:0]' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:51]
INFO: [Synth 8-4471] merging register 'data_reg[7:0]' into 'data_reg[7:0]' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:51]
INFO: [Synth 8-4471] merging register 'data_reg[7:0]' into 'data_reg[7:0]' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:51]
INFO: [Synth 8-4471] merging register 'data_reg[7:0]' into 'data_reg[7:0]' [/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/ipshared/39bf/src/MultCell.sv:51]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\first_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\addr_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\first_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\addr_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\first_step_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\addr_step_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\addr_step_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\addr_step_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\addr_step_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\addr_step_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\first_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\addr_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\first_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\addr_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\first_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\addr_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\first_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\addr_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\first_step_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\first_step_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\first_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\addr_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\first_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\addr_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\first_step_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\addr_step_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\addr_step_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\addr_step_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\addr_step_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\addr_step_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\first_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\addr_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\first_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\addr_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\first_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\addr_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\first_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\addr_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\first_step_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\first_step_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\first_step_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[4]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\size_mask_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\size_mask_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\size_mask_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\size_mask_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\size_mask_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/\gen_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\size_mask_q_reg[2] )
INFO: [Synth 8-3332] Sequential element (gen_pipelined.mesg_reg_reg[5]) is unused and will be removed from module sc_util_v1_0_2_axic_reg_srl_fifo.
INFO: [Synth 8-3332] Sequential element (gen_pipelined.mesg_reg_reg[4]) is unused and will be removed from module sc_util_v1_0_2_axic_reg_srl_fifo.
INFO: [Synth 8-3332] Sequential element (size_mask_q_reg[2]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (size_mask_q_reg[1]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (size_mask_q_reg[0]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (addr_step_q_reg[11]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (addr_step_q_reg[10]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (addr_step_q_reg[9]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (addr_step_q_reg[8]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (addr_step_q_reg[6]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (addr_step_q_reg[5]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (addr_step_q_reg[4]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (addr_step_q_reg[3]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (addr_step_q_reg[2]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (addr_step_q_reg[1]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (addr_step_q_reg[0]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (first_step_q_reg[15]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (first_step_q_reg[14]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (first_step_q_reg[13]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (first_step_q_reg[12]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (first_step_q_reg[11]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (first_step_q_reg[10]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (first_step_q_reg[9]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (first_step_q_reg[8]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (first_step_q_reg[2]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (first_step_q_reg[1]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (first_step_q_reg[0]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (next_mi_addr_reg[2]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (next_mi_addr_reg[1]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (next_mi_addr_reg[0]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_ASIZE_Q_reg[2]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_ASIZE_Q_reg[1]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_ASIZE_Q_reg[0]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_ABURST_Q_reg[1]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_ABURST_Q_reg[0]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_ALOCK_Q_reg[0]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1023]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1022]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1021]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1020]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1019]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1018]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1017]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1016]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1015]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1014]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1013]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1012]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1011]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1010]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1009]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1008]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1007]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1006]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1005]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1004]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1003]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1002]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1001]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[1000]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[999]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[998]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[997]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[996]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[995]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[994]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[993]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[992]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[991]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[990]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[989]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[988]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[987]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[986]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[985]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[984]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[983]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[982]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[981]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[980]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[979]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[978]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[977]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[976]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[975]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[974]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[973]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[972]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[971]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[970]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[969]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[968]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[967]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[966]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[965]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[964]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[963]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[962]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Synth 8-3332] Sequential element (S_AXI_AUSER_Q_reg[961]) is unused and will be removed from module sc_exit_v1_0_6_a_axi3_conv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[2]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[30]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_5_top:/i_0/\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_5_top:/i_0/\gen_endpoint.decerr_slave_inst /\gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[2]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_5_top:/i_0/\gen_endpoint.r_state_reg[31] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'design_1_i/axi_smc/inst/i_0/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/clk_map/psr_aclk/U0/EXT_LPF/\ACTIVE_LOW_EXT.ACT_LO_EXT /\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_wr_addra /\count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_wr_addra /\count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_wr_addra /\count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_rd_addrb /\count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_rd_addrb /\count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_rd_addrb /\count_r_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][2]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][5]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][6]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][8]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][10]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][12]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][14]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][15]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][16]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_upsizer.inst_upsizer /inst_upsizer_target_pipeline/\gen_pipe[1].pipe_reg[1][17] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][2]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][5]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][6]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][8]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][10]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][12]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][14]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][15]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][16]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_upsizer.inst_upsizer /inst_upsizer_target_pipeline/\gen_pipe[1].pipe_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_aw_node/inst/inst_si_handler/\gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter /\count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_aw_node/inst/inst_si_handler/\gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter /\count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_ar_node/inst/inst_si_handler/\gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter /\count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_ar_node/inst/inst_si_handler/\gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter /\count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/p_0_out_inferred/\count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/p_0_out_inferred/\count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/p_0_out_inferred/\count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/p_0_out_inferred/\count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/p_0_out_inferred/\count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/p_0_out_inferred/\count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/p_0_out_inferred/\count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/p_0_out_inferred/\count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_wr.inst_wr_addra_p1 /\count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_wr.inst_wr_addra_p1 /\count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_wr.inst_wr_addra_p1 /\count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_upsizer.inst_upsizer /\gen_w_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_upsize_ratio_reg[1]' (FDSE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_upsize_ratio_reg[0]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[0]' (FDSE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[5]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[6]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[7]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_upsizer.inst_upsizer /\gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[2]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[3]' (FDRE) to 'design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_upsizer.inst_upsizer /\gen_w_ch.post_pntr_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_upsizer.inst_upsizer /\gen_w_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_upsizer.inst_upsizer /\gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_upsizer.inst_upsizer /\gen_w_ch.post_pntr_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_aw_node/inst/inst_si_handler/\gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter /is_zero_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/m00_nodes/m00_ar_node/inst/inst_si_handler/\gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter /is_zero_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/inst/i_0/clk_map/psr_aclk/U0/EXT_LPF/\EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:16 ; elapsed = 00:03:52 . Memory (MB): peak = 2410.879 ; gain = 1187.121 ; free physical = 1405 ; free virtual = 13834
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
|BRam        | o_data_reg | 1024x8        | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                     | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27    | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27    | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4     | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 8               | RAM32M x 2     | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4     | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 86              | RAM32M x 15    | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18    | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 104             | RAM32M x 18    | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|design_1_i/axi_smc/inst/i_0/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/inst/i_0/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|design_1_i/axi_smc/inst/i_0/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 104             | RAM32M x 18    | 
|design_1_i/axi_smc/inst/i_0/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/inst/i_0/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|design_1_i/axi_smc/inst/i_0/s02_nodes/s02_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/s02_nodes/s02_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|design_1_i/i_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 16 x 9               | RAM32M x 2     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall        |           2|       181|
|2     |sc_exit_v1_0_6_top__GC0             |           1|      1316|
|3     |sc_mmu_v1_0_5_top__GC0              |           1|       422|
|4     |s00_entry_pipeline_imp_USCCV8__GC0  |           1|       252|
|5     |s01_entry_pipeline_imp_1W4H5O0__GC0 |           1|       152|
|6     |s02_entry_pipeline_imp_10GEI8D__GC0 |           1|       212|
|7     |bd_afc3__GC0                        |           1|      9656|
|8     |design_1__GC0                       |           1|     21240|
|9     |sc_mmu_v1_0_5_top__GC0__1           |           1|       369|
|10    |sc_mmu_v1_0_5_top__GC0__2           |           1|       329|
|11    |sc_util_v1_0_2_axi_reg_stall__1     |           1|       259|
|12    |sc_util_v1_0_2_axi_reg_stall__2     |           1|       241|
|13    |sc_util_v1_0_2_axi_reg_stall__3     |           1|        46|
|14    |sc_util_v1_0_2_axi_reg_stall__4     |           1|        41|
|15    |sc_util_v1_0_2_axi_reg_stall__5     |           4|       208|
|16    |sc_util_v1_0_2_axi_reg_stall__6     |           1|        30|
|17    |sc_util_v1_0_2_axi_reg_stall__7     |           4|       202|
|18    |sc_util_v1_0_2_axi_reg_stall__8     |           2|       151|
|19    |sc_util_v1_0_2_axi_reg_stall__9     |           1|        28|
|20    |sc_util_v1_0_2_axi_reg_stall__10    |           2|        46|
|21    |sc_util_v1_0_2_axi_reg_stall__11    |           2|       145|
|22    |sc_util_v1_0_2_axi_reg_stall__12    |           1|        41|
|23    |sc_util_v1_0_2_axi_reg_stall__13    |           1|        30|
|24    |sc_util_v1_0_2_axi_reg_stall__14    |           1|        30|
|25    |sc_util_v1_0_2_axi_reg_stall__15    |           1|        28|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:22 ; elapsed = 00:04:00 . Memory (MB): peak = 2410.879 ; gain = 1187.121 ; free physical = 1148 ; free virtual = 13577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:45 ; elapsed = 00:04:24 . Memory (MB): peak = 2410.879 ; gain = 1187.121 ; free physical = 1014 ; free virtual = 13443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                     | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27    | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27    | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4     | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 8               | RAM32M x 2     | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4     | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 86              | RAM32M x 15    | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18    | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 104             | RAM32M x 18    | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/inst/i_0/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|design_1_i/axi_smc/inst/i_0/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/inst/i_0/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|design_1_i/axi_smc/inst/i_0/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 104             | RAM32M x 18    | 
|design_1_i/axi_smc/inst/i_0/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/inst/i_0/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|design_1_i/axi_smc/inst/i_0/s02_nodes/s02_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/inst/i_0/s02_nodes/s02_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/inst/i_0/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|design_1_i/i_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 16 x 9               | RAM32M x 2     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall        |           2|       181|
|2     |sc_exit_v1_0_6_top__GC0             |           1|      1316|
|3     |sc_mmu_v1_0_5_top__GC0              |           1|       422|
|4     |s00_entry_pipeline_imp_USCCV8__GC0  |           1|       252|
|5     |s01_entry_pipeline_imp_1W4H5O0__GC0 |           1|       152|
|6     |s02_entry_pipeline_imp_10GEI8D__GC0 |           1|       212|
|7     |bd_afc3__GC0                        |           1|      9656|
|8     |design_1__GC0                       |           1|     29183|
|9     |sc_mmu_v1_0_5_top__GC0__1           |           1|       369|
|10    |sc_mmu_v1_0_5_top__GC0__2           |           1|       329|
|11    |sc_util_v1_0_2_axi_reg_stall__1     |           1|       259|
|12    |sc_util_v1_0_2_axi_reg_stall__2     |           1|       241|
|13    |sc_util_v1_0_2_axi_reg_stall__3     |           1|        46|
|14    |sc_util_v1_0_2_axi_reg_stall__4     |           1|        41|
|15    |sc_util_v1_0_2_axi_reg_stall__5     |           4|       208|
|16    |sc_util_v1_0_2_axi_reg_stall__6     |           1|        30|
|17    |sc_util_v1_0_2_axi_reg_stall__7     |           4|       202|
|18    |sc_util_v1_0_2_axi_reg_stall__8     |           2|       151|
|19    |sc_util_v1_0_2_axi_reg_stall__9     |           1|        28|
|20    |sc_util_v1_0_2_axi_reg_stall__10    |           2|        46|
|21    |sc_util_v1_0_2_axi_reg_stall__11    |           2|       145|
|22    |sc_util_v1_0_2_axi_reg_stall__12    |           1|        41|
|23    |sc_util_v1_0_2_axi_reg_stall__13    |           1|        30|
|24    |sc_util_v1_0_2_axi_reg_stall__14    |           1|        30|
|25    |sc_util_v1_0_2_axi_reg_stall__15    |           1|        28|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:00 ; elapsed = 00:04:43 . Memory (MB): peak = 2410.879 ; gain = 1187.121 ; free physical = 1114 ; free virtual = 13543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_wr.full_r_reg is being inverted and renamed to gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop gen_rd.fifo_empty_r_reg is being inverted and renamed to gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 37 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 16 to 7 by creating 2 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:01 ; elapsed = 00:04:45 . Memory (MB): peak = 2410.879 ; gain = 1187.121 ; free physical = 1115 ; free virtual = 13544
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:02 ; elapsed = 00:04:45 . Memory (MB): peak = 2410.879 ; gain = 1187.121 ; free physical = 1115 ; free virtual = 13544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:03 ; elapsed = 00:04:47 . Memory (MB): peak = 2410.879 ; gain = 1187.121 ; free physical = 1115 ; free virtual = 13544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_dma_lite_if    | GEN_ASYNC_READ.arready_d12_reg | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_sg_ftch_q_mngr | counter_reg[6]                 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3]  | 4      | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 4      | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]  | 4      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5]  | 8      | 21         | 21     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 4      | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[3]  | 4      | 25         | 25     | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[15] | 16     | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__8     | INFERRED_GEN.data_reg[2]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__9     | INFERRED_GEN.data_reg[2]  | 4      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__10    | INFERRED_GEN.data_reg[15] | 16     | 23         | 23     | 0       | 0      | 0      | 0      | 
|dsrl__11    | shift_reg_reg             | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__12    | memory_reg[3]             | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__13    | memory_reg[3]             | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__14    | memory_reg[31]            | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__15    | memory_reg[31]            | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   513|
|4     |LUT1       |   546|
|5     |LUT2       |  1600|
|6     |LUT3       |  1406|
|7     |LUT4       |  3128|
|8     |LUT5       |  1025|
|9     |LUT6       |  2667|
|10    |MUXF7      |   342|
|11    |MUXF8      |   133|
|12    |PS7        |     1|
|13    |RAM16X1D   |     3|
|14    |RAM32M     |   289|
|15    |RAM32X1D   |     7|
|16    |RAMB36E1_1 |     2|
|17    |SRL16      |     2|
|18    |SRL16E     |   197|
|19    |SRLC32E    |   105|
|20    |FDR        |   275|
|21    |FDRE       |  8246|
|22    |FDSE       |   303|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                         |Cells |
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                                                 |                                                               | 20921|
|2     |  design_1_i                                                                                        |design_1                                                       | 20921|
|3     |    axi_smc                                                                                         |design_1_axi_smc_0                                             |  8103|
|4     |      inst                                                                                          |bd_afc3                                                        |  8103|
|5     |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1TZX5BB                                  |  1506|
|6     |          m00_exit                                                                                  |bd_afc3_m00e_0                                                 |  1506|
|7     |            inst                                                                                    |sc_exit_v1_0_6_top                                             |  1506|
|8     |              ar_reg                                                                                |sc_util_v1_0_2_axi_reg_stall__16                               |   149|
|9     |              aw_reg                                                                                |sc_util_v1_0_2_axi_reg_stall                                   |   149|
|10    |              w_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall__1                                |   227|
|11    |              r_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall__2                                |   209|
|12    |              b_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall__3                                |    15|
|13    |              splitter_inst                                                                         |sc_exit_v1_0_6_splitter                                        |   612|
|14    |                \gen_axi3.axi3_conv_inst                                                            |sc_exit_v1_0_6_axi3_conv                                       |   585|
|15    |                  \USE_WRITE.USE_SPLIT_W.write_resp_inst                                            |sc_exit_v1_0_6_b_downsizer                                     |    20|
|16    |                  \USE_WRITE.write_addr_inst                                                        |sc_exit_v1_0_6_a_axi3_conv                                     |   291|
|17    |                    \USE_BURSTS.cmd_queue                                                           |sc_util_v1_0_2_axic_reg_srl_fifo                               |    40|
|18    |                      \gen_srls[0].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl__87                                     |     1|
|19    |                      \gen_srls[1].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl__88                                     |     1|
|20    |                      \gen_srls[2].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl__89                                     |     1|
|21    |                      \gen_srls[3].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl__90                                     |     1|
|22    |                    \USE_B_CHANNEL.cmd_b_queue                                                      |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0               |    44|
|23    |                      \gen_srls[0].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl__82                                     |     1|
|24    |                      \gen_srls[1].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl__83                                     |     1|
|25    |                      \gen_srls[2].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl__84                                     |     1|
|26    |                      \gen_srls[3].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl__85                                     |     1|
|27    |                      \gen_srls[4].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl__86                                     |     1|
|28    |                  \USE_WRITE.write_data_inst                                                        |sc_exit_v1_0_6_w_axi3_conv                                     |    27|
|29    |                  \USE_READ.USE_SPLIT_R.read_addr_inst                                              |sc_exit_v1_0_6_a_axi3_conv__parameterized0                     |   242|
|30    |                    \USE_R_CHANNEL.cmd_queue                                                        |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1               |    31|
|31    |                      \gen_srls[0].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl__81                                     |     1|
|32    |                  \USE_READ.USE_SPLIT_R.read_data_inst                                              |sc_exit_v1_0_6_r_axi3_conv                                     |     4|
|33    |              exit_inst                                                                             |sc_exit_v1_0_6_exit                                            |   142|
|34    |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2               |    77|
|35    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__35                                     |     1|
|36    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__36                                     |     1|
|37    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__37                                     |     1|
|38    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__38                                     |     1|
|39    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__39                                     |     1|
|40    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__40                                     |     1|
|41    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__41                                     |     1|
|42    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__42                                     |     1|
|43    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__43                                     |     1|
|44    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__44                                     |     1|
|45    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__45                                     |     1|
|46    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__46                                     |     1|
|47    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__47                                     |     1|
|48    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__48                                     |     1|
|49    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__49                                     |     1|
|50    |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__50                                     |     1|
|51    |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3               |    35|
|52    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__2                                      |     1|
|53    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__3                                      |     1|
|54    |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_USCCV8                                  |  1233|
|55    |          s00_mmu                                                                                   |bd_afc3_s00mmu_0                                               |  1110|
|56    |            inst                                                                                    |sc_mmu_v1_0_5_top__1                                           |  1110|
|57    |              ar_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall__17                               |   171|
|58    |              aw_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall__18                               |   171|
|59    |              ar_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall__19                               |   170|
|60    |              aw_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall__20                               |   170|
|61    |              w_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall__21                               |   119|
|62    |              r_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall__22                               |   113|
|63    |              b_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall__23                               |    15|
|64    |              \gen_endpoint.gen_decode_waddr.write_decoder                                          |sc_mmu_v1_0_5_addr_decoder__3                                  |     1|
|65    |              \gen_endpoint.gen_decode_raddr.read_decoder                                           |sc_mmu_v1_0_5_addr_decoder__2                                  |     1|
|66    |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_5_decerr_slave__1                                  |    42|
|67    |          s00_si_converter                                                                          |bd_afc3_s00sic_0                                               |   123|
|68    |            inst                                                                                    |sc_si_converter_v1_0_5_top__1                                  |   123|
|69    |              splitter_inst                                                                         |sc_si_converter_v1_0_5_splitter__1                             |   109|
|70    |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5__1            |    69|
|71    |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__93                                     |     1|
|72    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__94                                     |     1|
|73    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__95                                     |     1|
|74    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__96                                     |     1|
|75    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__97                                     |     1|
|76    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__98                                     |     1|
|77    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__99                                     |     1|
|78    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__100                                    |     1|
|79    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__101                                    |     1|
|80    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__102                                    |     1|
|81    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__103                                    |     1|
|82    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__104                                    |     1|
|83    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__105                                    |     1|
|84    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__106                                    |     1|
|85    |        s01_entry_pipeline                                                                          |s01_entry_pipeline_imp_1W4H5O0                                 |   610|
|86    |          s01_mmu                                                                                   |bd_afc3_s01mmu_0                                               |   559|
|87    |            inst                                                                                    |sc_mmu_v1_0_5_top__2                                           |   559|
|88    |              ar_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall__24                               |   171|
|89    |              ar_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall__25                               |   170|
|90    |              r_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall__11                               |   113|
|91    |              \gen_endpoint.gen_decode_raddr.read_decoder                                           |sc_mmu_v1_0_5_addr_decoder__4                                  |     1|
|92    |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_5_decerr_slave__2                                  |    31|
|93    |          s01_si_converter                                                                          |bd_afc3_s01sic_0                                               |    51|
|94    |            inst                                                                                    |sc_si_converter_v1_0_5_top__2                                  |    51|
|95    |              splitter_inst                                                                         |sc_si_converter_v1_0_5_splitter__2                             |    43|
|96    |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5__2            |    32|
|97    |        s02_entry_pipeline                                                                          |s02_entry_pipeline_imp_10GEI8D                                 |   659|
|98    |          s02_mmu                                                                                   |bd_afc3_s02mmu_0                                               |   551|
|99    |            inst                                                                                    |sc_mmu_v1_0_5_top                                              |   551|
|100   |              aw_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall__5                                |   171|
|101   |              aw_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall__7                                |   170|
|102   |              w_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall__8                                |   119|
|103   |              b_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall__10                               |    15|
|104   |              \gen_endpoint.gen_decode_waddr.write_decoder                                          |sc_mmu_v1_0_5_addr_decoder__1                                  |     1|
|105   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_5_decerr_slave                                     |    11|
|106   |          s02_si_converter                                                                          |bd_afc3_s02sic_0                                               |   108|
|107   |            inst                                                                                    |sc_si_converter_v1_0_5_top                                     |   108|
|108   |              splitter_inst                                                                         |sc_si_converter_v1_0_5_splitter                                |   100|
|109   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5               |    69|
|110   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__121                                    |     1|
|111   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__122                                    |     1|
|112   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__123                                    |     1|
|113   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__124                                    |     1|
|114   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__125                                    |     1|
|115   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__126                                    |     1|
|116   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__127                                    |     1|
|117   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__128                                    |     1|
|118   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__129                                    |     1|
|119   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__130                                    |     1|
|120   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__131                                    |     1|
|121   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__132                                    |     1|
|122   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__133                                    |     1|
|123   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl__134                                    |     1|
|124   |        clk_map                                                                                     |clk_map_imp_5Y9LOC                                             |    41|
|125   |          psr_aclk                                                                                  |bd_afc3_psr_aclk_0                                             |    41|
|126   |            U0                                                                                      |proc_sys_reset                                                 |    41|
|127   |              EXT_LPF                                                                               |lpf                                                            |     9|
|128   |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync__parameterized5__2                                    |     4|
|129   |              SEQ                                                                                   |sequence_psr__1                                                |    30|
|130   |                SEQ_COUNTER                                                                         |upcnt_n__1                                                     |    13|
|131   |        m00_nodes                                                                                   |m00_nodes_imp_1GOYQYZ                                          |   979|
|132   |          m00_ar_node                                                                               |bd_afc3_m00arn_0                                               |   191|
|133   |            inst                                                                                    |sc_node_v1_0_7_top                                             |   191|
|134   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler                                      |    31|
|135   |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_7_arb_alg_rr                                      |    12|
|136   |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_2_counter__4                                      |     6|
|137   |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_2_counter__5                                      |     6|
|138   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler                                      |   158|
|139   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__1                                 |    66|
|140   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__1                      |    66|
|141   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1                         |    13|
|142   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                              |     2|
|143   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                                |     2|
|144   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__72                     |    14|
|145   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0                         |    13|
|146   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized0__xdcDup__1                 |    83|
|147   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized0__xdcDup__1      |    83|
|148   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__42                     |    13|
|149   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                              |    28|
|150   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3                                |    28|
|151   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__70                     |    13|
|152   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__71                     |    13|
|153   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress                                         |     3|
|154   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline__32                                    |     2|
|155   |                  inst_pipeline_recv                                                                |sc_util_v1_0_2_pipeline__parameterized3                        |     1|
|156   |          m00_aw_node                                                                               |bd_afc3_m00awn_0                                               |   222|
|157   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized0                             |   222|
|158   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized0                      |    62|
|159   |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_7_arb_alg_rr__1                                   |     8|
|160   |                \gen_m_axis_arb_fifo.inst_axis_arb_fifo                                             |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4               |    35|
|161   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__135                                    |     1|
|162   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__137                                    |     1|
|163   |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_2_counter__1                                      |     6|
|164   |                \gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter            |sc_util_v1_0_2_counter__3                                      |     6|
|165   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized0                      |   158|
|166   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__2                                 |    66|
|167   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__2                      |    66|
|168   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__41                     |    13|
|169   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__12                                          |     2|
|170   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__12                            |     2|
|171   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__68                     |    14|
|172   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__69                     |    13|
|173   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized0                            |    83|
|174   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized0                 |    83|
|175   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__40                     |    13|
|176   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__2                           |    28|
|177   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3__2                             |    28|
|178   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__66                     |    13|
|179   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__67                     |    13|
|180   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized0                         |     3|
|181   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline__29                                    |     2|
|182   |                  inst_pipeline_recv                                                                |sc_util_v1_0_2_pipeline__parameterized3__2                     |     1|
|183   |          m00_b_node                                                                                |bd_afc3_m00bn_0                                                |   162|
|184   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized1                             |   162|
|185   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized1                      |     4|
|186   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline__11                                    |     1|
|187   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized1                      |   156|
|188   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized1__xdcDup__1                 |    62|
|189   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized1__xdcDup__1      |    62|
|190   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__39                     |    13|
|191   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                              |     5|
|192   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4                                |     5|
|193   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__64                     |    13|
|194   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__65                     |    13|
|195   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized0                      |    21|
|196   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized2                            |    68|
|197   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized2                 |    68|
|198   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__38                     |    13|
|199   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                              |     3|
|200   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5                                |     3|
|201   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__62                     |    13|
|202   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__63                     |    13|
|203   |          m00_r_node                                                                                |bd_afc3_m00rn_0                                                |   176|
|204   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized2                             |   176|
|205   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized2                      |     4|
|206   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline__16                                    |     1|
|207   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized2                      |   170|
|208   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized1                            |    62|
|209   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized1                 |    62|
|210   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__37                     |    13|
|211   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__2                           |     5|
|212   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__2                             |     5|
|213   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__60                     |    13|
|214   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__61                     |    13|
|215   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized0__1                   |    21|
|216   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized3                            |    81|
|217   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized3                 |    81|
|218   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__36                     |    13|
|219   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3                              |    16|
|220   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6                                |    16|
|221   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__58                     |    13|
|222   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__59                     |    13|
|223   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized2                         |     1|
|224   |          m00_w_node                                                                                |bd_afc3_m00wn_0                                                |   228|
|225   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized3                             |   228|
|226   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized3                      |    76|
|227   |                \gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late          |sc_util_v1_0_2_pipeline__25                                    |     1|
|228   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                     |sc_node_v1_0_7_fifo__parameterized4__xdcDup__1                 |    28|
|229   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized4__xdcDup__1      |    28|
|230   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized4                         |     6|
|231   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4                              |     2|
|232   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7                                |     2|
|233   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized3__7                      |     6|
|234   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized3                         |     6|
|235   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                     |sc_node_v1_0_7_fifo__parameterized4__xdcDup__2                 |    12|
|236   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized4__xdcDup__2      |    12|
|237   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4__4                           |     2|
|238   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7__4                             |     2|
|239   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo                     |sc_node_v1_0_7_fifo__parameterized4                            |    28|
|240   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized4                 |    28|
|241   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized4__3                      |     6|
|242   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4__3                           |     2|
|243   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7__3                             |     2|
|244   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized3__3                      |     6|
|245   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized3__4                      |     6|
|246   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized3                      |   150|
|247   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__3                                 |    66|
|248   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__3                      |    66|
|249   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__35                     |    13|
|250   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__11                                          |     2|
|251   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__11                            |     2|
|252   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__56                     |    14|
|253   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__57                     |    13|
|254   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized5                            |    74|
|255   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized5                 |    74|
|256   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__34                     |    13|
|257   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5                              |    19|
|258   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8                                |    19|
|259   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__54                     |    13|
|260   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__55                     |    13|
|261   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized3                         |     4|
|262   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline__23                                    |     2|
|263   |                  inst_pipeline_recv                                                                |sc_util_v1_0_2_pipeline__parameterized3__1                     |     1|
|264   |        s00_nodes                                                                                   |s00_nodes_imp_Y7M43I                                           |   985|
|265   |          s00_ar_node                                                                               |bd_afc3_sarn_0                                                 |   171|
|266   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized4__xdcDup__1                  |   171|
|267   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized4                      |     4|
|268   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline__18                                    |     1|
|269   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized4__xdcDup__1           |   165|
|270   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized6__xdcDup__1                 |    61|
|271   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__1      |    61|
|272   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__33                     |    13|
|273   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6                              |     4|
|274   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9                                |     4|
|275   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__52                     |    13|
|276   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__53                     |    13|
|277   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1                      |     8|
|278   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized7__xdcDup__1                 |    90|
|279   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__1      |    90|
|280   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__32                     |    13|
|281   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7                              |    25|
|282   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10                               |    25|
|283   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__50                     |    13|
|284   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__51                     |    13|
|285   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized4                         |     0|
|286   |                  inst_oh_to_bin_source                                                             |sc_util_v1_0_2_onehot_to_binary__parameterized0__13            |     0|
|287   |          s00_aw_node                                                                               |bd_afc3_sawn_0                                                 |   171|
|288   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized5__xdcDup__1                  |   171|
|289   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized5                      |     4|
|290   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline__13                                    |     1|
|291   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized5__xdcDup__1           |   165|
|292   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized6__xdcDup__2                 |    61|
|293   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__2      |    61|
|294   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__31                     |    13|
|295   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__9                           |     4|
|296   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__9                             |     4|
|297   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__48                     |    13|
|298   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__49                     |    13|
|299   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1__8                   |     8|
|300   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized7__xdcDup__2                 |    90|
|301   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__2      |    90|
|302   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__30                     |    13|
|303   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__6                           |    25|
|304   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10__6                            |    25|
|305   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__46                     |    13|
|306   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__47                     |    13|
|307   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized5                         |     0|
|308   |                  inst_oh_to_bin_source                                                             |sc_util_v1_0_2_onehot_to_binary__parameterized0__9             |     0|
|309   |          s00_b_node                                                                                |bd_afc3_sbn_0                                                  |   141|
|310   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized6__xdcDup__1                  |   141|
|311   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized1__3                   |     4|
|312   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline__38                                    |     1|
|313   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized6__xdcDup__1           |   135|
|314   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__4                                 |    66|
|315   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__4                      |    66|
|316   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__29                     |    13|
|317   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__10                                          |     2|
|318   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__10                            |     2|
|319   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__44                     |    14|
|320   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__45                     |    13|
|321   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized8__xdcDup__1                 |    61|
|322   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized8__xdcDup__1      |    61|
|323   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__28                     |    13|
|324   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8                              |     6|
|325   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized11                               |     6|
|326   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__42                     |    13|
|327   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__43                     |    13|
|328   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized6                         |     2|
|329   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline__8                                     |     2|
|330   |          s00_r_node                                                                                |bd_afc3_srn_0                                                  |   199|
|331   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized7__xdcDup__1                  |   199|
|332   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized2__3                   |     4|
|333   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline__43                                    |     1|
|334   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized7__xdcDup__1           |   193|
|335   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__5                                 |    66|
|336   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__5                      |    66|
|337   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__27                     |    13|
|338   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__9                                           |     2|
|339   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__9                             |     2|
|340   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__40                     |    14|
|341   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__41                     |    13|
|342   |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_7_downsizer                                       |    44|
|343   |                  inst_send_data                                                                    |sc_node_v1_0_7_reg_slice3__parameterized2                      |     2|
|344   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized9__xdcDup__1                 |    74|
|345   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized9__xdcDup__1      |    74|
|346   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__26                     |    13|
|347   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9                              |    19|
|348   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized12                               |    19|
|349   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__38                     |    13|
|350   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__39                     |    13|
|351   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized7                         |     3|
|352   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline__14                                    |     2|
|353   |          s00_w_node                                                                                |bd_afc3_swn_0                                                  |   303|
|354   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized8__xdcDup__1                  |   303|
|355   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized6                      |     4|
|356   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline__7                                     |     1|
|357   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized8__xdcDup__1           |   297|
|358   |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_7_upsizer                                         |   137|
|359   |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_2_pipeline__parameterized8                        |     5|
|360   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_7_fi_regulator                                    |     3|
|361   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized10__xdcDup__1                |    59|
|362   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized10__xdcDup__1     |    59|
|363   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__25                     |    13|
|364   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__8                           |     4|
|365   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__8                             |     4|
|366   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__36                     |    13|
|367   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__37                     |    13|
|368   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1__7                   |     8|
|369   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized11__xdcDup__1                |    84|
|370   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized11__xdcDup__1     |    84|
|371   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__24                     |    13|
|372   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10                             |    16|
|373   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized13                               |    16|
|374   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__34                     |    13|
|375   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__35                     |    13|
|376   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized8                         |     1|
|377   |        s01_nodes                                                                                   |s01_nodes_imp_1RW0SI0                                          |   370|
|378   |          s01_ar_node                                                                               |bd_afc3_sarn_1                                                 |   171|
|379   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized4                             |   171|
|380   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized4__2                   |     4|
|381   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline__44                                    |     1|
|382   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized4                      |   165|
|383   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized6__xdcDup__3                 |    61|
|384   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__3      |    61|
|385   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__23                     |    13|
|386   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__7                           |     4|
|387   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__7                             |     4|
|388   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__32                     |    13|
|389   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__33                     |    13|
|390   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1__6                   |     8|
|391   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized7__xdcDup__3                 |    90|
|392   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__3      |    90|
|393   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__22                     |    13|
|394   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__5                           |    25|
|395   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10__5                            |    25|
|396   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__30                     |    13|
|397   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__31                     |    13|
|398   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized4__2                      |     0|
|399   |                  inst_oh_to_bin_source                                                             |sc_util_v1_0_2_onehot_to_binary__parameterized0__22            |     0|
|400   |          s01_r_node                                                                                |bd_afc3_srn_1                                                  |   199|
|401   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized7                             |   199|
|402   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized2__2                   |     4|
|403   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline__42                                    |     1|
|404   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized7                      |   193|
|405   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__6                                 |    66|
|406   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__6                      |    66|
|407   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__21                     |    13|
|408   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__8                                           |     2|
|409   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__8                             |     2|
|410   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__28                     |    14|
|411   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__29                     |    13|
|412   |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_7_downsizer__2                                    |    44|
|413   |                  inst_send_data                                                                    |sc_node_v1_0_7_reg_slice3__parameterized2__2                   |     2|
|414   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized9                            |    74|
|415   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized9                 |    74|
|416   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__20                     |    13|
|417   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9__2                           |    19|
|418   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized12__2                            |    19|
|419   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__26                     |    13|
|420   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__27                     |    13|
|421   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized7__2                      |     3|
|422   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline__41                                    |     2|
|423   |        s02_nodes                                                                                   |s02_nodes_imp_16RLGGJ                                          |   615|
|424   |          s02_aw_node                                                                               |bd_afc3_sawn_1                                                 |   171|
|425   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized5                             |   171|
|426   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized5__2                   |     4|
|427   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline__39                                    |     1|
|428   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized5                      |   165|
|429   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized6                            |    61|
|430   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized6                 |    61|
|431   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__19                     |    13|
|432   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__6                           |     4|
|433   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__6                             |     4|
|434   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__24                     |    13|
|435   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__25                     |    13|
|436   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1__5                   |     8|
|437   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized7                            |    90|
|438   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized7                 |    90|
|439   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__18                     |    13|
|440   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__4                           |    25|
|441   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10__4                            |    25|
|442   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__22                     |    13|
|443   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__23                     |    13|
|444   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized5__2                      |     0|
|445   |                  inst_oh_to_bin_source                                                             |sc_util_v1_0_2_onehot_to_binary__parameterized0__18            |     0|
|446   |          s02_b_node                                                                                |bd_afc3_sbn_1                                                  |   141|
|447   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized6                             |   141|
|448   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized1__2                   |     4|
|449   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline__37                                    |     1|
|450   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized6                      |   135|
|451   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo                                            |    66|
|452   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo                                 |    66|
|453   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__17                     |    13|
|454   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__7                                           |     2|
|455   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__7                             |     2|
|456   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__20                     |    14|
|457   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__21                     |    13|
|458   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized8                            |    61|
|459   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized8                 |    61|
|460   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__16                     |    13|
|461   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8__2                           |     6|
|462   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized11__2                            |     6|
|463   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__18                     |    13|
|464   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__19                     |    13|
|465   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized6__2                      |     2|
|466   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline__36                                    |     2|
|467   |          s02_w_node                                                                                |bd_afc3_swn_1                                                  |   303|
|468   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized8                             |   303|
|469   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized6__2                   |     4|
|470   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline__34                                    |     1|
|471   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized8                      |   297|
|472   |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_7_upsizer__2                                      |   137|
|473   |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_2_pipeline__parameterized8__2                     |     5|
|474   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_7_fi_regulator__2                                 |     3|
|475   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized10                           |    59|
|476   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized10                |    59|
|477   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__15                     |    13|
|478   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__5                           |     4|
|479   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__5                             |     4|
|480   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__16                     |    13|
|481   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__17                     |    13|
|482   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1__4                   |     8|
|483   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized11                           |    84|
|484   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized11                |    84|
|485   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1__14                     |    13|
|486   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10__2                          |    16|
|487   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized13__2                            |    16|
|488   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0__14                     |    13|
|489   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0__15                     |    13|
|490   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized8__2                      |     1|
|491   |        switchboards                                                                                |switchboards_imp_4N4PBE                                        |  1105|
|492   |          ar_switchboard                                                                            |bd_afc3_arsw_0                                                 |   279|
|493   |            inst                                                                                    |sc_switchboard_v1_0_4_top                                      |   279|
|494   |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_2_mux                                             |   139|
|495   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized11                       |   139|
|496   |          aw_switchboard                                                                            |bd_afc3_awsw_0                                                 |   279|
|497   |            inst                                                                                    |sc_switchboard_v1_0_4_top__1                                   |   279|
|498   |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_2_mux__1                                          |   139|
|499   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized11__1                    |   139|
|500   |          b_switchboard                                                                             |bd_afc3_bsw_0                                                  |    30|
|501   |            inst                                                                                    |sc_switchboard_v1_0_4_top__parameterized0                      |    30|
|502   |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_2_mux__parameterized0__1                          |     7|
|503   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized14__1                    |     7|
|504   |              \gen_mi[1].inst_onehot_to_binary_encoder                                              |sc_util_v1_0_2_onehot_to_binary__parameterized2__5             |     0|
|505   |              \gen_mi[2].inst_mux_payld                                                             |sc_util_v1_0_2_mux__parameterized0                             |     7|
|506   |              \gen_mi[2].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized14                       |     7|
|507   |          r_switchboard                                                                             |bd_afc3_rsw_0                                                  |   342|
|508   |            inst                                                                                    |sc_switchboard_v1_0_4_top__parameterized1                      |   342|
|509   |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_2_mux__parameterized1__1                          |    85|
|510   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized16__1                    |    85|
|511   |              \gen_mi[1].inst_mux_payld                                                             |sc_util_v1_0_2_mux__parameterized1__2                          |    85|
|512   |              \gen_mi[1].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized16__2                    |    85|
|513   |              \gen_mi[2].inst_onehot_to_binary_encoder                                              |sc_util_v1_0_2_onehot_to_binary__parameterized2__3             |     0|
|514   |          w_switchboard                                                                             |bd_afc3_wsw_0                                                  |   175|
|515   |            inst                                                                                    |sc_switchboard_v1_0_4_top__parameterized2                      |   175|
|516   |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_2_mux__parameterized2                             |    87|
|517   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized18                       |    87|
|518   |    axi_dma_0                                                                                       |design_1_axi_dma_0_0                                           |  6192|
|519   |      U0                                                                                            |axi_dma                                                        |  6192|
|520   |        I_RST_MODULE                                                                                |axi_dma_rst_module                                             |   115|
|521   |          REG_HRD_RST                                                                               |cdc_sync__11                                                   |     4|
|522   |          REG_HRD_RST_OUT                                                                           |cdc_sync                                                       |     4|
|523   |          \GEN_RESET_FOR_MM2S.RESET_I                                                               |axi_dma_reset__1                                               |    50|
|524   |            \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                                      |cdc_sync__15                                                   |     4|
|525   |            \GEN_ASYNC_RESET.REG_RESET_OUT                                                          |cdc_sync__13                                                   |     4|
|526   |            \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                                 |cdc_sync__12                                                   |     4|
|527   |          \GEN_RESET_FOR_S2MM.RESET_I                                                               |axi_dma_reset                                                  |    50|
|528   |            \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                                      |cdc_sync__7                                                    |     4|
|529   |            \GEN_ASYNC_RESET.REG_RESET_OUT                                                          |cdc_sync__9                                                    |     4|
|530   |            \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                                 |cdc_sync__10                                                   |     4|
|531   |        I_AXI_DMA_REG_MODULE                                                                        |axi_dma_reg_module                                             |   792|
|532   |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                            |axi_dma_lite_if                                                |   373|
|533   |            \GEN_ASYNC_WRITE.AWVLD_CDC_TO                                                           |cdc_sync__1                                                    |     4|
|534   |            \GEN_ASYNC_WRITE.WVLD_CDC_TO                                                            |cdc_sync__2                                                    |     4|
|535   |            \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                                                     |cdc_sync__parameterized0                                       |     5|
|536   |            \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1                                                    |cdc_sync__parameterized1                                       |    30|
|537   |            \GEN_ASYNC_WRITE.REG3_WREADY                                                            |cdc_sync__3                                                    |     4|
|538   |            \GEN_ASYNC_WRITE.REG2_WREADY                                                            |cdc_sync__4                                                    |     4|
|539   |            \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                                                      |cdc_sync__parameterized2                                       |    40|
|540   |            \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK                                                    |cdc_sync__parameterized3                                       |     4|
|541   |            \GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                                                     |cdc_sync__parameterized4                                       |   128|
|542   |          \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                   |axi_dma_register                                               |   156|
|543   |          \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                   |axi_dma_register_s2mm                                          |   156|
|544   |          \GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE                                  |cdc_sync__5                                                    |     4|
|545   |          \GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE                                  |cdc_sync__6                                                    |     4|
|546   |        I_PRMRY_DATAMOVER                                                                           |axi_datamover                                                  |  3170|
|547   |          \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                        |axi_datamover_mm2s_full_wrap                                   |  1083|
|548   |            I_RESET                                                                                 |axi_datamover_reset                                            |     6|
|549   |            I_CMD_STATUS                                                                            |axi_datamover_cmd_status                                       |    70|
|550   |              I_CMD_FIFO                                                                            |axi_datamover_fifo                                             |    57|
|551   |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                   |axi_datamover_fifo__parameterized0                             |    13|
|552   |            I_RD_STATUS_CNTLR                                                                       |axi_datamover_rd_status_cntl                                   |    12|
|553   |            I_MSTR_PCC                                                                              |axi_datamover_pcc                                              |   370|
|554   |              I_STRT_STRB_GEN                                                                       |axi_datamover_strb_gen2                                        |     4|
|555   |              I_END_STRB_GEN                                                                        |axi_datamover_strb_gen2__parameterized0                        |     2|
|556   |            I_ADDR_CNTL                                                                             |axi_datamover_addr_cntl                                        |   107|
|557   |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                       |axi_datamover_fifo__parameterized1                             |    57|
|558   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized2                                     |    47|
|559   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized2                                 |    47|
|560   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f__5                                       |     6|
|561   |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized2                                     |    39|
|562   |            I_RD_DATA_CNTL                                                                          |axi_datamover_rddata_cntl                                      |   121|
|563   |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                  |axi_datamover_fifo__parameterized2                             |    35|
|564   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized3                                     |    25|
|565   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized3                                 |    25|
|566   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f                                          |     6|
|567   |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized3                                     |    17|
|568   |            \GEN_INCLUDE_MM2S_SF.I_RD_SF                                                            |axi_datamover_rd_sf                                            |   266|
|569   |              I_DATA_FIFO                                                                           |axi_datamover_sfifo_autord                                     |   227|
|570   |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |sync_fifo_fg                                                   |   226|
|571   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                             |xpm_fifo_sync                                                  |   226|
|572   |                    xpm_fifo_base_inst                                                              |xpm_fifo_base                                                  |   226|
|573   |                      \gen_sdpram.xpm_memory_base_inst                                              |xpm_memory_base                                                |     1|
|574   |                      \gen_fwft.rdpp1_inst                                                          |xpm_counter_updn__parameterized1                               |     4|
|575   |                      xpm_fifo_rst_inst                                                             |xpm_fifo_rst                                                   |     4|
|576   |                      rst_d1_inst                                                                   |xpm_fifo_reg_bit__14                                           |     1|
|577   |                      wrp_inst                                                                      |xpm_counter_updn__parameterized2__3                            |    20|
|578   |                      wrpp1_inst                                                                    |xpm_counter_updn__parameterized3__3                            |    18|
|579   |                      wrpp2_inst                                                                    |xpm_counter_updn__parameterized0                               |    18|
|580   |                      rdp_inst                                                                      |xpm_counter_updn__parameterized2                               |    20|
|581   |                      rdpp1_inst                                                                    |xpm_counter_updn__parameterized3                               |    18|
|582   |              \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                        |axi_datamover_fifo__parameterized3                             |    18|
|583   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized4                                     |     8|
|584   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized4                                 |     8|
|585   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f__6                                       |     6|
|586   |            \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                       |axi_datamover_skid_buf                                         |   131|
|587   |          \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                        |axi_datamover_s2mm_full_wrap                                   |  2087|
|588   |            I_RESET                                                                                 |axi_datamover_reset__1                                         |     6|
|589   |            I_CMD_STATUS                                                                            |axi_datamover_cmd_status__parameterized0                       |    83|
|590   |              I_CMD_FIFO                                                                            |axi_datamover_fifo__1                                          |    56|
|591   |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                   |axi_datamover_fifo__parameterized4                             |    27|
|592   |            I_WR_STATUS_CNTLR                                                                       |axi_datamover_wr_status_cntl                                   |   116|
|593   |              I_WRESP_STATUS_FIFO                                                                   |axi_datamover_fifo__parameterized5                             |    22|
|594   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized5                                     |    12|
|595   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized5                                 |    12|
|596   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f__parameterized1                          |     8|
|597   |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized5                                     |     2|
|598   |              \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                      |axi_datamover_fifo__parameterized6                             |    37|
|599   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized6                                     |    27|
|600   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized6                                 |    27|
|601   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f__parameterized1__1                       |     8|
|602   |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized6                                     |    17|
|603   |            I_ADDR_CNTL                                                                             |axi_datamover_addr_cntl__parameterized0                        |   109|
|604   |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                       |axi_datamover_fifo__parameterized1__1                          |    58|
|605   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized2__1                                  |    48|
|606   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized2__1                              |    48|
|607   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f__7                                       |     6|
|608   |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized2__1                                  |    40|
|609   |            I_WR_DATA_CNTL                                                                          |axi_datamover_wrdata_cntl                                      |   164|
|610   |              \GEN_INDET_BTT.I_STRT_STRB_GEN                                                        |axi_datamover_strb_gen2__2                                     |     3|
|611   |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                  |axi_datamover_fifo__parameterized9                             |    28|
|612   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized9                                     |    18|
|613   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized9                                 |    18|
|614   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f__4                                       |     6|
|615   |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized9                                     |    10|
|616   |            I_S2MM_MMAP_SKID_BUF                                                                    |axi_datamover_skid2mm_buf                                      |   119|
|617   |            \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                  |axi_datamover_ibttcc                                           |   425|
|618   |            \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                  |axi_datamover_skid_buf__1                                      |   131|
|619   |            \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                 |axi_datamover_s2mm_realign                                     |   364|
|620   |              I_DRE_CNTL_FIFO                                                                       |axi_datamover_fifo__parameterized7                             |    34|
|621   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized7                                     |    24|
|622   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized7                                 |    24|
|623   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f__3                                       |     6|
|624   |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized7                                     |    16|
|625   |              \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                   |axi_datamover_s2mm_scatter                                     |   308|
|626   |                I_MSSAI_SKID_BUF                                                                    |axi_datamover_mssai_skid_buf                                   |   126|
|627   |                  I_MSSAI_DETECTION                                                                 |axi_datamover_ms_strb_set                                      |     2|
|628   |                I_SCATTER_STROBE_GEN                                                                |axi_datamover_strb_gen2__1                                     |     4|
|629   |                SLICE_INSERTION                                                                     |axi_datamover_slice                                            |    14|
|630   |                I_TSTRB_FIFO                                                                        |axi_datamover_fifo__parameterized8                             |    30|
|631   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                         |srl_fifo_f__parameterized8                                     |    21|
|632   |                    I_SRL_FIFO_RBU_F                                                                |srl_fifo_rbu_f__parameterized8                                 |    21|
|633   |                      CNTR_INCR_DECR_ADDN_F_I                                                       |cntr_incr_decr_addn_f__parameterized0                          |    11|
|634   |                      DYNSHREG_F_I                                                                  |dynshreg_f__parameterized8                                     |     8|
|635   |            \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                    |axi_datamover_indet_btt                                        |   570|
|636   |              I_XD_FIFO                                                                             |axi_datamover_sfifo_autord__parameterized0                     |   167|
|637   |                \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                    |sync_fifo_fg__parameterized0                                   |   165|
|638   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                             |xpm_fifo_sync__parameterized1                                  |   165|
|639   |                    xpm_fifo_base_inst                                                              |xpm_fifo_base__parameterized0                                  |   165|
|640   |                      \gen_sdpram.xpm_memory_base_inst                                              |xpm_memory_base__parameterized0                                |    20|
|641   |                      \gen_fwft.rdpp1_inst                                                          |xpm_counter_updn__parameterized1__2                            |     4|
|642   |                      xpm_fifo_rst_inst                                                             |xpm_fifo_rst__2                                                |     4|
|643   |                      rst_d1_inst                                                                   |xpm_fifo_reg_bit__9                                            |     1|
|644   |                      wrp_inst                                                                      |xpm_counter_updn__parameterized6__1                            |    10|
|645   |                      wrpp1_inst                                                                    |xpm_counter_updn__parameterized7__1                            |     8|
|646   |                      wrpp2_inst                                                                    |xpm_counter_updn__parameterized5                               |     8|
|647   |                      rdp_inst                                                                      |xpm_counter_updn__parameterized6                               |    10|
|648   |                      rdpp1_inst                                                                    |xpm_counter_updn__parameterized7                               |     8|
|649   |              I_DATA_FIFO                                                                           |axi_datamover_sfifo_autord__parameterized1                     |   227|
|650   |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |sync_fifo_fg__parameterized1                                   |   226|
|651   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                             |xpm_fifo_sync__parameterized3                                  |   226|
|652   |                    xpm_fifo_base_inst                                                              |xpm_fifo_base__parameterized1                                  |   226|
|653   |                      \gen_sdpram.xpm_memory_base_inst                                              |xpm_memory_base__parameterized1                                |     1|
|654   |                      \gen_fwft.rdpp1_inst                                                          |xpm_counter_updn__parameterized1__1                            |     4|
|655   |                      xpm_fifo_rst_inst                                                             |xpm_fifo_rst__1                                                |     4|
|656   |                      rst_d1_inst                                                                   |xpm_fifo_reg_bit__4                                            |     1|
|657   |                      wrp_inst                                                                      |xpm_counter_updn__parameterized2__1                            |    20|
|658   |                      wrpp1_inst                                                                    |xpm_counter_updn__parameterized3__1                            |    18|
|659   |                      wrpp2_inst                                                                    |xpm_counter_updn__parameterized0__2                            |    18|
|660   |                      rdp_inst                                                                      |xpm_counter_updn__parameterized2__2                            |    20|
|661   |                      rdpp1_inst                                                                    |xpm_counter_updn__parameterized3__2                            |    18|
|662   |              \SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET                                                  |axi_datamover_stbs_set_nodre__1                                |     3|
|663   |              \SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET                                                 |axi_datamover_stbs_set_nodre                                   |     3|
|664   |              \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                |axi_datamover_skid_buf__parameterized0                         |   131|
|665   |        \GEN_SG_ENGINE.I_SG_ENGINE                                                                  |axi_sg                                                         |  1771|
|666   |          I_SG_FETCH_MNGR                                                                           |axi_sg_ftch_mngr                                               |   268|
|667   |            I_FTCH_SG                                                                               |axi_sg_ftch_sm                                                 |   101|
|668   |            I_FTCH_PNTR_MNGR                                                                        |axi_sg_ftch_pntr                                               |   151|
|669   |            I_FTCH_CMDSTS_IF                                                                        |axi_sg_ftch_cmdsts_if                                          |    16|
|670   |          I_SG_FETCH_QUEUE                                                                          |axi_sg_ftch_q_mngr                                             |   472|
|671   |            \GEN_QUEUE.FTCH_QUEUE_I                                                                 |axi_sg_ftch_queue                                              |   363|
|672   |          I_SG_AXI_DATAMOVER                                                                        |axi_sg_datamover                                               |   397|
|673   |            \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                    |axi_sg_mm2s_basic_wrap                                         |   144|
|674   |              I_RESET                                                                               |axi_sg_reset                                                   |     2|
|675   |              I_CMD_STATUS                                                                          |axi_sg_cmd_status                                              |    50|
|676   |                I_CMD_FIFO                                                                          |axi_sg_fifo                                                    |    36|
|677   |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                 |axi_sg_fifo__parameterized0                                    |    14|
|678   |              I_RD_STATUS_CNTLR                                                                     |axi_sg_rd_status_cntl                                          |    10|
|679   |              I_MSTR_SCC                                                                            |axi_sg_scc                                                     |    36|
|680   |              I_ADDR_CNTL                                                                           |axi_sg_addr_cntl                                               |    37|
|681   |              I_RD_DATA_CNTL                                                                        |axi_sg_rddata_cntl                                             |     9|
|682   |            \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                    |axi_sg_s2mm_basic_wrap                                         |   253|
|683   |              I_RESET                                                                               |axi_sg_reset__1                                                |     2|
|684   |              I_CMD_STATUS                                                                          |axi_sg_cmd_status__1                                           |    50|
|685   |                I_CMD_FIFO                                                                          |axi_sg_fifo__1                                                 |    37|
|686   |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                 |axi_sg_fifo__parameterized0__2                                 |    13|
|687   |              I_WR_STATUS_CNTLR                                                                     |axi_sg_wr_status_cntl                                          |    64|
|688   |                I_WRESP_STATUS_FIFO                                                                 |axi_sg_fifo__parameterized1                                    |    20|
|689   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                         |srl_fifo_f                                                     |    10|
|690   |                    I_SRL_FIFO_RBU_F                                                                |srl_fifo_rbu_f                                                 |    10|
|691   |                      CNTR_INCR_DECR_ADDN_F_I                                                       |cntr_incr_decr_addn_f__2                                       |     6|
|692   |                      DYNSHREG_F_I                                                                  |dynshreg_f                                                     |     2|
|693   |                \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                         |axi_sg_fifo__parameterized2                                    |    21|
|694   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                         |srl_fifo_f__parameterized0                                     |    11|
|695   |                    I_SRL_FIFO_RBU_F                                                                |srl_fifo_rbu_f__parameterized0                                 |    11|
|696   |                      CNTR_INCR_DECR_ADDN_F_I                                                       |cntr_incr_decr_addn_f__1                                       |     6|
|697   |                      DYNSHREG_F_I                                                                  |dynshreg_f__parameterized0                                     |     3|
|698   |              I_MSTR_SCC                                                                            |axi_sg_scc_wr                                                  |    37|
|699   |              I_ADDR_CNTL                                                                           |axi_sg_addr_cntl__parameterized0                               |    40|
|700   |              I_WR_DATA_CNTL                                                                        |axi_sg_wrdata_cntl                                             |    60|
|701   |          \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                         |axi_sg_updt_mngr                                               |   122|
|702   |            I_UPDT_SG                                                                               |axi_sg_updt_sm                                                 |   108|
|703   |            I_UPDT_CMDSTS_IF                                                                        |axi_sg_updt_cmdsts_if                                          |    14|
|704   |          \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                        |axi_sg_updt_q_mngr                                             |   304|
|705   |            \GEN_QUEUE.I_UPDT_DESC_QUEUE                                                            |axi_sg_updt_queue                                              |   304|
|706   |          \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                      |axi_sg_intrpt                                                  |   151|
|707   |        \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                             |axi_dma_mm2s_mngr                                              |   162|
|708   |          \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                       |axi_dma_mm2s_cmdsts_if                                         |    17|
|709   |          \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                     |axi_dma_mm2s_sts_mngr                                          |     9|
|710   |          \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                   |axi_dma_mm2s_sm                                                |    25|
|711   |          \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                                |axi_dma_mm2s_sg_if                                             |   107|
|712   |            \GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                  |srl_fifo_f__parameterized1                                     |    36|
|713   |              I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized1                                 |    36|
|714   |                CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0__1                       |    11|
|715   |                DYNSHREG_F_I                                                                        |dynshreg_f__parameterized1                                     |    23|
|716   |        \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                           |axi_dma_sofeof_gen__1                                          |    13|
|717   |        \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                             |axi_dma_s2mm_mngr                                              |   156|
|718   |          \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                       |axi_dma_s2mm_cmdsts_if                                         |    45|
|719   |          \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                     |axi_dma_s2mm_sts_mngr                                          |     9|
|720   |          \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                   |axi_dma_s2mm_sm                                                |    23|
|721   |          \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                                |axi_dma_s2mm_sg_if                                             |    73|
|722   |        \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                           |axi_dma_sofeof_gen                                             |    13|
|723   |    axis_array_ip_0                                                                                 |design_1_axis_array_ip_0_0                                     |  5083|
|724   |      inst                                                                                          |axis                                                           |  5083|
|725   |        mySlave                                                                                     |slave                                                          |    13|
|726   |        myMaster                                                                                    |master                                                         |    22|
|727   |        array                                                                                       |Array                                                          |  5047|
|728   |          \MACArgMAXPair[0].mult_cell                                                               |MultCell                                                       |   355|
|729   |            ram                                                                                     |BRam                                                           |   135|
|730   |          \MACArgMAXPair[0].argmax_cell                                                             |ArgMaxCell                                                     |    91|
|731   |          \MACArgMAXPair[1].mult_cell                                                               |MultCell__parameterized0                                       |   396|
|732   |            ram                                                                                     |BRam__parameterized0                                           |   176|
|733   |          \MACArgMAXPair[1].argmax_cell                                                             |ArgMaxCell__parameterized0                                     |   129|
|734   |          \MACArgMAXPair[2].mult_cell                                                               |MultCell__parameterized1                                       |   381|
|735   |            ram                                                                                     |BRam__parameterized1                                           |   161|
|736   |          \MACArgMAXPair[2].argmax_cell                                                             |ArgMaxCell__parameterized1                                     |   132|
|737   |          \MACArgMAXPair[3].mult_cell                                                               |MultCell__parameterized2                                       |   383|
|738   |            ram                                                                                     |BRam__parameterized2                                           |   163|
|739   |          \MACArgMAXPair[3].argmax_cell                                                             |ArgMaxCell__parameterized2                                     |   132|
|740   |          \MACArgMAXPair[4].mult_cell                                                               |MultCell__parameterized3                                       |   386|
|741   |            ram                                                                                     |BRam__parameterized3                                           |   166|
|742   |          \MACArgMAXPair[4].argmax_cell                                                             |ArgMaxCell__parameterized3                                     |   133|
|743   |          \MACArgMAXPair[5].mult_cell                                                               |MultCell__parameterized4                                       |   378|
|744   |            ram                                                                                     |BRam__parameterized4                                           |   158|
|745   |          \MACArgMAXPair[5].argmax_cell                                                             |ArgMaxCell__parameterized4                                     |   137|
|746   |          \MACArgMAXPair[6].mult_cell                                                               |MultCell__parameterized5                                       |   380|
|747   |            ram                                                                                     |BRam__parameterized5                                           |   160|
|748   |          \MACArgMAXPair[6].argmax_cell                                                             |ArgMaxCell__parameterized5                                     |   135|
|749   |          \MACArgMAXPair[7].mult_cell                                                               |MultCell__parameterized6                                       |   393|
|750   |            ram                                                                                     |BRam__parameterized6                                           |   173|
|751   |          \MACArgMAXPair[7].argmax_cell                                                             |ArgMaxCell__parameterized6                                     |   136|
|752   |          \MACArgMAXPair[8].mult_cell                                                               |MultCell__parameterized7                                       |   390|
|753   |            ram                                                                                     |BRam__parameterized7                                           |   170|
|754   |          \MACArgMAXPair[8].argmax_cell                                                             |ArgMaxCell__parameterized7                                     |   122|
|755   |          \MACArgMAXPair[9].mult_cell                                                               |MultCell__parameterized8                                       |   386|
|756   |            ram                                                                                     |BRam__parameterized8                                           |   168|
|757   |          \MACArgMAXPair[9].argmax_cell                                                             |ArgMaxCell__parameterized8                                     |    72|
|758   |    processing_system7_0                                                                            |design_1_processing_system7_0_0                                |   244|
|759   |      inst                                                                                          |processing_system7_v5_5_processing_system7                     |   244|
|760   |    ps7_0_axi_periph                                                                                |design_1_ps7_0_axi_periph_0                                    |  1233|
|761   |      s00_couplers                                                                                  |s00_couplers_imp_UYSKKA                                        |  1233|
|762   |        auto_pc                                                                                     |design_1_auto_pc_0                                             |  1233|
|763   |          inst                                                                                      |axi_protocol_converter_v2_1_15_axi_protocol_converter          |  1233|
|764   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                   |axi_protocol_converter_v2_1_15_b2s                             |  1233|
|765   |              \WR.aw_channel_0                                                                      |axi_protocol_converter_v2_1_15_b2s_aw_channel                  |   251|
|766   |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_15_b2s_cmd_translator              |   226|
|767   |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_15_b2s_incr_cmd                    |    81|
|768   |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_15_b2s_wrap_cmd                    |   126|
|769   |                aw_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm                  |     8|
|770   |              \WR.b_channel_0                                                                       |axi_protocol_converter_v2_1_15_b2s_b_channel                   |    66|
|771   |                bid_fifo_0                                                                          |axi_protocol_converter_v2_1_15_b2s_simple_fifo                 |    26|
|772   |                bresp_fifo_0                                                                        |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0 |     7|
|773   |              \RD.ar_channel_0                                                                      |axi_protocol_converter_v2_1_15_b2s_ar_channel                  |   249|
|774   |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_15_b2s_cmd_translator__1           |   226|
|775   |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_15_b2s_incr_cmd__1                 |    81|
|776   |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_15_b2s_wrap_cmd__1                 |   126|
|777   |                ar_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm                  |     8|
|778   |              \RD.r_channel_0                                                                       |axi_protocol_converter_v2_1_15_b2s_r_channel                   |   123|
|779   |                rd_data_fifo_0                                                                      |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1 |    68|
|780   |                transaction_fifo_0                                                                  |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2 |    36|
|781   |              SI_REG                                                                                |axi_register_slice_v2_1_15_axi_register_slice                  |   542|
|782   |                \aw.aw_pipe                                                                         |axi_register_slice_v2_1_15_axic_register_slice__1              |   172|
|783   |                \b.b_pipe                                                                           |axi_register_slice_v2_1_15_axic_register_slice__parameterized1 |    49|
|784   |                \ar.ar_pipe                                                                         |axi_register_slice_v2_1_15_axic_register_slice                 |   172|
|785   |                \r.r_pipe                                                                           |axi_register_slice_v2_1_15_axic_register_slice__parameterized2 |   148|
|786   |    rst_ps7_0_100M                                                                                  |design_1_rst_ps7_0_100M_0                                      |    66|
|787   |      U0                                                                                            |proc_sys_reset__parameterized1                                 |    66|
|788   |        EXT_LPF                                                                                     |lpf__parameterized0                                            |    23|
|789   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync__parameterized5__3                                    |     4|
|790   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync__parameterized5                                       |     4|
|791   |        SEQ                                                                                         |sequence_psr                                                   |    36|
|792   |          SEQ_COUNTER                                                                               |upcnt_n                                                        |    13|
|793   |    xlconcat_0                                                                                      |design_1_xlconcat_0_0                                          |     0|
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:03 ; elapsed = 00:04:47 . Memory (MB): peak = 2410.879 ; gain = 1187.121 ; free physical = 1115 ; free virtual = 13545
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2858 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:35 ; elapsed = 00:04:11 . Memory (MB): peak = 2410.879 ; gain = 465.098 ; free physical = 1171 ; free virtual = 13601
Synthesis Optimization Complete : Time (s): cpu = 00:04:03 ; elapsed = 00:04:47 . Memory (MB): peak = 2410.879 ; gain = 1187.121 ; free physical = 1179 ; free virtual = 13609
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 576 instances were transformed.
  FDR => FDRE: 275 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 289 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1606 Infos, 284 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:11 ; elapsed = 00:04:55 . Memory (MB): peak = 2410.879 ; gain = 1211.949 ; free physical = 1308 ; free virtual = 13738
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/icedaq/code/project2/array_design/array_design.runs/synth_2/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2434.891 ; gain = 24.012 ; free physical = 1298 ; free virtual = 13736
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2434.891 ; gain = 0.000 ; free physical = 1298 ; free virtual = 13736
INFO: [Common 17-206] Exiting Vivado at Fri Jun 15 18:40:18 2018...
