regmap	,	V_13
parent	,	V_22
of_clk_axmclk_get	,	F_9
axmclk_regmap_config	,	V_41
axxia_divclk_recalc_rate	,	F_5
shift	,	V_18
__iomem	,	T_3
axmclk_probe	,	F_13
axxia_clkmux_get_parent	,	F_7
size_t	,	T_4
aclk	,	V_5
platform_driver_unregister	,	F_27
hw	,	V_2
axxia_divclk	,	V_15
pdev	,	V_31
dev	,	V_38
u32	,	T_1
reg	,	V_14
to_axxia_clk	,	F_2
fbdiv	,	V_9
ARRAY_SIZE	,	F_10
ret	,	V_36
res	,	V_34
axxia_clkmux	,	V_20
resource	,	V_33
to_axxia_divclk	,	F_6
regmap_read	,	F_4
platform_driver_register	,	F_25
PTR_ERR	,	F_17
clkspec	,	V_24
to_axxia_clkmux	,	F_8
__func__	,	V_28
pr_err	,	F_11
unused	,	V_25
of_node	,	V_42
platform_get_resource	,	F_14
idx	,	V_26
device	,	V_37
axmclk_remove	,	F_22
axxia_pllclk	,	V_6
axxia_pllclk_recalc	,	F_1
axmclk_driver	,	V_43
to_axxia_pllclk	,	F_3
ctrl	,	V_17
"axmclk: supporting %zu clocks\n"	,	L_2
num_clks	,	V_39
axxia_clk	,	V_4
axmclk_clocks	,	V_27
mux	,	V_21
devm_regmap_init_mmio	,	F_18
divclk	,	V_16
axmclk_init	,	F_24
parent_rate	,	V_3
rate	,	V_8
refdiv	,	V_10
of_phandle_args	,	V_23
IORESOURCE_MEM	,	V_40
clk_hw	,	V_1
postdiv	,	V_11
axmclk_exit	,	F_26
devm_ioremap_resource	,	F_15
u8	,	T_2
devm_clk_hw_register	,	F_20
pr_info	,	F_19
i	,	V_35
control	,	V_12
"%s: invalid index %u\n"	,	L_1
EINVAL	,	V_29
of_clk_del_provider	,	F_23
pll	,	V_7
width	,	V_19
__init	,	T_5
__exit	,	T_6
of_clk_add_hw_provider	,	F_21
platform_device	,	V_30
ERR_PTR	,	F_12
base	,	V_32
IS_ERR	,	F_16
