$date
	Sat Oct 22 22:45:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#93682
b11000 &
b11000 %
1$
b11000 !
1"
#93683
0"
#93686
b1100 &
b1100 %
#93690
b110 &
b110 %
#93694
b11 &
b11 %
#93698
b1010 &
b1010 %
#93702
b101 &
b101 %
#93706
b10000 &
b10000 %
#93710
b1000 &
b1000 %
#93714
b100 &
b100 %
#93718
b10 &
b10 %
#93722
b1 &
b1 %
1#
#93726
b0 &
0#
b0 %
0$
#1065297
b1101 !
1"
#1065298
b1101 &
b1101 %
1$
#1065299
0"
#1065302
b101000 &
b101000 %
#1065306
b10100 &
b10100 %
#1065310
b1010 &
b1010 %
#1065314
b101 &
b101 %
#1065318
b10000 &
b10000 %
#1065322
b1000 &
b1000 %
#1065326
b100 &
b100 %
#1065330
b10 &
b10 %
#1065334
b1 &
1#
b1 %
#1065338
b0 &
b0 %
0#
0$
#2029860
b10110 !
1"
#2029862
b10110 &
b10110 %
1$
#2029863
0"
#2029866
b1011 &
b1011 %
#2029870
b100010 &
b100010 %
#2029874
b10001 &
b10001 %
#2029878
b110100 &
b110100 %
#2029882
b11010 &
b11010 %
#2029886
b1101 &
b1101 %
#2029890
b101000 &
b101000 %
#2029894
b10100 &
b10100 %
#2029898
b1010 &
b1010 %
#2029902
b101 &
b101 %
#2029906
b10000 &
b10000 %
#2029910
b1000 &
b1000 %
#2029914
b100 &
b100 %
#2029918
b10 &
b10 %
#2029922
b1 &
b1 %
1#
#2029926
b0 &
0#
b0 %
0$
#4500012
