Classic Timing Analyzer report for D_FF
Sun Nov 22 23:08:49 2015
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. tpd
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                       ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.524 ns    ; d               ; q~reg0_emulated ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.678 ns    ; q~reg0_emulated ; q               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 5.381 ns    ; clr             ; q               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.294 ns   ; d               ; q~reg0_emulated ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To              ; To Clock ;
+-------+--------------+------------+------+-----------------+----------+
; N/A   ; None         ; 3.524 ns   ; d    ; q~reg0_emulated ; clk      ;
+-------+--------------+------------+------+-----------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-----------------+----+------------+
; Slack ; Required tco ; Actual tco ; From            ; To ; From Clock ;
+-------+--------------+------------+-----------------+----+------------+
; N/A   ; None         ; 6.678 ns   ; q~reg0_emulated ; q  ; clk        ;
+-------+--------------+------------+-----------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 5.381 ns        ; clr  ; q  ;
; N/A   ; None              ; 5.154 ns        ; pre  ; q  ;
+-------+-------------------+-----------------+------+----+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To              ; To Clock ;
+---------------+-------------+-----------+------+-----------------+----------+
; N/A           ; None        ; -3.294 ns ; d    ; q~reg0_emulated ; clk      ;
+---------------+-------------+-----------+------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Sun Nov 22 23:08:20 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off D_FF -c D_FF --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "q~reg0latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "q~reg0_emulated" (data pin = "d", clock pin = "clk") is 3.524 ns
    Info: + Longest pin to register delay is 5.873 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C11; Fanout = 1; PIN Node = 'd'
        Info: 2: + IC(4.789 ns) + CELL(0.150 ns) = 5.789 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'q~reg0data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.873 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'q~reg0_emulated'
        Info: Total cell delay = 1.084 ns ( 18.46 % )
        Info: Total interconnect delay = 4.789 ns ( 81.54 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'q~reg0_emulated'
        Info: Total cell delay = 1.387 ns ( 59.97 % )
        Info: Total interconnect delay = 0.926 ns ( 40.03 % )
Info: tco from clock "clk" to destination pin "q" through register "q~reg0_emulated" is 6.678 ns
    Info: + Longest clock path from clock "clk" to source register is 2.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'q~reg0_emulated'
        Info: Total cell delay = 1.387 ns ( 59.97 % )
        Info: Total interconnect delay = 0.926 ns ( 40.03 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.115 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'q~reg0_emulated'
        Info: 2: + IC(0.321 ns) + CELL(0.438 ns) = 0.759 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'q~reg0head_lut'
        Info: 3: + IC(0.568 ns) + CELL(2.788 ns) = 4.115 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'q'
        Info: Total cell delay = 3.226 ns ( 78.40 % )
        Info: Total interconnect delay = 0.889 ns ( 21.60 % )
Info: Longest tpd from source pin "clr" to destination pin "q" is 5.381 ns
    Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; PIN Node = 'clr'
    Info: 2: + IC(0.670 ns) + CELL(0.376 ns) = 2.025 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'q~reg0head_lut'
    Info: 3: + IC(0.568 ns) + CELL(2.788 ns) = 5.381 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'q'
    Info: Total cell delay = 4.143 ns ( 76.99 % )
    Info: Total interconnect delay = 1.238 ns ( 23.01 % )
Info: th for register "q~reg0_emulated" (data pin = "d", clock pin = "clk") is -3.294 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'q~reg0_emulated'
        Info: Total cell delay = 1.387 ns ( 59.97 % )
        Info: Total interconnect delay = 0.926 ns ( 40.03 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.873 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C11; Fanout = 1; PIN Node = 'd'
        Info: 2: + IC(4.789 ns) + CELL(0.150 ns) = 5.789 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'q~reg0data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.873 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'q~reg0_emulated'
        Info: Total cell delay = 1.084 ns ( 18.46 % )
        Info: Total interconnect delay = 4.789 ns ( 81.54 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Allocated 180 megabytes of memory during processing
    Info: Processing ended: Sun Nov 22 23:08:49 2015
    Info: Elapsed time: 00:00:29


