{
  "Top": "loop_imperfect",
  "RtlTop": "loop_imperfect",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "-fbg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_sdx -target=none",
      "config_interface -clock_enable=0",
      "config_interface -expose_global=0",
      "config_interface -m_axi_addr64=0",
      "config_interface -m_axi_offset=off",
      "config_interface -register_io=off",
      "config_interface -trim_dangling_port=0",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -use_netlist=top",
      "config_export -version=0.1.1",
      "config_export -vivado_optimization_level=3",
      "config_export -vivado_phys_opt=all",
      "config_export -vivado_report_level=2",
      "config_schedule -effort=high",
      "config_schedule -enable_dsp_full_reg=0",
      "config_schedule -relax_ii_for_timing=0",
      "config_schedule -verbose=0"
    ]},
  "Args": {"A": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["64"],
        "multiInterfaceRef": [
          "A_address0",
          "A_address1",
          "A_d0",
          "A_d1",
          "A_q0",
          "A_q1"
        ]
      }
    }},
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "loop_imperfect",
    "Version": "0.1",
    "DisplayName": "Loop_imperfect",
    "Revision": "1",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/loop_imperfect.c"],
    "Vhdl": ["impl\/vhdl\/loop_imperfect.vhd"],
    "Verilog": ["impl\/verilog\/loop_imperfect.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/dynamatic\/bitonicSort\/proj_loop_imperfect\/solution1\/.autopilot\/db\/loop_imperfect.design.xml",
    "DebugDir": "\/home\/dynamatic\/bitonicSort\/proj_loop_imperfect\/solution1\/.debug",
    "ProtoInst": ["\/home\/dynamatic\/bitonicSort\/proj_loop_imperfect\/solution1\/.debug\/loop_imperfect.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "A_address0": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "6"
        }},
      "bundle_name": "A",
      "bundle_role": "address0"
    },
    "A_address1": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "6"
        }},
      "bundle_name": "A",
      "bundle_role": "address1"
    },
    "A_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A",
      "bundle_role": "d0"
    },
    "A_d1": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A",
      "bundle_role": "d1"
    },
    "A_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A",
      "bundle_role": "q0"
    },
    "A_q1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "A",
      "bundle_role": "q1"
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "6"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_we0": {
      "dir": "out",
      "width": "1"
    },
    "A_d0": {
      "dir": "out",
      "width": "32"
    },
    "A_q0": {
      "dir": "in",
      "width": "32"
    },
    "A_address1": {
      "dir": "out",
      "width": "6"
    },
    "A_ce1": {
      "dir": "out",
      "width": "1"
    },
    "A_we1": {
      "dir": "out",
      "width": "1"
    },
    "A_d1": {
      "dir": "out",
      "width": "32"
    },
    "A_q1": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "loop_imperfect"},
    "Info": {"loop_imperfect": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"loop_imperfect": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "5.328"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "6",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "195",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "64",
                    "Latency": "192",
                    "PipelineII": "3",
                    "PipelineDepth": "3"
                  }]
              }]
          }],
        "Area": {
          "FF": "203",
          "LUT": "284",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "loop_imperfect",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-10-24 09:47:14 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
