   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f10x_gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.GPIO_DeInit,"ax",%progbits
  16              		.align	1
  17              		.global	GPIO_DeInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	GPIO_DeInit:
  24              	.LFB63:
  25              		.file 1 "../system/src/stm32f1-stdperiph/stm32f10x_gpio.c"
   1:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
   2:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   ******************************************************************************
   3:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @file    stm32f10x_gpio.c
   4:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @author  MCD Application Team
   5:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @version V3.5.0
   6:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @date    11-March-2011
   7:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief   This file provides all the GPIO firmware functions.
   8:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   ******************************************************************************
   9:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @attention
  10:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *
  11:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *
  18:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   ******************************************************************************
  20:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
  21:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  22:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /* Includes ------------------------------------------------------------------*/
  23:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #include "stm32f10x_gpio.h"
  24:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #include "stm32f10x_rcc.h"
  25:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  26:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @{
  28:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
  29:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  30:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /** @defgroup GPIO 
  31:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief GPIO driver modules
  32:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @{
  33:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */ 
  34:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  35:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /** @defgroup GPIO_Private_TypesDefinitions
  36:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @{
  37:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
  38:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  39:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
  40:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @}
  41:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
  42:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  43:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /** @defgroup GPIO_Private_Defines
  44:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @{
  45:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
  46:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  47:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /* ------------ RCC registers bit address in the alias region ----------------*/
  48:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #define AFIO_OFFSET                 (AFIO_BASE - PERIPH_BASE)
  49:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  50:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /* --- EVENTCR Register -----*/
  51:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  52:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /* Alias word address of EVOE bit */
  53:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #define EVCR_OFFSET                 (AFIO_OFFSET + 0x00)
  54:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #define EVOE_BitNumber              ((uint8_t)0x07)
  55:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #define EVCR_EVOE_BB                (PERIPH_BB_BASE + (EVCR_OFFSET * 32) + (EVOE_BitNumber * 4))
  56:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  57:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  58:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /* ---  MAPR Register ---*/ 
  59:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /* Alias word address of MII_RMII_SEL bit */ 
  60:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #define MAPR_OFFSET                 (AFIO_OFFSET + 0x04) 
  61:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #define MII_RMII_SEL_BitNumber      ((u8)0x17) 
  62:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #define MAPR_MII_RMII_SEL_BB        (PERIPH_BB_BASE + (MAPR_OFFSET * 32) + (MII_RMII_SEL_BitNumber 
  63:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  64:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  65:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #define EVCR_PORTPINCONFIG_MASK     ((uint16_t)0xFF80)
  66:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #define LSB_MASK                    ((uint16_t)0xFFFF)
  67:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #define DBGAFR_POSITION_MASK        ((uint32_t)0x000F0000)
  68:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #define DBGAFR_SWJCFG_MASK          ((uint32_t)0xF0FFFFFF)
  69:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #define DBGAFR_LOCATION_MASK        ((uint32_t)0x00200000)
  70:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** #define DBGAFR_NUMBITS_MASK         ((uint32_t)0x00100000)
  71:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
  72:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @}
  73:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
  74:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  75:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /** @defgroup GPIO_Private_Macros
  76:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @{
  77:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
  78:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  79:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
  80:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @}
  81:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
  82:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  83:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /** @defgroup GPIO_Private_Variables
  84:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @{
  85:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
  86:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  87:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
  88:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @}
  89:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
  90:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  91:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /** @defgroup GPIO_Private_FunctionPrototypes
  92:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @{
  93:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
  94:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  95:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
  96:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @}
  97:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
  98:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
  99:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /** @defgroup GPIO_Private_Functions
 100:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @{
 101:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 102:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 103:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 104:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Deinitializes the GPIOx peripheral registers to their default reset values.
 105:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 106:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval None
 107:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 108:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** void GPIO_DeInit(GPIO_TypeDef* GPIOx)
 109:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
  26              		.loc 1 109 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 08B5     		push	{r3, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
 110:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 111:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 112:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 113:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   if (GPIOx == GPIOA)
  35              		.loc 1 113 0
  36 0002 2B4B     		ldr	r3, .L17
  37 0004 9842     		cmp	r0, r3
  38 0006 12D0     		beq	.L10
 114:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 115:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 116:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 117:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 118:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   else if (GPIOx == GPIOB)
  39              		.loc 1 118 0
  40 0008 2A4B     		ldr	r3, .L17+4
  41 000a 9842     		cmp	r0, r3
  42 000c 18D0     		beq	.L11
 119:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 120:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 121:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 122:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 123:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   else if (GPIOx == GPIOC)
  43              		.loc 1 123 0
  44 000e 2A4B     		ldr	r3, .L17+8
  45 0010 9842     		cmp	r0, r3
  46 0012 1ED0     		beq	.L12
 124:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 125:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 126:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 127:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 128:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   else if (GPIOx == GPIOD)
  47              		.loc 1 128 0
  48 0014 294B     		ldr	r3, .L17+12
  49 0016 9842     		cmp	r0, r3
  50 0018 24D0     		beq	.L13
 129:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 130:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 131:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 132:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }    
 133:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   else if (GPIOx == GPIOE)
  51              		.loc 1 133 0
  52 001a 294B     		ldr	r3, .L17+16
  53 001c 9842     		cmp	r0, r3
  54 001e 2AD0     		beq	.L14
 134:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 135:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 136:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 137:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   } 
 138:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   else if (GPIOx == GPIOF)
  55              		.loc 1 138 0
  56 0020 284B     		ldr	r3, .L17+20
  57 0022 9842     		cmp	r0, r3
  58 0024 30D0     		beq	.L15
 139:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 140:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 141:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 142:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 143:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   else
 144:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 145:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     if (GPIOx == GPIOG)
  59              		.loc 1 145 0
  60 0026 284B     		ldr	r3, .L17+24
  61 0028 9842     		cmp	r0, r3
  62 002a 36D0     		beq	.L16
  63              	.LVL1:
  64              	.L1:
 146:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     {
 147:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 148:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 149:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     }
 150:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 151:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
  65              		.loc 1 151 0
  66 002c 08BD     		pop	{r3, pc}
  67              	.LVL2:
  68              	.L10:
 115:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
  69              		.loc 1 115 0
  70 002e 0121     		movs	r1, #1
  71 0030 0420     		movs	r0, #4
  72              	.LVL3:
  73 0032 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  74              	.LVL4:
 116:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
  75              		.loc 1 116 0
  76 0036 0021     		movs	r1, #0
  77 0038 0420     		movs	r0, #4
  78 003a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  79              	.LVL5:
  80 003e F5E7     		b	.L1
  81              	.LVL6:
  82              	.L11:
 120:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
  83              		.loc 1 120 0
  84 0040 0121     		movs	r1, #1
  85 0042 0820     		movs	r0, #8
  86              	.LVL7:
  87 0044 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  88              	.LVL8:
 121:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
  89              		.loc 1 121 0
  90 0048 0021     		movs	r1, #0
  91 004a 0820     		movs	r0, #8
  92 004c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  93              	.LVL9:
  94 0050 ECE7     		b	.L1
  95              	.LVL10:
  96              	.L12:
 125:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
  97              		.loc 1 125 0
  98 0052 0121     		movs	r1, #1
  99 0054 1020     		movs	r0, #16
 100              	.LVL11:
 101 0056 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 102              	.LVL12:
 126:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 103              		.loc 1 126 0
 104 005a 0021     		movs	r1, #0
 105 005c 1020     		movs	r0, #16
 106 005e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 107              	.LVL13:
 108 0062 E3E7     		b	.L1
 109              	.LVL14:
 110              	.L13:
 130:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 111              		.loc 1 130 0
 112 0064 0121     		movs	r1, #1
 113 0066 2020     		movs	r0, #32
 114              	.LVL15:
 115 0068 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 116              	.LVL16:
 131:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }    
 117              		.loc 1 131 0
 118 006c 0021     		movs	r1, #0
 119 006e 2020     		movs	r0, #32
 120 0070 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 121              	.LVL17:
 122 0074 DAE7     		b	.L1
 123              	.LVL18:
 124              	.L14:
 135:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 125              		.loc 1 135 0
 126 0076 0121     		movs	r1, #1
 127 0078 4020     		movs	r0, #64
 128              	.LVL19:
 129 007a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 130              	.LVL20:
 136:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   } 
 131              		.loc 1 136 0
 132 007e 0021     		movs	r1, #0
 133 0080 4020     		movs	r0, #64
 134 0082 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 135              	.LVL21:
 136 0086 D1E7     		b	.L1
 137              	.LVL22:
 138              	.L15:
 140:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 139              		.loc 1 140 0
 140 0088 0121     		movs	r1, #1
 141 008a 8020     		movs	r0, #128
 142              	.LVL23:
 143 008c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 144              	.LVL24:
 141:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 145              		.loc 1 141 0
 146 0090 0021     		movs	r1, #0
 147 0092 8020     		movs	r0, #128
 148 0094 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 149              	.LVL25:
 150 0098 C8E7     		b	.L1
 151              	.LVL26:
 152              	.L16:
 147:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 153              		.loc 1 147 0
 154 009a 0121     		movs	r1, #1
 155 009c 4FF48070 		mov	r0, #256
 156              	.LVL27:
 157 00a0 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 158              	.LVL28:
 148:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     }
 159              		.loc 1 148 0
 160 00a4 0021     		movs	r1, #0
 161 00a6 4FF48070 		mov	r0, #256
 162 00aa FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 163              	.LVL29:
 164              		.loc 1 151 0
 165 00ae BDE7     		b	.L1
 166              	.L18:
 167              		.align	2
 168              	.L17:
 169 00b0 00080140 		.word	1073809408
 170 00b4 000C0140 		.word	1073810432
 171 00b8 00100140 		.word	1073811456
 172 00bc 00140140 		.word	1073812480
 173 00c0 00180140 		.word	1073813504
 174 00c4 001C0140 		.word	1073814528
 175 00c8 00200140 		.word	1073815552
 176              		.cfi_endproc
 177              	.LFE63:
 179              		.section	.text.GPIO_AFIODeInit,"ax",%progbits
 180              		.align	1
 181              		.global	GPIO_AFIODeInit
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu softvfp
 187              	GPIO_AFIODeInit:
 188              	.LFB64:
 152:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 153:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 154:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Deinitializes the Alternate Functions (remap, event control
 155:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   and EXTI configuration) registers to their default reset values.
 156:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  None
 157:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval None
 158:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 159:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** void GPIO_AFIODeInit(void)
 160:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 189              		.loc 1 160 0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193 0000 08B5     		push	{r3, lr}
 194              		.cfi_def_cfa_offset 8
 195              		.cfi_offset 3, -8
 196              		.cfi_offset 14, -4
 161:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 197              		.loc 1 161 0
 198 0002 0121     		movs	r1, #1
 199 0004 0846     		mov	r0, r1
 200 0006 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 201              	.LVL30:
 162:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 202              		.loc 1 162 0
 203 000a 0021     		movs	r1, #0
 204 000c 0120     		movs	r0, #1
 205 000e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 206              	.LVL31:
 163:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 207              		.loc 1 163 0
 208 0012 08BD     		pop	{r3, pc}
 209              		.cfi_endproc
 210              	.LFE64:
 212              		.section	.text.GPIO_Init,"ax",%progbits
 213              		.align	1
 214              		.global	GPIO_Init
 215              		.syntax unified
 216              		.thumb
 217              		.thumb_func
 218              		.fpu softvfp
 220              	GPIO_Init:
 221              	.LFB65:
 164:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 165:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 166:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Initializes the GPIOx peripheral according to the specified
 167:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *         parameters in the GPIO_InitStruct.
 168:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 169:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
 170:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *         contains the configuration information for the specified GPIO peripheral.
 171:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval None
 172:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 173:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
 174:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 222              		.loc 1 174 0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 0
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226              		@ link register save eliminated.
 227              	.LVL32:
 228 0000 F0B4     		push	{r4, r5, r6, r7}
 229              		.cfi_def_cfa_offset 16
 230              		.cfi_offset 4, -16
 231              		.cfi_offset 5, -12
 232              		.cfi_offset 6, -8
 233              		.cfi_offset 7, -4
 234              	.LVL33:
 175:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 176:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   uint32_t tmpreg = 0x00, pinmask = 0x00;
 177:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 178:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 179:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
 180:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
 181:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 182:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /*---------------------------- GPIO Mode Configuration -----------------------*/
 183:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 235              		.loc 1 183 0
 236 0002 CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 237 0004 03F00F02 		and	r2, r3, #15
 238 0008 1546     		mov	r5, r2
 239              	.LVL34:
 184:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 240              		.loc 1 184 0
 241 000a 13F0100F 		tst	r3, #16
 242 000e 01D0     		beq	.L22
 185:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   { 
 186:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     /* Check the parameters */
 187:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
 188:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     /* Output mode */
 189:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 243              		.loc 1 189 0
 244 0010 8D78     		ldrb	r5, [r1, #2]	@ zero_extendqisi2
 245 0012 1543     		orrs	r5, r5, r2
 246              	.LVL35:
 247              	.L22:
 190:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 191:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /*---------------------------- GPIO CRL Configuration ------------------------*/
 192:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Configure the eight low port pins */
 193:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 248              		.loc 1 193 0
 249 0014 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 250 0016 E3B1     		cbz	r3, .L23
 194:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 195:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     tmpreg = GPIOx->CRL;
 251              		.loc 1 195 0
 252 0018 0668     		ldr	r6, [r0]
 253              	.LVL36:
 196:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 254              		.loc 1 196 0
 255 001a 0023     		movs	r3, #0
 256 001c 01E0     		b	.L24
 257              	.LVL37:
 258              	.L35:
 197:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     {
 198:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       pos = ((uint32_t)0x01) << pinpos;
 199:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       /* Get the port pins position */
 200:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 201:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       if (currentpin == pos)
 202:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       {
 203:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         pos = pinpos << 2;
 204:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         /* Clear the corresponding low control register bits */
 205:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         pinmask = ((uint32_t)0x0F) << pos;
 206:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 207:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         /* Write the mode configuration in the corresponding bits */
 208:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         tmpreg |= (currentmode << pos);
 209:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         /* Reset the corresponding ODR bit */
 210:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 211:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         {
 212:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****           GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 259              		.loc 1 212 0
 260 001e 4261     		str	r2, [r0, #20]
 261              	.LVL38:
 262              	.L25:
 196:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 263              		.loc 1 196 0 discriminator 2
 264 0020 0133     		adds	r3, r3, #1
 265              	.LVL39:
 266              	.L24:
 196:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 267              		.loc 1 196 0 is_stmt 0 discriminator 1
 268 0022 072B     		cmp	r3, #7
 269 0024 14D8     		bhi	.L34
 198:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       /* Get the port pins position */
 270              		.loc 1 198 0 is_stmt 1
 271 0026 0122     		movs	r2, #1
 272 0028 9A40     		lsls	r2, r2, r3
 273              	.LVL40:
 200:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       if (currentpin == pos)
 274              		.loc 1 200 0
 275 002a 0C88     		ldrh	r4, [r1]
 276              	.LVL41:
 201:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       {
 277              		.loc 1 201 0
 278 002c 32EA0404 		bics	r4, r2, r4
 279              	.LVL42:
 280 0030 F6D1     		bne	.L25
 203:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         /* Clear the corresponding low control register bits */
 281              		.loc 1 203 0
 282 0032 9C00     		lsls	r4, r3, #2
 283              	.LVL43:
 205:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 284              		.loc 1 205 0
 285 0034 0F27     		movs	r7, #15
 286 0036 A740     		lsls	r7, r7, r4
 287              	.LVL44:
 206:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         /* Write the mode configuration in the corresponding bits */
 288              		.loc 1 206 0
 289 0038 26EA0706 		bic	r6, r6, r7
 290              	.LVL45:
 208:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         /* Reset the corresponding ODR bit */
 291              		.loc 1 208 0
 292 003c 05FA04F4 		lsl	r4, r5, r4
 293              	.LVL46:
 294 0040 2643     		orrs	r6, r6, r4
 295              	.LVL47:
 210:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         {
 296              		.loc 1 210 0
 297 0042 CC78     		ldrb	r4, [r1, #3]	@ zero_extendqisi2
 298 0044 282C     		cmp	r4, #40
 299 0046 EAD0     		beq	.L35
 213:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         }
 214:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         else
 215:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         {
 216:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****           /* Set the corresponding ODR bit */
 217:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****           if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 300              		.loc 1 217 0
 301 0048 482C     		cmp	r4, #72
 302 004a E9D1     		bne	.L25
 218:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****           {
 219:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****             GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 303              		.loc 1 219 0
 304 004c 0261     		str	r2, [r0, #16]
 305              	.LVL48:
 306 004e E7E7     		b	.L25
 307              	.LVL49:
 308              	.L34:
 220:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****           }
 221:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         }
 222:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       }
 223:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     }
 224:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     GPIOx->CRL = tmpreg;
 309              		.loc 1 224 0
 310 0050 0660     		str	r6, [r0]
 311              	.LVL50:
 312              	.L23:
 225:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 226:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /*---------------------------- GPIO CRH Configuration ------------------------*/
 227:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Configure the eight high port pins */
 228:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 313              		.loc 1 228 0
 314 0052 0B88     		ldrh	r3, [r1]
 315 0054 FF2B     		cmp	r3, #255
 316 0056 20D9     		bls	.L21
 229:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 230:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     tmpreg = GPIOx->CRH;
 317              		.loc 1 230 0
 318 0058 4668     		ldr	r6, [r0, #4]
 319              	.LVL51:
 231:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 320              		.loc 1 231 0
 321 005a 0023     		movs	r3, #0
 322 005c 03E0     		b	.L29
 323              	.LVL52:
 324              	.L37:
 232:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     {
 233:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       pos = (((uint32_t)0x01) << (pinpos + 0x08));
 234:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       /* Get the port pins position */
 235:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 236:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       if (currentpin == pos)
 237:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       {
 238:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         pos = pinpos << 2;
 239:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         /* Clear the corresponding high control register bits */
 240:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         pinmask = ((uint32_t)0x0F) << pos;
 241:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 242:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         /* Write the mode configuration in the corresponding bits */
 243:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         tmpreg |= (currentmode << pos);
 244:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         /* Reset the corresponding ODR bit */
 245:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 246:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         {
 247:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****           GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 325              		.loc 1 247 0
 326 005e 4261     		str	r2, [r0, #20]
 327              	.LVL53:
 328 0060 16E0     		b	.L31
 329              	.L38:
 248:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         }
 249:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         /* Set the corresponding ODR bit */
 250:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 251:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         {
 252:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****           GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 330              		.loc 1 252 0
 331 0062 0261     		str	r2, [r0, #16]
 332              	.LVL54:
 333              	.L30:
 231:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     {
 334              		.loc 1 231 0 discriminator 2
 335 0064 0133     		adds	r3, r3, #1
 336              	.LVL55:
 337              	.L29:
 231:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     {
 338              		.loc 1 231 0 is_stmt 0 discriminator 1
 339 0066 072B     		cmp	r3, #7
 340 0068 16D8     		bhi	.L36
 233:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       /* Get the port pins position */
 341              		.loc 1 233 0 is_stmt 1
 342 006a 03F10804 		add	r4, r3, #8
 343 006e 0122     		movs	r2, #1
 344 0070 A240     		lsls	r2, r2, r4
 345              	.LVL56:
 235:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       if (currentpin == pos)
 346              		.loc 1 235 0
 347 0072 0C88     		ldrh	r4, [r1]
 348              	.LVL57:
 236:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       {
 349              		.loc 1 236 0
 350 0074 32EA0404 		bics	r4, r2, r4
 351              	.LVL58:
 352 0078 F4D1     		bne	.L30
 238:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         /* Clear the corresponding high control register bits */
 353              		.loc 1 238 0
 354 007a 9C00     		lsls	r4, r3, #2
 355              	.LVL59:
 240:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         tmpreg &= ~pinmask;
 356              		.loc 1 240 0
 357 007c 0F27     		movs	r7, #15
 358 007e A740     		lsls	r7, r7, r4
 359              	.LVL60:
 241:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         /* Write the mode configuration in the corresponding bits */
 360              		.loc 1 241 0
 361 0080 26EA0706 		bic	r6, r6, r7
 362              	.LVL61:
 243:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         /* Reset the corresponding ODR bit */
 363              		.loc 1 243 0
 364 0084 05FA04F4 		lsl	r4, r5, r4
 365              	.LVL62:
 366 0088 2643     		orrs	r6, r6, r4
 367              	.LVL63:
 245:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         {
 368              		.loc 1 245 0
 369 008a CC78     		ldrb	r4, [r1, #3]	@ zero_extendqisi2
 370 008c 282C     		cmp	r4, #40
 371 008e E6D0     		beq	.L37
 372              	.LVL64:
 373              	.L31:
 250:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         {
 374              		.loc 1 250 0
 375 0090 CC78     		ldrb	r4, [r1, #3]	@ zero_extendqisi2
 376 0092 482C     		cmp	r4, #72
 377 0094 E6D1     		bne	.L30
 378 0096 E4E7     		b	.L38
 379              	.LVL65:
 380              	.L36:
 253:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****         }
 254:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****       }
 255:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     }
 256:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     GPIOx->CRH = tmpreg;
 381              		.loc 1 256 0
 382 0098 4660     		str	r6, [r0, #4]
 383              	.LVL66:
 384              	.L21:
 257:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 258:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 385              		.loc 1 258 0
 386 009a F0BC     		pop	{r4, r5, r6, r7}
 387              		.cfi_restore 7
 388              		.cfi_restore 6
 389              		.cfi_restore 5
 390              		.cfi_restore 4
 391              		.cfi_def_cfa_offset 0
 392              	.LVL67:
 393 009c 7047     		bx	lr
 394              		.cfi_endproc
 395              	.LFE65:
 397              		.section	.text.GPIO_StructInit,"ax",%progbits
 398              		.align	1
 399              		.global	GPIO_StructInit
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 403              		.fpu softvfp
 405              	GPIO_StructInit:
 406              	.LFB66:
 259:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 260:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 261:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Fills each GPIO_InitStruct member with its default value.
 262:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
 263:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *         be initialized.
 264:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval None
 265:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 266:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
 267:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 407              		.loc 1 267 0
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 0
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411              		@ link register save eliminated.
 412              	.LVL68:
 268:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Reset GPIO init structure parameters values */
 269:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 413              		.loc 1 269 0
 414 0000 4FF6FF73 		movw	r3, #65535
 415 0004 0380     		strh	r3, [r0]	@ movhi
 270:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 416              		.loc 1 270 0
 417 0006 0223     		movs	r3, #2
 418 0008 8370     		strb	r3, [r0, #2]
 271:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 419              		.loc 1 271 0
 420 000a 0423     		movs	r3, #4
 421 000c C370     		strb	r3, [r0, #3]
 272:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 422              		.loc 1 272 0
 423 000e 7047     		bx	lr
 424              		.cfi_endproc
 425              	.LFE66:
 427              		.section	.text.GPIO_ReadInputDataBit,"ax",%progbits
 428              		.align	1
 429              		.global	GPIO_ReadInputDataBit
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 433              		.fpu softvfp
 435              	GPIO_ReadInputDataBit:
 436              	.LFB67:
 273:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 274:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 275:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Reads the specified input port pin.
 276:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 277:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIO_Pin:  specifies the port bit to read.
 278:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be GPIO_Pin_x where x can be (0..15).
 279:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval The input port pin value.
 280:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 281:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 282:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 437              		.loc 1 282 0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 442              	.LVL69:
 283:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   uint8_t bitstatus = 0x00;
 284:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 285:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 286:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 287:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
 288:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 289:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 443              		.loc 1 289 0
 444 0000 8368     		ldr	r3, [r0, #8]
 445 0002 1942     		tst	r1, r3
 446 0004 01D1     		bne	.L43
 290:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 291:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     bitstatus = (uint8_t)Bit_SET;
 292:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 293:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   else
 294:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 295:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     bitstatus = (uint8_t)Bit_RESET;
 447              		.loc 1 295 0
 448 0006 0020     		movs	r0, #0
 449              	.LVL70:
 296:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 297:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   return bitstatus;
 298:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 450              		.loc 1 298 0
 451 0008 7047     		bx	lr
 452              	.LVL71:
 453              	.L43:
 291:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 454              		.loc 1 291 0
 455 000a 0120     		movs	r0, #1
 456              	.LVL72:
 457 000c 7047     		bx	lr
 458              		.cfi_endproc
 459              	.LFE67:
 461              		.section	.text.GPIO_ReadInputData,"ax",%progbits
 462              		.align	1
 463              		.global	GPIO_ReadInputData
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 467              		.fpu softvfp
 469              	GPIO_ReadInputData:
 470              	.LFB68:
 299:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 300:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 301:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Reads the specified GPIO input data port.
 302:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 303:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval GPIO input data port value.
 304:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 305:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
 306:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 471              		.loc 1 306 0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		@ link register save eliminated.
 476              	.LVL73:
 307:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 308:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 309:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 310:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   return ((uint16_t)GPIOx->IDR);
 477              		.loc 1 310 0
 478 0000 8068     		ldr	r0, [r0, #8]
 479              	.LVL74:
 311:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 480              		.loc 1 311 0
 481 0002 80B2     		uxth	r0, r0
 482 0004 7047     		bx	lr
 483              		.cfi_endproc
 484              	.LFE68:
 486              		.section	.text.GPIO_ReadOutputDataBit,"ax",%progbits
 487              		.align	1
 488              		.global	GPIO_ReadOutputDataBit
 489              		.syntax unified
 490              		.thumb
 491              		.thumb_func
 492              		.fpu softvfp
 494              	GPIO_ReadOutputDataBit:
 495              	.LFB69:
 312:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 313:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 314:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Reads the specified output data port bit.
 315:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 316:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIO_Pin:  specifies the port bit to read.
 317:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be GPIO_Pin_x where x can be (0..15).
 318:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval The output port pin value.
 319:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 320:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 321:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 496              		.loc 1 321 0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500              		@ link register save eliminated.
 501              	.LVL75:
 322:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   uint8_t bitstatus = 0x00;
 323:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 324:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 325:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
 326:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 327:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 502              		.loc 1 327 0
 503 0000 C368     		ldr	r3, [r0, #12]
 504 0002 1942     		tst	r1, r3
 505 0004 01D1     		bne	.L48
 328:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 329:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     bitstatus = (uint8_t)Bit_SET;
 330:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 331:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   else
 332:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 333:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     bitstatus = (uint8_t)Bit_RESET;
 506              		.loc 1 333 0
 507 0006 0020     		movs	r0, #0
 508              	.LVL76:
 334:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 335:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   return bitstatus;
 336:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 509              		.loc 1 336 0
 510 0008 7047     		bx	lr
 511              	.LVL77:
 512              	.L48:
 329:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 513              		.loc 1 329 0
 514 000a 0120     		movs	r0, #1
 515              	.LVL78:
 516 000c 7047     		bx	lr
 517              		.cfi_endproc
 518              	.LFE69:
 520              		.section	.text.GPIO_ReadOutputData,"ax",%progbits
 521              		.align	1
 522              		.global	GPIO_ReadOutputData
 523              		.syntax unified
 524              		.thumb
 525              		.thumb_func
 526              		.fpu softvfp
 528              	GPIO_ReadOutputData:
 529              	.LFB70:
 337:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 338:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 339:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Reads the specified GPIO output data port.
 340:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 341:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval GPIO output data port value.
 342:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 343:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
 344:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 530              		.loc 1 344 0
 531              		.cfi_startproc
 532              		@ args = 0, pretend = 0, frame = 0
 533              		@ frame_needed = 0, uses_anonymous_args = 0
 534              		@ link register save eliminated.
 535              	.LVL79:
 345:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 346:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 347:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     
 348:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   return ((uint16_t)GPIOx->ODR);
 536              		.loc 1 348 0
 537 0000 C068     		ldr	r0, [r0, #12]
 538              	.LVL80:
 349:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 539              		.loc 1 349 0
 540 0002 80B2     		uxth	r0, r0
 541 0004 7047     		bx	lr
 542              		.cfi_endproc
 543              	.LFE70:
 545              		.section	.text.GPIO_SetBits,"ax",%progbits
 546              		.align	1
 547              		.global	GPIO_SetBits
 548              		.syntax unified
 549              		.thumb
 550              		.thumb_func
 551              		.fpu softvfp
 553              	GPIO_SetBits:
 554              	.LFB71:
 350:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 351:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 352:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Sets the selected data port bits.
 353:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 354:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIO_Pin: specifies the port bits to be written.
 355:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 356:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval None
 357:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 358:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 359:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 555              		.loc 1 359 0
 556              		.cfi_startproc
 557              		@ args = 0, pretend = 0, frame = 0
 558              		@ frame_needed = 0, uses_anonymous_args = 0
 559              		@ link register save eliminated.
 560              	.LVL81:
 360:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 361:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 362:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 363:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 364:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   GPIOx->BSRR = GPIO_Pin;
 561              		.loc 1 364 0
 562 0000 0161     		str	r1, [r0, #16]
 365:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 563              		.loc 1 365 0
 564 0002 7047     		bx	lr
 565              		.cfi_endproc
 566              	.LFE71:
 568              		.section	.text.GPIO_ResetBits,"ax",%progbits
 569              		.align	1
 570              		.global	GPIO_ResetBits
 571              		.syntax unified
 572              		.thumb
 573              		.thumb_func
 574              		.fpu softvfp
 576              	GPIO_ResetBits:
 577              	.LFB72:
 366:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 367:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 368:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Clears the selected data port bits.
 369:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 370:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIO_Pin: specifies the port bits to be written.
 371:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 372:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval None
 373:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 374:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 375:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 578              		.loc 1 375 0
 579              		.cfi_startproc
 580              		@ args = 0, pretend = 0, frame = 0
 581              		@ frame_needed = 0, uses_anonymous_args = 0
 582              		@ link register save eliminated.
 583              	.LVL82:
 376:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 377:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 378:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 379:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 380:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   GPIOx->BRR = GPIO_Pin;
 584              		.loc 1 380 0
 585 0000 4161     		str	r1, [r0, #20]
 381:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 586              		.loc 1 381 0
 587 0002 7047     		bx	lr
 588              		.cfi_endproc
 589              	.LFE72:
 591              		.section	.text.GPIO_WriteBit,"ax",%progbits
 592              		.align	1
 593              		.global	GPIO_WriteBit
 594              		.syntax unified
 595              		.thumb
 596              		.thumb_func
 597              		.fpu softvfp
 599              	GPIO_WriteBit:
 600              	.LFB73:
 382:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 383:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 384:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Sets or clears the selected data port bit.
 385:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 386:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 387:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be one of GPIO_Pin_x where x can be (0..15).
 388:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  BitVal: specifies the value to be written to the selected bit.
 389:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be one of the BitAction enum values:
 390:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg Bit_RESET: to clear the port pin
 391:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg Bit_SET: to set the port pin
 392:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval None
 393:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 394:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
 395:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 601              		.loc 1 395 0
 602              		.cfi_startproc
 603              		@ args = 0, pretend = 0, frame = 0
 604              		@ frame_needed = 0, uses_anonymous_args = 0
 605              		@ link register save eliminated.
 606              	.LVL83:
 396:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 397:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 398:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
 399:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
 400:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 401:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   if (BitVal != Bit_RESET)
 607              		.loc 1 401 0
 608 0000 0AB9     		cbnz	r2, .L55
 402:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 403:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     GPIOx->BSRR = GPIO_Pin;
 404:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 405:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   else
 406:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 407:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     GPIOx->BRR = GPIO_Pin;
 609              		.loc 1 407 0
 610 0002 4161     		str	r1, [r0, #20]
 408:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 409:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 611              		.loc 1 409 0
 612 0004 7047     		bx	lr
 613              	.L55:
 403:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 614              		.loc 1 403 0
 615 0006 0161     		str	r1, [r0, #16]
 616 0008 7047     		bx	lr
 617              		.cfi_endproc
 618              	.LFE73:
 620              		.section	.text.GPIO_Write,"ax",%progbits
 621              		.align	1
 622              		.global	GPIO_Write
 623              		.syntax unified
 624              		.thumb
 625              		.thumb_func
 626              		.fpu softvfp
 628              	GPIO_Write:
 629              	.LFB74:
 410:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 411:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 412:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Writes data to the specified GPIO data port.
 413:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 414:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  PortVal: specifies the value to be written to the port output data register.
 415:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval None
 416:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 417:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
 418:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 630              		.loc 1 418 0
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 0
 633              		@ frame_needed = 0, uses_anonymous_args = 0
 634              		@ link register save eliminated.
 635              	.LVL84:
 419:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 420:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 421:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 422:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   GPIOx->ODR = PortVal;
 636              		.loc 1 422 0
 637 0000 C160     		str	r1, [r0, #12]
 423:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 638              		.loc 1 423 0
 639 0002 7047     		bx	lr
 640              		.cfi_endproc
 641              	.LFE74:
 643              		.section	.text.GPIO_PinLockConfig,"ax",%progbits
 644              		.align	1
 645              		.global	GPIO_PinLockConfig
 646              		.syntax unified
 647              		.thumb
 648              		.thumb_func
 649              		.fpu softvfp
 651              	GPIO_PinLockConfig:
 652              	.LFB75:
 424:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 425:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 426:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Locks GPIO Pins configuration registers.
 427:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
 428:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 429:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 430:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval None
 431:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 432:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 433:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 653              		.loc 1 433 0
 654              		.cfi_startproc
 655              		@ args = 0, pretend = 0, frame = 0
 656              		@ frame_needed = 0, uses_anonymous_args = 0
 657              		@ link register save eliminated.
 658              	.LVL85:
 434:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   uint32_t tmp = 0x00010000;
 435:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 436:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 437:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 438:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 439:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 440:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   tmp |= GPIO_Pin;
 659              		.loc 1 440 0
 660 0000 41F48033 		orr	r3, r1, #65536
 661              	.LVL86:
 441:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Set LCKK bit */
 442:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   GPIOx->LCKR = tmp;
 662              		.loc 1 442 0
 663 0004 8361     		str	r3, [r0, #24]
 443:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Reset LCKK bit */
 444:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   GPIOx->LCKR =  GPIO_Pin;
 664              		.loc 1 444 0
 665 0006 8161     		str	r1, [r0, #24]
 445:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Set LCKK bit */
 446:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   GPIOx->LCKR = tmp;
 666              		.loc 1 446 0
 667 0008 8361     		str	r3, [r0, #24]
 447:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Read LCKK bit*/
 448:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   tmp = GPIOx->LCKR;
 668              		.loc 1 448 0
 669 000a 8369     		ldr	r3, [r0, #24]
 670              	.LVL87:
 449:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Read LCKK bit*/
 450:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   tmp = GPIOx->LCKR;
 671              		.loc 1 450 0
 672 000c 8369     		ldr	r3, [r0, #24]
 451:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 673              		.loc 1 451 0
 674 000e 7047     		bx	lr
 675              		.cfi_endproc
 676              	.LFE75:
 678              		.section	.text.GPIO_EventOutputConfig,"ax",%progbits
 679              		.align	1
 680              		.global	GPIO_EventOutputConfig
 681              		.syntax unified
 682              		.thumb
 683              		.thumb_func
 684              		.fpu softvfp
 686              	GPIO_EventOutputConfig:
 687              	.LFB76:
 452:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 453:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 454:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Selects the GPIO pin used as Event output.
 455:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIO_PortSource: selects the GPIO port to be used as source
 456:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   for Event output.
 457:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be GPIO_PortSourceGPIOx where x can be (A..E).
 458:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIO_PinSource: specifies the pin for the Event output.
 459:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be GPIO_PinSourcex where x can be (0..15).
 460:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval None
 461:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 462:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
 463:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 688              		.loc 1 463 0
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 0
 691              		@ frame_needed = 0, uses_anonymous_args = 0
 692              		@ link register save eliminated.
 693              	.LVL88:
 464:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   uint32_t tmpreg = 0x00;
 465:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 466:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
 467:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
 468:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     
 469:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   tmpreg = AFIO->EVCR;
 694              		.loc 1 469 0
 695 0000 054A     		ldr	r2, .L59
 696 0002 1368     		ldr	r3, [r2]
 697              	.LVL89:
 470:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Clear the PORT[6:4] and PIN[3:0] bits */
 471:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   tmpreg &= EVCR_PORTPINCONFIG_MASK;
 698              		.loc 1 471 0
 699 0004 23F07F03 		bic	r3, r3, #127
 700              	.LVL90:
 701 0008 1B04     		lsls	r3, r3, #16
 702 000a 1B0C     		lsrs	r3, r3, #16
 703              	.LVL91:
 472:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
 704              		.loc 1 472 0
 705 000c 43EA0010 		orr	r0, r3, r0, lsl #4
 706              	.LVL92:
 473:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   tmpreg |= GPIO_PinSource;
 707              		.loc 1 473 0
 708 0010 0843     		orrs	r0, r0, r1
 709              	.LVL93:
 474:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   AFIO->EVCR = tmpreg;
 710              		.loc 1 474 0
 711 0012 1060     		str	r0, [r2]
 475:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 712              		.loc 1 475 0
 713 0014 7047     		bx	lr
 714              	.L60:
 715 0016 00BF     		.align	2
 716              	.L59:
 717 0018 00000140 		.word	1073807360
 718              		.cfi_endproc
 719              	.LFE76:
 721              		.section	.text.GPIO_EventOutputCmd,"ax",%progbits
 722              		.align	1
 723              		.global	GPIO_EventOutputCmd
 724              		.syntax unified
 725              		.thumb
 726              		.thumb_func
 727              		.fpu softvfp
 729              	GPIO_EventOutputCmd:
 730              	.LFB77:
 476:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 477:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 478:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Enables or disables the Event Output.
 479:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  NewState: new state of the Event output.
 480:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be: ENABLE or DISABLE.
 481:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval None
 482:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 483:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** void GPIO_EventOutputCmd(FunctionalState NewState)
 484:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 731              		.loc 1 484 0
 732              		.cfi_startproc
 733              		@ args = 0, pretend = 0, frame = 0
 734              		@ frame_needed = 0, uses_anonymous_args = 0
 735              		@ link register save eliminated.
 736              	.LVL94:
 485:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 486:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 487:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 488:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
 737              		.loc 1 488 0
 738 0000 014B     		ldr	r3, .L62
 739 0002 1860     		str	r0, [r3]
 489:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 740              		.loc 1 489 0
 741 0004 7047     		bx	lr
 742              	.L63:
 743 0006 00BF     		.align	2
 744              	.L62:
 745 0008 1C002042 		.word	1109393436
 746              		.cfi_endproc
 747              	.LFE77:
 749              		.section	.text.GPIO_PinRemapConfig,"ax",%progbits
 750              		.align	1
 751              		.global	GPIO_PinRemapConfig
 752              		.syntax unified
 753              		.thumb
 754              		.thumb_func
 755              		.fpu softvfp
 757              	GPIO_PinRemapConfig:
 758              	.LFB78:
 490:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 491:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 492:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Changes the mapping of the specified pin.
 493:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIO_Remap: selects the pin to remap.
 494:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be one of the following values:
 495:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_SPI1             : SPI1 Alternate Function mapping
 496:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_I2C1             : I2C1 Alternate Function mapping
 497:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_USART1           : USART1 Alternate Function mapping
 498:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_USART2           : USART2 Alternate Function mapping
 499:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_PartialRemap_USART3    : USART3 Partial Alternate Function mapping
 500:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_FullRemap_USART3       : USART3 Full Alternate Function mapping
 501:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_PartialRemap_TIM1      : TIM1 Partial Alternate Function mapping
 502:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_FullRemap_TIM1         : TIM1 Full Alternate Function mapping
 503:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_PartialRemap1_TIM2     : TIM2 Partial1 Alternate Function mapping
 504:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_PartialRemap2_TIM2     : TIM2 Partial2 Alternate Function mapping
 505:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_FullRemap_TIM2         : TIM2 Full Alternate Function mapping
 506:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_PartialRemap_TIM3      : TIM3 Partial Alternate Function mapping
 507:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_FullRemap_TIM3         : TIM3 Full Alternate Function mapping
 508:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM4             : TIM4 Alternate Function mapping
 509:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap1_CAN1            : CAN1 Alternate Function mapping
 510:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap2_CAN1            : CAN1 Alternate Function mapping
 511:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_PD01             : PD01 Alternate Function mapping
 512:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM5CH4_LSI      : LSI connected to TIM5 Channel4 input capture for calibra
 513:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_ADC1_ETRGINJ     : ADC1 External Trigger Injected Conversion remapping
 514:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_ADC1_ETRGREG     : ADC1 External Trigger Regular Conversion remapping
 515:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_ADC2_ETRGINJ     : ADC2 External Trigger Injected Conversion remapping
 516:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_ADC2_ETRGREG     : ADC2 External Trigger Regular Conversion remapping
 517:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_ETH              : Ethernet remapping (only for Connectivity line devices)
 518:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_CAN2             : CAN2 remapping (only for Connectivity line devices)
 519:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_SWJ_NoJTRST      : Full SWJ Enabled (JTAG-DP + SW-DP) but without JTRST
 520:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_SWJ_JTAGDisable  : JTAG-DP Disabled and SW-DP Enabled
 521:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_SWJ_Disable      : Full SWJ Disabled (JTAG-DP + SW-DP)
 522:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_SPI3             : SPI3/I2S3 Alternate Function mapping (only for Connectiv
 523:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *                                        When the SPI3/I2S3 is remapped using this function, the 
 524:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *                                        to Full SWJ Enabled (JTAG-DP + SW-DP) but without JTRST.
 525:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM2ITR1_PTP_SOF : Ethernet PTP output or USB OTG SOF (Start of Frame) conn
 526:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *                                        to TIM2 Internal Trigger 1 for calibration (only for Con
 527:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *                                        If the GPIO_Remap_TIM2ITR1_PTP_SOF is enabled the TIM2 I
 528:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *                                        Ethernet PTP output. When Reset TIM2 ITR1 is connected t
 529:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_PTP_PPS          : Ethernet MAC PPS_PTS output on PB05 (only for Connectivi
 530:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM15            : TIM15 Alternate Function mapping (only for Value line de
 531:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM16            : TIM16 Alternate Function mapping (only for Value line de
 532:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM17            : TIM17 Alternate Function mapping (only for Value line de
 533:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_CEC              : CEC Alternate Function mapping (only for Value line devi
 534:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM1_DMA         : TIM1 DMA requests mapping (only for Value line devices)
 535:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM9             : TIM9 Alternate Function mapping (only for XL-density dev
 536:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM10            : TIM10 Alternate Function mapping (only for XL-density de
 537:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM11            : TIM11 Alternate Function mapping (only for XL-density de
 538:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM13            : TIM13 Alternate Function mapping (only for High density 
 539:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM14            : TIM14 Alternate Function mapping (only for High density 
 540:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_FSMC_NADV        : FSMC_NADV Alternate Function mapping (only for High dens
 541:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM67_DAC_DMA    : TIM6/TIM7 and DAC DMA requests remapping (only for High 
 542:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_TIM12            : TIM12 Alternate Function mapping (only for High density 
 543:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_Remap_MISC             : Miscellaneous Remap (DMA2 Channel5 Position and DAC Trig
 544:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *                                        only for High density Value line devices)     
 545:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  NewState: new state of the port pin remapping.
 546:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be: ENABLE or DISABLE.
 547:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval None
 548:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 549:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
 550:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 759              		.loc 1 550 0
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 0
 762              		@ frame_needed = 0, uses_anonymous_args = 0
 763              		@ link register save eliminated.
 764              	.LVL95:
 765 0000 30B4     		push	{r4, r5}
 766              		.cfi_def_cfa_offset 8
 767              		.cfi_offset 4, -8
 768              		.cfi_offset 5, -4
 769              	.LVL96:
 551:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
 552:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 553:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 554:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_REMAP(GPIO_Remap));
 555:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));  
 556:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 557:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   if((GPIO_Remap & 0x80000000) == 0x80000000)
 770              		.loc 1 557 0
 771 0002 0028     		cmp	r0, #0
 772 0004 14DB     		blt	.L74
 558:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 559:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     tmpreg = AFIO->MAPR2;
 560:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 561:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   else
 562:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 563:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     tmpreg = AFIO->MAPR;
 773              		.loc 1 563 0
 774 0006 1B4B     		ldr	r3, .L77
 775 0008 5B68     		ldr	r3, [r3, #4]
 776              	.LVL97:
 777              	.L66:
 564:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 565:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 566:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 778              		.loc 1 566 0
 779 000a C0F30345 		ubfx	r5, r0, #16, #4
 780              	.LVL98:
 567:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   tmp = GPIO_Remap & LSB_MASK;
 781              		.loc 1 567 0
 782 000e 82B2     		uxth	r2, r0
 783              	.LVL99:
 568:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 569:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR
 784              		.loc 1 569 0
 785 0010 00F44014 		and	r4, r0, #3145728
 786 0014 B4F5401F 		cmp	r4, #3145728
 787 0018 0DD0     		beq	.L75
 570:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 571:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     tmpreg &= DBGAFR_SWJCFG_MASK;
 572:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 573:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 574:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 788              		.loc 1 574 0
 789 001a 10F4801F 		tst	r0, #1048576
 790 001e 1CD0     		beq	.L69
 575:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 576:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     tmp1 = ((uint32_t)0x03) << tmpmask;
 791              		.loc 1 576 0
 792 0020 0324     		movs	r4, #3
 793 0022 04FA05F5 		lsl	r5, r4, r5
 794              	.LVL100:
 577:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     tmpreg &= ~tmp1;
 795              		.loc 1 577 0
 796 0026 23EA0503 		bic	r3, r3, r5
 797              	.LVL101:
 578:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     tmpreg |= ~DBGAFR_SWJCFG_MASK;
 798              		.loc 1 578 0
 799 002a 43F07063 		orr	r3, r3, #251658240
 800              	.LVL102:
 801 002e 09E0     		b	.L68
 802              	.LVL103:
 803              	.L74:
 559:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 804              		.loc 1 559 0
 805 0030 104B     		ldr	r3, .L77
 806 0032 DB69     		ldr	r3, [r3, #28]
 807              	.LVL104:
 808 0034 E9E7     		b	.L66
 809              	.LVL105:
 810              	.L75:
 571:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 811              		.loc 1 571 0
 812 0036 23F07063 		bic	r3, r3, #251658240
 813              	.LVL106:
 572:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 814              		.loc 1 572 0
 815 003a 0E4D     		ldr	r5, .L77
 816              	.LVL107:
 817 003c 6C68     		ldr	r4, [r5, #4]
 818 003e 24F07064 		bic	r4, r4, #251658240
 819 0042 6C60     		str	r4, [r5, #4]
 820              	.LVL108:
 821              	.L68:
 579:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 580:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   else
 581:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 582:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 583:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     tmpreg |= ~DBGAFR_SWJCFG_MASK;
 584:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 585:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 586:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   if (NewState != DISABLE)
 822              		.loc 1 586 0
 823 0044 19B1     		cbz	r1, .L70
 587:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 588:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 824              		.loc 1 588 0
 825 0046 410D     		lsrs	r1, r0, #21
 826              	.LVL109:
 827 0048 0901     		lsls	r1, r1, #4
 828 004a 8A40     		lsls	r2, r2, r1
 829              	.LVL110:
 830 004c 1343     		orrs	r3, r3, r2
 831              	.LVL111:
 832              	.L70:
 589:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 590:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 591:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   if((GPIO_Remap & 0x80000000) == 0x80000000)
 833              		.loc 1 591 0
 834 004e 0028     		cmp	r0, #0
 835 0050 0CDB     		blt	.L76
 592:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 593:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     AFIO->MAPR2 = tmpreg;
 594:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 595:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   else
 596:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   {
 597:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     AFIO->MAPR = tmpreg;
 836              		.loc 1 597 0
 837 0052 084A     		ldr	r2, .L77
 838 0054 5360     		str	r3, [r2, #4]
 839              	.L64:
 598:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }  
 599:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 840              		.loc 1 599 0
 841 0056 30BC     		pop	{r4, r5}
 842              		.cfi_remember_state
 843              		.cfi_restore 5
 844              		.cfi_restore 4
 845              		.cfi_def_cfa_offset 0
 846 0058 7047     		bx	lr
 847              	.LVL112:
 848              	.L69:
 849              		.cfi_restore_state
 582:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****     tmpreg |= ~DBGAFR_SWJCFG_MASK;
 850              		.loc 1 582 0
 851 005a 440D     		lsrs	r4, r0, #21
 852 005c 2401     		lsls	r4, r4, #4
 853 005e 02FA04F4 		lsl	r4, r2, r4
 854 0062 23EA0403 		bic	r3, r3, r4
 855              	.LVL113:
 583:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 856              		.loc 1 583 0
 857 0066 43F07063 		orr	r3, r3, #251658240
 858              	.LVL114:
 859 006a EBE7     		b	.L68
 860              	.LVL115:
 861              	.L76:
 593:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   }
 862              		.loc 1 593 0
 863 006c 014A     		ldr	r2, .L77
 864 006e D361     		str	r3, [r2, #28]
 865 0070 F1E7     		b	.L64
 866              	.L78:
 867 0072 00BF     		.align	2
 868              	.L77:
 869 0074 00000140 		.word	1073807360
 870              		.cfi_endproc
 871              	.LFE78:
 873              		.section	.text.GPIO_EXTILineConfig,"ax",%progbits
 874              		.align	1
 875              		.global	GPIO_EXTILineConfig
 876              		.syntax unified
 877              		.thumb
 878              		.thumb_func
 879              		.fpu softvfp
 881              	GPIO_EXTILineConfig:
 882              	.LFB79:
 600:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 601:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 602:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Selects the GPIO pin used as EXTI Line.
 603:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIO_PortSource: selects the GPIO port to be used as source for EXTI lines.
 604:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be GPIO_PortSourceGPIOx where x can be (A..G).
 605:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIO_PinSource: specifies the EXTI line to be configured.
 606:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be GPIO_PinSourcex where x can be (0..15).
 607:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval None
 608:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 609:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
 610:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** {
 883              		.loc 1 610 0
 884              		.cfi_startproc
 885              		@ args = 0, pretend = 0, frame = 0
 886              		@ frame_needed = 0, uses_anonymous_args = 0
 887              		@ link register save eliminated.
 888              	.LVL116:
 889 0000 30B4     		push	{r4, r5}
 890              		.cfi_def_cfa_offset 8
 891              		.cfi_offset 4, -8
 892              		.cfi_offset 5, -4
 893              	.LVL117:
 611:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   uint32_t tmp = 0x00;
 612:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Check the parameters */
 613:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
 614:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
 615:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   
 616:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 894              		.loc 1 616 0
 895 0002 01F00303 		and	r3, r1, #3
 896 0006 9B00     		lsls	r3, r3, #2
 897 0008 0F24     		movs	r4, #15
 898 000a 04FA03F5 		lsl	r5, r4, r3
 899              	.LVL118:
 617:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 900              		.loc 1 617 0
 901 000e 8908     		lsrs	r1, r1, #2
 902              	.LVL119:
 903 0010 074A     		ldr	r2, .L81
 904 0012 0231     		adds	r1, r1, #2
 905 0014 52F82140 		ldr	r4, [r2, r1, lsl #2]
 906 0018 24EA0504 		bic	r4, r4, r5
 907 001c 42F82140 		str	r4, [r2, r1, lsl #2]
 618:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource &
 908              		.loc 1 618 0
 909 0020 52F82140 		ldr	r4, [r2, r1, lsl #2]
 910 0024 9840     		lsls	r0, r0, r3
 911              	.LVL120:
 912 0026 2043     		orrs	r0, r0, r4
 913 0028 42F82100 		str	r0, [r2, r1, lsl #2]
 619:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 914              		.loc 1 619 0
 915 002c 30BC     		pop	{r4, r5}
 916              		.cfi_restore 5
 917              		.cfi_restore 4
 918              		.cfi_def_cfa_offset 0
 919              	.LVL121:
 920 002e 7047     		bx	lr
 921              	.L82:
 922              		.align	2
 923              	.L81:
 924 0030 00000140 		.word	1073807360
 925              		.cfi_endproc
 926              	.LFE79:
 928              		.section	.text.GPIO_ETH_MediaInterfaceConfig,"ax",%progbits
 929              		.align	1
 930              		.global	GPIO_ETH_MediaInterfaceConfig
 931              		.syntax unified
 932              		.thumb
 933              		.thumb_func
 934              		.fpu softvfp
 936              	GPIO_ETH_MediaInterfaceConfig:
 937              	.LFB80:
 620:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 621:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** /**
 622:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @brief  Selects the Ethernet media interface.
 623:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @note   This function applies only to STM32 Connectivity line devices.  
 624:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @param  GPIO_ETH_MediaInterface: specifies the Media Interface mode.
 625:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *   This parameter can be one of the following values:
 626:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_ETH_MediaInterface_MII: MII mode
 627:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *     @arg GPIO_ETH_MediaInterface_RMII: RMII mode    
 628:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   * @retval None
 629:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   */
 630:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface) 
 631:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** { 
 938              		.loc 1 631 0
 939              		.cfi_startproc
 940              		@ args = 0, pretend = 0, frame = 0
 941              		@ frame_needed = 0, uses_anonymous_args = 0
 942              		@ link register save eliminated.
 943              	.LVL122:
 632:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface)); 
 633:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** 
 634:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   /* Configure MII_RMII selection bit */ 
 635:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c ****   *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface; 
 944              		.loc 1 635 0
 945 0000 014B     		ldr	r3, .L84
 946 0002 1860     		str	r0, [r3]
 636:../system/src/stm32f1-stdperiph/stm32f10x_gpio.c **** }
 947              		.loc 1 636 0
 948 0004 7047     		bx	lr
 949              	.L85:
 950 0006 00BF     		.align	2
 951              	.L84:
 952 0008 DC002042 		.word	1109393628
 953              		.cfi_endproc
 954              	.LFE80:
 956              		.text
 957              	.Letext0:
 958              		.file 2 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/std
 959              		.file 3 "../system/include/cmsis/core_cm3.h"
 960              		.file 4 "../system/include/cmsis/system_stm32f10x.h"
 961              		.file 5 "../system/include/cmsis/stm32f10x.h"
 962              		.file 6 "../system/include/stm32f1-stdperiph/stm32f10x_gpio.h"
 963              		.file 7 "../system/include/stm32f1-stdperiph/stm32f10x_rcc.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f10x_gpio.c
     /tmp/ccx0pkYj.s:16     .text.GPIO_DeInit:0000000000000000 $t
     /tmp/ccx0pkYj.s:23     .text.GPIO_DeInit:0000000000000000 GPIO_DeInit
     /tmp/ccx0pkYj.s:169    .text.GPIO_DeInit:00000000000000b0 $d
     /tmp/ccx0pkYj.s:180    .text.GPIO_AFIODeInit:0000000000000000 $t
     /tmp/ccx0pkYj.s:187    .text.GPIO_AFIODeInit:0000000000000000 GPIO_AFIODeInit
     /tmp/ccx0pkYj.s:213    .text.GPIO_Init:0000000000000000 $t
     /tmp/ccx0pkYj.s:220    .text.GPIO_Init:0000000000000000 GPIO_Init
     /tmp/ccx0pkYj.s:398    .text.GPIO_StructInit:0000000000000000 $t
     /tmp/ccx0pkYj.s:405    .text.GPIO_StructInit:0000000000000000 GPIO_StructInit
     /tmp/ccx0pkYj.s:428    .text.GPIO_ReadInputDataBit:0000000000000000 $t
     /tmp/ccx0pkYj.s:435    .text.GPIO_ReadInputDataBit:0000000000000000 GPIO_ReadInputDataBit
     /tmp/ccx0pkYj.s:462    .text.GPIO_ReadInputData:0000000000000000 $t
     /tmp/ccx0pkYj.s:469    .text.GPIO_ReadInputData:0000000000000000 GPIO_ReadInputData
     /tmp/ccx0pkYj.s:487    .text.GPIO_ReadOutputDataBit:0000000000000000 $t
     /tmp/ccx0pkYj.s:494    .text.GPIO_ReadOutputDataBit:0000000000000000 GPIO_ReadOutputDataBit
     /tmp/ccx0pkYj.s:521    .text.GPIO_ReadOutputData:0000000000000000 $t
     /tmp/ccx0pkYj.s:528    .text.GPIO_ReadOutputData:0000000000000000 GPIO_ReadOutputData
     /tmp/ccx0pkYj.s:546    .text.GPIO_SetBits:0000000000000000 $t
     /tmp/ccx0pkYj.s:553    .text.GPIO_SetBits:0000000000000000 GPIO_SetBits
     /tmp/ccx0pkYj.s:569    .text.GPIO_ResetBits:0000000000000000 $t
     /tmp/ccx0pkYj.s:576    .text.GPIO_ResetBits:0000000000000000 GPIO_ResetBits
     /tmp/ccx0pkYj.s:592    .text.GPIO_WriteBit:0000000000000000 $t
     /tmp/ccx0pkYj.s:599    .text.GPIO_WriteBit:0000000000000000 GPIO_WriteBit
     /tmp/ccx0pkYj.s:621    .text.GPIO_Write:0000000000000000 $t
     /tmp/ccx0pkYj.s:628    .text.GPIO_Write:0000000000000000 GPIO_Write
     /tmp/ccx0pkYj.s:644    .text.GPIO_PinLockConfig:0000000000000000 $t
     /tmp/ccx0pkYj.s:651    .text.GPIO_PinLockConfig:0000000000000000 GPIO_PinLockConfig
     /tmp/ccx0pkYj.s:679    .text.GPIO_EventOutputConfig:0000000000000000 $t
     /tmp/ccx0pkYj.s:686    .text.GPIO_EventOutputConfig:0000000000000000 GPIO_EventOutputConfig
     /tmp/ccx0pkYj.s:717    .text.GPIO_EventOutputConfig:0000000000000018 $d
     /tmp/ccx0pkYj.s:722    .text.GPIO_EventOutputCmd:0000000000000000 $t
     /tmp/ccx0pkYj.s:729    .text.GPIO_EventOutputCmd:0000000000000000 GPIO_EventOutputCmd
     /tmp/ccx0pkYj.s:745    .text.GPIO_EventOutputCmd:0000000000000008 $d
     /tmp/ccx0pkYj.s:750    .text.GPIO_PinRemapConfig:0000000000000000 $t
     /tmp/ccx0pkYj.s:757    .text.GPIO_PinRemapConfig:0000000000000000 GPIO_PinRemapConfig
     /tmp/ccx0pkYj.s:869    .text.GPIO_PinRemapConfig:0000000000000074 $d
     /tmp/ccx0pkYj.s:874    .text.GPIO_EXTILineConfig:0000000000000000 $t
     /tmp/ccx0pkYj.s:881    .text.GPIO_EXTILineConfig:0000000000000000 GPIO_EXTILineConfig
     /tmp/ccx0pkYj.s:924    .text.GPIO_EXTILineConfig:0000000000000030 $d
     /tmp/ccx0pkYj.s:929    .text.GPIO_ETH_MediaInterfaceConfig:0000000000000000 $t
     /tmp/ccx0pkYj.s:936    .text.GPIO_ETH_MediaInterfaceConfig:0000000000000000 GPIO_ETH_MediaInterfaceConfig
     /tmp/ccx0pkYj.s:952    .text.GPIO_ETH_MediaInterfaceConfig:0000000000000008 $d
                           .group:0000000000000000 wm4.0.879aed89c359f5856fe69c61b3590d34
                           .group:0000000000000000 wm4.stm32f10x.h.51.c58ea26c5150470d52680f0bbaa7049c
                           .group:0000000000000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.core_cm3.h.82.57a0f9dd004efa579f86574376281d2f
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.67d2dcde6a14ff518eedc1d545d89a76
                           .group:0000000000000000 wm4.core_cm3.h.183.ecfd9c316d6f10b73648f6e579b02c8b
                           .group:0000000000000000 wm4.stm32f10x.h.522.a925aafc848b1f088438cf0e9b167b78
                           .group:0000000000000000 wm4.stm32f10x_adc.h.89.9f2b285fa0070185d48a05b61a05798c
                           .group:0000000000000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:0000000000000000 wm4.stm32f10x_can.h.25.e5e43f6bbc8fc7c8aa30ef2bc5610ced
                           .group:0000000000000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:0000000000000000 wm4.stm32f10x_dac.h.25.d946244edf026333094657d55ea894b8
                           .group:0000000000000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:0000000000000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:0000000000000000 wm4.stm32f10x_exti.h.25.f52c69aad7d1994be5b2c4e2b8f4c595
                           .group:0000000000000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:0000000000000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:0000000000000000 wm4.stm32f10x_i2c.h.25.b124ac2c620f8ebddd92b6d95ca62176
                           .group:0000000000000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:0000000000000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:0000000000000000 wm4.stm32f10x_rcc.h.25.fe8897e7491f2eb0cff54551d08eb765
                           .group:0000000000000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:0000000000000000 wm4.stm32f10x_sdio.h.25.fb0db079f5c1412c40f359319f7c40b0
                           .group:0000000000000000 wm4.stm32f10x_spi.h.25.3f6dfa4abe177efb3c6f5a717c06b323
                           .group:0000000000000000 wm4.stm32f10x_tim.h.25.f709106ba77b314e6b070693f89f3c56
                           .group:0000000000000000 wm4.stm32f10x_usart.h.25.2e65e396239d0cc41fd0bf6faa2a32cb
                           .group:0000000000000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:0000000000000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:0000000000000000 wm4.stm32f10x.h.8317.9a8e476d96d33bb2df9a9ad0775bd4a7
                           .group:0000000000000000 wm4.stm32f10x_gpio.h.46.4096b03458401eca76553253bd40f29d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
