# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 6
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-26.10"
attribute \dynports 1
module \sp_read_or_write
  parameter \ABITS 4
  parameter \WIDTH 8
  attribute \src "dut.sv:1.26-1.29"
  wire input 1 \clk
  attribute \src "dut.sv:1.31-1.37"
  wire input 2 \wren_a
  attribute \src "dut.sv:1.39-1.45"
  wire input 3 \rden_a
  attribute \src "dut.sv:1.47-1.53"
  wire width 4 input 4 \addr_a
  attribute \src "dut.sv:1.55-1.62"
  wire width 8 input 5 \wdata_a
  attribute \src "dut.sv:1.64-1.71"
  wire width 8 output 6 \rdata_a
  attribute \src "dut.sv:14.10-14.11"
  wire width 32 \i
  wire width 4 $memwr$\mem$addr$3
  wire width 8 $memwr$\mem$data$4
  wire $memwr$\mem$en$5
  wire width 8 \memrd_mem_DATA
  attribute \src "dut.sv:12.18-12.21"
  memory width 8 size 16 \mem
  attribute \src "dut.sv:23.19-23.25"
  cell $memrd \memrd_mem
    parameter \MEMID "\\mem"
    parameter \ABITS 4
    parameter \WIDTH 8
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \TRANSPARENT 0
    connect \CLK 1'x
    connect \EN 1'1
    connect \ADDR \addr_a
    connect \DATA \memrd_mem_DATA
  end
  attribute \src "dut.sv:15.2-17.5"
  process $proc$dut.sv:15$1
    sync always
    sync init
      update \rdata_a 8'00000000
  end
  attribute \src "dut.sv:19.2-24.5"
  attribute \always_ff 1
  process $proc$dut.sv:19$2
    assign $memwr$\mem$en$5 1'0
    attribute \src "dut.sv:20.3-23.27"
    switch \wren_a
    attribute \src "dut.sv:20.3-23.27"
      case 1'1
        assign $memwr$\mem$addr$3 \addr_a
        assign $memwr$\mem$data$4 \wdata_a
        assign $memwr$\mem$en$5 1'1
    attribute \src "dut.sv:20.3-23.27"
      case 
        attribute \src "dut.sv:22.8-23.27"
        switch \rden_a
        attribute \src "dut.sv:22.8-23.27"
          case 1'1
            assign \rdata_a \memrd_mem_DATA
        attribute \src "dut.sv:22.8-23.27"
          case 
        end
    end
    sync posedge \clk
      memwr \mem $memwr$\mem$addr$3 $memwr$\mem$data$4 { $memwr$\mem$en$5 $memwr$\mem$en$5 $memwr$\mem$en$5 $memwr$\mem$en$5 $memwr$\mem$en$5 $memwr$\mem$en$5 $memwr$\mem$en$5 $memwr$\mem$en$5 } 0'x
  end
end
