
obd_monitoring_device.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b72c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000025ac  0800b8c0  0800b8c0  0001b8c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800de6c  0800de6c  00020354  2**0
                  CONTENTS
  4 .ARM          00000008  0800de6c  0800de6c  0001de6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800de74  0800de74  00020354  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800de74  0800de74  0001de74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800de78  0800de78  0001de78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000354  20000000  0800de7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c4  20000354  0800e1d0  00020354  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a18  0800e1d0  00020a18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020354  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bd00  00000000  00000000  00020384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003cef  00000000  00000000  0003c084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001698  00000000  00000000  0003fd78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001500  00000000  00000000  00041410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024e64  00000000  00000000  00042910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d09e  00000000  00000000  00067774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6af2  00000000  00000000  00084812  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015b304  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fd8  00000000  00000000  0015b354  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000354 	.word	0x20000354
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b8a4 	.word	0x0800b8a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000358 	.word	0x20000358
 80001cc:	0800b8a4 	.word	0x0800b8a4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <MX_CAN1_Init>:
extern IWDG_HandleTypeDef hiwdg;
extern CAN_HandleTypeDef hcan1;
uint32_t tx_mailbox;

void MX_CAN1_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
	hcan1.Instance = CAN1;
 8000f50:	4b17      	ldr	r3, [pc, #92]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f52:	4a18      	ldr	r2, [pc, #96]	; (8000fb4 <MX_CAN1_Init+0x68>)
 8000f54:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 16;
 8000f56:	4b16      	ldr	r3, [pc, #88]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f58:	2210      	movs	r2, #16
 8000f5a:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000f5c:	4b14      	ldr	r3, [pc, #80]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000f62:	4b13      	ldr	r3, [pc, #76]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8000f68:	4b11      	ldr	r3, [pc, #68]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f6a:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8000f6e:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000f70:	4b0f      	ldr	r3, [pc, #60]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8000f76:	4b0e      	ldr	r3, [pc, #56]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8000f82:	4b0b      	ldr	r3, [pc, #44]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 8000f88:	4b09      	ldr	r3, [pc, #36]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000f8e:	4b08      	ldr	r3, [pc, #32]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8000f94:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000f9a:	4805      	ldr	r0, [pc, #20]	; (8000fb0 <MX_CAN1_Init+0x64>)
 8000f9c:	f002 f97e 	bl	800329c <HAL_CAN_Init>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_CAN1_Init+0x5e>
	{
	  Error_Handler();
 8000fa6:	f001 fb35 	bl	8002614 <Error_Handler>
	}
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	20000390 	.word	0x20000390
 8000fb4:	40006400 	.word	0x40006400

08000fb8 <canConfig>:

void canConfig(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	; 0x28
 8000fbc:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef can_filter;
	can_filter.FilterBank = 0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
	can_filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61bb      	str	r3, [r7, #24]
	can_filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	61fb      	str	r3, [r7, #28]
	can_filter.FilterIdHigh = 0x7E8 << 5;
 8000fca:	f44f 437d 	mov.w	r3, #64768	; 0xfd00
 8000fce:	603b      	str	r3, [r7, #0]
	can_filter.FilterIdLow = 0x0000;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	607b      	str	r3, [r7, #4]
	can_filter.FilterMaskIdHigh = 0x7F8 << 5;
 8000fd4:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000fd8:	60bb      	str	r3, [r7, #8]
	can_filter.FilterMaskIdLow = 0x0000;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
	can_filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
	can_filter.FilterActivation = ENABLE;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	623b      	str	r3, [r7, #32]

	if(HAL_CAN_ConfigFilter(&hcan1, &can_filter) != HAL_OK)
 8000fe6:	463b      	mov	r3, r7
 8000fe8:	4619      	mov	r1, r3
 8000fea:	480c      	ldr	r0, [pc, #48]	; (800101c <canConfig+0x64>)
 8000fec:	f002 fa51 	bl	8003492 <HAL_CAN_ConfigFilter>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <canConfig+0x42>
	{
		Error_Handler();
 8000ff6:	f001 fb0d 	bl	8002614 <Error_Handler>
	}

	if(HAL_CAN_Start(&hcan1) != HAL_OK)
 8000ffa:	4808      	ldr	r0, [pc, #32]	; (800101c <canConfig+0x64>)
 8000ffc:	f002 fb13 	bl	8003626 <HAL_CAN_Start>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <canConfig+0x52>
	{
		Error_Handler();
 8001006:	f001 fb05 	bl	8002614 <Error_Handler>
	}
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800100a:	2102      	movs	r1, #2
 800100c:	4803      	ldr	r0, [pc, #12]	; (800101c <canConfig+0x64>)
 800100e:	f002 fd30 	bl	8003a72 <HAL_CAN_ActivateNotification>
}
 8001012:	bf00      	nop
 8001014:	3728      	adds	r7, #40	; 0x28
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000390 	.word	0x20000390

08001020 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08c      	sub	sp, #48	; 0x30
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rx_header;
	uint8_t rx_data[RX_DATA_LENGTH];

	HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rx_header, rx_data);
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	f107 0214 	add.w	r2, r7, #20
 8001030:	2100      	movs	r1, #0
 8001032:	480d      	ldr	r0, [pc, #52]	; (8001068 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001034:	f002 fc0b 	bl	800384e <HAL_CAN_GetRxMessage>

	obd_comm.current_value = OBD2_PID_Parse(rx_data);
 8001038:	f107 030c 	add.w	r3, r7, #12
 800103c:	4618      	mov	r0, r3
 800103e:	f000 fbb7 	bl	80017b0 <OBD2_PID_Parse>
 8001042:	eef0 7a40 	vmov.f32	s15, s0
 8001046:	4b09      	ldr	r3, [pc, #36]	; (800106c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001048:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68

	OBD2_ShowOnDisplay(obd_comm.current_value);
 800104c:	4b07      	ldr	r3, [pc, #28]	; (800106c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800104e:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8001052:	eeb0 0a67 	vmov.f32	s0, s15
 8001056:	f000 ffad 	bl	8001fb4 <OBD2_ShowOnDisplay>

	HAL_IWDG_Refresh(&hiwdg);
 800105a:	4805      	ldr	r0, [pc, #20]	; (8001070 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 800105c:	f004 fb18 	bl	8005690 <HAL_IWDG_Refresh>
}
 8001060:	bf00      	nop
 8001062:	3730      	adds	r7, #48	; 0x30
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000390 	.word	0x20000390
 800106c:	2000058c 	.word	0x2000058c
 8001070:	2000040c 	.word	0x2000040c

08001074 <CAN_SEND_MESSAGE>:

void CAN_SEND_MESSAGE(uint8_t *tx_frame)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b088      	sub	sp, #32
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
	CAN_TxHeaderTypeDef tx_header;
	tx_header.StdId = DEVICE_CAN_ID;
 800107c:	f240 73df 	movw	r3, #2015	; 0x7df
 8001080:	60bb      	str	r3, [r7, #8]
	tx_header.DLC = TX_DATA_LENGTH;
 8001082:	2308      	movs	r3, #8
 8001084:	61bb      	str	r3, [r7, #24]
	tx_header.IDE = CAN_ID_STD;
 8001086:	2300      	movs	r3, #0
 8001088:	613b      	str	r3, [r7, #16]
	tx_header.RTR = CAN_RTR_DATA;
 800108a:	2300      	movs	r3, #0
 800108c:	617b      	str	r3, [r7, #20]

	if(HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_frame, &tx_mailbox) != HAL_OK)
 800108e:	f107 0108 	add.w	r1, r7, #8
 8001092:	4b07      	ldr	r3, [pc, #28]	; (80010b0 <CAN_SEND_MESSAGE+0x3c>)
 8001094:	687a      	ldr	r2, [r7, #4]
 8001096:	4807      	ldr	r0, [pc, #28]	; (80010b4 <CAN_SEND_MESSAGE+0x40>)
 8001098:	f002 fb09 	bl	80036ae <HAL_CAN_AddTxMessage>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <CAN_SEND_MESSAGE+0x32>
	{
		Error_Handler();
 80010a2:	f001 fab7 	bl	8002614 <Error_Handler>
	}

}
 80010a6:	bf00      	nop
 80010a8:	3720      	adds	r7, #32
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000370 	.word	0x20000370
 80010b4:	20000390 	.word	0x20000390

080010b8 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2210      	movs	r2, #16
 80010c6:	60da      	str	r2, [r3, #12]
//	__HAL_CAN_Receive_IT(hcan, CAN_RX_FIFO0);
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <KLine_Init>:
static void MX_GPIO_KLineUART_Init(void);
static void UART_PIN_State(uint8_t state);
static uint8_t Verify_Checksum (uint8_t *data, uint8_t lenght);
static void MX_USART1_UART_Init(uint16_t baud_rate);

obd_protocol KLine_Init(void){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
	MX_GPIO_KLineUART_Init();
 80010da:	f000 f90b 	bl	80012f4 <MX_GPIO_KLineUART_Init>
//	5 Baud address 0x33
	HAL_Delay(3000);
 80010de:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80010e2:	f002 f8b7 	bl	8003254 <HAL_Delay>
	UART_PIN_State(0); //0
 80010e6:	2000      	movs	r0, #0
 80010e8:	f000 f91a 	bl	8001320 <UART_PIN_State>
	HAL_Delay(200);
 80010ec:	20c8      	movs	r0, #200	; 0xc8
 80010ee:	f002 f8b1 	bl	8003254 <HAL_Delay>
	UART_PIN_State(1);//11
 80010f2:	2001      	movs	r0, #1
 80010f4:	f000 f914 	bl	8001320 <UART_PIN_State>
	HAL_Delay(400);
 80010f8:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80010fc:	f002 f8aa 	bl	8003254 <HAL_Delay>
	UART_PIN_State(0);//00
 8001100:	2000      	movs	r0, #0
 8001102:	f000 f90d 	bl	8001320 <UART_PIN_State>
	HAL_Delay(400);
 8001106:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800110a:	f002 f8a3 	bl	8003254 <HAL_Delay>
	UART_PIN_State(1);//11
 800110e:	2001      	movs	r0, #1
 8001110:	f000 f906 	bl	8001320 <UART_PIN_State>
	HAL_Delay(400);
 8001114:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001118:	f002 f89c 	bl	8003254 <HAL_Delay>
	UART_PIN_State(0);//00
 800111c:	2000      	movs	r0, #0
 800111e:	f000 f8ff 	bl	8001320 <UART_PIN_State>
	HAL_Delay(400);
 8001122:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001126:	f002 f895 	bl	8003254 <HAL_Delay>
	UART_PIN_State(1);//1
 800112a:	2001      	movs	r0, #1
 800112c:	f000 f8f8 	bl	8001320 <UART_PIN_State>

	MX_USART1_UART_Init(10400);
 8001130:	f642 00a0 	movw	r0, #10400	; 0x28a0
 8001134:	f000 fa14 	bl	8001560 <MX_USART1_UART_Init>

	HAL_UART_Receive(&huart1, uartBuf, 3, 500);
 8001138:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800113c:	2203      	movs	r2, #3
 800113e:	492b      	ldr	r1, [pc, #172]	; (80011ec <KLine_Init+0x118>)
 8001140:	482b      	ldr	r0, [pc, #172]	; (80011f0 <KLine_Init+0x11c>)
 8001142:	f006 f9e2 	bl	800750a <HAL_UART_Receive>

	if(uartBuf[0] != 0x55)
 8001146:	4b29      	ldr	r3, [pc, #164]	; (80011ec <KLine_Init+0x118>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b55      	cmp	r3, #85	; 0x55
 800114c:	d001      	beq.n	8001152 <KLine_Init+0x7e>
	{
		return OBD_NONE;
 800114e:	2300      	movs	r3, #0
 8001150:	e047      	b.n	80011e2 <KLine_Init+0x10e>
	}
	else if(uartBuf[1] == uartBuf[2])
 8001152:	4b26      	ldr	r3, [pc, #152]	; (80011ec <KLine_Init+0x118>)
 8001154:	785a      	ldrb	r2, [r3, #1]
 8001156:	4b25      	ldr	r3, [pc, #148]	; (80011ec <KLine_Init+0x118>)
 8001158:	789b      	ldrb	r3, [r3, #2]
 800115a:	429a      	cmp	r2, r3
 800115c:	d122      	bne.n	80011a4 <KLine_Init+0xd0>
	{
		if(uartBuf[1] == 0x08 || 0x94)
		{
			uint8_t inv_kb = ~uartBuf[1];
 800115e:	4b23      	ldr	r3, [pc, #140]	; (80011ec <KLine_Init+0x118>)
 8001160:	785b      	ldrb	r3, [r3, #1]
 8001162:	43db      	mvns	r3, r3
 8001164:	b2db      	uxtb	r3, r3
 8001166:	71fb      	strb	r3, [r7, #7]
			HAL_Delay(25);
 8001168:	2019      	movs	r0, #25
 800116a:	f002 f873 	bl	8003254 <HAL_Delay>
			HAL_UART_Transmit(&huart1, &inv_kb, 1, 50);
 800116e:	1df9      	adds	r1, r7, #7
 8001170:	2332      	movs	r3, #50	; 0x32
 8001172:	2201      	movs	r2, #1
 8001174:	481e      	ldr	r0, [pc, #120]	; (80011f0 <KLine_Init+0x11c>)
 8001176:	f006 f934 	bl	80073e2 <HAL_UART_Transmit>
			HAL_Delay(25);
 800117a:	2019      	movs	r0, #25
 800117c:	f002 f86a 	bl	8003254 <HAL_Delay>
			__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
 8001180:	4b1b      	ldr	r3, [pc, #108]	; (80011f0 <KLine_Init+0x11c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	8b1b      	ldrh	r3, [r3, #24]
 8001186:	b29a      	uxth	r2, r3
 8001188:	4b19      	ldr	r3, [pc, #100]	; (80011f0 <KLine_Init+0x11c>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f042 0208 	orr.w	r2, r2, #8
 8001190:	b292      	uxth	r2, r2
 8001192:	831a      	strh	r2, [r3, #24]
			HAL_UART_Receive(&huart1, &ecu_addr, 1, 100);
 8001194:	2364      	movs	r3, #100	; 0x64
 8001196:	2201      	movs	r2, #1
 8001198:	4916      	ldr	r1, [pc, #88]	; (80011f4 <KLine_Init+0x120>)
 800119a:	4815      	ldr	r0, [pc, #84]	; (80011f0 <KLine_Init+0x11c>)
 800119c:	f006 f9b5 	bl	800750a <HAL_UART_Receive>
//			__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
			//kline_kb = uartBuf[1];
			return OBD_PROTO_ISO9141;
 80011a0:	2301      	movs	r3, #1
 80011a2:	e01e      	b.n	80011e2 <KLine_Init+0x10e>
		}
	}
	else
	{
		uint8_t inv_kb = ~uartBuf[1];
 80011a4:	4b11      	ldr	r3, [pc, #68]	; (80011ec <KLine_Init+0x118>)
 80011a6:	785b      	ldrb	r3, [r3, #1]
 80011a8:	43db      	mvns	r3, r3
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	71bb      	strb	r3, [r7, #6]
		HAL_Delay(25);
 80011ae:	2019      	movs	r0, #25
 80011b0:	f002 f850 	bl	8003254 <HAL_Delay>
		HAL_UART_Transmit(&huart1, &inv_kb, 1, 50);
 80011b4:	1db9      	adds	r1, r7, #6
 80011b6:	2332      	movs	r3, #50	; 0x32
 80011b8:	2201      	movs	r2, #1
 80011ba:	480d      	ldr	r0, [pc, #52]	; (80011f0 <KLine_Init+0x11c>)
 80011bc:	f006 f911 	bl	80073e2 <HAL_UART_Transmit>
		__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
 80011c0:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <KLine_Init+0x11c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	8b1b      	ldrh	r3, [r3, #24]
 80011c6:	b29a      	uxth	r2, r3
 80011c8:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <KLine_Init+0x11c>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f042 0208 	orr.w	r2, r2, #8
 80011d0:	b292      	uxth	r2, r2
 80011d2:	831a      	strh	r2, [r3, #24]
		HAL_UART_Receive(&huart1, &ecu_addr, 1, 100);
 80011d4:	2364      	movs	r3, #100	; 0x64
 80011d6:	2201      	movs	r2, #1
 80011d8:	4906      	ldr	r1, [pc, #24]	; (80011f4 <KLine_Init+0x120>)
 80011da:	4805      	ldr	r0, [pc, #20]	; (80011f0 <KLine_Init+0x11c>)
 80011dc:	f006 f995 	bl	800750a <HAL_UART_Receive>
		return OBD_PROTO_KWP2000_SLOW;
 80011e0:	2302      	movs	r3, #2
	}
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000580 	.word	0x20000580
 80011f0:	200004b4 	.word	0x200004b4
 80011f4:	2000038c 	.word	0x2000038c

080011f8 <KWP2000_Fast_Init>:

obd_protocol KWP2000_Fast_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
	uint8_t start_msg[5]={0xC1, 0x33, 0xF1, 0x81, 0x66};
 80011fe:	4a36      	ldr	r2, [pc, #216]	; (80012d8 <KWP2000_Fast_Init+0xe0>)
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001206:	6018      	str	r0, [r3, #0]
 8001208:	3304      	adds	r3, #4
 800120a:	7019      	strb	r1, [r3, #0]
//	uint8_t resp_msg[7]={0};
	checksum = 0;
 800120c:	4b33      	ldr	r3, [pc, #204]	; (80012dc <KWP2000_Fast_Init+0xe4>)
 800120e:	2200      	movs	r2, #0
 8001210:	701a      	strb	r2, [r3, #0]
	obd_comm.msg_type = 1;
 8001212:	4b33      	ldr	r3, [pc, #204]	; (80012e0 <KWP2000_Fast_Init+0xe8>)
 8001214:	2201      	movs	r2, #1
 8001216:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

	HAL_UART_DeInit(&huart1);
 800121a:	4832      	ldr	r0, [pc, #200]	; (80012e4 <KWP2000_Fast_Init+0xec>)
 800121c:	f006 f8a8 	bl	8007370 <HAL_UART_DeInit>
	HAL_Delay(3000);
 8001220:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001224:	f002 f816 	bl	8003254 <HAL_Delay>
	MX_GPIO_KLineUART_Init();
 8001228:	f000 f864 	bl	80012f4 <MX_GPIO_KLineUART_Init>
	UART_PIN_State(0);
 800122c:	2000      	movs	r0, #0
 800122e:	f000 f877 	bl	8001320 <UART_PIN_State>
	HAL_Delay(25);
 8001232:	2019      	movs	r0, #25
 8001234:	f002 f80e 	bl	8003254 <HAL_Delay>
	UART_PIN_State(1);
 8001238:	2001      	movs	r0, #1
 800123a:	f000 f871 	bl	8001320 <UART_PIN_State>
	HAL_Delay(25);
 800123e:	2019      	movs	r0, #25
 8001240:	f002 f808 	bl	8003254 <HAL_Delay>
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001244:	4827      	ldr	r0, [pc, #156]	; (80012e4 <KWP2000_Fast_Init+0xec>)
 8001246:	f006 f845 	bl	80072d4 <HAL_UART_Init>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <KWP2000_Fast_Init+0x5c>
	{
		Error_Handler();
 8001250:	f001 f9e0 	bl	8002614 <Error_Handler>
	}
//	MX_USART1_UART_Init(10400);
	HAL_UART_Transmit(&huart1, start_msg, 5, 10);
 8001254:	1d39      	adds	r1, r7, #4
 8001256:	230a      	movs	r3, #10
 8001258:	2205      	movs	r2, #5
 800125a:	4822      	ldr	r0, [pc, #136]	; (80012e4 <KWP2000_Fast_Init+0xec>)
 800125c:	f006 f8c1 	bl	80073e2 <HAL_UART_Transmit>
//	__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
//	HAL_Delay(20);
	HAL_UART_Receive_DMA(&huart1, uartBuf, 8);
 8001260:	2208      	movs	r2, #8
 8001262:	4921      	ldr	r1, [pc, #132]	; (80012e8 <KWP2000_Fast_Init+0xf0>)
 8001264:	481f      	ldr	r0, [pc, #124]	; (80012e4 <KWP2000_Fast_Init+0xec>)
 8001266:	f006 fa21 	bl	80076ac <HAL_UART_Receive_DMA>
	HAL_TIM_Base_Start_IT(&htim15);
 800126a:	4820      	ldr	r0, [pc, #128]	; (80012ec <KWP2000_Fast_Init+0xf4>)
 800126c:	f005 fc1c 	bl	8006aa8 <HAL_TIM_Base_Start_IT>
	while(obd_comm.msg_type != 0)
 8001270:	e000      	b.n	8001274 <KWP2000_Fast_Init+0x7c>
	{
		__NOP();
 8001272:	bf00      	nop
	while(obd_comm.msg_type != 0)
 8001274:	4b1a      	ldr	r3, [pc, #104]	; (80012e0 <KWP2000_Fast_Init+0xe8>)
 8001276:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800127a:	2b00      	cmp	r3, #0
 800127c:	d1f9      	bne.n	8001272 <KWP2000_Fast_Init+0x7a>
	}

	for(int i = 1; i < 7; i++)
 800127e:	2301      	movs	r3, #1
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	e00c      	b.n	800129e <KWP2000_Fast_Init+0xa6>
	{
		checksum = checksum + uartBuf[i];
 8001284:	4a18      	ldr	r2, [pc, #96]	; (80012e8 <KWP2000_Fast_Init+0xf0>)
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	4413      	add	r3, r2
 800128a:	781a      	ldrb	r2, [r3, #0]
 800128c:	4b13      	ldr	r3, [pc, #76]	; (80012dc <KWP2000_Fast_Init+0xe4>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	4413      	add	r3, r2
 8001292:	b2da      	uxtb	r2, r3
 8001294:	4b11      	ldr	r3, [pc, #68]	; (80012dc <KWP2000_Fast_Init+0xe4>)
 8001296:	701a      	strb	r2, [r3, #0]
	for(int i = 1; i < 7; i++)
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	3301      	adds	r3, #1
 800129c:	60fb      	str	r3, [r7, #12]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	2b06      	cmp	r3, #6
 80012a2:	ddef      	ble.n	8001284 <KWP2000_Fast_Init+0x8c>
	}
	checksum = checksum % 256;
 80012a4:	4b0d      	ldr	r3, [pc, #52]	; (80012dc <KWP2000_Fast_Init+0xe4>)
 80012a6:	781a      	ldrb	r2, [r3, #0]
 80012a8:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <KWP2000_Fast_Init+0xe4>)
 80012aa:	701a      	strb	r2, [r3, #0]
	if(checksum == uartBuf[7] && checksum != 0)
 80012ac:	4b0e      	ldr	r3, [pc, #56]	; (80012e8 <KWP2000_Fast_Init+0xf0>)
 80012ae:	79da      	ldrb	r2, [r3, #7]
 80012b0:	4b0a      	ldr	r3, [pc, #40]	; (80012dc <KWP2000_Fast_Init+0xe4>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d109      	bne.n	80012cc <KWP2000_Fast_Init+0xd4>
 80012b8:	4b08      	ldr	r3, [pc, #32]	; (80012dc <KWP2000_Fast_Init+0xe4>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d005      	beq.n	80012cc <KWP2000_Fast_Init+0xd4>
	{
		ecu_addr = uartBuf[3];
 80012c0:	4b09      	ldr	r3, [pc, #36]	; (80012e8 <KWP2000_Fast_Init+0xf0>)
 80012c2:	78da      	ldrb	r2, [r3, #3]
 80012c4:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <KWP2000_Fast_Init+0xf8>)
 80012c6:	701a      	strb	r2, [r3, #0]
		return OBD_PROTO_KWP2000_FAST;
 80012c8:	2303      	movs	r3, #3
 80012ca:	e000      	b.n	80012ce <KWP2000_Fast_Init+0xd6>
	}
	else
		return OBD_NONE;
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3710      	adds	r7, #16
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	0800b8c0 	.word	0x0800b8c0
 80012dc:	2000038b 	.word	0x2000038b
 80012e0:	2000058c 	.word	0x2000058c
 80012e4:	200004b4 	.word	0x200004b4
 80012e8:	20000580 	.word	0x20000580
 80012ec:	20000468 	.word	0x20000468
 80012f0:	2000038c 	.word	0x2000038c

080012f4 <MX_GPIO_KLineUART_Init>:

static void MX_GPIO_KLineUART_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.Pin = KLine_TX_Pin;
 80012fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012fe:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001300:	2301      	movs	r3, #1
 8001302:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001308:	2303      	movs	r3, #3
 800130a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(KLine_TX_GPIO_Port, &GPIO_InitStruct);
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	4619      	mov	r1, r3
 8001310:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001314:	f003 fa44 	bl	80047a0 <HAL_GPIO_Init>
}
 8001318:	bf00      	nop
 800131a:	3718      	adds	r7, #24
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <UART_PIN_State>:

static void UART_PIN_State(uint8_t state)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	71fb      	strb	r3, [r7, #7]
	/*KLine has inverted logic, HIGH = 0, LOW = 1*/
	if(state == 1)
 800132a:	79fb      	ldrb	r3, [r7, #7]
 800132c:	2b01      	cmp	r3, #1
 800132e:	d10e      	bne.n	800134e <UART_PIN_State+0x2e>
	{
		HAL_GPIO_WritePin(KLine_TX_GPIO_Port, KLine_TX_Pin, GPIO_PIN_RESET);
 8001330:	2200      	movs	r2, #0
 8001332:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001336:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800133a:	f003 fc9d 	bl	8004c78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LLine_GPIO_Port, LLine_Pin, GPIO_PIN_RESET);
 800133e:	2200      	movs	r2, #0
 8001340:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001344:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001348:	f003 fc96 	bl	8004c78 <HAL_GPIO_WritePin>
	else
	{
		HAL_GPIO_WritePin(KLine_TX_GPIO_Port, KLine_TX_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(LLine_GPIO_Port, LLine_Pin, GPIO_PIN_SET);
	}
}
 800134c:	e00d      	b.n	800136a <UART_PIN_State+0x4a>
		HAL_GPIO_WritePin(KLine_TX_GPIO_Port, KLine_TX_Pin, GPIO_PIN_SET);
 800134e:	2201      	movs	r2, #1
 8001350:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001354:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001358:	f003 fc8e 	bl	8004c78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LLine_GPIO_Port, LLine_Pin, GPIO_PIN_SET);
 800135c:	2201      	movs	r2, #1
 800135e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001362:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001366:	f003 fc87 	bl	8004c78 <HAL_GPIO_WritePin>
}
 800136a:	bf00      	nop
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
	...

08001374 <KLine_SEND_MESSAGE>:

void KLine_SEND_MESSAGE(uint8_t* tx_frame)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
	uint8_t kline_msg[6] = {0x68, 0x6A, 0xF1, tx_frame[0], tx_frame[1], 0};
 800137c:	2368      	movs	r3, #104	; 0x68
 800137e:	733b      	strb	r3, [r7, #12]
 8001380:	236a      	movs	r3, #106	; 0x6a
 8001382:	737b      	strb	r3, [r7, #13]
 8001384:	23f1      	movs	r3, #241	; 0xf1
 8001386:	73bb      	strb	r3, [r7, #14]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	73fb      	strb	r3, [r7, #15]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	785b      	ldrb	r3, [r3, #1]
 8001392:	743b      	strb	r3, [r7, #16]
 8001394:	2300      	movs	r3, #0
 8001396:	747b      	strb	r3, [r7, #17]

	pid_length = PID_Get_Lenght(tx_frame[1]);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3301      	adds	r3, #1
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 fe48 	bl	8002034 <PID_Get_Lenght>
 80013a4:	4603      	mov	r3, r0
 80013a6:	461a      	mov	r2, r3
 80013a8:	4b1e      	ldr	r3, [pc, #120]	; (8001424 <KLine_SEND_MESSAGE+0xb0>)
 80013aa:	701a      	strb	r2, [r3, #0]
	checksum = 0;
 80013ac:	4b1e      	ldr	r3, [pc, #120]	; (8001428 <KLine_SEND_MESSAGE+0xb4>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i < sizeof(kline_msg) - 1; i++)
 80013b2:	2300      	movs	r3, #0
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	e00d      	b.n	80013d4 <KLine_SEND_MESSAGE+0x60>
	{
		checksum += kline_msg[i];
 80013b8:	f107 020c 	add.w	r2, r7, #12
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	4413      	add	r3, r2
 80013c0:	781a      	ldrb	r2, [r3, #0]
 80013c2:	4b19      	ldr	r3, [pc, #100]	; (8001428 <KLine_SEND_MESSAGE+0xb4>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	4413      	add	r3, r2
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	4b17      	ldr	r3, [pc, #92]	; (8001428 <KLine_SEND_MESSAGE+0xb4>)
 80013cc:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(kline_msg) - 1; i++)
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	3301      	adds	r3, #1
 80013d2:	617b      	str	r3, [r7, #20]
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	2b04      	cmp	r3, #4
 80013d8:	d9ee      	bls.n	80013b8 <KLine_SEND_MESSAGE+0x44>
	}

	kline_msg[sizeof(kline_msg)-1] = checksum;
 80013da:	4b13      	ldr	r3, [pc, #76]	; (8001428 <KLine_SEND_MESSAGE+0xb4>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	747b      	strb	r3, [r7, #17]

	HAL_UART_Transmit(&huart1, kline_msg, sizeof(kline_msg), 12);
 80013e0:	f107 010c 	add.w	r1, r7, #12
 80013e4:	230c      	movs	r3, #12
 80013e6:	2206      	movs	r2, #6
 80013e8:	4810      	ldr	r0, [pc, #64]	; (800142c <KLine_SEND_MESSAGE+0xb8>)
 80013ea:	f005 fffa 	bl	80073e2 <HAL_UART_Transmit>

	__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
 80013ee:	4b0f      	ldr	r3, [pc, #60]	; (800142c <KLine_SEND_MESSAGE+0xb8>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	8b1b      	ldrh	r3, [r3, #24]
 80013f4:	b29a      	uxth	r2, r3
 80013f6:	4b0d      	ldr	r3, [pc, #52]	; (800142c <KLine_SEND_MESSAGE+0xb8>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f042 0208 	orr.w	r2, r2, #8
 80013fe:	b292      	uxth	r2, r2
 8001400:	831a      	strh	r2, [r3, #24]

	HAL_UART_Receive_DMA(&huart1, kline_rx_buf, pid_length + 4);
 8001402:	4b08      	ldr	r3, [pc, #32]	; (8001424 <KLine_SEND_MESSAGE+0xb0>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	b29b      	uxth	r3, r3
 8001408:	3304      	adds	r3, #4
 800140a:	b29b      	uxth	r3, r3
 800140c:	461a      	mov	r2, r3
 800140e:	4908      	ldr	r1, [pc, #32]	; (8001430 <KLine_SEND_MESSAGE+0xbc>)
 8001410:	4806      	ldr	r0, [pc, #24]	; (800142c <KLine_SEND_MESSAGE+0xb8>)
 8001412:	f006 f94b 	bl	80076ac <HAL_UART_Receive_DMA>

	HAL_Delay(60);
 8001416:	203c      	movs	r0, #60	; 0x3c
 8001418:	f001 ff1c 	bl	8003254 <HAL_Delay>
}
 800141c:	bf00      	nop
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	2000038d 	.word	0x2000038d
 8001428:	2000038b 	.word	0x2000038b
 800142c:	200004b4 	.word	0x200004b4
 8001430:	20000374 	.word	0x20000374

08001434 <KWP2000_SEND_MESSAGE>:

void KWP2000_SEND_MESSAGE(uint8_t* tx_frame)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b086      	sub	sp, #24
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	uint8_t kwp_msg[] = {0xC2, 0x33, 0xF1, tx_frame[0], tx_frame[1], 0};
 800143c:	23c2      	movs	r3, #194	; 0xc2
 800143e:	733b      	strb	r3, [r7, #12]
 8001440:	2333      	movs	r3, #51	; 0x33
 8001442:	737b      	strb	r3, [r7, #13]
 8001444:	23f1      	movs	r3, #241	; 0xf1
 8001446:	73bb      	strb	r3, [r7, #14]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	73fb      	strb	r3, [r7, #15]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	785b      	ldrb	r3, [r3, #1]
 8001452:	743b      	strb	r3, [r7, #16]
 8001454:	2300      	movs	r3, #0
 8001456:	747b      	strb	r3, [r7, #17]

	pid_length = PID_Get_Lenght(tx_frame[1]);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	3301      	adds	r3, #1
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	4618      	mov	r0, r3
 8001460:	f000 fde8 	bl	8002034 <PID_Get_Lenght>
 8001464:	4603      	mov	r3, r0
 8001466:	461a      	mov	r2, r3
 8001468:	4b22      	ldr	r3, [pc, #136]	; (80014f4 <KWP2000_SEND_MESSAGE+0xc0>)
 800146a:	701a      	strb	r2, [r3, #0]
	checksum = 0;
 800146c:	4b22      	ldr	r3, [pc, #136]	; (80014f8 <KWP2000_SEND_MESSAGE+0xc4>)
 800146e:	2200      	movs	r2, #0
 8001470:	701a      	strb	r2, [r3, #0]
	obd_comm.msg_type = 2;
 8001472:	4b22      	ldr	r3, [pc, #136]	; (80014fc <KWP2000_SEND_MESSAGE+0xc8>)
 8001474:	2202      	movs	r2, #2
 8001476:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

	for(int i = 0; i < sizeof(kwp_msg) - 1; i++)
 800147a:	2300      	movs	r3, #0
 800147c:	617b      	str	r3, [r7, #20]
 800147e:	e00d      	b.n	800149c <KWP2000_SEND_MESSAGE+0x68>
	{
		checksum += kwp_msg[i];
 8001480:	f107 020c 	add.w	r2, r7, #12
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	4413      	add	r3, r2
 8001488:	781a      	ldrb	r2, [r3, #0]
 800148a:	4b1b      	ldr	r3, [pc, #108]	; (80014f8 <KWP2000_SEND_MESSAGE+0xc4>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	4413      	add	r3, r2
 8001490:	b2da      	uxtb	r2, r3
 8001492:	4b19      	ldr	r3, [pc, #100]	; (80014f8 <KWP2000_SEND_MESSAGE+0xc4>)
 8001494:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(kwp_msg) - 1; i++)
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	3301      	adds	r3, #1
 800149a:	617b      	str	r3, [r7, #20]
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	2b04      	cmp	r3, #4
 80014a0:	d9ee      	bls.n	8001480 <KWP2000_SEND_MESSAGE+0x4c>
	}

	kwp_msg[sizeof(kwp_msg)-1] = checksum;
 80014a2:	4b15      	ldr	r3, [pc, #84]	; (80014f8 <KWP2000_SEND_MESSAGE+0xc4>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	747b      	strb	r3, [r7, #17]

	HAL_Delay(20);
 80014a8:	2014      	movs	r0, #20
 80014aa:	f001 fed3 	bl	8003254 <HAL_Delay>

	HAL_UART_Transmit(&huart1, kwp_msg, sizeof(kwp_msg), 12);
 80014ae:	f107 010c 	add.w	r1, r7, #12
 80014b2:	230c      	movs	r3, #12
 80014b4:	2206      	movs	r2, #6
 80014b6:	4812      	ldr	r0, [pc, #72]	; (8001500 <KWP2000_SEND_MESSAGE+0xcc>)
 80014b8:	f005 ff93 	bl	80073e2 <HAL_UART_Transmit>

	__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST);
 80014bc:	4b10      	ldr	r3, [pc, #64]	; (8001500 <KWP2000_SEND_MESSAGE+0xcc>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	8b1b      	ldrh	r3, [r3, #24]
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	4b0e      	ldr	r3, [pc, #56]	; (8001500 <KWP2000_SEND_MESSAGE+0xcc>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f042 0208 	orr.w	r2, r2, #8
 80014cc:	b292      	uxth	r2, r2
 80014ce:	831a      	strh	r2, [r3, #24]

	HAL_UART_Receive_DMA(&huart1, kline_rx_buf, pid_length + 5);
 80014d0:	4b08      	ldr	r3, [pc, #32]	; (80014f4 <KWP2000_SEND_MESSAGE+0xc0>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	3305      	adds	r3, #5
 80014d8:	b29b      	uxth	r3, r3
 80014da:	461a      	mov	r2, r3
 80014dc:	4909      	ldr	r1, [pc, #36]	; (8001504 <KWP2000_SEND_MESSAGE+0xd0>)
 80014de:	4808      	ldr	r0, [pc, #32]	; (8001500 <KWP2000_SEND_MESSAGE+0xcc>)
 80014e0:	f006 f8e4 	bl	80076ac <HAL_UART_Receive_DMA>

	HAL_Delay(60);
 80014e4:	203c      	movs	r0, #60	; 0x3c
 80014e6:	f001 feb5 	bl	8003254 <HAL_Delay>
}
 80014ea:	bf00      	nop
 80014ec:	3718      	adds	r7, #24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	2000038d 	.word	0x2000038d
 80014f8:	2000038b 	.word	0x2000038b
 80014fc:	2000058c 	.word	0x2000058c
 8001500:	200004b4 	.word	0x200004b4
 8001504:	20000374 	.word	0x20000374

08001508 <Verify_Checksum>:

static uint8_t Verify_Checksum (uint8_t *data, uint8_t lenght)
{
 8001508:	b480      	push	{r7}
 800150a:	b085      	sub	sp, #20
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	460b      	mov	r3, r1
 8001512:	70fb      	strb	r3, [r7, #3]
	uint8_t checksum = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i < lenght - 1; i++)
 8001518:	2300      	movs	r3, #0
 800151a:	60bb      	str	r3, [r7, #8]
 800151c:	e009      	b.n	8001532 <Verify_Checksum+0x2a>
	{
		checksum += data[i];
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	687a      	ldr	r2, [r7, #4]
 8001522:	4413      	add	r3, r2
 8001524:	781a      	ldrb	r2, [r3, #0]
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	4413      	add	r3, r2
 800152a:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i < lenght - 1; i++)
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	3301      	adds	r3, #1
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	78fb      	ldrb	r3, [r7, #3]
 8001534:	3b01      	subs	r3, #1
 8001536:	68ba      	ldr	r2, [r7, #8]
 8001538:	429a      	cmp	r2, r3
 800153a:	dbf0      	blt.n	800151e <Verify_Checksum+0x16>
	}
	checksum = checksum % 256;
	if(data[lenght - 1] == checksum)
 800153c:	78fb      	ldrb	r3, [r7, #3]
 800153e:	3b01      	subs	r3, #1
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	4413      	add	r3, r2
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	7bfa      	ldrb	r2, [r7, #15]
 8001548:	429a      	cmp	r2, r3
 800154a:	d101      	bne.n	8001550 <Verify_Checksum+0x48>
	{
		return 1;
 800154c:	2301      	movs	r3, #1
 800154e:	e000      	b.n	8001552 <Verify_Checksum+0x4a>
	}
	return 0;
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
	...

08001560 <MX_USART1_UART_Init>:

void MX_USART1_UART_Init(uint16_t baud_rate)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	4603      	mov	r3, r0
 8001568:	80fb      	strh	r3, [r7, #6]
  huart1.Instance = USART1;
 800156a:	4b17      	ldr	r3, [pc, #92]	; (80015c8 <MX_USART1_UART_Init+0x68>)
 800156c:	4a17      	ldr	r2, [pc, #92]	; (80015cc <MX_USART1_UART_Init+0x6c>)
 800156e:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = baud_rate;
 8001570:	88fb      	ldrh	r3, [r7, #6]
 8001572:	4a15      	ldr	r2, [pc, #84]	; (80015c8 <MX_USART1_UART_Init+0x68>)
 8001574:	6053      	str	r3, [r2, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001576:	4b14      	ldr	r3, [pc, #80]	; (80015c8 <MX_USART1_UART_Init+0x68>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800157c:	4b12      	ldr	r3, [pc, #72]	; (80015c8 <MX_USART1_UART_Init+0x68>)
 800157e:	2200      	movs	r2, #0
 8001580:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001582:	4b11      	ldr	r3, [pc, #68]	; (80015c8 <MX_USART1_UART_Init+0x68>)
 8001584:	2200      	movs	r2, #0
 8001586:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001588:	4b0f      	ldr	r3, [pc, #60]	; (80015c8 <MX_USART1_UART_Init+0x68>)
 800158a:	220c      	movs	r2, #12
 800158c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800158e:	4b0e      	ldr	r3, [pc, #56]	; (80015c8 <MX_USART1_UART_Init+0x68>)
 8001590:	2200      	movs	r2, #0
 8001592:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001594:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <MX_USART1_UART_Init+0x68>)
 8001596:	2200      	movs	r2, #0
 8001598:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800159a:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <MX_USART1_UART_Init+0x68>)
 800159c:	2200      	movs	r2, #0
 800159e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT;
 80015a0:	4b09      	ldr	r3, [pc, #36]	; (80015c8 <MX_USART1_UART_Init+0x68>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 80015a6:	4b08      	ldr	r3, [pc, #32]	; (80015c8 <MX_USART1_UART_Init+0x68>)
 80015a8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80015ac:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015ae:	4806      	ldr	r0, [pc, #24]	; (80015c8 <MX_USART1_UART_Init+0x68>)
 80015b0:	f005 fe90 	bl	80072d4 <HAL_UART_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_USART1_UART_Init+0x5e>
  {
    Error_Handler();
 80015ba:	f001 f82b 	bl	8002614 <Error_Handler>
  }
}
 80015be:	bf00      	nop
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	200004b4 	.word	0x200004b4
 80015cc:	40013800 	.word	0x40013800

080015d0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
	if(obd_comm.msg_type == 1)
 80015d8:	4b25      	ldr	r3, [pc, #148]	; (8001670 <HAL_UART_RxCpltCallback+0xa0>)
 80015da:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d104      	bne.n	80015ec <HAL_UART_RxCpltCallback+0x1c>
	{
		obd_comm.msg_type = 0;
 80015e2:	4b23      	ldr	r3, [pc, #140]	; (8001670 <HAL_UART_RxCpltCallback+0xa0>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			HAL_IWDG_Refresh(&hiwdg);
		}
	}


}
 80015ea:	e03c      	b.n	8001666 <HAL_UART_RxCpltCallback+0x96>
	else if (obd_comm.msg_type == 2)
 80015ec:	4b20      	ldr	r3, [pc, #128]	; (8001670 <HAL_UART_RxCpltCallback+0xa0>)
 80015ee:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d137      	bne.n	8001666 <HAL_UART_RxCpltCallback+0x96>
		if(Verify_Checksum(kline_rx_buf, pid_length + 5))
 80015f6:	4b1f      	ldr	r3, [pc, #124]	; (8001674 <HAL_UART_RxCpltCallback+0xa4>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	3305      	adds	r3, #5
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	4619      	mov	r1, r3
 8001600:	481d      	ldr	r0, [pc, #116]	; (8001678 <HAL_UART_RxCpltCallback+0xa8>)
 8001602:	f7ff ff81 	bl	8001508 <Verify_Checksum>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d02c      	beq.n	8001666 <HAL_UART_RxCpltCallback+0x96>
			uint8_t j = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	73fb      	strb	r3, [r7, #15]
			for(uint8_t i = 2; i <= pid_length + 4; i++)
 8001610:	2302      	movs	r3, #2
 8001612:	73bb      	strb	r3, [r7, #14]
 8001614:	e00b      	b.n	800162e <HAL_UART_RxCpltCallback+0x5e>
				rx_frame[j] = kline_rx_buf[i];
 8001616:	7bba      	ldrb	r2, [r7, #14]
 8001618:	7bfb      	ldrb	r3, [r7, #15]
 800161a:	4917      	ldr	r1, [pc, #92]	; (8001678 <HAL_UART_RxCpltCallback+0xa8>)
 800161c:	5c89      	ldrb	r1, [r1, r2]
 800161e:	4a17      	ldr	r2, [pc, #92]	; (800167c <HAL_UART_RxCpltCallback+0xac>)
 8001620:	54d1      	strb	r1, [r2, r3]
				j++;
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	3301      	adds	r3, #1
 8001626:	73fb      	strb	r3, [r7, #15]
			for(uint8_t i = 2; i <= pid_length + 4; i++)
 8001628:	7bbb      	ldrb	r3, [r7, #14]
 800162a:	3301      	adds	r3, #1
 800162c:	73bb      	strb	r3, [r7, #14]
 800162e:	7bba      	ldrb	r2, [r7, #14]
 8001630:	4b10      	ldr	r3, [pc, #64]	; (8001674 <HAL_UART_RxCpltCallback+0xa4>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	3304      	adds	r3, #4
 8001636:	429a      	cmp	r2, r3
 8001638:	dded      	ble.n	8001616 <HAL_UART_RxCpltCallback+0x46>
			obd_comm.msg_type = 0;
 800163a:	4b0d      	ldr	r3, [pc, #52]	; (8001670 <HAL_UART_RxCpltCallback+0xa0>)
 800163c:	2200      	movs	r2, #0
 800163e:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			obd_comm.current_value = OBD2_PID_Parse(rx_frame);
 8001642:	480e      	ldr	r0, [pc, #56]	; (800167c <HAL_UART_RxCpltCallback+0xac>)
 8001644:	f000 f8b4 	bl	80017b0 <OBD2_PID_Parse>
 8001648:	eef0 7a40 	vmov.f32	s15, s0
 800164c:	4b08      	ldr	r3, [pc, #32]	; (8001670 <HAL_UART_RxCpltCallback+0xa0>)
 800164e:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			OBD2_ShowOnDisplay(obd_comm.current_value);
 8001652:	4b07      	ldr	r3, [pc, #28]	; (8001670 <HAL_UART_RxCpltCallback+0xa0>)
 8001654:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8001658:	eeb0 0a67 	vmov.f32	s0, s15
 800165c:	f000 fcaa 	bl	8001fb4 <OBD2_ShowOnDisplay>
			HAL_IWDG_Refresh(&hiwdg);
 8001660:	4807      	ldr	r0, [pc, #28]	; (8001680 <HAL_UART_RxCpltCallback+0xb0>)
 8001662:	f004 f815 	bl	8005690 <HAL_IWDG_Refresh>
}
 8001666:	bf00      	nop
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	2000058c 	.word	0x2000058c
 8001674:	2000038d 	.word	0x2000038d
 8001678:	20000374 	.word	0x20000374
 800167c:	20000384 	.word	0x20000384
 8001680:	2000040c 	.word	0x2000040c

08001684 <OBD2_PID_Decode>:
//	strcat(txTest2, "\r\n");
//	HAL_UART_Transmit(&huart2, (uint8_t *)txTest2, sizeof(txTest2),10);
//}

static void OBD2_PID_Decode(uint8_t* rx_frame)
{
 8001684:	b480      	push	{r7}
 8001686:	b087      	sub	sp, #28
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	int number = (rx_frame[3] << 24) | (rx_frame[4] << 16) | (rx_frame[5] << 8) | rx_frame[6];
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	3303      	adds	r3, #3
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	061a      	lsls	r2, r3, #24
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	3304      	adds	r3, #4
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	041b      	lsls	r3, r3, #16
 800169c:	431a      	orrs	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	3305      	adds	r3, #5
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	021b      	lsls	r3, r3, #8
 80016a6:	4313      	orrs	r3, r2
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	3206      	adds	r2, #6
 80016ac:	7812      	ldrb	r2, [r2, #0]
 80016ae:	4313      	orrs	r3, r2
 80016b0:	60fb      	str	r3, [r7, #12]
	int j = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
	for(int i = 31; i >= 0; i--)
 80016b6:	231f      	movs	r3, #31
 80016b8:	613b      	str	r3, [r7, #16]
 80016ba:	e030      	b.n	800171e <OBD2_PID_Decode+0x9a>
	{
		int digit = number >> i;
 80016bc:	68fa      	ldr	r2, [r7, #12]
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	fa42 f303 	asr.w	r3, r2, r3
 80016c4:	60bb      	str	r3, [r7, #8]
		digit &= 1;
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	f003 0301 	and.w	r3, r3, #1
 80016cc:	60bb      	str	r3, [r7, #8]
		if(obd_comm.pid == 0x00)
 80016ce:	4b19      	ldr	r3, [pc, #100]	; (8001734 <OBD2_PID_Decode+0xb0>)
 80016d0:	785b      	ldrb	r3, [r3, #1]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d108      	bne.n	80016e8 <OBD2_PID_Decode+0x64>
		{
			obd_comm.available_pids_1[j] = digit;
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	b2d9      	uxtb	r1, r3
 80016da:	4a16      	ldr	r2, [pc, #88]	; (8001734 <OBD2_PID_Decode+0xb0>)
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	4413      	add	r3, r2
 80016e0:	3303      	adds	r3, #3
 80016e2:	460a      	mov	r2, r1
 80016e4:	701a      	strb	r2, [r3, #0]
 80016e6:	e014      	b.n	8001712 <OBD2_PID_Decode+0x8e>
		}
		else if(obd_comm.pid == 0x20)
 80016e8:	4b12      	ldr	r3, [pc, #72]	; (8001734 <OBD2_PID_Decode+0xb0>)
 80016ea:	785b      	ldrb	r3, [r3, #1]
 80016ec:	2b20      	cmp	r3, #32
 80016ee:	d108      	bne.n	8001702 <OBD2_PID_Decode+0x7e>
		{
			obd_comm.available_pids_2[j] = digit;
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	b2d9      	uxtb	r1, r3
 80016f4:	4a0f      	ldr	r2, [pc, #60]	; (8001734 <OBD2_PID_Decode+0xb0>)
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	4413      	add	r3, r2
 80016fa:	3323      	adds	r3, #35	; 0x23
 80016fc:	460a      	mov	r2, r1
 80016fe:	701a      	strb	r2, [r3, #0]
 8001700:	e007      	b.n	8001712 <OBD2_PID_Decode+0x8e>
		}
		else
		{
			obd_comm.available_pids_3[j] = digit;
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	b2d9      	uxtb	r1, r3
 8001706:	4a0b      	ldr	r2, [pc, #44]	; (8001734 <OBD2_PID_Decode+0xb0>)
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	4413      	add	r3, r2
 800170c:	3343      	adds	r3, #67	; 0x43
 800170e:	460a      	mov	r2, r1
 8001710:	701a      	strb	r2, [r3, #0]
		}
		j++;
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	3301      	adds	r3, #1
 8001716:	617b      	str	r3, [r7, #20]
	for(int i = 31; i >= 0; i--)
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	3b01      	subs	r3, #1
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	2b00      	cmp	r3, #0
 8001722:	dacb      	bge.n	80016bc <OBD2_PID_Decode+0x38>
	}
}
 8001724:	bf00      	nop
 8001726:	bf00      	nop
 8001728:	371c      	adds	r7, #28
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	2000058c 	.word	0x2000058c

08001738 <OBD2_Request>:

void OBD2_Request(OBD obd)
{
 8001738:	b084      	sub	sp, #16
 800173a:	b580      	push	{r7, lr}
 800173c:	b084      	sub	sp, #16
 800173e:	af00      	add	r7, sp, #0
 8001740:	f107 0c18 	add.w	ip, r7, #24
 8001744:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_Delay(10);
 8001748:	200a      	movs	r0, #10
 800174a:	f001 fd83 	bl	8003254 <HAL_Delay>
	if(obd.used_protocol == OBD_PROTO_CAN)
 800174e:	7e3b      	ldrb	r3, [r7, #24]
 8001750:	2b04      	cmp	r3, #4
 8001752:	d115      	bne.n	8001780 <OBD2_Request+0x48>
	{
		uint8_t tx_data_CAN[TX_DATA_LENGTH] = {0x02, 0x01, obd.pid, 0x00, 0x00, 0x00, 0x00, 0x00};
 8001754:	2302      	movs	r3, #2
 8001756:	723b      	strb	r3, [r7, #8]
 8001758:	2301      	movs	r3, #1
 800175a:	727b      	strb	r3, [r7, #9]
 800175c:	7e7b      	ldrb	r3, [r7, #25]
 800175e:	72bb      	strb	r3, [r7, #10]
 8001760:	2300      	movs	r3, #0
 8001762:	72fb      	strb	r3, [r7, #11]
 8001764:	2300      	movs	r3, #0
 8001766:	733b      	strb	r3, [r7, #12]
 8001768:	2300      	movs	r3, #0
 800176a:	737b      	strb	r3, [r7, #13]
 800176c:	2300      	movs	r3, #0
 800176e:	73bb      	strb	r3, [r7, #14]
 8001770:	2300      	movs	r3, #0
 8001772:	73fb      	strb	r3, [r7, #15]
		CAN_SEND_MESSAGE(tx_data_CAN);
 8001774:	f107 0308 	add.w	r3, r7, #8
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff fc7b 	bl	8001074 <CAN_SEND_MESSAGE>
		else
		{
			KWP2000_SEND_MESSAGE(tx_data_ISO);
		}
	}
}
 800177e:	e00f      	b.n	80017a0 <OBD2_Request+0x68>
		uint8_t tx_data_ISO[2] = {0x01, obd.pid};
 8001780:	2301      	movs	r3, #1
 8001782:	713b      	strb	r3, [r7, #4]
 8001784:	7e7b      	ldrb	r3, [r7, #25]
 8001786:	717b      	strb	r3, [r7, #5]
		if(obd.used_protocol == OBD_PROTO_ISO9141)
 8001788:	7e3b      	ldrb	r3, [r7, #24]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d104      	bne.n	8001798 <OBD2_Request+0x60>
			KLine_SEND_MESSAGE(tx_data_ISO);
 800178e:	1d3b      	adds	r3, r7, #4
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff fdef 	bl	8001374 <KLine_SEND_MESSAGE>
}
 8001796:	e003      	b.n	80017a0 <OBD2_Request+0x68>
			KWP2000_SEND_MESSAGE(tx_data_ISO);
 8001798:	1d3b      	adds	r3, r7, #4
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff fe4a 	bl	8001434 <KWP2000_SEND_MESSAGE>
}
 80017a0:	bf00      	nop
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80017aa:	b004      	add	sp, #16
 80017ac:	4770      	bx	lr
	...

080017b0 <OBD2_PID_Parse>:

float OBD2_PID_Parse(uint8_t* rx_frame)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
	float value = 0;
 80017b8:	f04f 0300 	mov.w	r3, #0
 80017bc:	60fb      	str	r3, [r7, #12]
	switch(rx_frame[2])
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	3302      	adds	r3, #2
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2ba6      	cmp	r3, #166	; 0xa6
 80017c6:	f200 83b2 	bhi.w	8001f2e <OBD2_PID_Parse+0x77e>
 80017ca:	a201      	add	r2, pc, #4	; (adr r2, 80017d0 <OBD2_PID_Parse+0x20>)
 80017cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017d0:	08001a6d 	.word	0x08001a6d
 80017d4:	08001f2f 	.word	0x08001f2f
 80017d8:	08001f2f 	.word	0x08001f2f
 80017dc:	08001f2f 	.word	0x08001f2f
 80017e0:	08001a7b 	.word	0x08001a7b
 80017e4:	08001a83 	.word	0x08001a83
 80017e8:	08001a99 	.word	0x08001a99
 80017ec:	08001a99 	.word	0x08001a99
 80017f0:	08001a99 	.word	0x08001a99
 80017f4:	08001a99 	.word	0x08001a99
 80017f8:	08001a9f 	.word	0x08001a9f
 80017fc:	08001abb 	.word	0x08001abb
 8001800:	08001acf 	.word	0x08001acf
 8001804:	08001af5 	.word	0x08001af5
 8001808:	08001b09 	.word	0x08001b09
 800180c:	08001b23 	.word	0x08001b23
 8001810:	08001b39 	.word	0x08001b39
 8001814:	08001b63 	.word	0x08001b63
 8001818:	08001f2f 	.word	0x08001f2f
 800181c:	08001f2f 	.word	0x08001f2f
 8001820:	08001b6b 	.word	0x08001b6b
 8001824:	08001b6b 	.word	0x08001b6b
 8001828:	08001b6b 	.word	0x08001b6b
 800182c:	08001b6b 	.word	0x08001b6b
 8001830:	08001b6b 	.word	0x08001b6b
 8001834:	08001b6b 	.word	0x08001b6b
 8001838:	08001b6b 	.word	0x08001b6b
 800183c:	08001b6b 	.word	0x08001b6b
 8001840:	08001f2f 	.word	0x08001f2f
 8001844:	08001f2f 	.word	0x08001f2f
 8001848:	08001f2f 	.word	0x08001f2f
 800184c:	08001b89 	.word	0x08001b89
 8001850:	08001ba7 	.word	0x08001ba7
 8001854:	08001b89 	.word	0x08001b89
 8001858:	08001bb5 	.word	0x08001bb5
 800185c:	08001be5 	.word	0x08001be5
 8001860:	08001c0b 	.word	0x08001c0b
 8001864:	08001c0b 	.word	0x08001c0b
 8001868:	08001c0b 	.word	0x08001c0b
 800186c:	08001c0b 	.word	0x08001c0b
 8001870:	08001c0b 	.word	0x08001c0b
 8001874:	08001c0b 	.word	0x08001c0b
 8001878:	08001c0b 	.word	0x08001c0b
 800187c:	08001c0b 	.word	0x08001c0b
 8001880:	08001c13 	.word	0x08001c13
 8001884:	08001c1b 	.word	0x08001c1b
 8001888:	08001c21 	.word	0x08001c21
 800188c:	08001c21 	.word	0x08001c21
 8001890:	08001c29 	.word	0x08001c29
 8001894:	08001c3d 	.word	0x08001c3d
 8001898:	08001c5b 	.word	0x08001c5b
 800189c:	08001c81 	.word	0x08001c81
 80018a0:	08001c95 	.word	0x08001c95
 80018a4:	08001c95 	.word	0x08001c95
 80018a8:	08001c95 	.word	0x08001c95
 80018ac:	08001c95 	.word	0x08001c95
 80018b0:	08001c95 	.word	0x08001c95
 80018b4:	08001c95 	.word	0x08001c95
 80018b8:	08001c95 	.word	0x08001c95
 80018bc:	08001c95 	.word	0x08001c95
 80018c0:	08001c9d 	.word	0x08001c9d
 80018c4:	08001c9d 	.word	0x08001c9d
 80018c8:	08001c9d 	.word	0x08001c9d
 80018cc:	08001c9d 	.word	0x08001c9d
 80018d0:	08001cc9 	.word	0x08001cc9
 80018d4:	08001f2f 	.word	0x08001f2f
 80018d8:	08001cd7 	.word	0x08001cd7
 80018dc:	08001d01 	.word	0x08001d01
 80018e0:	08001d09 	.word	0x08001d09
 80018e4:	08001d11 	.word	0x08001d11
 80018e8:	08001d19 	.word	0x08001d19
 80018ec:	08001d2f 	.word	0x08001d2f
 80018f0:	08001d2f 	.word	0x08001d2f
 80018f4:	08001d2f 	.word	0x08001d2f
 80018f8:	08001d2f 	.word	0x08001d2f
 80018fc:	08001d2f 	.word	0x08001d2f
 8001900:	08001d2f 	.word	0x08001d2f
 8001904:	08001d37 	.word	0x08001d37
 8001908:	08001d37 	.word	0x08001d37
 800190c:	08001d55 	.word	0x08001d55
 8001910:	08001f2f 	.word	0x08001f2f
 8001914:	08001f2f 	.word	0x08001f2f
 8001918:	08001d69 	.word	0x08001d69
 800191c:	08001d85 	.word	0x08001d85
 8001920:	08001db7 	.word	0x08001db7
 8001924:	08001ddb 	.word	0x08001ddb
 8001928:	08001ddb 	.word	0x08001ddb
 800192c:	08001ddb 	.word	0x08001ddb
 8001930:	08001ddb 	.word	0x08001ddb
 8001934:	08001de1 	.word	0x08001de1
 8001938:	08001dff 	.word	0x08001dff
 800193c:	08001dff 	.word	0x08001dff
 8001940:	08001e07 	.word	0x08001e07
 8001944:	08001e1d 	.word	0x08001e1d
 8001948:	08001e23 	.word	0x08001e23
 800194c:	08001f2f 	.word	0x08001f2f
 8001950:	08001f2f 	.word	0x08001f2f
 8001954:	08001e55 	.word	0x08001e55
 8001958:	08001e55 	.word	0x08001e55
 800195c:	08001e6b 	.word	0x08001e6b
 8001960:	08001e89 	.word	0x08001e89
 8001964:	08001f2f 	.word	0x08001f2f
 8001968:	08001e9f 	.word	0x08001e9f
 800196c:	08001ea7 	.word	0x08001ea7
 8001970:	08001ea7 	.word	0x08001ea7
 8001974:	08001f2f 	.word	0x08001f2f
 8001978:	08001f2f 	.word	0x08001f2f
 800197c:	08001f2f 	.word	0x08001f2f
 8001980:	08001f2f 	.word	0x08001f2f
 8001984:	08001f2f 	.word	0x08001f2f
 8001988:	08001f2f 	.word	0x08001f2f
 800198c:	08001f2f 	.word	0x08001f2f
 8001990:	08001f2f 	.word	0x08001f2f
 8001994:	08001f2f 	.word	0x08001f2f
 8001998:	08001f2f 	.word	0x08001f2f
 800199c:	08001f2f 	.word	0x08001f2f
 80019a0:	08001f2f 	.word	0x08001f2f
 80019a4:	08001f2f 	.word	0x08001f2f
 80019a8:	08001f2f 	.word	0x08001f2f
 80019ac:	08001f2f 	.word	0x08001f2f
 80019b0:	08001f2f 	.word	0x08001f2f
 80019b4:	08001f2f 	.word	0x08001f2f
 80019b8:	08001f2f 	.word	0x08001f2f
 80019bc:	08001f2f 	.word	0x08001f2f
 80019c0:	08001ebd 	.word	0x08001ebd
 80019c4:	08001f2f 	.word	0x08001f2f
 80019c8:	08001f2f 	.word	0x08001f2f
 80019cc:	08001f2f 	.word	0x08001f2f
 80019d0:	08001f2f 	.word	0x08001f2f
 80019d4:	08001f2f 	.word	0x08001f2f
 80019d8:	08001f2f 	.word	0x08001f2f
 80019dc:	08001f2f 	.word	0x08001f2f
 80019e0:	08001f2f 	.word	0x08001f2f
 80019e4:	08001f2f 	.word	0x08001f2f
 80019e8:	08001f2f 	.word	0x08001f2f
 80019ec:	08001f2f 	.word	0x08001f2f
 80019f0:	08001f2f 	.word	0x08001f2f
 80019f4:	08001f2f 	.word	0x08001f2f
 80019f8:	08001f2f 	.word	0x08001f2f
 80019fc:	08001f2f 	.word	0x08001f2f
 8001a00:	08001f2f 	.word	0x08001f2f
 8001a04:	08001f2f 	.word	0x08001f2f
 8001a08:	08001f2f 	.word	0x08001f2f
 8001a0c:	08001f2f 	.word	0x08001f2f
 8001a10:	08001f2f 	.word	0x08001f2f
 8001a14:	08001f2f 	.word	0x08001f2f
 8001a18:	08001f2f 	.word	0x08001f2f
 8001a1c:	08001f2f 	.word	0x08001f2f
 8001a20:	08001f2f 	.word	0x08001f2f
 8001a24:	08001f2f 	.word	0x08001f2f
 8001a28:	08001f2f 	.word	0x08001f2f
 8001a2c:	08001f2f 	.word	0x08001f2f
 8001a30:	08001f2f 	.word	0x08001f2f
 8001a34:	08001f2f 	.word	0x08001f2f
 8001a38:	08001f2f 	.word	0x08001f2f
 8001a3c:	08001f2f 	.word	0x08001f2f
 8001a40:	08001f2f 	.word	0x08001f2f
 8001a44:	08001f2f 	.word	0x08001f2f
 8001a48:	08001f2f 	.word	0x08001f2f
 8001a4c:	08001f2f 	.word	0x08001f2f
 8001a50:	08001f2f 	.word	0x08001f2f
 8001a54:	08001f2f 	.word	0x08001f2f
 8001a58:	08001f2f 	.word	0x08001f2f
 8001a5c:	08001f2f 	.word	0x08001f2f
 8001a60:	08001f2f 	.word	0x08001f2f
 8001a64:	08001f2f 	.word	0x08001f2f
 8001a68:	08001ee9 	.word	0x08001ee9
	{
	case 0x00:
		OBD2_PID_Decode(rx_frame);
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f7ff fe09 	bl	8001684 <OBD2_PID_Decode>
		value = 0;
 8001a72:	f04f 0300 	mov.w	r3, #0
 8001a76:	60fb      	str	r3, [r7, #12]
		break;
 8001a78:	e259      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x04:
		value = (100/255)*rx_frame[3];
 8001a7a:	f04f 0300 	mov.w	r3, #0
 8001a7e:	60fb      	str	r3, [r7, #12]
		break;
 8001a80:	e255      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x05:
		value = rx_frame[3] - 40;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3303      	adds	r3, #3
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	3b28      	subs	r3, #40	; 0x28
 8001a8a:	ee07 3a90 	vmov	s15, r3
 8001a8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a92:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001a96:	e24a      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x06: case 0x07: case 0x08: case 0x09:
		value = (100/128)*rx_frame[3] - 100;
 8001a98:	4bb7      	ldr	r3, [pc, #732]	; (8001d78 <OBD2_PID_Parse+0x5c8>)
 8001a9a:	60fb      	str	r3, [r7, #12]
		break;
 8001a9c:	e247      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x0A:
		value = 3 * rx_frame[3];
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	3303      	adds	r3, #3
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	4413      	add	r3, r2
 8001aac:	ee07 3a90 	vmov	s15, r3
 8001ab0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ab4:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001ab8:	e239      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x0B:
		value = rx_frame[3];
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	3303      	adds	r3, #3
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	ee07 3a90 	vmov	s15, r3
 8001ac4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ac8:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001acc:	e22f      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x0C:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 4;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	3303      	adds	r3, #3
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	021b      	lsls	r3, r3, #8
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	3204      	adds	r2, #4
 8001ada:	7812      	ldrb	r2, [r2, #0]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	da00      	bge.n	8001ae4 <OBD2_PID_Parse+0x334>
 8001ae2:	3303      	adds	r3, #3
 8001ae4:	109b      	asrs	r3, r3, #2
 8001ae6:	ee07 3a90 	vmov	s15, r3
 8001aea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aee:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001af2:	e21c      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x0D:
		value = rx_frame[3];
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	3303      	adds	r3, #3
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	ee07 3a90 	vmov	s15, r3
 8001afe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b02:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001b06:	e212      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x0E:
		value = (rx_frame[3] / 2) - 64;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	3303      	adds	r3, #3
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	085b      	lsrs	r3, r3, #1
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	3b40      	subs	r3, #64	; 0x40
 8001b14:	ee07 3a90 	vmov	s15, r3
 8001b18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b1c:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001b20:	e205      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x0F:
		value = rx_frame[3] - 40;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	3303      	adds	r3, #3
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	3b28      	subs	r3, #40	; 0x28
 8001b2a:	ee07 3a90 	vmov	s15, r3
 8001b2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b32:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001b36:	e1fa      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x10:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 100;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	3303      	adds	r3, #3
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	021b      	lsls	r3, r3, #8
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	3204      	adds	r2, #4
 8001b44:	7812      	ldrb	r2, [r2, #0]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	4a8c      	ldr	r2, [pc, #560]	; (8001d7c <OBD2_PID_Parse+0x5cc>)
 8001b4a:	fb82 1203 	smull	r1, r2, r2, r3
 8001b4e:	1152      	asrs	r2, r2, #5
 8001b50:	17db      	asrs	r3, r3, #31
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	ee07 3a90 	vmov	s15, r3
 8001b58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b5c:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001b60:	e1e5      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x11:
		value = (100/255)*rx_frame[3];
 8001b62:	f04f 0300 	mov.w	r3, #0
 8001b66:	60fb      	str	r3, [r7, #12]
		break;
 8001b68:	e1e1      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x14: case 0x15: case 0x16: case 0x17: case 0x18: case 0x19: case 0x1A: case 0x1B:
		value = rx_frame[3] / 200;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	3303      	adds	r3, #3
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	4a82      	ldr	r2, [pc, #520]	; (8001d7c <OBD2_PID_Parse+0x5cc>)
 8001b72:	fba2 2303 	umull	r2, r3, r2, r3
 8001b76:	099b      	lsrs	r3, r3, #6
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	ee07 3a90 	vmov	s15, r3
 8001b7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b82:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001b86:	e1d2      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x1F: case 0x21:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	3303      	adds	r3, #3
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	021b      	lsls	r3, r3, #8
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	3204      	adds	r2, #4
 8001b94:	7812      	ldrb	r2, [r2, #0]
 8001b96:	4313      	orrs	r3, r2
 8001b98:	ee07 3a90 	vmov	s15, r3
 8001b9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ba0:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001ba4:	e1c3      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x20:
		OBD2_PID_Decode(rx_frame);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f7ff fd6c 	bl	8001684 <OBD2_PID_Decode>
		value = 0;
 8001bac:	f04f 0300 	mov.w	r3, #0
 8001bb0:	60fb      	str	r3, [r7, #12]
		break;
 8001bb2:	e1bc      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x22:
		value = ((rx_frame[3] << 8) | rx_frame[4])*0.079;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	3303      	adds	r3, #3
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	021b      	lsls	r3, r3, #8
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	3204      	adds	r2, #4
 8001bc0:	7812      	ldrb	r2, [r2, #0]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7fe fcad 	bl	8000524 <__aeabi_i2d>
 8001bca:	a369      	add	r3, pc, #420	; (adr r3, 8001d70 <OBD2_PID_Parse+0x5c0>)
 8001bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd0:	f7fe fd12 	bl	80005f8 <__aeabi_dmul>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	4610      	mov	r0, r2
 8001bda:	4619      	mov	r1, r3
 8001bdc:	f7fe ffe4 	bl	8000ba8 <__aeabi_d2f>
 8001be0:	4603      	mov	r3, r0
 8001be2:	60fb      	str	r3, [r7, #12]
	case 0x23:
		value = 10*((rx_frame[3] << 8) | rx_frame[4]);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3303      	adds	r3, #3
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	021b      	lsls	r3, r3, #8
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	3204      	adds	r2, #4
 8001bf0:	7812      	ldrb	r2, [r2, #0]
 8001bf2:	431a      	orrs	r2, r3
 8001bf4:	4613      	mov	r3, r2
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	4413      	add	r3, r2
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	ee07 3a90 	vmov	s15, r3
 8001c00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c04:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001c08:	e191      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x24: case 0x25: case 0x26: case 0x27: case 0x28: case 0x29: case 0x2A: case 0x2B:
		value = (1/32768)*((rx_frame[3] << 8) | rx_frame[4]);
 8001c0a:	f04f 0300 	mov.w	r3, #0
 8001c0e:	60fb      	str	r3, [r7, #12]
		break;
 8001c10:	e18d      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x2C:
		value = (100/255)*rx_frame[3];
 8001c12:	f04f 0300 	mov.w	r3, #0
 8001c16:	60fb      	str	r3, [r7, #12]
		break;
 8001c18:	e189      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x2D:
		value = (100/128)*rx_frame[3] - 100;
 8001c1a:	4b57      	ldr	r3, [pc, #348]	; (8001d78 <OBD2_PID_Parse+0x5c8>)
 8001c1c:	60fb      	str	r3, [r7, #12]
		break;
 8001c1e:	e186      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x2E: case 0x2F:
		value = (100/255)*rx_frame[3];
 8001c20:	f04f 0300 	mov.w	r3, #0
 8001c24:	60fb      	str	r3, [r7, #12]
		break;
 8001c26:	e182      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x30:
		value = rx_frame[3];
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3303      	adds	r3, #3
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	ee07 3a90 	vmov	s15, r3
 8001c32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c36:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001c3a:	e178      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x31:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	3303      	adds	r3, #3
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	021b      	lsls	r3, r3, #8
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	3204      	adds	r2, #4
 8001c48:	7812      	ldrb	r2, [r2, #0]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	ee07 3a90 	vmov	s15, r3
 8001c50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c54:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001c58:	e169      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x32:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 4;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	3303      	adds	r3, #3
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	021b      	lsls	r3, r3, #8
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	3204      	adds	r2, #4
 8001c66:	7812      	ldrb	r2, [r2, #0]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	da00      	bge.n	8001c70 <OBD2_PID_Parse+0x4c0>
 8001c6e:	3303      	adds	r3, #3
 8001c70:	109b      	asrs	r3, r3, #2
 8001c72:	ee07 3a90 	vmov	s15, r3
 8001c76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c7a:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001c7e:	e156      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x33:
		value = rx_frame[3];
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	3303      	adds	r3, #3
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	ee07 3a90 	vmov	s15, r3
 8001c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c8e:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001c92:	e14c      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x34: case 0x35: case 0x36: case 0x37: case 0x38: case 0x39: case 0x3A: case 0x3B:
		value = (1/32768)*((rx_frame[3] << 8) | rx_frame[4]);
 8001c94:	f04f 0300 	mov.w	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
		break;
 8001c9a:	e148      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x3C: case 0x3D: case 0x3E: case 0x3F:
		value = (((rx_frame[3] << 8) | rx_frame[4]) / 100) - 40;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	3303      	adds	r3, #3
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	021b      	lsls	r3, r3, #8
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	3204      	adds	r2, #4
 8001ca8:	7812      	ldrb	r2, [r2, #0]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	4a33      	ldr	r2, [pc, #204]	; (8001d7c <OBD2_PID_Parse+0x5cc>)
 8001cae:	fb82 1203 	smull	r1, r2, r2, r3
 8001cb2:	1152      	asrs	r2, r2, #5
 8001cb4:	17db      	asrs	r3, r3, #31
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	3b28      	subs	r3, #40	; 0x28
 8001cba:	ee07 3a90 	vmov	s15, r3
 8001cbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cc2:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001cc6:	e132      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x40:
		OBD2_PID_Decode(rx_frame);
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f7ff fcdb 	bl	8001684 <OBD2_PID_Decode>
		value = 0;
 8001cce:	f04f 0300 	mov.w	r3, #0
 8001cd2:	60fb      	str	r3, [r7, #12]
		break;
 8001cd4:	e12b      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x42:
		value = ((rx_frame[3] << 8) | rx_frame[4]) / 1000;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	3303      	adds	r3, #3
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	021b      	lsls	r3, r3, #8
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	3204      	adds	r2, #4
 8001ce2:	7812      	ldrb	r2, [r2, #0]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	4a26      	ldr	r2, [pc, #152]	; (8001d80 <OBD2_PID_Parse+0x5d0>)
 8001ce8:	fb82 1203 	smull	r1, r2, r2, r3
 8001cec:	1192      	asrs	r2, r2, #6
 8001cee:	17db      	asrs	r3, r3, #31
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	ee07 3a90 	vmov	s15, r3
 8001cf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cfa:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001cfe:	e116      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x43:
		value = (100/255)* ((rx_frame[3] << 8) | rx_frame[4]);
 8001d00:	f04f 0300 	mov.w	r3, #0
 8001d04:	60fb      	str	r3, [r7, #12]
		break;
 8001d06:	e112      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x44:
		value = (1/32768)*((rx_frame[3] << 8) | rx_frame[4]);
 8001d08:	f04f 0300 	mov.w	r3, #0
 8001d0c:	60fb      	str	r3, [r7, #12]
		break;
 8001d0e:	e10e      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x45:
		value = (100/255)*rx_frame[3];
 8001d10:	f04f 0300 	mov.w	r3, #0
 8001d14:	60fb      	str	r3, [r7, #12]
		break;
 8001d16:	e10a      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x46:
		value = rx_frame[3] - 40;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	3303      	adds	r3, #3
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	3b28      	subs	r3, #40	; 0x28
 8001d20:	ee07 3a90 	vmov	s15, r3
 8001d24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d28:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001d2c:	e0ff      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x47: case 0x48: case 0x49: case 0x4A: case 0x4B: case 0x4C:
		value = (100/255)*rx_frame[3];
 8001d2e:	f04f 0300 	mov.w	r3, #0
 8001d32:	60fb      	str	r3, [r7, #12]
		break;
 8001d34:	e0fb      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x4D: case 0x4E:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	3303      	adds	r3, #3
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	021b      	lsls	r3, r3, #8
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	3204      	adds	r2, #4
 8001d42:	7812      	ldrb	r2, [r2, #0]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	ee07 3a90 	vmov	s15, r3
 8001d4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d4e:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001d52:	e0ec      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x4F:
		value = rx_frame[3];
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	3303      	adds	r3, #3
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	ee07 3a90 	vmov	s15, r3
 8001d5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d62:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001d66:	e0e2      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x52:
		value = (100/255)*rx_frame[3];
 8001d68:	f04f 0300 	mov.w	r3, #0
 8001d6c:	60fb      	str	r3, [r7, #12]
		break;
 8001d6e:	e0de      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
 8001d70:	10624dd3 	.word	0x10624dd3
 8001d74:	3fb43958 	.word	0x3fb43958
 8001d78:	c2c80000 	.word	0xc2c80000
 8001d7c:	51eb851f 	.word	0x51eb851f
 8001d80:	10624dd3 	.word	0x10624dd3
	case 0x53:
		value = ((rx_frame[3] << 8) | rx_frame[4]) * 0.005;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	3303      	adds	r3, #3
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	021b      	lsls	r3, r3, #8
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	3204      	adds	r2, #4
 8001d90:	7812      	ldrb	r2, [r2, #0]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7fe fbc5 	bl	8000524 <__aeabi_i2d>
 8001d9a:	a370      	add	r3, pc, #448	; (adr r3, 8001f5c <OBD2_PID_Parse+0x7ac>)
 8001d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da0:	f7fe fc2a 	bl	80005f8 <__aeabi_dmul>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4610      	mov	r0, r2
 8001daa:	4619      	mov	r1, r3
 8001dac:	f7fe fefc 	bl	8000ba8 <__aeabi_d2f>
 8001db0:	4603      	mov	r3, r0
 8001db2:	60fb      	str	r3, [r7, #12]
		break;
 8001db4:	e0bb      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x54:
		value = ((rx_frame[3] << 8) | rx_frame[4]) - 32767;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	3303      	adds	r3, #3
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	021b      	lsls	r3, r3, #8
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	3204      	adds	r2, #4
 8001dc2:	7812      	ldrb	r2, [r2, #0]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 8001dca:	3b7f      	subs	r3, #127	; 0x7f
 8001dcc:	ee07 3a90 	vmov	s15, r3
 8001dd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dd4:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001dd8:	e0a9      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x55: case 0x56: case 0x57: case 0x58:
		value = ((100/128)*rx_frame[3]) - 100;
 8001dda:	4b5d      	ldr	r3, [pc, #372]	; (8001f50 <OBD2_PID_Parse+0x7a0>)
 8001ddc:	60fb      	str	r3, [r7, #12]
		break;
 8001dde:	e0a6      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x59:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	3303      	adds	r3, #3
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	021b      	lsls	r3, r3, #8
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	3204      	adds	r2, #4
 8001dec:	7812      	ldrb	r2, [r2, #0]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	ee07 3a90 	vmov	s15, r3
 8001df4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001df8:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001dfc:	e097      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x5A: case 0x5B:
		value = (100/255)*rx_frame[3];
 8001dfe:	f04f 0300 	mov.w	r3, #0
 8001e02:	60fb      	str	r3, [r7, #12]
		break;
 8001e04:	e093      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x5C:
		value =  rx_frame[3] - 40;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	3303      	adds	r3, #3
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	3b28      	subs	r3, #40	; 0x28
 8001e0e:	ee07 3a90 	vmov	s15, r3
 8001e12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e16:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001e1a:	e088      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x5D:
		value = ((100/128)*rx_frame[3]) - 210;
 8001e1c:	4b4d      	ldr	r3, [pc, #308]	; (8001f54 <OBD2_PID_Parse+0x7a4>)
 8001e1e:	60fb      	str	r3, [r7, #12]
		break;
 8001e20:	e085      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x5E:
		value = ((rx_frame[3] << 8) | rx_frame[4]) * 0.05;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	3303      	adds	r3, #3
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	021b      	lsls	r3, r3, #8
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	3204      	adds	r2, #4
 8001e2e:	7812      	ldrb	r2, [r2, #0]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7fe fb76 	bl	8000524 <__aeabi_i2d>
 8001e38:	a341      	add	r3, pc, #260	; (adr r3, 8001f40 <OBD2_PID_Parse+0x790>)
 8001e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3e:	f7fe fbdb 	bl	80005f8 <__aeabi_dmul>
 8001e42:	4602      	mov	r2, r0
 8001e44:	460b      	mov	r3, r1
 8001e46:	4610      	mov	r0, r2
 8001e48:	4619      	mov	r1, r3
 8001e4a:	f7fe fead 	bl	8000ba8 <__aeabi_d2f>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	60fb      	str	r3, [r7, #12]
		break;
 8001e52:	e06c      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x61: case 0x62:
		value = rx_frame[3] - 125;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	3303      	adds	r3, #3
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	3b7d      	subs	r3, #125	; 0x7d
 8001e5c:	ee07 3a90 	vmov	s15, r3
 8001e60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e64:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001e68:	e061      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x63:
		value = (rx_frame[3] << 8) | rx_frame[4];
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	3303      	adds	r3, #3
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	021b      	lsls	r3, r3, #8
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	3204      	adds	r2, #4
 8001e76:	7812      	ldrb	r2, [r2, #0]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	ee07 3a90 	vmov	s15, r3
 8001e7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e82:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001e86:	e052      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x64:
		value = rx_frame[3] - 125;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3303      	adds	r3, #3
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	3b7d      	subs	r3, #125	; 0x7d
 8001e90:	ee07 3a90 	vmov	s15, r3
 8001e94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e98:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001e9c:	e047      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x66:
		value = ((rx_frame[3] << 8) | rx_frame[4]) * (1/32);
 8001e9e:	f04f 0300 	mov.w	r3, #0
 8001ea2:	60fb      	str	r3, [r7, #12]
		break;
 8001ea4:	e043      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x67: case 0x68:
		value = rx_frame[3] - 40;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	3303      	adds	r3, #3
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	3b28      	subs	r3, #40	; 0x28
 8001eae:	ee07 3a90 	vmov	s15, r3
 8001eb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eb6:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001eba:	e038      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0x7C:
		value = (((rx_frame[3] << 8) | rx_frame[4]) / 100) - 40;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3303      	adds	r3, #3
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	021b      	lsls	r3, r3, #8
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	3204      	adds	r2, #4
 8001ec8:	7812      	ldrb	r2, [r2, #0]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	4a22      	ldr	r2, [pc, #136]	; (8001f58 <OBD2_PID_Parse+0x7a8>)
 8001ece:	fb82 1203 	smull	r1, r2, r2, r3
 8001ed2:	1152      	asrs	r2, r2, #5
 8001ed4:	17db      	asrs	r3, r3, #31
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	3b28      	subs	r3, #40	; 0x28
 8001eda:	ee07 3a90 	vmov	s15, r3
 8001ede:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ee2:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001ee6:	e022      	b.n	8001f2e <OBD2_PID_Parse+0x77e>
	case 0xA6:
		value = ((rx_frame[3] << 24) | (rx_frame[4] << 16) | (rx_frame[5] << 8) | rx_frame[6]) * 0.1;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3303      	adds	r3, #3
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	061a      	lsls	r2, r3, #24
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	3304      	adds	r3, #4
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	041b      	lsls	r3, r3, #16
 8001ef8:	431a      	orrs	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	3305      	adds	r3, #5
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	021b      	lsls	r3, r3, #8
 8001f02:	4313      	orrs	r3, r2
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	3206      	adds	r2, #6
 8001f08:	7812      	ldrb	r2, [r2, #0]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7fe fb09 	bl	8000524 <__aeabi_i2d>
 8001f12:	a30d      	add	r3, pc, #52	; (adr r3, 8001f48 <OBD2_PID_Parse+0x798>)
 8001f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f18:	f7fe fb6e 	bl	80005f8 <__aeabi_dmul>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4610      	mov	r0, r2
 8001f22:	4619      	mov	r1, r3
 8001f24:	f7fe fe40 	bl	8000ba8 <__aeabi_d2f>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	60fb      	str	r3, [r7, #12]
		break;
 8001f2c:	bf00      	nop
	}
	return value;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	ee07 3a90 	vmov	s15, r3
}
 8001f34:	eeb0 0a67 	vmov.f32	s0, s15
 8001f38:	3710      	adds	r7, #16
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	9999999a 	.word	0x9999999a
 8001f44:	3fa99999 	.word	0x3fa99999
 8001f48:	9999999a 	.word	0x9999999a
 8001f4c:	3fb99999 	.word	0x3fb99999
 8001f50:	c2c80000 	.word	0xc2c80000
 8001f54:	c3520000 	.word	0xc3520000
 8001f58:	51eb851f 	.word	0x51eb851f
 8001f5c:	47ae147b 	.word	0x47ae147b
 8001f60:	3f747ae1 	.word	0x3f747ae1

08001f64 <OBD2_Init>:

obd_protocol OBD2_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
	used_protocol = KLine_Init();
 8001f68:	f7ff f8b4 	bl	80010d4 <KLine_Init>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	461a      	mov	r2, r3
 8001f70:	4b0e      	ldr	r3, [pc, #56]	; (8001fac <OBD2_Init+0x48>)
 8001f72:	701a      	strb	r2, [r3, #0]
	if(used_protocol == OBD_NONE)
 8001f74:	4b0d      	ldr	r3, [pc, #52]	; (8001fac <OBD2_Init+0x48>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d113      	bne.n	8001fa4 <OBD2_Init+0x40>
	{
		used_protocol = KWP2000_Fast_Init();
 8001f7c:	f7ff f93c 	bl	80011f8 <KWP2000_Fast_Init>
 8001f80:	4603      	mov	r3, r0
 8001f82:	461a      	mov	r2, r3
 8001f84:	4b09      	ldr	r3, [pc, #36]	; (8001fac <OBD2_Init+0x48>)
 8001f86:	701a      	strb	r2, [r3, #0]
		if(used_protocol == OBD_NONE)
 8001f88:	4b08      	ldr	r3, [pc, #32]	; (8001fac <OBD2_Init+0x48>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d109      	bne.n	8001fa4 <OBD2_Init+0x40>
		{
			used_protocol = OBD_PROTO_CAN;
 8001f90:	4b06      	ldr	r3, [pc, #24]	; (8001fac <OBD2_Init+0x48>)
 8001f92:	2204      	movs	r2, #4
 8001f94:	701a      	strb	r2, [r3, #0]
			HAL_DMA_DeInit(&hdma_usart1_rx);
 8001f96:	4806      	ldr	r0, [pc, #24]	; (8001fb0 <OBD2_Init+0x4c>)
 8001f98:	f002 f9b2 	bl	8004300 <HAL_DMA_DeInit>
			MX_CAN1_Init();
 8001f9c:	f7fe ffd6 	bl	8000f4c <MX_CAN1_Init>
			canConfig();
 8001fa0:	f7ff f80a 	bl	8000fb8 <canConfig>
		}
	}
	return used_protocol;
 8001fa4:	4b01      	ldr	r3, [pc, #4]	; (8001fac <OBD2_Init+0x48>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	2000038e 	.word	0x2000038e
 8001fb0:	20000538 	.word	0x20000538

08001fb4 <OBD2_ShowOnDisplay>:

void OBD2_ShowOnDisplay(float value)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b088      	sub	sp, #32
 8001fb8:	af02      	add	r7, sp, #8
 8001fba:	ed87 0a01 	vstr	s0, [r7, #4]
	char str[10];
	snprintf(str, 10, "%f", value);
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f7fe fac2 	bl	8000548 <__aeabi_f2d>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	f107 000c 	add.w	r0, r7, #12
 8001fcc:	e9cd 2300 	strd	r2, r3, [sp]
 8001fd0:	4a13      	ldr	r2, [pc, #76]	; (8002020 <OBD2_ShowOnDisplay+0x6c>)
 8001fd2:	210a      	movs	r1, #10
 8001fd4:	f007 f9e6 	bl	80093a4 <sniprintf>
	ssd1306_SetCursor(0,0);
 8001fd8:	2100      	movs	r1, #0
 8001fda:	2000      	movs	r0, #0
 8001fdc:	f001 f87c 	bl	80030d8 <ssd1306_SetCursor>
	ssd1306_Fill(Black);
 8001fe0:	2000      	movs	r0, #0
 8001fe2:	f000 ff2b 	bl	8002e3c <ssd1306_Fill>
	ssd1306_WriteString(pid_names[obd_comm.pid_index], Font_7x10, White);
 8001fe6:	4b0f      	ldr	r3, [pc, #60]	; (8002024 <OBD2_ShowOnDisplay+0x70>)
 8001fe8:	789b      	ldrb	r3, [r3, #2]
 8001fea:	461a      	mov	r2, r3
 8001fec:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <OBD2_ShowOnDisplay+0x74>)
 8001fee:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001ff2:	4a0e      	ldr	r2, [pc, #56]	; (800202c <OBD2_ShowOnDisplay+0x78>)
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	ca06      	ldmia	r2, {r1, r2}
 8001ff8:	f001 f848 	bl	800308c <ssd1306_WriteString>
	ssd1306_SetCursor(40, 20);
 8001ffc:	2114      	movs	r1, #20
 8001ffe:	2028      	movs	r0, #40	; 0x28
 8002000:	f001 f86a 	bl	80030d8 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_16x26, White);
 8002004:	4a0a      	ldr	r2, [pc, #40]	; (8002030 <OBD2_ShowOnDisplay+0x7c>)
 8002006:	f107 000c 	add.w	r0, r7, #12
 800200a:	2301      	movs	r3, #1
 800200c:	ca06      	ldmia	r2, {r1, r2}
 800200e:	f001 f83d 	bl	800308c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002012:	f000 ff37 	bl	8002e84 <ssd1306_UpdateScreen>
}
 8002016:	bf00      	nop
 8002018:	3718      	adds	r7, #24
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	0800b8c8 	.word	0x0800b8c8
 8002024:	2000058c 	.word	0x2000058c
 8002028:	20000000 	.word	0x20000000
 800202c:	2000016c 	.word	0x2000016c
 8002030:	20000174 	.word	0x20000174

08002034 <PID_Get_Lenght>:
		[0x7C] = { 3 }, //Diesel Particulate filter (DPF) temperature
		[0xA6] = { 5 }, //Odometer
};

uint8_t PID_Get_Lenght(uint8_t pid)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	71fb      	strb	r3, [r7, #7]
	return PID_LUT[pid][0];
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	4a03      	ldr	r2, [pc, #12]	; (8002050 <PID_Get_Lenght+0x1c>)
 8002042:	5cd3      	ldrb	r3, [r2, r3]
}
 8002044:	4618      	mov	r0, r3
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	0800be94 	.word	0x0800be94

08002054 <Get_PID>:

uint8_t Get_PID(uint8_t index)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	4603      	mov	r3, r0
 800205c:	71fb      	strb	r3, [r7, #7]
	return PID_list[index];
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	4a03      	ldr	r2, [pc, #12]	; (8002070 <Get_PID+0x1c>)
 8002062:	5cd3      	ldrb	r3, [r2, r3]
}
 8002064:	4618      	mov	r0, r3
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	0800be38 	.word	0x0800be38

08002074 <HAL_GPIO_EXTI_Callback>:
extern TIM_HandleTypeDef htim1;
extern OBD obd_comm;


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	4603      	mov	r3, r0
 800207c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == MENU_BTN_Pin)
 800207e:	88fb      	ldrh	r3, [r7, #6]
 8002080:	2b40      	cmp	r3, #64	; 0x40
 8002082:	d107      	bne.n	8002094 <HAL_GPIO_EXTI_Callback+0x20>
	{
		HAL_TIM_Base_Start_IT(&htim1);
 8002084:	4806      	ldr	r0, [pc, #24]	; (80020a0 <HAL_GPIO_EXTI_Callback+0x2c>)
 8002086:	f004 fd0f 	bl	8006aa8 <HAL_TIM_Base_Start_IT>
		obd_comm.button_state = 0;
 800208a:	4b06      	ldr	r3, [pc, #24]	; (80020a4 <HAL_GPIO_EXTI_Callback+0x30>)
 800208c:	2200      	movs	r2, #0
 800208e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
	}
	else
	{
		__NOP();
	}
}
 8002092:	e000      	b.n	8002096 <HAL_GPIO_EXTI_Callback+0x22>
		__NOP();
 8002094:	bf00      	nop
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	2000041c 	.word	0x2000041c
 80020a4:	2000058c 	.word	0x2000058c

080020a8 <HAL_TIM_PeriodElapsedCallback>:
extern TIM_HandleTypeDef htim1;
extern TIM_HandleTypeDef htim15;
extern OBD obd_comm;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a1b      	ldr	r2, [pc, #108]	; (8002124 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d124      	bne.n	8002104 <HAL_TIM_PeriodElapsedCallback+0x5c>
	{
		if(HAL_GPIO_ReadPin(MENU_BTN_GPIO_Port, MENU_BTN_Pin)== GPIO_PIN_SET)
 80020ba:	2140      	movs	r1, #64	; 0x40
 80020bc:	481a      	ldr	r0, [pc, #104]	; (8002128 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80020be:	f002 fdc3 	bl	8004c48 <HAL_GPIO_ReadPin>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d11d      	bne.n	8002104 <HAL_TIM_PeriodElapsedCallback+0x5c>
		{
			obd_comm.button_state = 1;
 80020c8:	4b18      	ldr	r3, [pc, #96]	; (800212c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
			if(obd_comm.pid_index == 89)
 80020d0:	4b16      	ldr	r3, [pc, #88]	; (800212c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80020d2:	789b      	ldrb	r3, [r3, #2]
 80020d4:	2b59      	cmp	r3, #89	; 0x59
 80020d6:	d103      	bne.n	80020e0 <HAL_TIM_PeriodElapsedCallback+0x38>
			{
				obd_comm.pid_index = 0;
 80020d8:	4b14      	ldr	r3, [pc, #80]	; (800212c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80020da:	2200      	movs	r2, #0
 80020dc:	709a      	strb	r2, [r3, #2]
 80020de:	e005      	b.n	80020ec <HAL_TIM_PeriodElapsedCallback+0x44>
			}
			else
			{
				obd_comm.pid_index++;
 80020e0:	4b12      	ldr	r3, [pc, #72]	; (800212c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80020e2:	789b      	ldrb	r3, [r3, #2]
 80020e4:	3301      	adds	r3, #1
 80020e6:	b2da      	uxtb	r2, r3
 80020e8:	4b10      	ldr	r3, [pc, #64]	; (800212c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80020ea:	709a      	strb	r2, [r3, #2]
			}
			obd_comm.pid = Get_PID(obd_comm.pid_index);
 80020ec:	4b0f      	ldr	r3, [pc, #60]	; (800212c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80020ee:	789b      	ldrb	r3, [r3, #2]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff ffaf 	bl	8002054 <Get_PID>
 80020f6:	4603      	mov	r3, r0
 80020f8:	461a      	mov	r2, r3
 80020fa:	4b0c      	ldr	r3, [pc, #48]	; (800212c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80020fc:	705a      	strb	r2, [r3, #1]
			HAL_TIM_Base_Stop_IT(&htim1);
 80020fe:	480c      	ldr	r0, [pc, #48]	; (8002130 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8002100:	f004 fd26 	bl	8006b50 <HAL_TIM_Base_Stop_IT>
		}
	}
	if(htim->Instance == TIM15)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a0a      	ldr	r2, [pc, #40]	; (8002134 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d106      	bne.n	800211c <HAL_TIM_PeriodElapsedCallback+0x74>
	{
		obd_comm.msg_type = 0;
 800210e:	4b07      	ldr	r3, [pc, #28]	; (800212c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8002110:	2200      	movs	r2, #0
 8002112:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		HAL_TIM_Base_Stop_IT(&htim15);
 8002116:	4808      	ldr	r0, [pc, #32]	; (8002138 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002118:	f004 fd1a 	bl	8006b50 <HAL_TIM_Base_Stop_IT>
	}
}
 800211c:	bf00      	nop
 800211e:	3708      	adds	r7, #8
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	40012c00 	.word	0x40012c00
 8002128:	48000400 	.word	0x48000400
 800212c:	2000058c 	.word	0x2000058c
 8002130:	2000041c 	.word	0x2000041c
 8002134:	40014000 	.word	0x40014000
 8002138:	20000468 	.word	0x20000468

0800213c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800213c:	b590      	push	{r4, r7, lr}
 800213e:	b099      	sub	sp, #100	; 0x64
 8002140:	af18      	add	r7, sp, #96	; 0x60
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002142:	f001 f813 	bl	800316c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002146:	f000 f85f 	bl	8002208 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800214a:	f000 f9d1 	bl	80024f0 <MX_GPIO_Init>
  MX_DMA_Init();
 800214e:	f000 f9b1 	bl	80024b4 <MX_DMA_Init>
  MX_I2C2_Init();
 8002152:	f000 f8ab 	bl	80022ac <MX_I2C2_Init>
  MX_IWDG_Init();
 8002156:	f000 f8e9 	bl	800232c <MX_IWDG_Init>
  MX_TIM1_Init();
 800215a:	f000 f905 	bl	8002368 <MX_TIM1_Init>
  MX_TIM15_Init();
 800215e:	f000 f957 	bl	8002410 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */

  ssd1306_Init();
 8002162:	f000 fe01 	bl	8002d68 <ssd1306_Init>
  ssd1306_Fill(Black);
 8002166:	2000      	movs	r0, #0
 8002168:	f000 fe68 	bl	8002e3c <ssd1306_Fill>
  ssd1306_WriteString("Teplota", Font_7x10, White);
 800216c:	4a23      	ldr	r2, [pc, #140]	; (80021fc <main+0xc0>)
 800216e:	2301      	movs	r3, #1
 8002170:	ca06      	ldmia	r2, {r1, r2}
 8002172:	4823      	ldr	r0, [pc, #140]	; (8002200 <main+0xc4>)
 8002174:	f000 ff8a 	bl	800308c <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8002178:	f000 fe84 	bl	8002e84 <ssd1306_UpdateScreen>

  obd_comm.button_state = 1;
 800217c:	4b21      	ldr	r3, [pc, #132]	; (8002204 <main+0xc8>)
 800217e:	2201      	movs	r2, #1
 8002180:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63

  obd_comm.used_protocol = OBD2_Init();
 8002184:	f7ff feee 	bl	8001f64 <OBD2_Init>
 8002188:	4603      	mov	r3, r0
 800218a:	461a      	mov	r2, r3
 800218c:	4b1d      	ldr	r3, [pc, #116]	; (8002204 <main+0xc8>)
 800218e:	701a      	strb	r2, [r3, #0]

  obd_comm.pid = 0x05;
 8002190:	4b1c      	ldr	r3, [pc, #112]	; (8002204 <main+0xc8>)
 8002192:	2205      	movs	r2, #5
 8002194:	705a      	strb	r2, [r3, #1]

  MX_IWDG_Init();
 8002196:	f000 f8c9 	bl	800232c <MX_IWDG_Init>

  OBD2_Request(obd_comm);
 800219a:	4c1a      	ldr	r4, [pc, #104]	; (8002204 <main+0xc8>)
 800219c:	4668      	mov	r0, sp
 800219e:	f104 0310 	add.w	r3, r4, #16
 80021a2:	225c      	movs	r2, #92	; 0x5c
 80021a4:	4619      	mov	r1, r3
 80021a6:	f006 fc7d 	bl	8008aa4 <memcpy>
 80021aa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80021ae:	f7ff fac3 	bl	8001738 <OBD2_Request>

  OBD2_Request(obd_comm);
 80021b2:	4c14      	ldr	r4, [pc, #80]	; (8002204 <main+0xc8>)
 80021b4:	4668      	mov	r0, sp
 80021b6:	f104 0310 	add.w	r3, r4, #16
 80021ba:	225c      	movs	r2, #92	; 0x5c
 80021bc:	4619      	mov	r1, r3
 80021be:	f006 fc71 	bl	8008aa4 <memcpy>
 80021c2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80021c6:	f7ff fab7 	bl	8001738 <OBD2_Request>

  OBD2_Request(obd_comm);
 80021ca:	4c0e      	ldr	r4, [pc, #56]	; (8002204 <main+0xc8>)
 80021cc:	4668      	mov	r0, sp
 80021ce:	f104 0310 	add.w	r3, r4, #16
 80021d2:	225c      	movs	r2, #92	; 0x5c
 80021d4:	4619      	mov	r1, r3
 80021d6:	f006 fc65 	bl	8008aa4 <memcpy>
 80021da:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80021de:	f7ff faab 	bl	8001738 <OBD2_Request>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  OBD2_Request(obd_comm);
 80021e2:	4c08      	ldr	r4, [pc, #32]	; (8002204 <main+0xc8>)
 80021e4:	4668      	mov	r0, sp
 80021e6:	f104 0310 	add.w	r3, r4, #16
 80021ea:	225c      	movs	r2, #92	; 0x5c
 80021ec:	4619      	mov	r1, r3
 80021ee:	f006 fc59 	bl	8008aa4 <memcpy>
 80021f2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80021f6:	f7ff fa9f 	bl	8001738 <OBD2_Request>
 80021fa:	e7f2      	b.n	80021e2 <main+0xa6>
 80021fc:	2000016c 	.word	0x2000016c
 8002200:	0800be30 	.word	0x0800be30
 8002204:	2000058c 	.word	0x2000058c

08002208 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b096      	sub	sp, #88	; 0x58
 800220c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800220e:	f107 0314 	add.w	r3, r7, #20
 8002212:	2244      	movs	r2, #68	; 0x44
 8002214:	2100      	movs	r1, #0
 8002216:	4618      	mov	r0, r3
 8002218:	f006 fc52 	bl	8008ac0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800221c:	463b      	mov	r3, r7
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	609a      	str	r2, [r3, #8]
 8002226:	60da      	str	r2, [r3, #12]
 8002228:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800222a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800222e:	f003 fa4d 	bl	80056cc <HAL_PWREx_ControlVoltageScaling>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002238:	f000 f9ec 	bl	8002614 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800223c:	2309      	movs	r3, #9
 800223e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002240:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002244:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002246:	2301      	movs	r3, #1
 8002248:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800224a:	2302      	movs	r3, #2
 800224c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800224e:	2303      	movs	r3, #3
 8002250:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002252:	2301      	movs	r3, #1
 8002254:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002256:	230a      	movs	r3, #10
 8002258:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800225a:	2307      	movs	r3, #7
 800225c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800225e:	2302      	movs	r3, #2
 8002260:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002262:	2302      	movs	r3, #2
 8002264:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002266:	f107 0314 	add.w	r3, r7, #20
 800226a:	4618      	mov	r0, r3
 800226c:	f003 fa84 	bl	8005778 <HAL_RCC_OscConfig>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8002276:	f000 f9cd 	bl	8002614 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800227a:	230f      	movs	r3, #15
 800227c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800227e:	2303      	movs	r3, #3
 8002280:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002282:	2300      	movs	r3, #0
 8002284:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800228a:	2300      	movs	r3, #0
 800228c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800228e:	463b      	mov	r3, r7
 8002290:	2104      	movs	r1, #4
 8002292:	4618      	mov	r0, r3
 8002294:	f003 fe84 	bl	8005fa0 <HAL_RCC_ClockConfig>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800229e:	f000 f9b9 	bl	8002614 <Error_Handler>
  }
}
 80022a2:	bf00      	nop
 80022a4:	3758      	adds	r7, #88	; 0x58
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
	...

080022ac <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80022b0:	4b1b      	ldr	r3, [pc, #108]	; (8002320 <MX_I2C2_Init+0x74>)
 80022b2:	4a1c      	ldr	r2, [pc, #112]	; (8002324 <MX_I2C2_Init+0x78>)
 80022b4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80022b6:	4b1a      	ldr	r3, [pc, #104]	; (8002320 <MX_I2C2_Init+0x74>)
 80022b8:	4a1b      	ldr	r2, [pc, #108]	; (8002328 <MX_I2C2_Init+0x7c>)
 80022ba:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80022bc:	4b18      	ldr	r3, [pc, #96]	; (8002320 <MX_I2C2_Init+0x74>)
 80022be:	2200      	movs	r2, #0
 80022c0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022c2:	4b17      	ldr	r3, [pc, #92]	; (8002320 <MX_I2C2_Init+0x74>)
 80022c4:	2201      	movs	r2, #1
 80022c6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022c8:	4b15      	ldr	r3, [pc, #84]	; (8002320 <MX_I2C2_Init+0x74>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80022ce:	4b14      	ldr	r3, [pc, #80]	; (8002320 <MX_I2C2_Init+0x74>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80022d4:	4b12      	ldr	r3, [pc, #72]	; (8002320 <MX_I2C2_Init+0x74>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022da:	4b11      	ldr	r3, [pc, #68]	; (8002320 <MX_I2C2_Init+0x74>)
 80022dc:	2200      	movs	r2, #0
 80022de:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022e0:	4b0f      	ldr	r3, [pc, #60]	; (8002320 <MX_I2C2_Init+0x74>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80022e6:	480e      	ldr	r0, [pc, #56]	; (8002320 <MX_I2C2_Init+0x74>)
 80022e8:	f002 fcf6 	bl	8004cd8 <HAL_I2C_Init>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80022f2:	f000 f98f 	bl	8002614 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80022f6:	2100      	movs	r1, #0
 80022f8:	4809      	ldr	r0, [pc, #36]	; (8002320 <MX_I2C2_Init+0x74>)
 80022fa:	f003 f8e3 	bl	80054c4 <HAL_I2CEx_ConfigAnalogFilter>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002304:	f000 f986 	bl	8002614 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002308:	2100      	movs	r1, #0
 800230a:	4805      	ldr	r0, [pc, #20]	; (8002320 <MX_I2C2_Init+0x74>)
 800230c:	f003 f925 	bl	800555a <HAL_I2CEx_ConfigDigitalFilter>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002316:	f000 f97d 	bl	8002614 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	200003b8 	.word	0x200003b8
 8002324:	40005800 	.word	0x40005800
 8002328:	10909cec 	.word	0x10909cec

0800232c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002330:	4b0b      	ldr	r3, [pc, #44]	; (8002360 <MX_IWDG_Init+0x34>)
 8002332:	4a0c      	ldr	r2, [pc, #48]	; (8002364 <MX_IWDG_Init+0x38>)
 8002334:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8002336:	4b0a      	ldr	r3, [pc, #40]	; (8002360 <MX_IWDG_Init+0x34>)
 8002338:	2204      	movs	r2, #4
 800233a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 800233c:	4b08      	ldr	r3, [pc, #32]	; (8002360 <MX_IWDG_Init+0x34>)
 800233e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002342:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 2499;
 8002344:	4b06      	ldr	r3, [pc, #24]	; (8002360 <MX_IWDG_Init+0x34>)
 8002346:	f640 12c3 	movw	r2, #2499	; 0x9c3
 800234a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800234c:	4804      	ldr	r0, [pc, #16]	; (8002360 <MX_IWDG_Init+0x34>)
 800234e:	f003 f950 	bl	80055f2 <HAL_IWDG_Init>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8002358:	f000 f95c 	bl	8002614 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800235c:	bf00      	nop
 800235e:	bd80      	pop	{r7, pc}
 8002360:	2000040c 	.word	0x2000040c
 8002364:	40003000 	.word	0x40003000

08002368 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b088      	sub	sp, #32
 800236c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800236e:	f107 0310 	add.w	r3, r7, #16
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	605a      	str	r2, [r3, #4]
 8002378:	609a      	str	r2, [r3, #8]
 800237a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800237c:	1d3b      	adds	r3, r7, #4
 800237e:	2200      	movs	r2, #0
 8002380:	601a      	str	r2, [r3, #0]
 8002382:	605a      	str	r2, [r3, #4]
 8002384:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002386:	4b20      	ldr	r3, [pc, #128]	; (8002408 <MX_TIM1_Init+0xa0>)
 8002388:	4a20      	ldr	r2, [pc, #128]	; (800240c <MX_TIM1_Init+0xa4>)
 800238a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 800;
 800238c:	4b1e      	ldr	r3, [pc, #120]	; (8002408 <MX_TIM1_Init+0xa0>)
 800238e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002392:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002394:	4b1c      	ldr	r3, [pc, #112]	; (8002408 <MX_TIM1_Init+0xa0>)
 8002396:	2200      	movs	r2, #0
 8002398:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5000;
 800239a:	4b1b      	ldr	r3, [pc, #108]	; (8002408 <MX_TIM1_Init+0xa0>)
 800239c:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023a2:	4b19      	ldr	r3, [pc, #100]	; (8002408 <MX_TIM1_Init+0xa0>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80023a8:	4b17      	ldr	r3, [pc, #92]	; (8002408 <MX_TIM1_Init+0xa0>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ae:	4b16      	ldr	r3, [pc, #88]	; (8002408 <MX_TIM1_Init+0xa0>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80023b4:	4814      	ldr	r0, [pc, #80]	; (8002408 <MX_TIM1_Init+0xa0>)
 80023b6:	f004 fb1f 	bl	80069f8 <HAL_TIM_Base_Init>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 80023c0:	f000 f928 	bl	8002614 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80023ca:	f107 0310 	add.w	r3, r7, #16
 80023ce:	4619      	mov	r1, r3
 80023d0:	480d      	ldr	r0, [pc, #52]	; (8002408 <MX_TIM1_Init+0xa0>)
 80023d2:	f004 fd0b 	bl	8006dec <HAL_TIM_ConfigClockSource>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80023dc:	f000 f91a 	bl	8002614 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023e0:	2300      	movs	r3, #0
 80023e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80023e4:	2300      	movs	r3, #0
 80023e6:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023e8:	2300      	movs	r3, #0
 80023ea:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023ec:	1d3b      	adds	r3, r7, #4
 80023ee:	4619      	mov	r1, r3
 80023f0:	4805      	ldr	r0, [pc, #20]	; (8002408 <MX_TIM1_Init+0xa0>)
 80023f2:	f004 feeb 	bl	80071cc <HAL_TIMEx_MasterConfigSynchronization>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80023fc:	f000 f90a 	bl	8002614 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002400:	bf00      	nop
 8002402:	3720      	adds	r7, #32
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	2000041c 	.word	0x2000041c
 800240c:	40012c00 	.word	0x40012c00

08002410 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b088      	sub	sp, #32
 8002414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002416:	f107 0310 	add.w	r3, r7, #16
 800241a:	2200      	movs	r2, #0
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	605a      	str	r2, [r3, #4]
 8002420:	609a      	str	r2, [r3, #8]
 8002422:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002424:	1d3b      	adds	r3, r7, #4
 8002426:	2200      	movs	r2, #0
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	605a      	str	r2, [r3, #4]
 800242c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800242e:	4b1f      	ldr	r3, [pc, #124]	; (80024ac <MX_TIM15_Init+0x9c>)
 8002430:	4a1f      	ldr	r2, [pc, #124]	; (80024b0 <MX_TIM15_Init+0xa0>)
 8002432:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 800;
 8002434:	4b1d      	ldr	r3, [pc, #116]	; (80024ac <MX_TIM15_Init+0x9c>)
 8002436:	f44f 7248 	mov.w	r2, #800	; 0x320
 800243a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800243c:	4b1b      	ldr	r3, [pc, #108]	; (80024ac <MX_TIM15_Init+0x9c>)
 800243e:	2200      	movs	r2, #0
 8002440:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 5000;
 8002442:	4b1a      	ldr	r3, [pc, #104]	; (80024ac <MX_TIM15_Init+0x9c>)
 8002444:	f241 3288 	movw	r2, #5000	; 0x1388
 8002448:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800244a:	4b18      	ldr	r3, [pc, #96]	; (80024ac <MX_TIM15_Init+0x9c>)
 800244c:	2200      	movs	r2, #0
 800244e:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002450:	4b16      	ldr	r3, [pc, #88]	; (80024ac <MX_TIM15_Init+0x9c>)
 8002452:	2200      	movs	r2, #0
 8002454:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002456:	4b15      	ldr	r3, [pc, #84]	; (80024ac <MX_TIM15_Init+0x9c>)
 8002458:	2200      	movs	r2, #0
 800245a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800245c:	4813      	ldr	r0, [pc, #76]	; (80024ac <MX_TIM15_Init+0x9c>)
 800245e:	f004 facb 	bl	80069f8 <HAL_TIM_Base_Init>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8002468:	f000 f8d4 	bl	8002614 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800246c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002470:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8002472:	f107 0310 	add.w	r3, r7, #16
 8002476:	4619      	mov	r1, r3
 8002478:	480c      	ldr	r0, [pc, #48]	; (80024ac <MX_TIM15_Init+0x9c>)
 800247a:	f004 fcb7 	bl	8006dec <HAL_TIM_ConfigClockSource>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8002484:	f000 f8c6 	bl	8002614 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002488:	2300      	movs	r3, #0
 800248a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800248c:	2300      	movs	r3, #0
 800248e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002490:	1d3b      	adds	r3, r7, #4
 8002492:	4619      	mov	r1, r3
 8002494:	4805      	ldr	r0, [pc, #20]	; (80024ac <MX_TIM15_Init+0x9c>)
 8002496:	f004 fe99 	bl	80071cc <HAL_TIMEx_MasterConfigSynchronization>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 80024a0:	f000 f8b8 	bl	8002614 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80024a4:	bf00      	nop
 80024a6:	3720      	adds	r7, #32
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	20000468 	.word	0x20000468
 80024b0:	40014000 	.word	0x40014000

080024b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80024ba:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <MX_DMA_Init+0x38>)
 80024bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024be:	4a0b      	ldr	r2, [pc, #44]	; (80024ec <MX_DMA_Init+0x38>)
 80024c0:	f043 0301 	orr.w	r3, r3, #1
 80024c4:	6493      	str	r3, [r2, #72]	; 0x48
 80024c6:	4b09      	ldr	r3, [pc, #36]	; (80024ec <MX_DMA_Init+0x38>)
 80024c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	607b      	str	r3, [r7, #4]
 80024d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80024d2:	2200      	movs	r2, #0
 80024d4:	2100      	movs	r1, #0
 80024d6:	200f      	movs	r0, #15
 80024d8:	f001 fe15 	bl	8004106 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80024dc:	200f      	movs	r0, #15
 80024de:	f001 fe2e 	bl	800413e <HAL_NVIC_EnableIRQ>

}
 80024e2:	bf00      	nop
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	40021000 	.word	0x40021000

080024f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b08a      	sub	sp, #40	; 0x28
 80024f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f6:	f107 0314 	add.w	r3, r7, #20
 80024fa:	2200      	movs	r2, #0
 80024fc:	601a      	str	r2, [r3, #0]
 80024fe:	605a      	str	r2, [r3, #4]
 8002500:	609a      	str	r2, [r3, #8]
 8002502:	60da      	str	r2, [r3, #12]
 8002504:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002506:	4b40      	ldr	r3, [pc, #256]	; (8002608 <MX_GPIO_Init+0x118>)
 8002508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800250a:	4a3f      	ldr	r2, [pc, #252]	; (8002608 <MX_GPIO_Init+0x118>)
 800250c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002510:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002512:	4b3d      	ldr	r3, [pc, #244]	; (8002608 <MX_GPIO_Init+0x118>)
 8002514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800251a:	613b      	str	r3, [r7, #16]
 800251c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800251e:	4b3a      	ldr	r3, [pc, #232]	; (8002608 <MX_GPIO_Init+0x118>)
 8002520:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002522:	4a39      	ldr	r2, [pc, #228]	; (8002608 <MX_GPIO_Init+0x118>)
 8002524:	f043 0304 	orr.w	r3, r3, #4
 8002528:	64d3      	str	r3, [r2, #76]	; 0x4c
 800252a:	4b37      	ldr	r3, [pc, #220]	; (8002608 <MX_GPIO_Init+0x118>)
 800252c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800252e:	f003 0304 	and.w	r3, r3, #4
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002536:	4b34      	ldr	r3, [pc, #208]	; (8002608 <MX_GPIO_Init+0x118>)
 8002538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800253a:	4a33      	ldr	r2, [pc, #204]	; (8002608 <MX_GPIO_Init+0x118>)
 800253c:	f043 0302 	orr.w	r3, r3, #2
 8002540:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002542:	4b31      	ldr	r3, [pc, #196]	; (8002608 <MX_GPIO_Init+0x118>)
 8002544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	60bb      	str	r3, [r7, #8]
 800254c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800254e:	4b2e      	ldr	r3, [pc, #184]	; (8002608 <MX_GPIO_Init+0x118>)
 8002550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002552:	4a2d      	ldr	r2, [pc, #180]	; (8002608 <MX_GPIO_Init+0x118>)
 8002554:	f043 0301 	orr.w	r3, r3, #1
 8002558:	64d3      	str	r3, [r2, #76]	; 0x4c
 800255a:	4b2b      	ldr	r3, [pc, #172]	; (8002608 <MX_GPIO_Init+0x118>)
 800255c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	607b      	str	r3, [r7, #4]
 8002564:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_S_GPIO_Port, CAN_S_Pin, GPIO_PIN_RESET);
 8002566:	2200      	movs	r2, #0
 8002568:	f44f 7180 	mov.w	r1, #256	; 0x100
 800256c:	4827      	ldr	r0, [pc, #156]	; (800260c <MX_GPIO_Init+0x11c>)
 800256e:	f002 fb83 	bl	8004c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LLine_GPIO_Port, LLine_Pin, GPIO_PIN_RESET);
 8002572:	2200      	movs	r2, #0
 8002574:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002578:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800257c:	f002 fb7c 	bl	8004c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BAT_V_Pin */
  GPIO_InitStruct.Pin = BAT_V_Pin;
 8002580:	2320      	movs	r3, #32
 8002582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002584:	230b      	movs	r3, #11
 8002586:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002588:	2300      	movs	r3, #0
 800258a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BAT_V_GPIO_Port, &GPIO_InitStruct);
 800258c:	f107 0314 	add.w	r3, r7, #20
 8002590:	4619      	mov	r1, r3
 8002592:	481e      	ldr	r0, [pc, #120]	; (800260c <MX_GPIO_Init+0x11c>)
 8002594:	f002 f904 	bl	80047a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_S_Pin */
  GPIO_InitStruct.Pin = CAN_S_Pin;
 8002598:	f44f 7380 	mov.w	r3, #256	; 0x100
 800259c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800259e:	2301      	movs	r3, #1
 80025a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80025a2:	2302      	movs	r3, #2
 80025a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025a6:	2300      	movs	r3, #0
 80025a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_S_GPIO_Port, &GPIO_InitStruct);
 80025aa:	f107 0314 	add.w	r3, r7, #20
 80025ae:	4619      	mov	r1, r3
 80025b0:	4816      	ldr	r0, [pc, #88]	; (800260c <MX_GPIO_Init+0x11c>)
 80025b2:	f002 f8f5 	bl	80047a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LLine_Pin */
  GPIO_InitStruct.Pin = LLine_Pin;
 80025b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025bc:	2301      	movs	r3, #1
 80025be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c0:	2300      	movs	r3, #0
 80025c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c4:	2300      	movs	r3, #0
 80025c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LLine_GPIO_Port, &GPIO_InitStruct);
 80025c8:	f107 0314 	add.w	r3, r7, #20
 80025cc:	4619      	mov	r1, r3
 80025ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025d2:	f002 f8e5 	bl	80047a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MENU_BTN_Pin */
  GPIO_InitStruct.Pin = MENU_BTN_Pin;
 80025d6:	2340      	movs	r3, #64	; 0x40
 80025d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80025da:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80025de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e0:	2300      	movs	r3, #0
 80025e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MENU_BTN_GPIO_Port, &GPIO_InitStruct);
 80025e4:	f107 0314 	add.w	r3, r7, #20
 80025e8:	4619      	mov	r1, r3
 80025ea:	4809      	ldr	r0, [pc, #36]	; (8002610 <MX_GPIO_Init+0x120>)
 80025ec:	f002 f8d8 	bl	80047a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80025f0:	2200      	movs	r2, #0
 80025f2:	2100      	movs	r1, #0
 80025f4:	2017      	movs	r0, #23
 80025f6:	f001 fd86 	bl	8004106 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80025fa:	2017      	movs	r0, #23
 80025fc:	f001 fd9f 	bl	800413e <HAL_NVIC_EnableIRQ>

}
 8002600:	bf00      	nop
 8002602:	3728      	adds	r7, #40	; 0x28
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40021000 	.word	0x40021000
 800260c:	48000800 	.word	0x48000800
 8002610:	48000400 	.word	0x48000400

08002614 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002618:	b672      	cpsid	i
}
 800261a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800261c:	e7fe      	b.n	800261c <Error_Handler+0x8>
	...

08002620 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002626:	4b0f      	ldr	r3, [pc, #60]	; (8002664 <HAL_MspInit+0x44>)
 8002628:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800262a:	4a0e      	ldr	r2, [pc, #56]	; (8002664 <HAL_MspInit+0x44>)
 800262c:	f043 0301 	orr.w	r3, r3, #1
 8002630:	6613      	str	r3, [r2, #96]	; 0x60
 8002632:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <HAL_MspInit+0x44>)
 8002634:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002636:	f003 0301 	and.w	r3, r3, #1
 800263a:	607b      	str	r3, [r7, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800263e:	4b09      	ldr	r3, [pc, #36]	; (8002664 <HAL_MspInit+0x44>)
 8002640:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002642:	4a08      	ldr	r2, [pc, #32]	; (8002664 <HAL_MspInit+0x44>)
 8002644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002648:	6593      	str	r3, [r2, #88]	; 0x58
 800264a:	4b06      	ldr	r3, [pc, #24]	; (8002664 <HAL_MspInit+0x44>)
 800264c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800264e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002652:	603b      	str	r3, [r7, #0]
 8002654:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002656:	bf00      	nop
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	40021000 	.word	0x40021000

08002668 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b08a      	sub	sp, #40	; 0x28
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002670:	f107 0314 	add.w	r3, r7, #20
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	605a      	str	r2, [r3, #4]
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	60da      	str	r2, [r3, #12]
 800267e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a20      	ldr	r2, [pc, #128]	; (8002708 <HAL_CAN_MspInit+0xa0>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d139      	bne.n	80026fe <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800268a:	4b20      	ldr	r3, [pc, #128]	; (800270c <HAL_CAN_MspInit+0xa4>)
 800268c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268e:	4a1f      	ldr	r2, [pc, #124]	; (800270c <HAL_CAN_MspInit+0xa4>)
 8002690:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002694:	6593      	str	r3, [r2, #88]	; 0x58
 8002696:	4b1d      	ldr	r3, [pc, #116]	; (800270c <HAL_CAN_MspInit+0xa4>)
 8002698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800269a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800269e:	613b      	str	r3, [r7, #16]
 80026a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a2:	4b1a      	ldr	r3, [pc, #104]	; (800270c <HAL_CAN_MspInit+0xa4>)
 80026a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026a6:	4a19      	ldr	r2, [pc, #100]	; (800270c <HAL_CAN_MspInit+0xa4>)
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026ae:	4b17      	ldr	r3, [pc, #92]	; (800270c <HAL_CAN_MspInit+0xa4>)
 80026b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	60fb      	str	r3, [r7, #12]
 80026b8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin|CAN_TX_Pin;
 80026ba:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80026be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c0:	2302      	movs	r3, #2
 80026c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c8:	2303      	movs	r3, #3
 80026ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80026cc:	2309      	movs	r3, #9
 80026ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d0:	f107 0314 	add.w	r3, r7, #20
 80026d4:	4619      	mov	r1, r3
 80026d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026da:	f002 f861 	bl	80047a0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 80026de:	2200      	movs	r2, #0
 80026e0:	2101      	movs	r1, #1
 80026e2:	2014      	movs	r0, #20
 80026e4:	f001 fd0f 	bl	8004106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80026e8:	2014      	movs	r0, #20
 80026ea:	f001 fd28 	bl	800413e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 80026ee:	2200      	movs	r2, #0
 80026f0:	2101      	movs	r1, #1
 80026f2:	2015      	movs	r0, #21
 80026f4:	f001 fd07 	bl	8004106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80026f8:	2015      	movs	r0, #21
 80026fa:	f001 fd20 	bl	800413e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80026fe:	bf00      	nop
 8002700:	3728      	adds	r7, #40	; 0x28
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	40006400 	.word	0x40006400
 800270c:	40021000 	.word	0x40021000

08002710 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b0a0      	sub	sp, #128	; 0x80
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002718:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	605a      	str	r2, [r3, #4]
 8002722:	609a      	str	r2, [r3, #8]
 8002724:	60da      	str	r2, [r3, #12]
 8002726:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002728:	f107 0310 	add.w	r3, r7, #16
 800272c:	225c      	movs	r2, #92	; 0x5c
 800272e:	2100      	movs	r1, #0
 8002730:	4618      	mov	r0, r3
 8002732:	f006 f9c5 	bl	8008ac0 <memset>
  if(hi2c->Instance==I2C2)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a1f      	ldr	r2, [pc, #124]	; (80027b8 <HAL_I2C_MspInit+0xa8>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d136      	bne.n	80027ae <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002740:	2380      	movs	r3, #128	; 0x80
 8002742:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002744:	2300      	movs	r3, #0
 8002746:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002748:	f107 0310 	add.w	r3, r7, #16
 800274c:	4618      	mov	r0, r3
 800274e:	f003 fe49 	bl	80063e4 <HAL_RCCEx_PeriphCLKConfig>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002758:	f7ff ff5c 	bl	8002614 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800275c:	4b17      	ldr	r3, [pc, #92]	; (80027bc <HAL_I2C_MspInit+0xac>)
 800275e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002760:	4a16      	ldr	r2, [pc, #88]	; (80027bc <HAL_I2C_MspInit+0xac>)
 8002762:	f043 0302 	orr.w	r3, r3, #2
 8002766:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002768:	4b14      	ldr	r3, [pc, #80]	; (80027bc <HAL_I2C_MspInit+0xac>)
 800276a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800276c:	f003 0302 	and.w	r3, r3, #2
 8002770:	60fb      	str	r3, [r7, #12]
 8002772:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8002774:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002778:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800277a:	2312      	movs	r3, #18
 800277c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277e:	2300      	movs	r3, #0
 8002780:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002782:	2303      	movs	r3, #3
 8002784:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002786:	2304      	movs	r3, #4
 8002788:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800278a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800278e:	4619      	mov	r1, r3
 8002790:	480b      	ldr	r0, [pc, #44]	; (80027c0 <HAL_I2C_MspInit+0xb0>)
 8002792:	f002 f805 	bl	80047a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002796:	4b09      	ldr	r3, [pc, #36]	; (80027bc <HAL_I2C_MspInit+0xac>)
 8002798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800279a:	4a08      	ldr	r2, [pc, #32]	; (80027bc <HAL_I2C_MspInit+0xac>)
 800279c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80027a0:	6593      	str	r3, [r2, #88]	; 0x58
 80027a2:	4b06      	ldr	r3, [pc, #24]	; (80027bc <HAL_I2C_MspInit+0xac>)
 80027a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027aa:	60bb      	str	r3, [r7, #8]
 80027ac:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80027ae:	bf00      	nop
 80027b0:	3780      	adds	r7, #128	; 0x80
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	40005800 	.word	0x40005800
 80027bc:	40021000 	.word	0x40021000
 80027c0:	48000400 	.word	0x48000400

080027c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a26      	ldr	r2, [pc, #152]	; (800286c <HAL_TIM_Base_MspInit+0xa8>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d12c      	bne.n	8002830 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027d6:	4b26      	ldr	r3, [pc, #152]	; (8002870 <HAL_TIM_Base_MspInit+0xac>)
 80027d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027da:	4a25      	ldr	r2, [pc, #148]	; (8002870 <HAL_TIM_Base_MspInit+0xac>)
 80027dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80027e0:	6613      	str	r3, [r2, #96]	; 0x60
 80027e2:	4b23      	ldr	r3, [pc, #140]	; (8002870 <HAL_TIM_Base_MspInit+0xac>)
 80027e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80027ee:	2200      	movs	r2, #0
 80027f0:	2100      	movs	r1, #0
 80027f2:	2018      	movs	r0, #24
 80027f4:	f001 fc87 	bl	8004106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80027f8:	2018      	movs	r0, #24
 80027fa:	f001 fca0 	bl	800413e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80027fe:	2200      	movs	r2, #0
 8002800:	2100      	movs	r1, #0
 8002802:	2019      	movs	r0, #25
 8002804:	f001 fc7f 	bl	8004106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002808:	2019      	movs	r0, #25
 800280a:	f001 fc98 	bl	800413e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 800280e:	2200      	movs	r2, #0
 8002810:	2100      	movs	r1, #0
 8002812:	201a      	movs	r0, #26
 8002814:	f001 fc77 	bl	8004106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8002818:	201a      	movs	r0, #26
 800281a:	f001 fc90 	bl	800413e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800281e:	2200      	movs	r2, #0
 8002820:	2100      	movs	r1, #0
 8002822:	201b      	movs	r0, #27
 8002824:	f001 fc6f 	bl	8004106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002828:	201b      	movs	r0, #27
 800282a:	f001 fc88 	bl	800413e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800282e:	e018      	b.n	8002862 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM15)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a0f      	ldr	r2, [pc, #60]	; (8002874 <HAL_TIM_Base_MspInit+0xb0>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d113      	bne.n	8002862 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800283a:	4b0d      	ldr	r3, [pc, #52]	; (8002870 <HAL_TIM_Base_MspInit+0xac>)
 800283c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800283e:	4a0c      	ldr	r2, [pc, #48]	; (8002870 <HAL_TIM_Base_MspInit+0xac>)
 8002840:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002844:	6613      	str	r3, [r2, #96]	; 0x60
 8002846:	4b0a      	ldr	r3, [pc, #40]	; (8002870 <HAL_TIM_Base_MspInit+0xac>)
 8002848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800284a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800284e:	60bb      	str	r3, [r7, #8]
 8002850:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8002852:	2200      	movs	r2, #0
 8002854:	2100      	movs	r1, #0
 8002856:	2018      	movs	r0, #24
 8002858:	f001 fc55 	bl	8004106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800285c:	2018      	movs	r0, #24
 800285e:	f001 fc6e 	bl	800413e <HAL_NVIC_EnableIRQ>
}
 8002862:	bf00      	nop
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40012c00 	.word	0x40012c00
 8002870:	40021000 	.word	0x40021000
 8002874:	40014000 	.word	0x40014000

08002878 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b0a0      	sub	sp, #128	; 0x80
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002880:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002884:	2200      	movs	r2, #0
 8002886:	601a      	str	r2, [r3, #0]
 8002888:	605a      	str	r2, [r3, #4]
 800288a:	609a      	str	r2, [r3, #8]
 800288c:	60da      	str	r2, [r3, #12]
 800288e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002890:	f107 0310 	add.w	r3, r7, #16
 8002894:	225c      	movs	r2, #92	; 0x5c
 8002896:	2100      	movs	r1, #0
 8002898:	4618      	mov	r0, r3
 800289a:	f006 f911 	bl	8008ac0 <memset>
  if(huart->Instance==USART1)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a38      	ldr	r2, [pc, #224]	; (8002984 <HAL_UART_MspInit+0x10c>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d168      	bne.n	800297a <HAL_UART_MspInit+0x102>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80028a8:	2301      	movs	r3, #1
 80028aa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80028ac:	2300      	movs	r3, #0
 80028ae:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028b0:	f107 0310 	add.w	r3, r7, #16
 80028b4:	4618      	mov	r0, r3
 80028b6:	f003 fd95 	bl	80063e4 <HAL_RCCEx_PeriphCLKConfig>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80028c0:	f7ff fea8 	bl	8002614 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028c4:	4b30      	ldr	r3, [pc, #192]	; (8002988 <HAL_UART_MspInit+0x110>)
 80028c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028c8:	4a2f      	ldr	r2, [pc, #188]	; (8002988 <HAL_UART_MspInit+0x110>)
 80028ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028ce:	6613      	str	r3, [r2, #96]	; 0x60
 80028d0:	4b2d      	ldr	r3, [pc, #180]	; (8002988 <HAL_UART_MspInit+0x110>)
 80028d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028dc:	4b2a      	ldr	r3, [pc, #168]	; (8002988 <HAL_UART_MspInit+0x110>)
 80028de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028e0:	4a29      	ldr	r2, [pc, #164]	; (8002988 <HAL_UART_MspInit+0x110>)
 80028e2:	f043 0301 	orr.w	r3, r3, #1
 80028e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028e8:	4b27      	ldr	r3, [pc, #156]	; (8002988 <HAL_UART_MspInit+0x110>)
 80028ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ec:	f003 0301 	and.w	r3, r3, #1
 80028f0:	60bb      	str	r3, [r7, #8]
 80028f2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = KLine_TX_Pin|KLine_RX_Pin;
 80028f4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80028f8:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028fa:	2302      	movs	r3, #2
 80028fc:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fe:	2300      	movs	r3, #0
 8002900:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002902:	2303      	movs	r3, #3
 8002904:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002906:	2307      	movs	r3, #7
 8002908:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800290a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800290e:	4619      	mov	r1, r3
 8002910:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002914:	f001 ff44 	bl	80047a0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002918:	4b1c      	ldr	r3, [pc, #112]	; (800298c <HAL_UART_MspInit+0x114>)
 800291a:	4a1d      	ldr	r2, [pc, #116]	; (8002990 <HAL_UART_MspInit+0x118>)
 800291c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 800291e:	4b1b      	ldr	r3, [pc, #108]	; (800298c <HAL_UART_MspInit+0x114>)
 8002920:	2202      	movs	r2, #2
 8002922:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002924:	4b19      	ldr	r3, [pc, #100]	; (800298c <HAL_UART_MspInit+0x114>)
 8002926:	2200      	movs	r2, #0
 8002928:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800292a:	4b18      	ldr	r3, [pc, #96]	; (800298c <HAL_UART_MspInit+0x114>)
 800292c:	2200      	movs	r2, #0
 800292e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002930:	4b16      	ldr	r3, [pc, #88]	; (800298c <HAL_UART_MspInit+0x114>)
 8002932:	2280      	movs	r2, #128	; 0x80
 8002934:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002936:	4b15      	ldr	r3, [pc, #84]	; (800298c <HAL_UART_MspInit+0x114>)
 8002938:	2200      	movs	r2, #0
 800293a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800293c:	4b13      	ldr	r3, [pc, #76]	; (800298c <HAL_UART_MspInit+0x114>)
 800293e:	2200      	movs	r2, #0
 8002940:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002942:	4b12      	ldr	r3, [pc, #72]	; (800298c <HAL_UART_MspInit+0x114>)
 8002944:	2200      	movs	r2, #0
 8002946:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002948:	4b10      	ldr	r3, [pc, #64]	; (800298c <HAL_UART_MspInit+0x114>)
 800294a:	2200      	movs	r2, #0
 800294c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800294e:	480f      	ldr	r0, [pc, #60]	; (800298c <HAL_UART_MspInit+0x114>)
 8002950:	f001 fc1e 	bl	8004190 <HAL_DMA_Init>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800295a:	f7ff fe5b 	bl	8002614 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a0a      	ldr	r2, [pc, #40]	; (800298c <HAL_UART_MspInit+0x114>)
 8002962:	671a      	str	r2, [r3, #112]	; 0x70
 8002964:	4a09      	ldr	r2, [pc, #36]	; (800298c <HAL_UART_MspInit+0x114>)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800296a:	2200      	movs	r2, #0
 800296c:	2100      	movs	r1, #0
 800296e:	2025      	movs	r0, #37	; 0x25
 8002970:	f001 fbc9 	bl	8004106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002974:	2025      	movs	r0, #37	; 0x25
 8002976:	f001 fbe2 	bl	800413e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800297a:	bf00      	nop
 800297c:	3780      	adds	r7, #128	; 0x80
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	40013800 	.word	0x40013800
 8002988:	40021000 	.word	0x40021000
 800298c:	20000538 	.word	0x20000538
 8002990:	40020058 	.word	0x40020058

08002994 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a0d      	ldr	r2, [pc, #52]	; (80029d8 <HAL_UART_MspDeInit+0x44>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d113      	bne.n	80029ce <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80029a6:	4b0d      	ldr	r3, [pc, #52]	; (80029dc <HAL_UART_MspDeInit+0x48>)
 80029a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029aa:	4a0c      	ldr	r2, [pc, #48]	; (80029dc <HAL_UART_MspDeInit+0x48>)
 80029ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80029b0:	6613      	str	r3, [r2, #96]	; 0x60

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, KLine_TX_Pin|KLine_RX_Pin);
 80029b2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80029b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029ba:	f002 f86b 	bl	8004a94 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029c2:	4618      	mov	r0, r3
 80029c4:	f001 fc9c 	bl	8004300 <HAL_DMA_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80029c8:	2025      	movs	r0, #37	; 0x25
 80029ca:	f001 fbc6 	bl	800415a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 80029ce:	bf00      	nop
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	40013800 	.word	0x40013800
 80029dc:	40021000 	.word	0x40021000

080029e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029e4:	e7fe      	b.n	80029e4 <NMI_Handler+0x4>

080029e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029e6:	b480      	push	{r7}
 80029e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029ea:	e7fe      	b.n	80029ea <HardFault_Handler+0x4>

080029ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029f0:	e7fe      	b.n	80029f0 <MemManage_Handler+0x4>

080029f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029f2:	b480      	push	{r7}
 80029f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029f6:	e7fe      	b.n	80029f6 <BusFault_Handler+0x4>

080029f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029fc:	e7fe      	b.n	80029fc <UsageFault_Handler+0x4>

080029fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029fe:	b480      	push	{r7}
 8002a00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a02:	bf00      	nop
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a10:	bf00      	nop
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr

08002a1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a1e:	bf00      	nop
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a2c:	f000 fbf2 	bl	8003214 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a30:	bf00      	nop
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002a38:	4802      	ldr	r0, [pc, #8]	; (8002a44 <DMA1_Channel5_IRQHandler+0x10>)
 8002a3a:	f001 fdd2 	bl	80045e2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002a3e:	bf00      	nop
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	20000538 	.word	0x20000538

08002a48 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002a4c:	4802      	ldr	r0, [pc, #8]	; (8002a58 <CAN1_RX0_IRQHandler+0x10>)
 8002a4e:	f001 f836 	bl	8003abe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002a52:	bf00      	nop
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	20000390 	.word	0x20000390

08002a5c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002a60:	4802      	ldr	r0, [pc, #8]	; (8002a6c <CAN1_RX1_IRQHandler+0x10>)
 8002a62:	f001 f82c 	bl	8003abe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	20000390 	.word	0x20000390

08002a70 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MENU_BTN_Pin);
 8002a74:	2040      	movs	r0, #64	; 0x40
 8002a76:	f002 f917 	bl	8004ca8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002a7a:	bf00      	nop
 8002a7c:	bd80      	pop	{r7, pc}
	...

08002a80 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a84:	4803      	ldr	r0, [pc, #12]	; (8002a94 <TIM1_BRK_TIM15_IRQHandler+0x14>)
 8002a86:	f004 f892 	bl	8006bae <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8002a8a:	4803      	ldr	r0, [pc, #12]	; (8002a98 <TIM1_BRK_TIM15_IRQHandler+0x18>)
 8002a8c:	f004 f88f 	bl	8006bae <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8002a90:	bf00      	nop
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	2000041c 	.word	0x2000041c
 8002a98:	20000468 	.word	0x20000468

08002a9c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002aa0:	4802      	ldr	r0, [pc, #8]	; (8002aac <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002aa2:	f004 f884 	bl	8006bae <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002aa6:	bf00      	nop
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	2000041c 	.word	0x2000041c

08002ab0 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ab4:	4802      	ldr	r0, [pc, #8]	; (8002ac0 <TIM1_TRG_COM_IRQHandler+0x10>)
 8002ab6:	f004 f87a 	bl	8006bae <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8002aba:	bf00      	nop
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	2000041c 	.word	0x2000041c

08002ac4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ac8:	4802      	ldr	r0, [pc, #8]	; (8002ad4 <TIM1_CC_IRQHandler+0x10>)
 8002aca:	f004 f870 	bl	8006bae <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002ace:	bf00      	nop
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	2000041c 	.word	0x2000041c

08002ad8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002adc:	4802      	ldr	r0, [pc, #8]	; (8002ae8 <USART1_IRQHandler+0x10>)
 8002ade:	f004 fe3b 	bl	8007758 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002ae2:	bf00      	nop
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	200004b4 	.word	0x200004b4

08002aec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
	return 1;
 8002af0:	2301      	movs	r3, #1
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <_kill>:

int _kill(int pid, int sig)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002b06:	f005 ffa3 	bl	8008a50 <__errno>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2216      	movs	r2, #22
 8002b0e:	601a      	str	r2, [r3, #0]
	return -1;
 8002b10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3708      	adds	r7, #8
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <_exit>:

void _exit (int status)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002b24:	f04f 31ff 	mov.w	r1, #4294967295
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f7ff ffe7 	bl	8002afc <_kill>
	while (1) {}		/* Make sure we hang here */
 8002b2e:	e7fe      	b.n	8002b2e <_exit+0x12>

08002b30 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b086      	sub	sp, #24
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	617b      	str	r3, [r7, #20]
 8002b40:	e00a      	b.n	8002b58 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b42:	f3af 8000 	nop.w
 8002b46:	4601      	mov	r1, r0
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	1c5a      	adds	r2, r3, #1
 8002b4c:	60ba      	str	r2, [r7, #8]
 8002b4e:	b2ca      	uxtb	r2, r1
 8002b50:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	3301      	adds	r3, #1
 8002b56:	617b      	str	r3, [r7, #20]
 8002b58:	697a      	ldr	r2, [r7, #20]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	dbf0      	blt.n	8002b42 <_read+0x12>
	}

return len;
 8002b60:	687b      	ldr	r3, [r7, #4]
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3718      	adds	r7, #24
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b086      	sub	sp, #24
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	60f8      	str	r0, [r7, #12]
 8002b72:	60b9      	str	r1, [r7, #8]
 8002b74:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b76:	2300      	movs	r3, #0
 8002b78:	617b      	str	r3, [r7, #20]
 8002b7a:	e009      	b.n	8002b90 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	1c5a      	adds	r2, r3, #1
 8002b80:	60ba      	str	r2, [r7, #8]
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	4618      	mov	r0, r3
 8002b86:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	617b      	str	r3, [r7, #20]
 8002b90:	697a      	ldr	r2, [r7, #20]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	dbf1      	blt.n	8002b7c <_write+0x12>
	}
	return len;
 8002b98:	687b      	ldr	r3, [r7, #4]
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3718      	adds	r7, #24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <_close>:

int _close(int file)
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	b083      	sub	sp, #12
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
	return -1;
 8002baa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr

08002bba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	b083      	sub	sp, #12
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
 8002bc2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002bca:	605a      	str	r2, [r3, #4]
	return 0;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr

08002bda <_isatty>:

int _isatty(int file)
{
 8002bda:	b480      	push	{r7}
 8002bdc:	b083      	sub	sp, #12
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
	return 1;
 8002be2:	2301      	movs	r3, #1
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	370c      	adds	r7, #12
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr

08002bf0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b085      	sub	sp, #20
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
	return 0;
 8002bfc:	2300      	movs	r3, #0
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3714      	adds	r7, #20
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
	...

08002c0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b086      	sub	sp, #24
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c14:	4a14      	ldr	r2, [pc, #80]	; (8002c68 <_sbrk+0x5c>)
 8002c16:	4b15      	ldr	r3, [pc, #84]	; (8002c6c <_sbrk+0x60>)
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c20:	4b13      	ldr	r3, [pc, #76]	; (8002c70 <_sbrk+0x64>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d102      	bne.n	8002c2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c28:	4b11      	ldr	r3, [pc, #68]	; (8002c70 <_sbrk+0x64>)
 8002c2a:	4a12      	ldr	r2, [pc, #72]	; (8002c74 <_sbrk+0x68>)
 8002c2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c2e:	4b10      	ldr	r3, [pc, #64]	; (8002c70 <_sbrk+0x64>)
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4413      	add	r3, r2
 8002c36:	693a      	ldr	r2, [r7, #16]
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d207      	bcs.n	8002c4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c3c:	f005 ff08 	bl	8008a50 <__errno>
 8002c40:	4603      	mov	r3, r0
 8002c42:	220c      	movs	r2, #12
 8002c44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c46:	f04f 33ff 	mov.w	r3, #4294967295
 8002c4a:	e009      	b.n	8002c60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c4c:	4b08      	ldr	r3, [pc, #32]	; (8002c70 <_sbrk+0x64>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c52:	4b07      	ldr	r3, [pc, #28]	; (8002c70 <_sbrk+0x64>)
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4413      	add	r3, r2
 8002c5a:	4a05      	ldr	r2, [pc, #20]	; (8002c70 <_sbrk+0x64>)
 8002c5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3718      	adds	r7, #24
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	20010000 	.word	0x20010000
 8002c6c:	00000400 	.word	0x00000400
 8002c70:	200005f8 	.word	0x200005f8
 8002c74:	20000a18 	.word	0x20000a18

08002c78 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
#if defined(USER_VECT_TAB_ADDRESS)
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 8002c7c:	4b08      	ldr	r3, [pc, #32]	; (8002ca0 <SystemInit+0x28>)
 8002c7e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002c82:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002c84:	4b06      	ldr	r3, [pc, #24]	; (8002ca0 <SystemInit+0x28>)
 8002c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c8a:	4a05      	ldr	r2, [pc, #20]	; (8002ca0 <SystemInit+0x28>)
 8002c8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002c94:	bf00      	nop
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	e000ed00 	.word	0xe000ed00

08002ca4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002ca4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002cdc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ca8:	f7ff ffe6 	bl	8002c78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002cac:	480c      	ldr	r0, [pc, #48]	; (8002ce0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002cae:	490d      	ldr	r1, [pc, #52]	; (8002ce4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002cb0:	4a0d      	ldr	r2, [pc, #52]	; (8002ce8 <LoopForever+0xe>)
  movs r3, #0
 8002cb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cb4:	e002      	b.n	8002cbc <LoopCopyDataInit>

08002cb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cba:	3304      	adds	r3, #4

08002cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cc0:	d3f9      	bcc.n	8002cb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cc2:	4a0a      	ldr	r2, [pc, #40]	; (8002cec <LoopForever+0x12>)
  ldr r4, =_ebss
 8002cc4:	4c0a      	ldr	r4, [pc, #40]	; (8002cf0 <LoopForever+0x16>)
  movs r3, #0
 8002cc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cc8:	e001      	b.n	8002cce <LoopFillZerobss>

08002cca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ccc:	3204      	adds	r2, #4

08002cce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cd0:	d3fb      	bcc.n	8002cca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002cd2:	f005 fec3 	bl	8008a5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002cd6:	f7ff fa31 	bl	800213c <main>

08002cda <LoopForever>:

LoopForever:
    b LoopForever
 8002cda:	e7fe      	b.n	8002cda <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002cdc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002ce0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ce4:	20000354 	.word	0x20000354
  ldr r2, =_sidata
 8002ce8:	0800de7c 	.word	0x0800de7c
  ldr r2, =_sbss
 8002cec:	20000354 	.word	0x20000354
  ldr r4, =_ebss
 8002cf0:	20000a18 	.word	0x20000a18

08002cf4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002cf4:	e7fe      	b.n	8002cf4 <ADC1_IRQHandler>

08002cf6 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002cf6:	b480      	push	{r7}
 8002cf8:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002cfa:	bf00      	nop
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af04      	add	r7, sp, #16
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d12:	9302      	str	r3, [sp, #8]
 8002d14:	2301      	movs	r3, #1
 8002d16:	9301      	str	r3, [sp, #4]
 8002d18:	1dfb      	adds	r3, r7, #7
 8002d1a:	9300      	str	r3, [sp, #0]
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	2200      	movs	r2, #0
 8002d20:	2178      	movs	r1, #120	; 0x78
 8002d22:	4803      	ldr	r0, [pc, #12]	; (8002d30 <ssd1306_WriteCommand+0x2c>)
 8002d24:	f002 f868 	bl	8004df8 <HAL_I2C_Mem_Write>
}
 8002d28:	bf00      	nop
 8002d2a:	3708      	adds	r7, #8
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	200003b8 	.word	0x200003b8

08002d34 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b086      	sub	sp, #24
 8002d38:	af04      	add	r7, sp, #16
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	f04f 32ff 	mov.w	r2, #4294967295
 8002d46:	9202      	str	r2, [sp, #8]
 8002d48:	9301      	str	r3, [sp, #4]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	9300      	str	r3, [sp, #0]
 8002d4e:	2301      	movs	r3, #1
 8002d50:	2240      	movs	r2, #64	; 0x40
 8002d52:	2178      	movs	r1, #120	; 0x78
 8002d54:	4803      	ldr	r0, [pc, #12]	; (8002d64 <ssd1306_WriteData+0x30>)
 8002d56:	f002 f84f 	bl	8004df8 <HAL_I2C_Mem_Write>
}
 8002d5a:	bf00      	nop
 8002d5c:	3708      	adds	r7, #8
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	200003b8 	.word	0x200003b8

08002d68 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002d6c:	f7ff ffc3 	bl	8002cf6 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002d70:	2064      	movs	r0, #100	; 0x64
 8002d72:	f000 fa6f 	bl	8003254 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002d76:	2000      	movs	r0, #0
 8002d78:	f000 f9da 	bl	8003130 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002d7c:	2020      	movs	r0, #32
 8002d7e:	f7ff ffc1 	bl	8002d04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002d82:	2000      	movs	r0, #0
 8002d84:	f7ff ffbe 	bl	8002d04 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002d88:	20b0      	movs	r0, #176	; 0xb0
 8002d8a:	f7ff ffbb 	bl	8002d04 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002d8e:	20c8      	movs	r0, #200	; 0xc8
 8002d90:	f7ff ffb8 	bl	8002d04 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002d94:	2000      	movs	r0, #0
 8002d96:	f7ff ffb5 	bl	8002d04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002d9a:	2010      	movs	r0, #16
 8002d9c:	f7ff ffb2 	bl	8002d04 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002da0:	2040      	movs	r0, #64	; 0x40
 8002da2:	f7ff ffaf 	bl	8002d04 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002da6:	20ff      	movs	r0, #255	; 0xff
 8002da8:	f000 f9ae 	bl	8003108 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002dac:	20a1      	movs	r0, #161	; 0xa1
 8002dae:	f7ff ffa9 	bl	8002d04 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002db2:	20a6      	movs	r0, #166	; 0xa6
 8002db4:	f7ff ffa6 	bl	8002d04 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002db8:	20a8      	movs	r0, #168	; 0xa8
 8002dba:	f7ff ffa3 	bl	8002d04 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002dbe:	203f      	movs	r0, #63	; 0x3f
 8002dc0:	f7ff ffa0 	bl	8002d04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002dc4:	20a4      	movs	r0, #164	; 0xa4
 8002dc6:	f7ff ff9d 	bl	8002d04 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002dca:	20d3      	movs	r0, #211	; 0xd3
 8002dcc:	f7ff ff9a 	bl	8002d04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002dd0:	2000      	movs	r0, #0
 8002dd2:	f7ff ff97 	bl	8002d04 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002dd6:	20d5      	movs	r0, #213	; 0xd5
 8002dd8:	f7ff ff94 	bl	8002d04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002ddc:	20f0      	movs	r0, #240	; 0xf0
 8002dde:	f7ff ff91 	bl	8002d04 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002de2:	20d9      	movs	r0, #217	; 0xd9
 8002de4:	f7ff ff8e 	bl	8002d04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002de8:	2022      	movs	r0, #34	; 0x22
 8002dea:	f7ff ff8b 	bl	8002d04 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002dee:	20da      	movs	r0, #218	; 0xda
 8002df0:	f7ff ff88 	bl	8002d04 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002df4:	2012      	movs	r0, #18
 8002df6:	f7ff ff85 	bl	8002d04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002dfa:	20db      	movs	r0, #219	; 0xdb
 8002dfc:	f7ff ff82 	bl	8002d04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002e00:	2020      	movs	r0, #32
 8002e02:	f7ff ff7f 	bl	8002d04 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002e06:	208d      	movs	r0, #141	; 0x8d
 8002e08:	f7ff ff7c 	bl	8002d04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002e0c:	2014      	movs	r0, #20
 8002e0e:	f7ff ff79 	bl	8002d04 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002e12:	2001      	movs	r0, #1
 8002e14:	f000 f98c 	bl	8003130 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002e18:	2000      	movs	r0, #0
 8002e1a:	f000 f80f 	bl	8002e3c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002e1e:	f000 f831 	bl	8002e84 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002e22:	4b05      	ldr	r3, [pc, #20]	; (8002e38 <ssd1306_Init+0xd0>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002e28:	4b03      	ldr	r3, [pc, #12]	; (8002e38 <ssd1306_Init+0xd0>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002e2e:	4b02      	ldr	r3, [pc, #8]	; (8002e38 <ssd1306_Init+0xd0>)
 8002e30:	2201      	movs	r2, #1
 8002e32:	711a      	strb	r2, [r3, #4]
}
 8002e34:	bf00      	nop
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	200009fc 	.word	0x200009fc

08002e3c <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8002e3c:	b480      	push	{r7}
 8002e3e:	b085      	sub	sp, #20
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	4603      	mov	r3, r0
 8002e44:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002e46:	2300      	movs	r3, #0
 8002e48:	60fb      	str	r3, [r7, #12]
 8002e4a:	e00d      	b.n	8002e68 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002e4c:	79fb      	ldrb	r3, [r7, #7]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <ssd1306_Fill+0x1a>
 8002e52:	2100      	movs	r1, #0
 8002e54:	e000      	b.n	8002e58 <ssd1306_Fill+0x1c>
 8002e56:	21ff      	movs	r1, #255	; 0xff
 8002e58:	4a09      	ldr	r2, [pc, #36]	; (8002e80 <ssd1306_Fill+0x44>)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	4413      	add	r3, r2
 8002e5e:	460a      	mov	r2, r1
 8002e60:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	3301      	adds	r3, #1
 8002e66:	60fb      	str	r3, [r7, #12]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e6e:	d3ed      	bcc.n	8002e4c <ssd1306_Fill+0x10>
    }
}
 8002e70:	bf00      	nop
 8002e72:	bf00      	nop
 8002e74:	3714      	adds	r7, #20
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	200005fc 	.word	0x200005fc

08002e84 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	71fb      	strb	r3, [r7, #7]
 8002e8e:	e016      	b.n	8002ebe <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002e90:	79fb      	ldrb	r3, [r7, #7]
 8002e92:	3b50      	subs	r3, #80	; 0x50
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7ff ff34 	bl	8002d04 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002e9c:	2000      	movs	r0, #0
 8002e9e:	f7ff ff31 	bl	8002d04 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002ea2:	2010      	movs	r0, #16
 8002ea4:	f7ff ff2e 	bl	8002d04 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002ea8:	79fb      	ldrb	r3, [r7, #7]
 8002eaa:	01db      	lsls	r3, r3, #7
 8002eac:	4a08      	ldr	r2, [pc, #32]	; (8002ed0 <ssd1306_UpdateScreen+0x4c>)
 8002eae:	4413      	add	r3, r2
 8002eb0:	2180      	movs	r1, #128	; 0x80
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff ff3e 	bl	8002d34 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002eb8:	79fb      	ldrb	r3, [r7, #7]
 8002eba:	3301      	adds	r3, #1
 8002ebc:	71fb      	strb	r3, [r7, #7]
 8002ebe:	79fb      	ldrb	r3, [r7, #7]
 8002ec0:	2b07      	cmp	r3, #7
 8002ec2:	d9e5      	bls.n	8002e90 <ssd1306_UpdateScreen+0xc>
    }
}
 8002ec4:	bf00      	nop
 8002ec6:	bf00      	nop
 8002ec8:	3708      	adds	r7, #8
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	200005fc 	.word	0x200005fc

08002ed4 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	4603      	mov	r3, r0
 8002edc:	71fb      	strb	r3, [r7, #7]
 8002ede:	460b      	mov	r3, r1
 8002ee0:	71bb      	strb	r3, [r7, #6]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	db3d      	blt.n	8002f6a <ssd1306_DrawPixel+0x96>
 8002eee:	79bb      	ldrb	r3, [r7, #6]
 8002ef0:	2b3f      	cmp	r3, #63	; 0x3f
 8002ef2:	d83a      	bhi.n	8002f6a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002ef4:	797b      	ldrb	r3, [r7, #5]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d11a      	bne.n	8002f30 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002efa:	79fa      	ldrb	r2, [r7, #7]
 8002efc:	79bb      	ldrb	r3, [r7, #6]
 8002efe:	08db      	lsrs	r3, r3, #3
 8002f00:	b2d8      	uxtb	r0, r3
 8002f02:	4603      	mov	r3, r0
 8002f04:	01db      	lsls	r3, r3, #7
 8002f06:	4413      	add	r3, r2
 8002f08:	4a1b      	ldr	r2, [pc, #108]	; (8002f78 <ssd1306_DrawPixel+0xa4>)
 8002f0a:	5cd3      	ldrb	r3, [r2, r3]
 8002f0c:	b25a      	sxtb	r2, r3
 8002f0e:	79bb      	ldrb	r3, [r7, #6]
 8002f10:	f003 0307 	and.w	r3, r3, #7
 8002f14:	2101      	movs	r1, #1
 8002f16:	fa01 f303 	lsl.w	r3, r1, r3
 8002f1a:	b25b      	sxtb	r3, r3
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	b259      	sxtb	r1, r3
 8002f20:	79fa      	ldrb	r2, [r7, #7]
 8002f22:	4603      	mov	r3, r0
 8002f24:	01db      	lsls	r3, r3, #7
 8002f26:	4413      	add	r3, r2
 8002f28:	b2c9      	uxtb	r1, r1
 8002f2a:	4a13      	ldr	r2, [pc, #76]	; (8002f78 <ssd1306_DrawPixel+0xa4>)
 8002f2c:	54d1      	strb	r1, [r2, r3]
 8002f2e:	e01d      	b.n	8002f6c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002f30:	79fa      	ldrb	r2, [r7, #7]
 8002f32:	79bb      	ldrb	r3, [r7, #6]
 8002f34:	08db      	lsrs	r3, r3, #3
 8002f36:	b2d8      	uxtb	r0, r3
 8002f38:	4603      	mov	r3, r0
 8002f3a:	01db      	lsls	r3, r3, #7
 8002f3c:	4413      	add	r3, r2
 8002f3e:	4a0e      	ldr	r2, [pc, #56]	; (8002f78 <ssd1306_DrawPixel+0xa4>)
 8002f40:	5cd3      	ldrb	r3, [r2, r3]
 8002f42:	b25a      	sxtb	r2, r3
 8002f44:	79bb      	ldrb	r3, [r7, #6]
 8002f46:	f003 0307 	and.w	r3, r3, #7
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f50:	b25b      	sxtb	r3, r3
 8002f52:	43db      	mvns	r3, r3
 8002f54:	b25b      	sxtb	r3, r3
 8002f56:	4013      	ands	r3, r2
 8002f58:	b259      	sxtb	r1, r3
 8002f5a:	79fa      	ldrb	r2, [r7, #7]
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	01db      	lsls	r3, r3, #7
 8002f60:	4413      	add	r3, r2
 8002f62:	b2c9      	uxtb	r1, r1
 8002f64:	4a04      	ldr	r2, [pc, #16]	; (8002f78 <ssd1306_DrawPixel+0xa4>)
 8002f66:	54d1      	strb	r1, [r2, r3]
 8002f68:	e000      	b.n	8002f6c <ssd1306_DrawPixel+0x98>
        return;
 8002f6a:	bf00      	nop
    }
}
 8002f6c:	370c      	adds	r7, #12
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	200005fc 	.word	0x200005fc

08002f7c <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002f7c:	b590      	push	{r4, r7, lr}
 8002f7e:	b089      	sub	sp, #36	; 0x24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	4604      	mov	r4, r0
 8002f84:	1d38      	adds	r0, r7, #4
 8002f86:	e880 0006 	stmia.w	r0, {r1, r2}
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	4623      	mov	r3, r4
 8002f8e:	73fb      	strb	r3, [r7, #15]
 8002f90:	4613      	mov	r3, r2
 8002f92:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002f94:	7bfb      	ldrb	r3, [r7, #15]
 8002f96:	2b1f      	cmp	r3, #31
 8002f98:	d902      	bls.n	8002fa0 <ssd1306_WriteChar+0x24>
 8002f9a:	7bfb      	ldrb	r3, [r7, #15]
 8002f9c:	2b7e      	cmp	r3, #126	; 0x7e
 8002f9e:	d901      	bls.n	8002fa4 <ssd1306_WriteChar+0x28>
        return 0;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	e06d      	b.n	8003080 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002fa4:	4b38      	ldr	r3, [pc, #224]	; (8003088 <ssd1306_WriteChar+0x10c>)
 8002fa6:	881b      	ldrh	r3, [r3, #0]
 8002fa8:	461a      	mov	r2, r3
 8002faa:	793b      	ldrb	r3, [r7, #4]
 8002fac:	4413      	add	r3, r2
 8002fae:	2b80      	cmp	r3, #128	; 0x80
 8002fb0:	dc06      	bgt.n	8002fc0 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002fb2:	4b35      	ldr	r3, [pc, #212]	; (8003088 <ssd1306_WriteChar+0x10c>)
 8002fb4:	885b      	ldrh	r3, [r3, #2]
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	797b      	ldrb	r3, [r7, #5]
 8002fba:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002fbc:	2b40      	cmp	r3, #64	; 0x40
 8002fbe:	dd01      	ble.n	8002fc4 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	e05d      	b.n	8003080 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	61fb      	str	r3, [r7, #28]
 8002fc8:	e04c      	b.n	8003064 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002fca:	68ba      	ldr	r2, [r7, #8]
 8002fcc:	7bfb      	ldrb	r3, [r7, #15]
 8002fce:	3b20      	subs	r3, #32
 8002fd0:	7979      	ldrb	r1, [r7, #5]
 8002fd2:	fb01 f303 	mul.w	r3, r1, r3
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	440b      	add	r3, r1
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	4413      	add	r3, r2
 8002fe0:	881b      	ldrh	r3, [r3, #0]
 8002fe2:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	61bb      	str	r3, [r7, #24]
 8002fe8:	e034      	b.n	8003054 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002fea:	697a      	ldr	r2, [r7, #20]
 8002fec:	69bb      	ldr	r3, [r7, #24]
 8002fee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d012      	beq.n	8003020 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002ffa:	4b23      	ldr	r3, [pc, #140]	; (8003088 <ssd1306_WriteChar+0x10c>)
 8002ffc:	881b      	ldrh	r3, [r3, #0]
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	69bb      	ldr	r3, [r7, #24]
 8003002:	b2db      	uxtb	r3, r3
 8003004:	4413      	add	r3, r2
 8003006:	b2d8      	uxtb	r0, r3
 8003008:	4b1f      	ldr	r3, [pc, #124]	; (8003088 <ssd1306_WriteChar+0x10c>)
 800300a:	885b      	ldrh	r3, [r3, #2]
 800300c:	b2da      	uxtb	r2, r3
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	b2db      	uxtb	r3, r3
 8003012:	4413      	add	r3, r2
 8003014:	b2db      	uxtb	r3, r3
 8003016:	7bba      	ldrb	r2, [r7, #14]
 8003018:	4619      	mov	r1, r3
 800301a:	f7ff ff5b 	bl	8002ed4 <ssd1306_DrawPixel>
 800301e:	e016      	b.n	800304e <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003020:	4b19      	ldr	r3, [pc, #100]	; (8003088 <ssd1306_WriteChar+0x10c>)
 8003022:	881b      	ldrh	r3, [r3, #0]
 8003024:	b2da      	uxtb	r2, r3
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	b2db      	uxtb	r3, r3
 800302a:	4413      	add	r3, r2
 800302c:	b2d8      	uxtb	r0, r3
 800302e:	4b16      	ldr	r3, [pc, #88]	; (8003088 <ssd1306_WriteChar+0x10c>)
 8003030:	885b      	ldrh	r3, [r3, #2]
 8003032:	b2da      	uxtb	r2, r3
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	b2db      	uxtb	r3, r3
 8003038:	4413      	add	r3, r2
 800303a:	b2d9      	uxtb	r1, r3
 800303c:	7bbb      	ldrb	r3, [r7, #14]
 800303e:	2b00      	cmp	r3, #0
 8003040:	bf0c      	ite	eq
 8003042:	2301      	moveq	r3, #1
 8003044:	2300      	movne	r3, #0
 8003046:	b2db      	uxtb	r3, r3
 8003048:	461a      	mov	r2, r3
 800304a:	f7ff ff43 	bl	8002ed4 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800304e:	69bb      	ldr	r3, [r7, #24]
 8003050:	3301      	adds	r3, #1
 8003052:	61bb      	str	r3, [r7, #24]
 8003054:	793b      	ldrb	r3, [r7, #4]
 8003056:	461a      	mov	r2, r3
 8003058:	69bb      	ldr	r3, [r7, #24]
 800305a:	4293      	cmp	r3, r2
 800305c:	d3c5      	bcc.n	8002fea <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	3301      	adds	r3, #1
 8003062:	61fb      	str	r3, [r7, #28]
 8003064:	797b      	ldrb	r3, [r7, #5]
 8003066:	461a      	mov	r2, r3
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	4293      	cmp	r3, r2
 800306c:	d3ad      	bcc.n	8002fca <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800306e:	4b06      	ldr	r3, [pc, #24]	; (8003088 <ssd1306_WriteChar+0x10c>)
 8003070:	881a      	ldrh	r2, [r3, #0]
 8003072:	793b      	ldrb	r3, [r7, #4]
 8003074:	b29b      	uxth	r3, r3
 8003076:	4413      	add	r3, r2
 8003078:	b29a      	uxth	r2, r3
 800307a:	4b03      	ldr	r3, [pc, #12]	; (8003088 <ssd1306_WriteChar+0x10c>)
 800307c:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800307e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003080:	4618      	mov	r0, r3
 8003082:	3724      	adds	r7, #36	; 0x24
 8003084:	46bd      	mov	sp, r7
 8003086:	bd90      	pop	{r4, r7, pc}
 8003088:	200009fc 	.word	0x200009fc

0800308c <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	1d38      	adds	r0, r7, #4
 8003096:	e880 0006 	stmia.w	r0, {r1, r2}
 800309a:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 800309c:	e012      	b.n	80030c4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	7818      	ldrb	r0, [r3, #0]
 80030a2:	78fb      	ldrb	r3, [r7, #3]
 80030a4:	1d3a      	adds	r2, r7, #4
 80030a6:	ca06      	ldmia	r2, {r1, r2}
 80030a8:	f7ff ff68 	bl	8002f7c <ssd1306_WriteChar>
 80030ac:	4603      	mov	r3, r0
 80030ae:	461a      	mov	r2, r3
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d002      	beq.n	80030be <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	e008      	b.n	80030d0 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	3301      	adds	r3, #1
 80030c2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d1e8      	bne.n	800309e <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	781b      	ldrb	r3, [r3, #0]
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3710      	adds	r7, #16
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	4603      	mov	r3, r0
 80030e0:	460a      	mov	r2, r1
 80030e2:	71fb      	strb	r3, [r7, #7]
 80030e4:	4613      	mov	r3, r2
 80030e6:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80030e8:	79fb      	ldrb	r3, [r7, #7]
 80030ea:	b29a      	uxth	r2, r3
 80030ec:	4b05      	ldr	r3, [pc, #20]	; (8003104 <ssd1306_SetCursor+0x2c>)
 80030ee:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80030f0:	79bb      	ldrb	r3, [r7, #6]
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	4b03      	ldr	r3, [pc, #12]	; (8003104 <ssd1306_SetCursor+0x2c>)
 80030f6:	805a      	strh	r2, [r3, #2]
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr
 8003104:	200009fc 	.word	0x200009fc

08003108 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	4603      	mov	r3, r0
 8003110:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003112:	2381      	movs	r3, #129	; 0x81
 8003114:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003116:	7bfb      	ldrb	r3, [r7, #15]
 8003118:	4618      	mov	r0, r3
 800311a:	f7ff fdf3 	bl	8002d04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800311e:	79fb      	ldrb	r3, [r7, #7]
 8003120:	4618      	mov	r0, r3
 8003122:	f7ff fdef 	bl	8002d04 <ssd1306_WriteCommand>
}
 8003126:	bf00      	nop
 8003128:	3710      	adds	r7, #16
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
	...

08003130 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	4603      	mov	r3, r0
 8003138:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800313a:	79fb      	ldrb	r3, [r7, #7]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d005      	beq.n	800314c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003140:	23af      	movs	r3, #175	; 0xaf
 8003142:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003144:	4b08      	ldr	r3, [pc, #32]	; (8003168 <ssd1306_SetDisplayOn+0x38>)
 8003146:	2201      	movs	r2, #1
 8003148:	715a      	strb	r2, [r3, #5]
 800314a:	e004      	b.n	8003156 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 800314c:	23ae      	movs	r3, #174	; 0xae
 800314e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003150:	4b05      	ldr	r3, [pc, #20]	; (8003168 <ssd1306_SetDisplayOn+0x38>)
 8003152:	2200      	movs	r2, #0
 8003154:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8003156:	7bfb      	ldrb	r3, [r7, #15]
 8003158:	4618      	mov	r0, r3
 800315a:	f7ff fdd3 	bl	8002d04 <ssd1306_WriteCommand>
}
 800315e:	bf00      	nop
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	200009fc 	.word	0x200009fc

0800316c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003172:	2300      	movs	r3, #0
 8003174:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003176:	2003      	movs	r0, #3
 8003178:	f000 ffba 	bl	80040f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800317c:	2000      	movs	r0, #0
 800317e:	f000 f80d 	bl	800319c <HAL_InitTick>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d002      	beq.n	800318e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	71fb      	strb	r3, [r7, #7]
 800318c:	e001      	b.n	8003192 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800318e:	f7ff fa47 	bl	8002620 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003192:	79fb      	ldrb	r3, [r7, #7]
}
 8003194:	4618      	mov	r0, r3
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}

0800319c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80031a4:	2300      	movs	r3, #0
 80031a6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80031a8:	4b17      	ldr	r3, [pc, #92]	; (8003208 <HAL_InitTick+0x6c>)
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d023      	beq.n	80031f8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80031b0:	4b16      	ldr	r3, [pc, #88]	; (800320c <HAL_InitTick+0x70>)
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	4b14      	ldr	r3, [pc, #80]	; (8003208 <HAL_InitTick+0x6c>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	4619      	mov	r1, r3
 80031ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031be:	fbb3 f3f1 	udiv	r3, r3, r1
 80031c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c6:	4618      	mov	r0, r3
 80031c8:	f000 ffd5 	bl	8004176 <HAL_SYSTICK_Config>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d10f      	bne.n	80031f2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2b0f      	cmp	r3, #15
 80031d6:	d809      	bhi.n	80031ec <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031d8:	2200      	movs	r2, #0
 80031da:	6879      	ldr	r1, [r7, #4]
 80031dc:	f04f 30ff 	mov.w	r0, #4294967295
 80031e0:	f000 ff91 	bl	8004106 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80031e4:	4a0a      	ldr	r2, [pc, #40]	; (8003210 <HAL_InitTick+0x74>)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6013      	str	r3, [r2, #0]
 80031ea:	e007      	b.n	80031fc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	73fb      	strb	r3, [r7, #15]
 80031f0:	e004      	b.n	80031fc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	73fb      	strb	r3, [r7, #15]
 80031f6:	e001      	b.n	80031fc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80031fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	20000180 	.word	0x20000180
 800320c:	20000168 	.word	0x20000168
 8003210:	2000017c 	.word	0x2000017c

08003214 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003218:	4b06      	ldr	r3, [pc, #24]	; (8003234 <HAL_IncTick+0x20>)
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	461a      	mov	r2, r3
 800321e:	4b06      	ldr	r3, [pc, #24]	; (8003238 <HAL_IncTick+0x24>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4413      	add	r3, r2
 8003224:	4a04      	ldr	r2, [pc, #16]	; (8003238 <HAL_IncTick+0x24>)
 8003226:	6013      	str	r3, [r2, #0]
}
 8003228:	bf00      	nop
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	20000180 	.word	0x20000180
 8003238:	20000a04 	.word	0x20000a04

0800323c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  return uwTick;
 8003240:	4b03      	ldr	r3, [pc, #12]	; (8003250 <HAL_GetTick+0x14>)
 8003242:	681b      	ldr	r3, [r3, #0]
}
 8003244:	4618      	mov	r0, r3
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	20000a04 	.word	0x20000a04

08003254 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800325c:	f7ff ffee 	bl	800323c <HAL_GetTick>
 8003260:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800326c:	d005      	beq.n	800327a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800326e:	4b0a      	ldr	r3, [pc, #40]	; (8003298 <HAL_Delay+0x44>)
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	461a      	mov	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	4413      	add	r3, r2
 8003278:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800327a:	bf00      	nop
 800327c:	f7ff ffde 	bl	800323c <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	68fa      	ldr	r2, [r7, #12]
 8003288:	429a      	cmp	r2, r3
 800328a:	d8f7      	bhi.n	800327c <HAL_Delay+0x28>
  {
  }
}
 800328c:	bf00      	nop
 800328e:	bf00      	nop
 8003290:	3710      	adds	r7, #16
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	20000180 	.word	0x20000180

0800329c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d101      	bne.n	80032ae <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e0ed      	b.n	800348a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d102      	bne.n	80032c0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f7ff f9d4 	bl	8002668 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f042 0201 	orr.w	r2, r2, #1
 80032ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032d0:	f7ff ffb4 	bl	800323c <HAL_GetTick>
 80032d4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80032d6:	e012      	b.n	80032fe <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80032d8:	f7ff ffb0 	bl	800323c <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	2b0a      	cmp	r3, #10
 80032e4:	d90b      	bls.n	80032fe <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2205      	movs	r2, #5
 80032f6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e0c5      	b.n	800348a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f003 0301 	and.w	r3, r3, #1
 8003308:	2b00      	cmp	r3, #0
 800330a:	d0e5      	beq.n	80032d8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f022 0202 	bic.w	r2, r2, #2
 800331a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800331c:	f7ff ff8e 	bl	800323c <HAL_GetTick>
 8003320:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003322:	e012      	b.n	800334a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003324:	f7ff ff8a 	bl	800323c <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b0a      	cmp	r3, #10
 8003330:	d90b      	bls.n	800334a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003336:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2205      	movs	r2, #5
 8003342:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e09f      	b.n	800348a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1e5      	bne.n	8003324 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	7e1b      	ldrb	r3, [r3, #24]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d108      	bne.n	8003372 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800336e:	601a      	str	r2, [r3, #0]
 8003370:	e007      	b.n	8003382 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003380:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	7e5b      	ldrb	r3, [r3, #25]
 8003386:	2b01      	cmp	r3, #1
 8003388:	d108      	bne.n	800339c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003398:	601a      	str	r2, [r3, #0]
 800339a:	e007      	b.n	80033ac <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	7e9b      	ldrb	r3, [r3, #26]
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d108      	bne.n	80033c6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0220 	orr.w	r2, r2, #32
 80033c2:	601a      	str	r2, [r3, #0]
 80033c4:	e007      	b.n	80033d6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 0220 	bic.w	r2, r2, #32
 80033d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	7edb      	ldrb	r3, [r3, #27]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d108      	bne.n	80033f0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 0210 	bic.w	r2, r2, #16
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	e007      	b.n	8003400 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f042 0210 	orr.w	r2, r2, #16
 80033fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	7f1b      	ldrb	r3, [r3, #28]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d108      	bne.n	800341a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f042 0208 	orr.w	r2, r2, #8
 8003416:	601a      	str	r2, [r3, #0]
 8003418:	e007      	b.n	800342a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f022 0208 	bic.w	r2, r2, #8
 8003428:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	7f5b      	ldrb	r3, [r3, #29]
 800342e:	2b01      	cmp	r3, #1
 8003430:	d108      	bne.n	8003444 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f042 0204 	orr.w	r2, r2, #4
 8003440:	601a      	str	r2, [r3, #0]
 8003442:	e007      	b.n	8003454 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f022 0204 	bic.w	r2, r2, #4
 8003452:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	689a      	ldr	r2, [r3, #8]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	431a      	orrs	r2, r3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	691b      	ldr	r3, [r3, #16]
 8003462:	431a      	orrs	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	695b      	ldr	r3, [r3, #20]
 8003468:	ea42 0103 	orr.w	r1, r2, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	1e5a      	subs	r2, r3, #1
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	430a      	orrs	r2, r1
 8003478:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003492:	b480      	push	{r7}
 8003494:	b087      	sub	sp, #28
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
 800349a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034a8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80034aa:	7cfb      	ldrb	r3, [r7, #19]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d003      	beq.n	80034b8 <HAL_CAN_ConfigFilter+0x26>
 80034b0:	7cfb      	ldrb	r3, [r7, #19]
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	f040 80aa 	bne.w	800360c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80034be:	f043 0201 	orr.w	r2, r3, #1
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	695b      	ldr	r3, [r3, #20]
 80034cc:	f003 031f 	and.w	r3, r3, #31
 80034d0:	2201      	movs	r2, #1
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	43db      	mvns	r3, r3
 80034e2:	401a      	ands	r2, r3
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	69db      	ldr	r3, [r3, #28]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d123      	bne.n	800353a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	43db      	mvns	r3, r3
 80034fc:	401a      	ands	r2, r3
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003514:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	3248      	adds	r2, #72	; 0x48
 800351a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800352e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003530:	6979      	ldr	r1, [r7, #20]
 8003532:	3348      	adds	r3, #72	; 0x48
 8003534:	00db      	lsls	r3, r3, #3
 8003536:	440b      	add	r3, r1
 8003538:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	69db      	ldr	r3, [r3, #28]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d122      	bne.n	8003588 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	431a      	orrs	r2, r3
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800355e:	683a      	ldr	r2, [r7, #0]
 8003560:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003562:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	3248      	adds	r2, #72	; 0x48
 8003568:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800357c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800357e:	6979      	ldr	r1, [r7, #20]
 8003580:	3348      	adds	r3, #72	; 0x48
 8003582:	00db      	lsls	r3, r3, #3
 8003584:	440b      	add	r3, r1
 8003586:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	699b      	ldr	r3, [r3, #24]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d109      	bne.n	80035a4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	43db      	mvns	r3, r3
 800359a:	401a      	ands	r2, r3
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80035a2:	e007      	b.n	80035b4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	431a      	orrs	r2, r3
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d109      	bne.n	80035d0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	43db      	mvns	r3, r3
 80035c6:	401a      	ands	r2, r3
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80035ce:	e007      	b.n	80035e0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	431a      	orrs	r2, r3
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	6a1b      	ldr	r3, [r3, #32]
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d107      	bne.n	80035f8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	431a      	orrs	r2, r3
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80035fe:	f023 0201 	bic.w	r2, r3, #1
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003608:	2300      	movs	r3, #0
 800360a:	e006      	b.n	800361a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003610:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
  }
}
 800361a:	4618      	mov	r0, r3
 800361c:	371c      	adds	r7, #28
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr

08003626 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003626:	b580      	push	{r7, lr}
 8003628:	b084      	sub	sp, #16
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b01      	cmp	r3, #1
 8003638:	d12e      	bne.n	8003698 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2202      	movs	r2, #2
 800363e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f022 0201 	bic.w	r2, r2, #1
 8003650:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003652:	f7ff fdf3 	bl	800323c <HAL_GetTick>
 8003656:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003658:	e012      	b.n	8003680 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800365a:	f7ff fdef 	bl	800323c <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	2b0a      	cmp	r3, #10
 8003666:	d90b      	bls.n	8003680 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2205      	movs	r2, #5
 8003678:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e012      	b.n	80036a6 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1e5      	bne.n	800365a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003694:	2300      	movs	r3, #0
 8003696:	e006      	b.n	80036a6 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
  }
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3710      	adds	r7, #16
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}

080036ae <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80036ae:	b480      	push	{r7}
 80036b0:	b089      	sub	sp, #36	; 0x24
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	60f8      	str	r0, [r7, #12]
 80036b6:	60b9      	str	r1, [r7, #8]
 80036b8:	607a      	str	r2, [r7, #4]
 80036ba:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036c2:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80036cc:	7ffb      	ldrb	r3, [r7, #31]
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d003      	beq.n	80036da <HAL_CAN_AddTxMessage+0x2c>
 80036d2:	7ffb      	ldrb	r3, [r7, #31]
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	f040 80ad 	bne.w	8003834 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80036da:	69bb      	ldr	r3, [r7, #24]
 80036dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d10a      	bne.n	80036fa <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d105      	bne.n	80036fa <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	f000 8095 	beq.w	8003824 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	0e1b      	lsrs	r3, r3, #24
 80036fe:	f003 0303 	and.w	r3, r3, #3
 8003702:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003704:	2201      	movs	r2, #1
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	409a      	lsls	r2, r3
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d10d      	bne.n	8003732 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003720:	68f9      	ldr	r1, [r7, #12]
 8003722:	6809      	ldr	r1, [r1, #0]
 8003724:	431a      	orrs	r2, r3
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	3318      	adds	r3, #24
 800372a:	011b      	lsls	r3, r3, #4
 800372c:	440b      	add	r3, r1
 800372e:	601a      	str	r2, [r3, #0]
 8003730:	e00f      	b.n	8003752 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800373c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003742:	68f9      	ldr	r1, [r7, #12]
 8003744:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003746:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	3318      	adds	r3, #24
 800374c:	011b      	lsls	r3, r3, #4
 800374e:	440b      	add	r3, r1
 8003750:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6819      	ldr	r1, [r3, #0]
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	691a      	ldr	r2, [r3, #16]
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	3318      	adds	r3, #24
 800375e:	011b      	lsls	r3, r3, #4
 8003760:	440b      	add	r3, r1
 8003762:	3304      	adds	r3, #4
 8003764:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	7d1b      	ldrb	r3, [r3, #20]
 800376a:	2b01      	cmp	r3, #1
 800376c:	d111      	bne.n	8003792 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	3318      	adds	r3, #24
 8003776:	011b      	lsls	r3, r3, #4
 8003778:	4413      	add	r3, r2
 800377a:	3304      	adds	r3, #4
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68fa      	ldr	r2, [r7, #12]
 8003780:	6811      	ldr	r1, [r2, #0]
 8003782:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	3318      	adds	r3, #24
 800378a:	011b      	lsls	r3, r3, #4
 800378c:	440b      	add	r3, r1
 800378e:	3304      	adds	r3, #4
 8003790:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	3307      	adds	r3, #7
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	061a      	lsls	r2, r3, #24
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	3306      	adds	r3, #6
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	041b      	lsls	r3, r3, #16
 80037a2:	431a      	orrs	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	3305      	adds	r3, #5
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	021b      	lsls	r3, r3, #8
 80037ac:	4313      	orrs	r3, r2
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	3204      	adds	r2, #4
 80037b2:	7812      	ldrb	r2, [r2, #0]
 80037b4:	4610      	mov	r0, r2
 80037b6:	68fa      	ldr	r2, [r7, #12]
 80037b8:	6811      	ldr	r1, [r2, #0]
 80037ba:	ea43 0200 	orr.w	r2, r3, r0
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	011b      	lsls	r3, r3, #4
 80037c2:	440b      	add	r3, r1
 80037c4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80037c8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	3303      	adds	r3, #3
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	061a      	lsls	r2, r3, #24
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	3302      	adds	r3, #2
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	041b      	lsls	r3, r3, #16
 80037da:	431a      	orrs	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3301      	adds	r3, #1
 80037e0:	781b      	ldrb	r3, [r3, #0]
 80037e2:	021b      	lsls	r3, r3, #8
 80037e4:	4313      	orrs	r3, r2
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	7812      	ldrb	r2, [r2, #0]
 80037ea:	4610      	mov	r0, r2
 80037ec:	68fa      	ldr	r2, [r7, #12]
 80037ee:	6811      	ldr	r1, [r2, #0]
 80037f0:	ea43 0200 	orr.w	r2, r3, r0
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	011b      	lsls	r3, r3, #4
 80037f8:	440b      	add	r3, r1
 80037fa:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80037fe:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	3318      	adds	r3, #24
 8003808:	011b      	lsls	r3, r3, #4
 800380a:	4413      	add	r3, r2
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	6811      	ldr	r1, [r2, #0]
 8003812:	f043 0201 	orr.w	r2, r3, #1
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	3318      	adds	r3, #24
 800381a:	011b      	lsls	r3, r3, #4
 800381c:	440b      	add	r3, r1
 800381e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003820:	2300      	movs	r3, #0
 8003822:	e00e      	b.n	8003842 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003828:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e006      	b.n	8003842 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003838:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
  }
}
 8003842:	4618      	mov	r0, r3
 8003844:	3724      	adds	r7, #36	; 0x24
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr

0800384e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800384e:	b480      	push	{r7}
 8003850:	b087      	sub	sp, #28
 8003852:	af00      	add	r7, sp, #0
 8003854:	60f8      	str	r0, [r7, #12]
 8003856:	60b9      	str	r1, [r7, #8]
 8003858:	607a      	str	r2, [r7, #4]
 800385a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003862:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003864:	7dfb      	ldrb	r3, [r7, #23]
 8003866:	2b01      	cmp	r3, #1
 8003868:	d003      	beq.n	8003872 <HAL_CAN_GetRxMessage+0x24>
 800386a:	7dfb      	ldrb	r3, [r7, #23]
 800386c:	2b02      	cmp	r3, #2
 800386e:	f040 80f3 	bne.w	8003a58 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d10e      	bne.n	8003896 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	f003 0303 	and.w	r3, r3, #3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d116      	bne.n	80038b4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e0e7      	b.n	8003a66 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	f003 0303 	and.w	r3, r3, #3
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d107      	bne.n	80038b4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e0d8      	b.n	8003a66 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	331b      	adds	r3, #27
 80038bc:	011b      	lsls	r3, r3, #4
 80038be:	4413      	add	r3, r2
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0204 	and.w	r2, r3, #4
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d10c      	bne.n	80038ec <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	331b      	adds	r3, #27
 80038da:	011b      	lsls	r3, r3, #4
 80038dc:	4413      	add	r3, r2
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	0d5b      	lsrs	r3, r3, #21
 80038e2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	e00b      	b.n	8003904 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	331b      	adds	r3, #27
 80038f4:	011b      	lsls	r3, r3, #4
 80038f6:	4413      	add	r3, r2
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	08db      	lsrs	r3, r3, #3
 80038fc:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	331b      	adds	r3, #27
 800390c:	011b      	lsls	r3, r3, #4
 800390e:	4413      	add	r3, r2
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0202 	and.w	r2, r3, #2
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	331b      	adds	r3, #27
 8003922:	011b      	lsls	r3, r3, #4
 8003924:	4413      	add	r3, r2
 8003926:	3304      	adds	r3, #4
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 020f 	and.w	r2, r3, #15
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	331b      	adds	r3, #27
 800393a:	011b      	lsls	r3, r3, #4
 800393c:	4413      	add	r3, r2
 800393e:	3304      	adds	r3, #4
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	0a1b      	lsrs	r3, r3, #8
 8003944:	b2da      	uxtb	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	331b      	adds	r3, #27
 8003952:	011b      	lsls	r3, r3, #4
 8003954:	4413      	add	r3, r2
 8003956:	3304      	adds	r3, #4
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	0c1b      	lsrs	r3, r3, #16
 800395c:	b29a      	uxth	r2, r3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	011b      	lsls	r3, r3, #4
 800396a:	4413      	add	r3, r2
 800396c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	b2da      	uxtb	r2, r3
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	011b      	lsls	r3, r3, #4
 8003980:	4413      	add	r3, r2
 8003982:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	0a1a      	lsrs	r2, r3, #8
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	3301      	adds	r3, #1
 800398e:	b2d2      	uxtb	r2, r2
 8003990:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	011b      	lsls	r3, r3, #4
 800399a:	4413      	add	r3, r2
 800399c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	0c1a      	lsrs	r2, r3, #16
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	3302      	adds	r3, #2
 80039a8:	b2d2      	uxtb	r2, r2
 80039aa:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	011b      	lsls	r3, r3, #4
 80039b4:	4413      	add	r3, r2
 80039b6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	0e1a      	lsrs	r2, r3, #24
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	3303      	adds	r3, #3
 80039c2:	b2d2      	uxtb	r2, r2
 80039c4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	4413      	add	r3, r2
 80039d0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	3304      	adds	r3, #4
 80039da:	b2d2      	uxtb	r2, r2
 80039dc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	011b      	lsls	r3, r3, #4
 80039e6:	4413      	add	r3, r2
 80039e8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	0a1a      	lsrs	r2, r3, #8
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	3305      	adds	r3, #5
 80039f4:	b2d2      	uxtb	r2, r2
 80039f6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	011b      	lsls	r3, r3, #4
 8003a00:	4413      	add	r3, r2
 8003a02:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	0c1a      	lsrs	r2, r3, #16
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	3306      	adds	r3, #6
 8003a0e:	b2d2      	uxtb	r2, r2
 8003a10:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	011b      	lsls	r3, r3, #4
 8003a1a:	4413      	add	r3, r2
 8003a1c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	0e1a      	lsrs	r2, r3, #24
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	3307      	adds	r3, #7
 8003a28:	b2d2      	uxtb	r2, r2
 8003a2a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d108      	bne.n	8003a44 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68da      	ldr	r2, [r3, #12]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f042 0220 	orr.w	r2, r2, #32
 8003a40:	60da      	str	r2, [r3, #12]
 8003a42:	e007      	b.n	8003a54 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	691a      	ldr	r2, [r3, #16]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f042 0220 	orr.w	r2, r2, #32
 8003a52:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003a54:	2300      	movs	r3, #0
 8003a56:	e006      	b.n	8003a66 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
  }
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	371c      	adds	r7, #28
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr

08003a72 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003a72:	b480      	push	{r7}
 8003a74:	b085      	sub	sp, #20
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
 8003a7a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a82:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003a84:	7bfb      	ldrb	r3, [r7, #15]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d002      	beq.n	8003a90 <HAL_CAN_ActivateNotification+0x1e>
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d109      	bne.n	8003aa4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	6959      	ldr	r1, [r3, #20]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	683a      	ldr	r2, [r7, #0]
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	e006      	b.n	8003ab2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
  }
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3714      	adds	r7, #20
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr

08003abe <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b08a      	sub	sp, #40	; 0x28
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	695b      	ldr	r3, [r3, #20]
 8003ad0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	699b      	ldr	r3, [r3, #24]
 8003af8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003afa:	6a3b      	ldr	r3, [r7, #32]
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d07c      	beq.n	8003bfe <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d023      	beq.n	8003b56 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2201      	movs	r2, #1
 8003b14:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	f003 0302 	and.w	r3, r3, #2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d003      	beq.n	8003b28 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f000 f983 	bl	8003e2c <HAL_CAN_TxMailbox0CompleteCallback>
 8003b26:	e016      	b.n	8003b56 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003b28:	69bb      	ldr	r3, [r7, #24]
 8003b2a:	f003 0304 	and.w	r3, r3, #4
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d004      	beq.n	8003b3c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003b38:	627b      	str	r3, [r7, #36]	; 0x24
 8003b3a:	e00c      	b.n	8003b56 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	f003 0308 	and.w	r3, r3, #8
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d004      	beq.n	8003b50 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b48:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b4c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b4e:	e002      	b.n	8003b56 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f000 f989 	bl	8003e68 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d024      	beq.n	8003baa <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b68:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d003      	beq.n	8003b7c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f000 f963 	bl	8003e40 <HAL_CAN_TxMailbox1CompleteCallback>
 8003b7a:	e016      	b.n	8003baa <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d004      	beq.n	8003b90 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b88:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b8c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b8e:	e00c      	b.n	8003baa <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003b90:	69bb      	ldr	r3, [r7, #24]
 8003b92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d004      	beq.n	8003ba4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ba0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ba2:	e002      	b.n	8003baa <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 f969 	bl	8003e7c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d024      	beq.n	8003bfe <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003bbc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d003      	beq.n	8003bd0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f000 f943 	bl	8003e54 <HAL_CAN_TxMailbox2CompleteCallback>
 8003bce:	e016      	b.n	8003bfe <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d004      	beq.n	8003be4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003be0:	627b      	str	r3, [r7, #36]	; 0x24
 8003be2:	e00c      	b.n	8003bfe <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d004      	beq.n	8003bf8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bf4:	627b      	str	r3, [r7, #36]	; 0x24
 8003bf6:	e002      	b.n	8003bfe <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f000 f949 	bl	8003e90 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003bfe:	6a3b      	ldr	r3, [r7, #32]
 8003c00:	f003 0308 	and.w	r3, r3, #8
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00c      	beq.n	8003c22 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	f003 0310 	and.w	r3, r3, #16
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d007      	beq.n	8003c22 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c14:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c18:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2210      	movs	r2, #16
 8003c20:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003c22:	6a3b      	ldr	r3, [r7, #32]
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00b      	beq.n	8003c44 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	f003 0308 	and.w	r3, r3, #8
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d006      	beq.n	8003c44 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2208      	movs	r2, #8
 8003c3c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 f930 	bl	8003ea4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003c44:	6a3b      	ldr	r3, [r7, #32]
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d009      	beq.n	8003c62 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	f003 0303 	and.w	r3, r3, #3
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d002      	beq.n	8003c62 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f7fd f9df 	bl	8001020 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003c62:	6a3b      	ldr	r3, [r7, #32]
 8003c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00c      	beq.n	8003c86 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	f003 0310 	and.w	r3, r3, #16
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d007      	beq.n	8003c86 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c78:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c7c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2210      	movs	r2, #16
 8003c84:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003c86:	6a3b      	ldr	r3, [r7, #32]
 8003c88:	f003 0320 	and.w	r3, r3, #32
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00b      	beq.n	8003ca8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	f003 0308 	and.w	r3, r3, #8
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d006      	beq.n	8003ca8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2208      	movs	r2, #8
 8003ca0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 f912 	bl	8003ecc <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003ca8:	6a3b      	ldr	r3, [r7, #32]
 8003caa:	f003 0310 	and.w	r3, r3, #16
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d009      	beq.n	8003cc6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	691b      	ldr	r3, [r3, #16]
 8003cb8:	f003 0303 	and.w	r3, r3, #3
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d002      	beq.n	8003cc6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f000 f8f9 	bl	8003eb8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003cc6:	6a3b      	ldr	r3, [r7, #32]
 8003cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00b      	beq.n	8003ce8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	f003 0310 	and.w	r3, r3, #16
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d006      	beq.n	8003ce8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2210      	movs	r2, #16
 8003ce0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 f8fc 	bl	8003ee0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003ce8:	6a3b      	ldr	r3, [r7, #32]
 8003cea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00b      	beq.n	8003d0a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	f003 0308 	and.w	r3, r3, #8
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d006      	beq.n	8003d0a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2208      	movs	r2, #8
 8003d02:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f000 f8f5 	bl	8003ef4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003d0a:	6a3b      	ldr	r3, [r7, #32]
 8003d0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d07b      	beq.n	8003e0c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f003 0304 	and.w	r3, r3, #4
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d072      	beq.n	8003e04 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003d1e:	6a3b      	ldr	r3, [r7, #32]
 8003d20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d008      	beq.n	8003d3a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d003      	beq.n	8003d3a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d34:	f043 0301 	orr.w	r3, r3, #1
 8003d38:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003d3a:	6a3b      	ldr	r3, [r7, #32]
 8003d3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d008      	beq.n	8003d56 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d50:	f043 0302 	orr.w	r3, r3, #2
 8003d54:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d56:	6a3b      	ldr	r3, [r7, #32]
 8003d58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d008      	beq.n	8003d72 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6c:	f043 0304 	orr.w	r3, r3, #4
 8003d70:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d72:	6a3b      	ldr	r3, [r7, #32]
 8003d74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d043      	beq.n	8003e04 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d03e      	beq.n	8003e04 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003d8c:	2b60      	cmp	r3, #96	; 0x60
 8003d8e:	d02b      	beq.n	8003de8 <HAL_CAN_IRQHandler+0x32a>
 8003d90:	2b60      	cmp	r3, #96	; 0x60
 8003d92:	d82e      	bhi.n	8003df2 <HAL_CAN_IRQHandler+0x334>
 8003d94:	2b50      	cmp	r3, #80	; 0x50
 8003d96:	d022      	beq.n	8003dde <HAL_CAN_IRQHandler+0x320>
 8003d98:	2b50      	cmp	r3, #80	; 0x50
 8003d9a:	d82a      	bhi.n	8003df2 <HAL_CAN_IRQHandler+0x334>
 8003d9c:	2b40      	cmp	r3, #64	; 0x40
 8003d9e:	d019      	beq.n	8003dd4 <HAL_CAN_IRQHandler+0x316>
 8003da0:	2b40      	cmp	r3, #64	; 0x40
 8003da2:	d826      	bhi.n	8003df2 <HAL_CAN_IRQHandler+0x334>
 8003da4:	2b30      	cmp	r3, #48	; 0x30
 8003da6:	d010      	beq.n	8003dca <HAL_CAN_IRQHandler+0x30c>
 8003da8:	2b30      	cmp	r3, #48	; 0x30
 8003daa:	d822      	bhi.n	8003df2 <HAL_CAN_IRQHandler+0x334>
 8003dac:	2b10      	cmp	r3, #16
 8003dae:	d002      	beq.n	8003db6 <HAL_CAN_IRQHandler+0x2f8>
 8003db0:	2b20      	cmp	r3, #32
 8003db2:	d005      	beq.n	8003dc0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003db4:	e01d      	b.n	8003df2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db8:	f043 0308 	orr.w	r3, r3, #8
 8003dbc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003dbe:	e019      	b.n	8003df4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	f043 0310 	orr.w	r3, r3, #16
 8003dc6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003dc8:	e014      	b.n	8003df4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dcc:	f043 0320 	orr.w	r3, r3, #32
 8003dd0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003dd2:	e00f      	b.n	8003df4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dda:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003ddc:	e00a      	b.n	8003df4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003de4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003de6:	e005      	b.n	8003df4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dee:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003df0:	e000      	b.n	8003df4 <HAL_CAN_IRQHandler+0x336>
            break;
 8003df2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	699a      	ldr	r2, [r3, #24]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003e02:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2204      	movs	r2, #4
 8003e0a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d008      	beq.n	8003e24 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e18:	431a      	orrs	r2, r3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f7fd f94a 	bl	80010b8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003e24:	bf00      	nop
 8003e26:	3728      	adds	r7, #40	; 0x28
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr

08003e40 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003e48:	bf00      	nop
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003e5c:	bf00      	nop
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr

08003e68 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003e70:	bf00      	nop
 8003e72:	370c      	adds	r7, #12
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr

08003e7c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr

08003e90 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003e98:	bf00      	nop
 8003e9a:	370c      	adds	r7, #12
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr

08003ea4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003ec0:	bf00      	nop
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003ed4:	bf00      	nop
 8003ed6:	370c      	adds	r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr

08003ee0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003ee8:	bf00      	nop
 8003eea:	370c      	adds	r7, #12
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b085      	sub	sp, #20
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f003 0307 	and.w	r3, r3, #7
 8003f16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f18:	4b0c      	ldr	r3, [pc, #48]	; (8003f4c <__NVIC_SetPriorityGrouping+0x44>)
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f1e:	68ba      	ldr	r2, [r7, #8]
 8003f20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f24:	4013      	ands	r3, r2
 8003f26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f3a:	4a04      	ldr	r2, [pc, #16]	; (8003f4c <__NVIC_SetPriorityGrouping+0x44>)
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	60d3      	str	r3, [r2, #12]
}
 8003f40:	bf00      	nop
 8003f42:	3714      	adds	r7, #20
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr
 8003f4c:	e000ed00 	.word	0xe000ed00

08003f50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f50:	b480      	push	{r7}
 8003f52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f54:	4b04      	ldr	r3, [pc, #16]	; (8003f68 <__NVIC_GetPriorityGrouping+0x18>)
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	0a1b      	lsrs	r3, r3, #8
 8003f5a:	f003 0307 	and.w	r3, r3, #7
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr
 8003f68:	e000ed00 	.word	0xe000ed00

08003f6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	4603      	mov	r3, r0
 8003f74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	db0b      	blt.n	8003f96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f7e:	79fb      	ldrb	r3, [r7, #7]
 8003f80:	f003 021f 	and.w	r2, r3, #31
 8003f84:	4907      	ldr	r1, [pc, #28]	; (8003fa4 <__NVIC_EnableIRQ+0x38>)
 8003f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8a:	095b      	lsrs	r3, r3, #5
 8003f8c:	2001      	movs	r0, #1
 8003f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8003f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f96:	bf00      	nop
 8003f98:	370c      	adds	r7, #12
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	e000e100 	.word	0xe000e100

08003fa8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	4603      	mov	r3, r0
 8003fb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	db12      	blt.n	8003fe0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fba:	79fb      	ldrb	r3, [r7, #7]
 8003fbc:	f003 021f 	and.w	r2, r3, #31
 8003fc0:	490a      	ldr	r1, [pc, #40]	; (8003fec <__NVIC_DisableIRQ+0x44>)
 8003fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc6:	095b      	lsrs	r3, r3, #5
 8003fc8:	2001      	movs	r0, #1
 8003fca:	fa00 f202 	lsl.w	r2, r0, r2
 8003fce:	3320      	adds	r3, #32
 8003fd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003fd4:	f3bf 8f4f 	dsb	sy
}
 8003fd8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003fda:	f3bf 8f6f 	isb	sy
}
 8003fde:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr
 8003fec:	e000e100 	.word	0xe000e100

08003ff0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	6039      	str	r1, [r7, #0]
 8003ffa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004000:	2b00      	cmp	r3, #0
 8004002:	db0a      	blt.n	800401a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	b2da      	uxtb	r2, r3
 8004008:	490c      	ldr	r1, [pc, #48]	; (800403c <__NVIC_SetPriority+0x4c>)
 800400a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800400e:	0112      	lsls	r2, r2, #4
 8004010:	b2d2      	uxtb	r2, r2
 8004012:	440b      	add	r3, r1
 8004014:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004018:	e00a      	b.n	8004030 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	b2da      	uxtb	r2, r3
 800401e:	4908      	ldr	r1, [pc, #32]	; (8004040 <__NVIC_SetPriority+0x50>)
 8004020:	79fb      	ldrb	r3, [r7, #7]
 8004022:	f003 030f 	and.w	r3, r3, #15
 8004026:	3b04      	subs	r3, #4
 8004028:	0112      	lsls	r2, r2, #4
 800402a:	b2d2      	uxtb	r2, r2
 800402c:	440b      	add	r3, r1
 800402e:	761a      	strb	r2, [r3, #24]
}
 8004030:	bf00      	nop
 8004032:	370c      	adds	r7, #12
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr
 800403c:	e000e100 	.word	0xe000e100
 8004040:	e000ed00 	.word	0xe000ed00

08004044 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004044:	b480      	push	{r7}
 8004046:	b089      	sub	sp, #36	; 0x24
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f003 0307 	and.w	r3, r3, #7
 8004056:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	f1c3 0307 	rsb	r3, r3, #7
 800405e:	2b04      	cmp	r3, #4
 8004060:	bf28      	it	cs
 8004062:	2304      	movcs	r3, #4
 8004064:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	3304      	adds	r3, #4
 800406a:	2b06      	cmp	r3, #6
 800406c:	d902      	bls.n	8004074 <NVIC_EncodePriority+0x30>
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	3b03      	subs	r3, #3
 8004072:	e000      	b.n	8004076 <NVIC_EncodePriority+0x32>
 8004074:	2300      	movs	r3, #0
 8004076:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004078:	f04f 32ff 	mov.w	r2, #4294967295
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	fa02 f303 	lsl.w	r3, r2, r3
 8004082:	43da      	mvns	r2, r3
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	401a      	ands	r2, r3
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800408c:	f04f 31ff 	mov.w	r1, #4294967295
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	fa01 f303 	lsl.w	r3, r1, r3
 8004096:	43d9      	mvns	r1, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800409c:	4313      	orrs	r3, r2
         );
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3724      	adds	r7, #36	; 0x24
 80040a2:	46bd      	mov	sp, r7
 80040a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a8:	4770      	bx	lr
	...

080040ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	3b01      	subs	r3, #1
 80040b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040bc:	d301      	bcc.n	80040c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040be:	2301      	movs	r3, #1
 80040c0:	e00f      	b.n	80040e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040c2:	4a0a      	ldr	r2, [pc, #40]	; (80040ec <SysTick_Config+0x40>)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	3b01      	subs	r3, #1
 80040c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040ca:	210f      	movs	r1, #15
 80040cc:	f04f 30ff 	mov.w	r0, #4294967295
 80040d0:	f7ff ff8e 	bl	8003ff0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040d4:	4b05      	ldr	r3, [pc, #20]	; (80040ec <SysTick_Config+0x40>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040da:	4b04      	ldr	r3, [pc, #16]	; (80040ec <SysTick_Config+0x40>)
 80040dc:	2207      	movs	r2, #7
 80040de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3708      	adds	r7, #8
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	e000e010 	.word	0xe000e010

080040f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f7ff ff05 	bl	8003f08 <__NVIC_SetPriorityGrouping>
}
 80040fe:	bf00      	nop
 8004100:	3708      	adds	r7, #8
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}

08004106 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004106:	b580      	push	{r7, lr}
 8004108:	b086      	sub	sp, #24
 800410a:	af00      	add	r7, sp, #0
 800410c:	4603      	mov	r3, r0
 800410e:	60b9      	str	r1, [r7, #8]
 8004110:	607a      	str	r2, [r7, #4]
 8004112:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004114:	2300      	movs	r3, #0
 8004116:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004118:	f7ff ff1a 	bl	8003f50 <__NVIC_GetPriorityGrouping>
 800411c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	68b9      	ldr	r1, [r7, #8]
 8004122:	6978      	ldr	r0, [r7, #20]
 8004124:	f7ff ff8e 	bl	8004044 <NVIC_EncodePriority>
 8004128:	4602      	mov	r2, r0
 800412a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800412e:	4611      	mov	r1, r2
 8004130:	4618      	mov	r0, r3
 8004132:	f7ff ff5d 	bl	8003ff0 <__NVIC_SetPriority>
}
 8004136:	bf00      	nop
 8004138:	3718      	adds	r7, #24
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b082      	sub	sp, #8
 8004142:	af00      	add	r7, sp, #0
 8004144:	4603      	mov	r3, r0
 8004146:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800414c:	4618      	mov	r0, r3
 800414e:	f7ff ff0d 	bl	8003f6c <__NVIC_EnableIRQ>
}
 8004152:	bf00      	nop
 8004154:	3708      	adds	r7, #8
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800415a:	b580      	push	{r7, lr}
 800415c:	b082      	sub	sp, #8
 800415e:	af00      	add	r7, sp, #0
 8004160:	4603      	mov	r3, r0
 8004162:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004168:	4618      	mov	r0, r3
 800416a:	f7ff ff1d 	bl	8003fa8 <__NVIC_DisableIRQ>
}
 800416e:	bf00      	nop
 8004170:	3708      	adds	r7, #8
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}

08004176 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b082      	sub	sp, #8
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f7ff ff94 	bl	80040ac <SysTick_Config>
 8004184:	4603      	mov	r3, r0
}
 8004186:	4618      	mov	r0, r3
 8004188:	3708      	adds	r7, #8
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
	...

08004190 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004190:	b480      	push	{r7}
 8004192:	b085      	sub	sp, #20
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e098      	b.n	80042d4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	461a      	mov	r2, r3
 80041a8:	4b4d      	ldr	r3, [pc, #308]	; (80042e0 <HAL_DMA_Init+0x150>)
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d80f      	bhi.n	80041ce <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	461a      	mov	r2, r3
 80041b4:	4b4b      	ldr	r3, [pc, #300]	; (80042e4 <HAL_DMA_Init+0x154>)
 80041b6:	4413      	add	r3, r2
 80041b8:	4a4b      	ldr	r2, [pc, #300]	; (80042e8 <HAL_DMA_Init+0x158>)
 80041ba:	fba2 2303 	umull	r2, r3, r2, r3
 80041be:	091b      	lsrs	r3, r3, #4
 80041c0:	009a      	lsls	r2, r3, #2
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a48      	ldr	r2, [pc, #288]	; (80042ec <HAL_DMA_Init+0x15c>)
 80041ca:	641a      	str	r2, [r3, #64]	; 0x40
 80041cc:	e00e      	b.n	80041ec <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	461a      	mov	r2, r3
 80041d4:	4b46      	ldr	r3, [pc, #280]	; (80042f0 <HAL_DMA_Init+0x160>)
 80041d6:	4413      	add	r3, r2
 80041d8:	4a43      	ldr	r2, [pc, #268]	; (80042e8 <HAL_DMA_Init+0x158>)
 80041da:	fba2 2303 	umull	r2, r3, r2, r3
 80041de:	091b      	lsrs	r3, r3, #4
 80041e0:	009a      	lsls	r2, r3, #2
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a42      	ldr	r2, [pc, #264]	; (80042f4 <HAL_DMA_Init+0x164>)
 80041ea:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2202      	movs	r2, #2
 80041f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004206:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004210:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	691b      	ldr	r3, [r3, #16]
 8004216:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800421c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004228:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004230:	68fa      	ldr	r2, [r7, #12]
 8004232:	4313      	orrs	r3, r2
 8004234:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004246:	d039      	beq.n	80042bc <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424c:	4a27      	ldr	r2, [pc, #156]	; (80042ec <HAL_DMA_Init+0x15c>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d11a      	bne.n	8004288 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004252:	4b29      	ldr	r3, [pc, #164]	; (80042f8 <HAL_DMA_Init+0x168>)
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800425a:	f003 031c 	and.w	r3, r3, #28
 800425e:	210f      	movs	r1, #15
 8004260:	fa01 f303 	lsl.w	r3, r1, r3
 8004264:	43db      	mvns	r3, r3
 8004266:	4924      	ldr	r1, [pc, #144]	; (80042f8 <HAL_DMA_Init+0x168>)
 8004268:	4013      	ands	r3, r2
 800426a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800426c:	4b22      	ldr	r3, [pc, #136]	; (80042f8 <HAL_DMA_Init+0x168>)
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6859      	ldr	r1, [r3, #4]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004278:	f003 031c 	and.w	r3, r3, #28
 800427c:	fa01 f303 	lsl.w	r3, r1, r3
 8004280:	491d      	ldr	r1, [pc, #116]	; (80042f8 <HAL_DMA_Init+0x168>)
 8004282:	4313      	orrs	r3, r2
 8004284:	600b      	str	r3, [r1, #0]
 8004286:	e019      	b.n	80042bc <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004288:	4b1c      	ldr	r3, [pc, #112]	; (80042fc <HAL_DMA_Init+0x16c>)
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004290:	f003 031c 	and.w	r3, r3, #28
 8004294:	210f      	movs	r1, #15
 8004296:	fa01 f303 	lsl.w	r3, r1, r3
 800429a:	43db      	mvns	r3, r3
 800429c:	4917      	ldr	r1, [pc, #92]	; (80042fc <HAL_DMA_Init+0x16c>)
 800429e:	4013      	ands	r3, r2
 80042a0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80042a2:	4b16      	ldr	r3, [pc, #88]	; (80042fc <HAL_DMA_Init+0x16c>)
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6859      	ldr	r1, [r3, #4]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ae:	f003 031c 	and.w	r3, r3, #28
 80042b2:	fa01 f303 	lsl.w	r3, r1, r3
 80042b6:	4911      	ldr	r1, [pc, #68]	; (80042fc <HAL_DMA_Init+0x16c>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2201      	movs	r2, #1
 80042c6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3714      	adds	r7, #20
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr
 80042e0:	40020407 	.word	0x40020407
 80042e4:	bffdfff8 	.word	0xbffdfff8
 80042e8:	cccccccd 	.word	0xcccccccd
 80042ec:	40020000 	.word	0x40020000
 80042f0:	bffdfbf8 	.word	0xbffdfbf8
 80042f4:	40020400 	.word	0x40020400
 80042f8:	400200a8 	.word	0x400200a8
 80042fc:	400204a8 	.word	0x400204a8

08004300 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e072      	b.n	80043f8 <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f022 0201 	bic.w	r2, r2, #1
 8004320:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	461a      	mov	r2, r3
 8004328:	4b36      	ldr	r3, [pc, #216]	; (8004404 <HAL_DMA_DeInit+0x104>)
 800432a:	429a      	cmp	r2, r3
 800432c:	d80f      	bhi.n	800434e <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	461a      	mov	r2, r3
 8004334:	4b34      	ldr	r3, [pc, #208]	; (8004408 <HAL_DMA_DeInit+0x108>)
 8004336:	4413      	add	r3, r2
 8004338:	4a34      	ldr	r2, [pc, #208]	; (800440c <HAL_DMA_DeInit+0x10c>)
 800433a:	fba2 2303 	umull	r2, r3, r2, r3
 800433e:	091b      	lsrs	r3, r3, #4
 8004340:	009a      	lsls	r2, r3, #2
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a31      	ldr	r2, [pc, #196]	; (8004410 <HAL_DMA_DeInit+0x110>)
 800434a:	641a      	str	r2, [r3, #64]	; 0x40
 800434c:	e00e      	b.n	800436c <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	461a      	mov	r2, r3
 8004354:	4b2f      	ldr	r3, [pc, #188]	; (8004414 <HAL_DMA_DeInit+0x114>)
 8004356:	4413      	add	r3, r2
 8004358:	4a2c      	ldr	r2, [pc, #176]	; (800440c <HAL_DMA_DeInit+0x10c>)
 800435a:	fba2 2303 	umull	r2, r3, r2, r3
 800435e:	091b      	lsrs	r3, r3, #4
 8004360:	009a      	lsls	r2, r3, #2
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a2b      	ldr	r2, [pc, #172]	; (8004418 <HAL_DMA_DeInit+0x118>)
 800436a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2200      	movs	r2, #0
 8004372:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004378:	f003 021c 	and.w	r2, r3, #28
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004380:	2101      	movs	r1, #1
 8004382:	fa01 f202 	lsl.w	r2, r1, r2
 8004386:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438c:	4a20      	ldr	r2, [pc, #128]	; (8004410 <HAL_DMA_DeInit+0x110>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d10d      	bne.n	80043ae <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004392:	4b22      	ldr	r3, [pc, #136]	; (800441c <HAL_DMA_DeInit+0x11c>)
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800439a:	f003 031c 	and.w	r3, r3, #28
 800439e:	210f      	movs	r1, #15
 80043a0:	fa01 f303 	lsl.w	r3, r1, r3
 80043a4:	43db      	mvns	r3, r3
 80043a6:	491d      	ldr	r1, [pc, #116]	; (800441c <HAL_DMA_DeInit+0x11c>)
 80043a8:	4013      	ands	r3, r2
 80043aa:	600b      	str	r3, [r1, #0]
 80043ac:	e00c      	b.n	80043c8 <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80043ae:	4b1c      	ldr	r3, [pc, #112]	; (8004420 <HAL_DMA_DeInit+0x120>)
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b6:	f003 031c 	and.w	r3, r3, #28
 80043ba:	210f      	movs	r1, #15
 80043bc:	fa01 f303 	lsl.w	r3, r1, r3
 80043c0:	43db      	mvns	r3, r3
 80043c2:	4917      	ldr	r1, [pc, #92]	; (8004420 <HAL_DMA_DeInit+0x120>)
 80043c4:	4013      	ands	r3, r2
 80043c6:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80043f6:	2300      	movs	r3, #0
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr
 8004404:	40020407 	.word	0x40020407
 8004408:	bffdfff8 	.word	0xbffdfff8
 800440c:	cccccccd 	.word	0xcccccccd
 8004410:	40020000 	.word	0x40020000
 8004414:	bffdfbf8 	.word	0xbffdfbf8
 8004418:	40020400 	.word	0x40020400
 800441c:	400200a8 	.word	0x400200a8
 8004420:	400204a8 	.word	0x400204a8

08004424 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b086      	sub	sp, #24
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
 8004430:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004432:	2300      	movs	r3, #0
 8004434:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800443c:	2b01      	cmp	r3, #1
 800443e:	d101      	bne.n	8004444 <HAL_DMA_Start_IT+0x20>
 8004440:	2302      	movs	r3, #2
 8004442:	e04b      	b.n	80044dc <HAL_DMA_Start_IT+0xb8>
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b01      	cmp	r3, #1
 8004456:	d13a      	bne.n	80044ce <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2202      	movs	r2, #2
 800445c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2200      	movs	r2, #0
 8004464:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f022 0201 	bic.w	r2, r2, #1
 8004474:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	68b9      	ldr	r1, [r7, #8]
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f000 f95f 	bl	8004740 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004486:	2b00      	cmp	r3, #0
 8004488:	d008      	beq.n	800449c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f042 020e 	orr.w	r2, r2, #14
 8004498:	601a      	str	r2, [r3, #0]
 800449a:	e00f      	b.n	80044bc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f022 0204 	bic.w	r2, r2, #4
 80044aa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f042 020a 	orr.w	r2, r2, #10
 80044ba:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f042 0201 	orr.w	r2, r2, #1
 80044ca:	601a      	str	r2, [r3, #0]
 80044cc:	e005      	b.n	80044da <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80044d6:	2302      	movs	r3, #2
 80044d8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80044da:	7dfb      	ldrb	r3, [r7, #23]
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3718      	adds	r7, #24
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b085      	sub	sp, #20
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044ec:	2300      	movs	r3, #0
 80044ee:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d008      	beq.n	800450e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2204      	movs	r2, #4
 8004500:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e022      	b.n	8004554 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f022 020e 	bic.w	r2, r2, #14
 800451c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 0201 	bic.w	r2, r2, #1
 800452c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004532:	f003 021c 	and.w	r2, r3, #28
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453a:	2101      	movs	r1, #1
 800453c:	fa01 f202 	lsl.w	r2, r1, r2
 8004540:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2201      	movs	r2, #1
 8004546:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8004552:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004554:	4618      	mov	r0, r3
 8004556:	3714      	adds	r7, #20
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004568:	2300      	movs	r3, #0
 800456a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004572:	b2db      	uxtb	r3, r3
 8004574:	2b02      	cmp	r3, #2
 8004576:	d005      	beq.n	8004584 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2204      	movs	r2, #4
 800457c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	73fb      	strb	r3, [r7, #15]
 8004582:	e029      	b.n	80045d8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f022 020e 	bic.w	r2, r2, #14
 8004592:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f022 0201 	bic.w	r2, r2, #1
 80045a2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045a8:	f003 021c 	and.w	r2, r3, #28
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b0:	2101      	movs	r1, #1
 80045b2:	fa01 f202 	lsl.w	r2, r1, r2
 80045b6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d003      	beq.n	80045d8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	4798      	blx	r3
    }
  }
  return status;
 80045d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}

080045e2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045e2:	b580      	push	{r7, lr}
 80045e4:	b084      	sub	sp, #16
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045fe:	f003 031c 	and.w	r3, r3, #28
 8004602:	2204      	movs	r2, #4
 8004604:	409a      	lsls	r2, r3
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	4013      	ands	r3, r2
 800460a:	2b00      	cmp	r3, #0
 800460c:	d026      	beq.n	800465c <HAL_DMA_IRQHandler+0x7a>
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	f003 0304 	and.w	r3, r3, #4
 8004614:	2b00      	cmp	r3, #0
 8004616:	d021      	beq.n	800465c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 0320 	and.w	r3, r3, #32
 8004622:	2b00      	cmp	r3, #0
 8004624:	d107      	bne.n	8004636 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f022 0204 	bic.w	r2, r2, #4
 8004634:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800463a:	f003 021c 	and.w	r2, r3, #28
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004642:	2104      	movs	r1, #4
 8004644:	fa01 f202 	lsl.w	r2, r1, r2
 8004648:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464e:	2b00      	cmp	r3, #0
 8004650:	d071      	beq.n	8004736 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800465a:	e06c      	b.n	8004736 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004660:	f003 031c 	and.w	r3, r3, #28
 8004664:	2202      	movs	r2, #2
 8004666:	409a      	lsls	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	4013      	ands	r3, r2
 800466c:	2b00      	cmp	r3, #0
 800466e:	d02e      	beq.n	80046ce <HAL_DMA_IRQHandler+0xec>
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	f003 0302 	and.w	r3, r3, #2
 8004676:	2b00      	cmp	r3, #0
 8004678:	d029      	beq.n	80046ce <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0320 	and.w	r3, r3, #32
 8004684:	2b00      	cmp	r3, #0
 8004686:	d10b      	bne.n	80046a0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f022 020a 	bic.w	r2, r2, #10
 8004696:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a4:	f003 021c 	and.w	r2, r3, #28
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ac:	2102      	movs	r1, #2
 80046ae:	fa01 f202 	lsl.w	r2, r1, r2
 80046b2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d038      	beq.n	8004736 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80046cc:	e033      	b.n	8004736 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046d2:	f003 031c 	and.w	r3, r3, #28
 80046d6:	2208      	movs	r2, #8
 80046d8:	409a      	lsls	r2, r3
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	4013      	ands	r3, r2
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d02a      	beq.n	8004738 <HAL_DMA_IRQHandler+0x156>
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	f003 0308 	and.w	r3, r3, #8
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d025      	beq.n	8004738 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f022 020e 	bic.w	r2, r2, #14
 80046fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004700:	f003 021c 	and.w	r2, r3, #28
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004708:	2101      	movs	r1, #1
 800470a:	fa01 f202 	lsl.w	r2, r1, r2
 800470e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2201      	movs	r2, #1
 800471a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800472a:	2b00      	cmp	r3, #0
 800472c:	d004      	beq.n	8004738 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004736:	bf00      	nop
 8004738:	bf00      	nop
}
 800473a:	3710      	adds	r7, #16
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004740:	b480      	push	{r7}
 8004742:	b085      	sub	sp, #20
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
 800474c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004752:	f003 021c 	and.w	r2, r3, #28
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475a:	2101      	movs	r1, #1
 800475c:	fa01 f202 	lsl.w	r2, r1, r2
 8004760:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	683a      	ldr	r2, [r7, #0]
 8004768:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	2b10      	cmp	r3, #16
 8004770:	d108      	bne.n	8004784 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	68ba      	ldr	r2, [r7, #8]
 8004780:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004782:	e007      	b.n	8004794 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68ba      	ldr	r2, [r7, #8]
 800478a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	60da      	str	r2, [r3, #12]
}
 8004794:	bf00      	nop
 8004796:	3714      	adds	r7, #20
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b087      	sub	sp, #28
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80047aa:	2300      	movs	r3, #0
 80047ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80047ae:	e154      	b.n	8004a5a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	2101      	movs	r1, #1
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	fa01 f303 	lsl.w	r3, r1, r3
 80047bc:	4013      	ands	r3, r2
 80047be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f000 8146 	beq.w	8004a54 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f003 0303 	and.w	r3, r3, #3
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d005      	beq.n	80047e0 <HAL_GPIO_Init+0x40>
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	f003 0303 	and.w	r3, r3, #3
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d130      	bne.n	8004842 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	005b      	lsls	r3, r3, #1
 80047ea:	2203      	movs	r2, #3
 80047ec:	fa02 f303 	lsl.w	r3, r2, r3
 80047f0:	43db      	mvns	r3, r3
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	4013      	ands	r3, r2
 80047f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	68da      	ldr	r2, [r3, #12]
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	005b      	lsls	r3, r3, #1
 8004800:	fa02 f303 	lsl.w	r3, r2, r3
 8004804:	693a      	ldr	r2, [r7, #16]
 8004806:	4313      	orrs	r3, r2
 8004808:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004816:	2201      	movs	r2, #1
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	fa02 f303 	lsl.w	r3, r2, r3
 800481e:	43db      	mvns	r3, r3
 8004820:	693a      	ldr	r2, [r7, #16]
 8004822:	4013      	ands	r3, r2
 8004824:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	091b      	lsrs	r3, r3, #4
 800482c:	f003 0201 	and.w	r2, r3, #1
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	fa02 f303 	lsl.w	r3, r2, r3
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	4313      	orrs	r3, r2
 800483a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	693a      	ldr	r2, [r7, #16]
 8004840:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f003 0303 	and.w	r3, r3, #3
 800484a:	2b03      	cmp	r3, #3
 800484c:	d017      	beq.n	800487e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	005b      	lsls	r3, r3, #1
 8004858:	2203      	movs	r2, #3
 800485a:	fa02 f303 	lsl.w	r3, r2, r3
 800485e:	43db      	mvns	r3, r3
 8004860:	693a      	ldr	r2, [r7, #16]
 8004862:	4013      	ands	r3, r2
 8004864:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	689a      	ldr	r2, [r3, #8]
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	005b      	lsls	r3, r3, #1
 800486e:	fa02 f303 	lsl.w	r3, r2, r3
 8004872:	693a      	ldr	r2, [r7, #16]
 8004874:	4313      	orrs	r3, r2
 8004876:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	693a      	ldr	r2, [r7, #16]
 800487c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f003 0303 	and.w	r3, r3, #3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d123      	bne.n	80048d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	08da      	lsrs	r2, r3, #3
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	3208      	adds	r2, #8
 8004892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004896:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	f003 0307 	and.w	r3, r3, #7
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	220f      	movs	r2, #15
 80048a2:	fa02 f303 	lsl.w	r3, r2, r3
 80048a6:	43db      	mvns	r3, r3
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	4013      	ands	r3, r2
 80048ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	691a      	ldr	r2, [r3, #16]
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	f003 0307 	and.w	r3, r3, #7
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	fa02 f303 	lsl.w	r3, r2, r3
 80048be:	693a      	ldr	r2, [r7, #16]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	08da      	lsrs	r2, r3, #3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	3208      	adds	r2, #8
 80048cc:	6939      	ldr	r1, [r7, #16]
 80048ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	005b      	lsls	r3, r3, #1
 80048dc:	2203      	movs	r2, #3
 80048de:	fa02 f303 	lsl.w	r3, r2, r3
 80048e2:	43db      	mvns	r3, r3
 80048e4:	693a      	ldr	r2, [r7, #16]
 80048e6:	4013      	ands	r3, r2
 80048e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	f003 0203 	and.w	r2, r3, #3
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	005b      	lsls	r3, r3, #1
 80048f6:	fa02 f303 	lsl.w	r3, r2, r3
 80048fa:	693a      	ldr	r2, [r7, #16]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800490e:	2b00      	cmp	r3, #0
 8004910:	f000 80a0 	beq.w	8004a54 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004914:	4b58      	ldr	r3, [pc, #352]	; (8004a78 <HAL_GPIO_Init+0x2d8>)
 8004916:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004918:	4a57      	ldr	r2, [pc, #348]	; (8004a78 <HAL_GPIO_Init+0x2d8>)
 800491a:	f043 0301 	orr.w	r3, r3, #1
 800491e:	6613      	str	r3, [r2, #96]	; 0x60
 8004920:	4b55      	ldr	r3, [pc, #340]	; (8004a78 <HAL_GPIO_Init+0x2d8>)
 8004922:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004924:	f003 0301 	and.w	r3, r3, #1
 8004928:	60bb      	str	r3, [r7, #8]
 800492a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800492c:	4a53      	ldr	r2, [pc, #332]	; (8004a7c <HAL_GPIO_Init+0x2dc>)
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	089b      	lsrs	r3, r3, #2
 8004932:	3302      	adds	r3, #2
 8004934:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004938:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	f003 0303 	and.w	r3, r3, #3
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	220f      	movs	r2, #15
 8004944:	fa02 f303 	lsl.w	r3, r2, r3
 8004948:	43db      	mvns	r3, r3
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	4013      	ands	r3, r2
 800494e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004956:	d019      	beq.n	800498c <HAL_GPIO_Init+0x1ec>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	4a49      	ldr	r2, [pc, #292]	; (8004a80 <HAL_GPIO_Init+0x2e0>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d013      	beq.n	8004988 <HAL_GPIO_Init+0x1e8>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	4a48      	ldr	r2, [pc, #288]	; (8004a84 <HAL_GPIO_Init+0x2e4>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d00d      	beq.n	8004984 <HAL_GPIO_Init+0x1e4>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	4a47      	ldr	r2, [pc, #284]	; (8004a88 <HAL_GPIO_Init+0x2e8>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d007      	beq.n	8004980 <HAL_GPIO_Init+0x1e0>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a46      	ldr	r2, [pc, #280]	; (8004a8c <HAL_GPIO_Init+0x2ec>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d101      	bne.n	800497c <HAL_GPIO_Init+0x1dc>
 8004978:	2304      	movs	r3, #4
 800497a:	e008      	b.n	800498e <HAL_GPIO_Init+0x1ee>
 800497c:	2307      	movs	r3, #7
 800497e:	e006      	b.n	800498e <HAL_GPIO_Init+0x1ee>
 8004980:	2303      	movs	r3, #3
 8004982:	e004      	b.n	800498e <HAL_GPIO_Init+0x1ee>
 8004984:	2302      	movs	r3, #2
 8004986:	e002      	b.n	800498e <HAL_GPIO_Init+0x1ee>
 8004988:	2301      	movs	r3, #1
 800498a:	e000      	b.n	800498e <HAL_GPIO_Init+0x1ee>
 800498c:	2300      	movs	r3, #0
 800498e:	697a      	ldr	r2, [r7, #20]
 8004990:	f002 0203 	and.w	r2, r2, #3
 8004994:	0092      	lsls	r2, r2, #2
 8004996:	4093      	lsls	r3, r2
 8004998:	693a      	ldr	r2, [r7, #16]
 800499a:	4313      	orrs	r3, r2
 800499c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800499e:	4937      	ldr	r1, [pc, #220]	; (8004a7c <HAL_GPIO_Init+0x2dc>)
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	089b      	lsrs	r3, r3, #2
 80049a4:	3302      	adds	r3, #2
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80049ac:	4b38      	ldr	r3, [pc, #224]	; (8004a90 <HAL_GPIO_Init+0x2f0>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	43db      	mvns	r3, r3
 80049b6:	693a      	ldr	r2, [r7, #16]
 80049b8:	4013      	ands	r3, r2
 80049ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d003      	beq.n	80049d0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80049d0:	4a2f      	ldr	r2, [pc, #188]	; (8004a90 <HAL_GPIO_Init+0x2f0>)
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80049d6:	4b2e      	ldr	r3, [pc, #184]	; (8004a90 <HAL_GPIO_Init+0x2f0>)
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	43db      	mvns	r3, r3
 80049e0:	693a      	ldr	r2, [r7, #16]
 80049e2:	4013      	ands	r3, r2
 80049e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d003      	beq.n	80049fa <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80049f2:	693a      	ldr	r2, [r7, #16]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80049fa:	4a25      	ldr	r2, [pc, #148]	; (8004a90 <HAL_GPIO_Init+0x2f0>)
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004a00:	4b23      	ldr	r3, [pc, #140]	; (8004a90 <HAL_GPIO_Init+0x2f0>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	43db      	mvns	r3, r3
 8004a0a:	693a      	ldr	r2, [r7, #16]
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d003      	beq.n	8004a24 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004a1c:	693a      	ldr	r2, [r7, #16]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004a24:	4a1a      	ldr	r2, [pc, #104]	; (8004a90 <HAL_GPIO_Init+0x2f0>)
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004a2a:	4b19      	ldr	r3, [pc, #100]	; (8004a90 <HAL_GPIO_Init+0x2f0>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	43db      	mvns	r3, r3
 8004a34:	693a      	ldr	r2, [r7, #16]
 8004a36:	4013      	ands	r3, r2
 8004a38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d003      	beq.n	8004a4e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004a4e:	4a10      	ldr	r2, [pc, #64]	; (8004a90 <HAL_GPIO_Init+0x2f0>)
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	3301      	adds	r3, #1
 8004a58:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	fa22 f303 	lsr.w	r3, r2, r3
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	f47f aea3 	bne.w	80047b0 <HAL_GPIO_Init+0x10>
  }
}
 8004a6a:	bf00      	nop
 8004a6c:	bf00      	nop
 8004a6e:	371c      	adds	r7, #28
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr
 8004a78:	40021000 	.word	0x40021000
 8004a7c:	40010000 	.word	0x40010000
 8004a80:	48000400 	.word	0x48000400
 8004a84:	48000800 	.word	0x48000800
 8004a88:	48000c00 	.word	0x48000c00
 8004a8c:	48001000 	.word	0x48001000
 8004a90:	40010400 	.word	0x40010400

08004a94 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b087      	sub	sp, #28
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004aa2:	e0b7      	b.n	8004c14 <HAL_GPIO_DeInit+0x180>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aac:	683a      	ldr	r2, [r7, #0]
 8004aae:	4013      	ands	r3, r2
 8004ab0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	f000 80aa 	beq.w	8004c0e <HAL_GPIO_DeInit+0x17a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004aba:	4a5d      	ldr	r2, [pc, #372]	; (8004c30 <HAL_GPIO_DeInit+0x19c>)
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	089b      	lsrs	r3, r3, #2
 8004ac0:	3302      	adds	r3, #2
 8004ac2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ac6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	f003 0303 	and.w	r3, r3, #3
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	220f      	movs	r2, #15
 8004ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	4013      	ands	r3, r2
 8004ada:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004ae2:	d019      	beq.n	8004b18 <HAL_GPIO_DeInit+0x84>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a53      	ldr	r2, [pc, #332]	; (8004c34 <HAL_GPIO_DeInit+0x1a0>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d013      	beq.n	8004b14 <HAL_GPIO_DeInit+0x80>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a52      	ldr	r2, [pc, #328]	; (8004c38 <HAL_GPIO_DeInit+0x1a4>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d00d      	beq.n	8004b10 <HAL_GPIO_DeInit+0x7c>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a51      	ldr	r2, [pc, #324]	; (8004c3c <HAL_GPIO_DeInit+0x1a8>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d007      	beq.n	8004b0c <HAL_GPIO_DeInit+0x78>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4a50      	ldr	r2, [pc, #320]	; (8004c40 <HAL_GPIO_DeInit+0x1ac>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d101      	bne.n	8004b08 <HAL_GPIO_DeInit+0x74>
 8004b04:	2304      	movs	r3, #4
 8004b06:	e008      	b.n	8004b1a <HAL_GPIO_DeInit+0x86>
 8004b08:	2307      	movs	r3, #7
 8004b0a:	e006      	b.n	8004b1a <HAL_GPIO_DeInit+0x86>
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	e004      	b.n	8004b1a <HAL_GPIO_DeInit+0x86>
 8004b10:	2302      	movs	r3, #2
 8004b12:	e002      	b.n	8004b1a <HAL_GPIO_DeInit+0x86>
 8004b14:	2301      	movs	r3, #1
 8004b16:	e000      	b.n	8004b1a <HAL_GPIO_DeInit+0x86>
 8004b18:	2300      	movs	r3, #0
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	f002 0203 	and.w	r2, r2, #3
 8004b20:	0092      	lsls	r2, r2, #2
 8004b22:	4093      	lsls	r3, r2
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d132      	bne.n	8004b90 <HAL_GPIO_DeInit+0xfc>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004b2a:	4b46      	ldr	r3, [pc, #280]	; (8004c44 <HAL_GPIO_DeInit+0x1b0>)
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	43db      	mvns	r3, r3
 8004b32:	4944      	ldr	r1, [pc, #272]	; (8004c44 <HAL_GPIO_DeInit+0x1b0>)
 8004b34:	4013      	ands	r3, r2
 8004b36:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8004b38:	4b42      	ldr	r3, [pc, #264]	; (8004c44 <HAL_GPIO_DeInit+0x1b0>)
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	43db      	mvns	r3, r3
 8004b40:	4940      	ldr	r1, [pc, #256]	; (8004c44 <HAL_GPIO_DeInit+0x1b0>)
 8004b42:	4013      	ands	r3, r2
 8004b44:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004b46:	4b3f      	ldr	r3, [pc, #252]	; (8004c44 <HAL_GPIO_DeInit+0x1b0>)
 8004b48:	68da      	ldr	r2, [r3, #12]
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	43db      	mvns	r3, r3
 8004b4e:	493d      	ldr	r1, [pc, #244]	; (8004c44 <HAL_GPIO_DeInit+0x1b0>)
 8004b50:	4013      	ands	r3, r2
 8004b52:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004b54:	4b3b      	ldr	r3, [pc, #236]	; (8004c44 <HAL_GPIO_DeInit+0x1b0>)
 8004b56:	689a      	ldr	r2, [r3, #8]
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	43db      	mvns	r3, r3
 8004b5c:	4939      	ldr	r1, [pc, #228]	; (8004c44 <HAL_GPIO_DeInit+0x1b0>)
 8004b5e:	4013      	ands	r3, r2
 8004b60:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	f003 0303 	and.w	r3, r3, #3
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	220f      	movs	r2, #15
 8004b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b70:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004b72:	4a2f      	ldr	r2, [pc, #188]	; (8004c30 <HAL_GPIO_DeInit+0x19c>)
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	089b      	lsrs	r3, r3, #2
 8004b78:	3302      	adds	r3, #2
 8004b7a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	43da      	mvns	r2, r3
 8004b82:	482b      	ldr	r0, [pc, #172]	; (8004c30 <HAL_GPIO_DeInit+0x19c>)
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	089b      	lsrs	r3, r3, #2
 8004b88:	400a      	ands	r2, r1
 8004b8a:	3302      	adds	r3, #2
 8004b8c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	005b      	lsls	r3, r3, #1
 8004b98:	2103      	movs	r1, #3
 8004b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b9e:	431a      	orrs	r2, r3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	08da      	lsrs	r2, r3, #3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	3208      	adds	r2, #8
 8004bac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	f003 0307 	and.w	r3, r3, #7
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	220f      	movs	r2, #15
 8004bba:	fa02 f303 	lsl.w	r3, r2, r3
 8004bbe:	43db      	mvns	r3, r3
 8004bc0:	697a      	ldr	r2, [r7, #20]
 8004bc2:	08d2      	lsrs	r2, r2, #3
 8004bc4:	4019      	ands	r1, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	3208      	adds	r2, #8
 8004bca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	689a      	ldr	r2, [r3, #8]
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	005b      	lsls	r3, r3, #1
 8004bd6:	2103      	movs	r1, #3
 8004bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8004bdc:	43db      	mvns	r3, r3
 8004bde:	401a      	ands	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	685a      	ldr	r2, [r3, #4]
 8004be8:	2101      	movs	r1, #1
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	fa01 f303 	lsl.w	r3, r1, r3
 8004bf0:	43db      	mvns	r3, r3
 8004bf2:	401a      	ands	r2, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	68da      	ldr	r2, [r3, #12]
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	005b      	lsls	r3, r3, #1
 8004c00:	2103      	movs	r1, #3
 8004c02:	fa01 f303 	lsl.w	r3, r1, r3
 8004c06:	43db      	mvns	r3, r3
 8004c08:	401a      	ands	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	3301      	adds	r3, #1
 8004c12:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004c14:	683a      	ldr	r2, [r7, #0]
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	fa22 f303 	lsr.w	r3, r2, r3
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	f47f af41 	bne.w	8004aa4 <HAL_GPIO_DeInit+0x10>
  }
}
 8004c22:	bf00      	nop
 8004c24:	bf00      	nop
 8004c26:	371c      	adds	r7, #28
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr
 8004c30:	40010000 	.word	0x40010000
 8004c34:	48000400 	.word	0x48000400
 8004c38:	48000800 	.word	0x48000800
 8004c3c:	48000c00 	.word	0x48000c00
 8004c40:	48001000 	.word	0x48001000
 8004c44:	40010400 	.word	0x40010400

08004c48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b085      	sub	sp, #20
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	460b      	mov	r3, r1
 8004c52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	691a      	ldr	r2, [r3, #16]
 8004c58:	887b      	ldrh	r3, [r7, #2]
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d002      	beq.n	8004c66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004c60:	2301      	movs	r3, #1
 8004c62:	73fb      	strb	r3, [r7, #15]
 8004c64:	e001      	b.n	8004c6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004c66:	2300      	movs	r3, #0
 8004c68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3714      	adds	r7, #20
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	460b      	mov	r3, r1
 8004c82:	807b      	strh	r3, [r7, #2]
 8004c84:	4613      	mov	r3, r2
 8004c86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004c88:	787b      	ldrb	r3, [r7, #1]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d003      	beq.n	8004c96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004c8e:	887a      	ldrh	r2, [r7, #2]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004c94:	e002      	b.n	8004c9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004c96:	887a      	ldrh	r2, [r7, #2]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	4603      	mov	r3, r0
 8004cb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004cb2:	4b08      	ldr	r3, [pc, #32]	; (8004cd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004cb4:	695a      	ldr	r2, [r3, #20]
 8004cb6:	88fb      	ldrh	r3, [r7, #6]
 8004cb8:	4013      	ands	r3, r2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d006      	beq.n	8004ccc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004cbe:	4a05      	ldr	r2, [pc, #20]	; (8004cd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004cc0:	88fb      	ldrh	r3, [r7, #6]
 8004cc2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004cc4:	88fb      	ldrh	r3, [r7, #6]
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f7fd f9d4 	bl	8002074 <HAL_GPIO_EXTI_Callback>
  }
}
 8004ccc:	bf00      	nop
 8004cce:	3708      	adds	r7, #8
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	40010400 	.word	0x40010400

08004cd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d101      	bne.n	8004cea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e081      	b.n	8004dee <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d106      	bne.n	8004d04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f7fd fd06 	bl	8002710 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2224      	movs	r2, #36	; 0x24
 8004d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0201 	bic.w	r2, r2, #1
 8004d1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685a      	ldr	r2, [r3, #4]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004d28:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	689a      	ldr	r2, [r3, #8]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004d38:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d107      	bne.n	8004d52 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	689a      	ldr	r2, [r3, #8]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004d4e:	609a      	str	r2, [r3, #8]
 8004d50:	e006      	b.n	8004d60 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	689a      	ldr	r2, [r3, #8]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004d5e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d104      	bne.n	8004d72 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d70:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	6812      	ldr	r2, [r2, #0]
 8004d7c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004d80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d84:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68da      	ldr	r2, [r3, #12]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004d94:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	691a      	ldr	r2, [r3, #16]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	430a      	orrs	r2, r1
 8004dae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	69d9      	ldr	r1, [r3, #28]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6a1a      	ldr	r2, [r3, #32]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	430a      	orrs	r2, r1
 8004dbe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 0201 	orr.w	r2, r2, #1
 8004dce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2220      	movs	r2, #32
 8004dda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004dec:	2300      	movs	r3, #0
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3708      	adds	r7, #8
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
	...

08004df8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b088      	sub	sp, #32
 8004dfc:	af02      	add	r7, sp, #8
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	4608      	mov	r0, r1
 8004e02:	4611      	mov	r1, r2
 8004e04:	461a      	mov	r2, r3
 8004e06:	4603      	mov	r3, r0
 8004e08:	817b      	strh	r3, [r7, #10]
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	813b      	strh	r3, [r7, #8]
 8004e0e:	4613      	mov	r3, r2
 8004e10:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	2b20      	cmp	r3, #32
 8004e1c:	f040 80f9 	bne.w	8005012 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e20:	6a3b      	ldr	r3, [r7, #32]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d002      	beq.n	8004e2c <HAL_I2C_Mem_Write+0x34>
 8004e26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d105      	bne.n	8004e38 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e32:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	e0ed      	b.n	8005014 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e3e:	2b01      	cmp	r3, #1
 8004e40:	d101      	bne.n	8004e46 <HAL_I2C_Mem_Write+0x4e>
 8004e42:	2302      	movs	r3, #2
 8004e44:	e0e6      	b.n	8005014 <HAL_I2C_Mem_Write+0x21c>
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2201      	movs	r2, #1
 8004e4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004e4e:	f7fe f9f5 	bl	800323c <HAL_GetTick>
 8004e52:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	9300      	str	r3, [sp, #0]
 8004e58:	2319      	movs	r3, #25
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004e60:	68f8      	ldr	r0, [r7, #12]
 8004e62:	f000 f955 	bl	8005110 <I2C_WaitOnFlagUntilTimeout>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d001      	beq.n	8004e70 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e0d1      	b.n	8005014 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2221      	movs	r2, #33	; 0x21
 8004e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2240      	movs	r2, #64	; 0x40
 8004e7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6a3a      	ldr	r2, [r7, #32]
 8004e8a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004e90:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2200      	movs	r2, #0
 8004e96:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e98:	88f8      	ldrh	r0, [r7, #6]
 8004e9a:	893a      	ldrh	r2, [r7, #8]
 8004e9c:	8979      	ldrh	r1, [r7, #10]
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	9301      	str	r3, [sp, #4]
 8004ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ea4:	9300      	str	r3, [sp, #0]
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	68f8      	ldr	r0, [r7, #12]
 8004eaa:	f000 f8b9 	bl	8005020 <I2C_RequestMemoryWrite>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d005      	beq.n	8004ec0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e0a9      	b.n	8005014 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	2bff      	cmp	r3, #255	; 0xff
 8004ec8:	d90e      	bls.n	8004ee8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	22ff      	movs	r2, #255	; 0xff
 8004ece:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ed4:	b2da      	uxtb	r2, r3
 8004ed6:	8979      	ldrh	r1, [r7, #10]
 8004ed8:	2300      	movs	r3, #0
 8004eda:	9300      	str	r3, [sp, #0]
 8004edc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ee0:	68f8      	ldr	r0, [r7, #12]
 8004ee2:	f000 fabd 	bl	8005460 <I2C_TransferConfig>
 8004ee6:	e00f      	b.n	8004f08 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eec:	b29a      	uxth	r2, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ef6:	b2da      	uxtb	r2, r3
 8004ef8:	8979      	ldrh	r1, [r7, #10]
 8004efa:	2300      	movs	r3, #0
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004f02:	68f8      	ldr	r0, [r7, #12]
 8004f04:	f000 faac 	bl	8005460 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f0c:	68f8      	ldr	r0, [r7, #12]
 8004f0e:	f000 f93f 	bl	8005190 <I2C_WaitOnTXISFlagUntilTimeout>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d001      	beq.n	8004f1c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e07b      	b.n	8005014 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f20:	781a      	ldrb	r2, [r3, #0]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2c:	1c5a      	adds	r2, r3, #1
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	b29a      	uxth	r2, r3
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f44:	3b01      	subs	r3, #1
 8004f46:	b29a      	uxth	r2, r3
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d034      	beq.n	8004fc0 <HAL_I2C_Mem_Write+0x1c8>
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d130      	bne.n	8004fc0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	9300      	str	r3, [sp, #0]
 8004f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f64:	2200      	movs	r2, #0
 8004f66:	2180      	movs	r1, #128	; 0x80
 8004f68:	68f8      	ldr	r0, [r7, #12]
 8004f6a:	f000 f8d1 	bl	8005110 <I2C_WaitOnFlagUntilTimeout>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d001      	beq.n	8004f78 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e04d      	b.n	8005014 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	2bff      	cmp	r3, #255	; 0xff
 8004f80:	d90e      	bls.n	8004fa0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	22ff      	movs	r2, #255	; 0xff
 8004f86:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f8c:	b2da      	uxtb	r2, r3
 8004f8e:	8979      	ldrh	r1, [r7, #10]
 8004f90:	2300      	movs	r3, #0
 8004f92:	9300      	str	r3, [sp, #0]
 8004f94:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f000 fa61 	bl	8005460 <I2C_TransferConfig>
 8004f9e:	e00f      	b.n	8004fc0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa4:	b29a      	uxth	r2, r3
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fae:	b2da      	uxtb	r2, r3
 8004fb0:	8979      	ldrh	r1, [r7, #10]
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	9300      	str	r3, [sp, #0]
 8004fb6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004fba:	68f8      	ldr	r0, [r7, #12]
 8004fbc:	f000 fa50 	bl	8005460 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d19e      	bne.n	8004f08 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fca:	697a      	ldr	r2, [r7, #20]
 8004fcc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004fce:	68f8      	ldr	r0, [r7, #12]
 8004fd0:	f000 f91e 	bl	8005210 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d001      	beq.n	8004fde <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e01a      	b.n	8005014 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2220      	movs	r2, #32
 8004fe4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	6859      	ldr	r1, [r3, #4]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	4b0a      	ldr	r3, [pc, #40]	; (800501c <HAL_I2C_Mem_Write+0x224>)
 8004ff2:	400b      	ands	r3, r1
 8004ff4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2220      	movs	r2, #32
 8004ffa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800500e:	2300      	movs	r3, #0
 8005010:	e000      	b.n	8005014 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005012:	2302      	movs	r3, #2
  }
}
 8005014:	4618      	mov	r0, r3
 8005016:	3718      	adds	r7, #24
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}
 800501c:	fe00e800 	.word	0xfe00e800

08005020 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b086      	sub	sp, #24
 8005024:	af02      	add	r7, sp, #8
 8005026:	60f8      	str	r0, [r7, #12]
 8005028:	4608      	mov	r0, r1
 800502a:	4611      	mov	r1, r2
 800502c:	461a      	mov	r2, r3
 800502e:	4603      	mov	r3, r0
 8005030:	817b      	strh	r3, [r7, #10]
 8005032:	460b      	mov	r3, r1
 8005034:	813b      	strh	r3, [r7, #8]
 8005036:	4613      	mov	r3, r2
 8005038:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800503a:	88fb      	ldrh	r3, [r7, #6]
 800503c:	b2da      	uxtb	r2, r3
 800503e:	8979      	ldrh	r1, [r7, #10]
 8005040:	4b20      	ldr	r3, [pc, #128]	; (80050c4 <I2C_RequestMemoryWrite+0xa4>)
 8005042:	9300      	str	r3, [sp, #0]
 8005044:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005048:	68f8      	ldr	r0, [r7, #12]
 800504a:	f000 fa09 	bl	8005460 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800504e:	69fa      	ldr	r2, [r7, #28]
 8005050:	69b9      	ldr	r1, [r7, #24]
 8005052:	68f8      	ldr	r0, [r7, #12]
 8005054:	f000 f89c 	bl	8005190 <I2C_WaitOnTXISFlagUntilTimeout>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d001      	beq.n	8005062 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e02c      	b.n	80050bc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005062:	88fb      	ldrh	r3, [r7, #6]
 8005064:	2b01      	cmp	r3, #1
 8005066:	d105      	bne.n	8005074 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005068:	893b      	ldrh	r3, [r7, #8]
 800506a:	b2da      	uxtb	r2, r3
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	629a      	str	r2, [r3, #40]	; 0x28
 8005072:	e015      	b.n	80050a0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005074:	893b      	ldrh	r3, [r7, #8]
 8005076:	0a1b      	lsrs	r3, r3, #8
 8005078:	b29b      	uxth	r3, r3
 800507a:	b2da      	uxtb	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005082:	69fa      	ldr	r2, [r7, #28]
 8005084:	69b9      	ldr	r1, [r7, #24]
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f000 f882 	bl	8005190 <I2C_WaitOnTXISFlagUntilTimeout>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e012      	b.n	80050bc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005096:	893b      	ldrh	r3, [r7, #8]
 8005098:	b2da      	uxtb	r2, r3
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	9300      	str	r3, [sp, #0]
 80050a4:	69bb      	ldr	r3, [r7, #24]
 80050a6:	2200      	movs	r2, #0
 80050a8:	2180      	movs	r1, #128	; 0x80
 80050aa:	68f8      	ldr	r0, [r7, #12]
 80050ac:	f000 f830 	bl	8005110 <I2C_WaitOnFlagUntilTimeout>
 80050b0:	4603      	mov	r3, r0
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d001      	beq.n	80050ba <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e000      	b.n	80050bc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80050ba:	2300      	movs	r3, #0
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3710      	adds	r7, #16
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	80002000 	.word	0x80002000

080050c8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b083      	sub	sp, #12
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	699b      	ldr	r3, [r3, #24]
 80050d6:	f003 0302 	and.w	r3, r3, #2
 80050da:	2b02      	cmp	r3, #2
 80050dc:	d103      	bne.n	80050e6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2200      	movs	r2, #0
 80050e4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	699b      	ldr	r3, [r3, #24]
 80050ec:	f003 0301 	and.w	r3, r3, #1
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d007      	beq.n	8005104 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	699a      	ldr	r2, [r3, #24]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f042 0201 	orr.w	r2, r2, #1
 8005102:	619a      	str	r2, [r3, #24]
  }
}
 8005104:	bf00      	nop
 8005106:	370c      	adds	r7, #12
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	603b      	str	r3, [r7, #0]
 800511c:	4613      	mov	r3, r2
 800511e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005120:	e022      	b.n	8005168 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005128:	d01e      	beq.n	8005168 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800512a:	f7fe f887 	bl	800323c <HAL_GetTick>
 800512e:	4602      	mov	r2, r0
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	683a      	ldr	r2, [r7, #0]
 8005136:	429a      	cmp	r2, r3
 8005138:	d302      	bcc.n	8005140 <I2C_WaitOnFlagUntilTimeout+0x30>
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d113      	bne.n	8005168 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005144:	f043 0220 	orr.w	r2, r3, #32
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2220      	movs	r2, #32
 8005150:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e00f      	b.n	8005188 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	699a      	ldr	r2, [r3, #24]
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	4013      	ands	r3, r2
 8005172:	68ba      	ldr	r2, [r7, #8]
 8005174:	429a      	cmp	r2, r3
 8005176:	bf0c      	ite	eq
 8005178:	2301      	moveq	r3, #1
 800517a:	2300      	movne	r3, #0
 800517c:	b2db      	uxtb	r3, r3
 800517e:	461a      	mov	r2, r3
 8005180:	79fb      	ldrb	r3, [r7, #7]
 8005182:	429a      	cmp	r2, r3
 8005184:	d0cd      	beq.n	8005122 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	3710      	adds	r7, #16
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}

08005190 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800519c:	e02c      	b.n	80051f8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	68b9      	ldr	r1, [r7, #8]
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f000 f870 	bl	8005288 <I2C_IsErrorOccurred>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d001      	beq.n	80051b2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e02a      	b.n	8005208 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051b8:	d01e      	beq.n	80051f8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051ba:	f7fe f83f 	bl	800323c <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	68ba      	ldr	r2, [r7, #8]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d302      	bcc.n	80051d0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d113      	bne.n	80051f8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d4:	f043 0220 	orr.w	r2, r3, #32
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2220      	movs	r2, #32
 80051e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e007      	b.n	8005208 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	699b      	ldr	r3, [r3, #24]
 80051fe:	f003 0302 	and.w	r3, r3, #2
 8005202:	2b02      	cmp	r3, #2
 8005204:	d1cb      	bne.n	800519e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005206:	2300      	movs	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	3710      	adds	r7, #16
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800521c:	e028      	b.n	8005270 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	68b9      	ldr	r1, [r7, #8]
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f000 f830 	bl	8005288 <I2C_IsErrorOccurred>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d001      	beq.n	8005232 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e026      	b.n	8005280 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005232:	f7fe f803 	bl	800323c <HAL_GetTick>
 8005236:	4602      	mov	r2, r0
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	1ad3      	subs	r3, r2, r3
 800523c:	68ba      	ldr	r2, [r7, #8]
 800523e:	429a      	cmp	r2, r3
 8005240:	d302      	bcc.n	8005248 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d113      	bne.n	8005270 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800524c:	f043 0220 	orr.w	r2, r3, #32
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2220      	movs	r2, #32
 8005258:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2200      	movs	r2, #0
 8005268:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e007      	b.n	8005280 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	699b      	ldr	r3, [r3, #24]
 8005276:	f003 0320 	and.w	r3, r3, #32
 800527a:	2b20      	cmp	r3, #32
 800527c:	d1cf      	bne.n	800521e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800527e:	2300      	movs	r3, #0
}
 8005280:	4618      	mov	r0, r3
 8005282:	3710      	adds	r7, #16
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}

08005288 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b08a      	sub	sp, #40	; 0x28
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005294:	2300      	movs	r3, #0
 8005296:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80052a2:	2300      	movs	r3, #0
 80052a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80052aa:	69bb      	ldr	r3, [r7, #24]
 80052ac:	f003 0310 	and.w	r3, r3, #16
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d075      	beq.n	80053a0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2210      	movs	r2, #16
 80052ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80052bc:	e056      	b.n	800536c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c4:	d052      	beq.n	800536c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80052c6:	f7fd ffb9 	bl	800323c <HAL_GetTick>
 80052ca:	4602      	mov	r2, r0
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	1ad3      	subs	r3, r2, r3
 80052d0:	68ba      	ldr	r2, [r7, #8]
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d302      	bcc.n	80052dc <I2C_IsErrorOccurred+0x54>
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d147      	bne.n	800536c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80052ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80052fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052fe:	d12e      	bne.n	800535e <I2C_IsErrorOccurred+0xd6>
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005306:	d02a      	beq.n	800535e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8005308:	7cfb      	ldrb	r3, [r7, #19]
 800530a:	2b20      	cmp	r3, #32
 800530c:	d027      	beq.n	800535e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	685a      	ldr	r2, [r3, #4]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800531c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800531e:	f7fd ff8d 	bl	800323c <HAL_GetTick>
 8005322:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005324:	e01b      	b.n	800535e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005326:	f7fd ff89 	bl	800323c <HAL_GetTick>
 800532a:	4602      	mov	r2, r0
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	1ad3      	subs	r3, r2, r3
 8005330:	2b19      	cmp	r3, #25
 8005332:	d914      	bls.n	800535e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005338:	f043 0220 	orr.w	r2, r3, #32
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2220      	movs	r2, #32
 8005344:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2200      	movs	r2, #0
 8005354:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	f003 0320 	and.w	r3, r3, #32
 8005368:	2b20      	cmp	r3, #32
 800536a:	d1dc      	bne.n	8005326 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	f003 0320 	and.w	r3, r3, #32
 8005376:	2b20      	cmp	r3, #32
 8005378:	d003      	beq.n	8005382 <I2C_IsErrorOccurred+0xfa>
 800537a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800537e:	2b00      	cmp	r3, #0
 8005380:	d09d      	beq.n	80052be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005382:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005386:	2b00      	cmp	r3, #0
 8005388:	d103      	bne.n	8005392 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2220      	movs	r2, #32
 8005390:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005392:	6a3b      	ldr	r3, [r7, #32]
 8005394:	f043 0304 	orr.w	r3, r3, #4
 8005398:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	699b      	ldr	r3, [r3, #24]
 80053a6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80053a8:	69bb      	ldr	r3, [r7, #24]
 80053aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00b      	beq.n	80053ca <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80053b2:	6a3b      	ldr	r3, [r7, #32]
 80053b4:	f043 0301 	orr.w	r3, r3, #1
 80053b8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80053c2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d00b      	beq.n	80053ec <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80053d4:	6a3b      	ldr	r3, [r7, #32]
 80053d6:	f043 0308 	orr.w	r3, r3, #8
 80053da:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80053e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80053ec:	69bb      	ldr	r3, [r7, #24]
 80053ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00b      	beq.n	800540e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80053f6:	6a3b      	ldr	r3, [r7, #32]
 80053f8:	f043 0302 	orr.w	r3, r3, #2
 80053fc:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005406:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800540e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005412:	2b00      	cmp	r3, #0
 8005414:	d01c      	beq.n	8005450 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005416:	68f8      	ldr	r0, [r7, #12]
 8005418:	f7ff fe56 	bl	80050c8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6859      	ldr	r1, [r3, #4]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	4b0d      	ldr	r3, [pc, #52]	; (800545c <I2C_IsErrorOccurred+0x1d4>)
 8005428:	400b      	ands	r3, r1
 800542a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005430:	6a3b      	ldr	r3, [r7, #32]
 8005432:	431a      	orrs	r2, r3
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2220      	movs	r2, #32
 800543c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005450:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005454:	4618      	mov	r0, r3
 8005456:	3728      	adds	r7, #40	; 0x28
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}
 800545c:	fe00e800 	.word	0xfe00e800

08005460 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005460:	b480      	push	{r7}
 8005462:	b087      	sub	sp, #28
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	607b      	str	r3, [r7, #4]
 800546a:	460b      	mov	r3, r1
 800546c:	817b      	strh	r3, [r7, #10]
 800546e:	4613      	mov	r3, r2
 8005470:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005472:	897b      	ldrh	r3, [r7, #10]
 8005474:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005478:	7a7b      	ldrb	r3, [r7, #9]
 800547a:	041b      	lsls	r3, r3, #16
 800547c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005480:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005486:	6a3b      	ldr	r3, [r7, #32]
 8005488:	4313      	orrs	r3, r2
 800548a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800548e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	685a      	ldr	r2, [r3, #4]
 8005496:	6a3b      	ldr	r3, [r7, #32]
 8005498:	0d5b      	lsrs	r3, r3, #21
 800549a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800549e:	4b08      	ldr	r3, [pc, #32]	; (80054c0 <I2C_TransferConfig+0x60>)
 80054a0:	430b      	orrs	r3, r1
 80054a2:	43db      	mvns	r3, r3
 80054a4:	ea02 0103 	and.w	r1, r2, r3
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	697a      	ldr	r2, [r7, #20]
 80054ae:	430a      	orrs	r2, r1
 80054b0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80054b2:	bf00      	nop
 80054b4:	371c      	adds	r7, #28
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	03ff63ff 	.word	0x03ff63ff

080054c4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b20      	cmp	r3, #32
 80054d8:	d138      	bne.n	800554c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d101      	bne.n	80054e8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80054e4:	2302      	movs	r3, #2
 80054e6:	e032      	b.n	800554e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2224      	movs	r2, #36	; 0x24
 80054f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f022 0201 	bic.w	r2, r2, #1
 8005506:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005516:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	6819      	ldr	r1, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	683a      	ldr	r2, [r7, #0]
 8005524:	430a      	orrs	r2, r1
 8005526:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f042 0201 	orr.w	r2, r2, #1
 8005536:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2220      	movs	r2, #32
 800553c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005548:	2300      	movs	r3, #0
 800554a:	e000      	b.n	800554e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800554c:	2302      	movs	r3, #2
  }
}
 800554e:	4618      	mov	r0, r3
 8005550:	370c      	adds	r7, #12
 8005552:	46bd      	mov	sp, r7
 8005554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005558:	4770      	bx	lr

0800555a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800555a:	b480      	push	{r7}
 800555c:	b085      	sub	sp, #20
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
 8005562:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800556a:	b2db      	uxtb	r3, r3
 800556c:	2b20      	cmp	r3, #32
 800556e:	d139      	bne.n	80055e4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005576:	2b01      	cmp	r3, #1
 8005578:	d101      	bne.n	800557e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800557a:	2302      	movs	r3, #2
 800557c:	e033      	b.n	80055e6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2201      	movs	r2, #1
 8005582:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2224      	movs	r2, #36	; 0x24
 800558a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f022 0201 	bic.w	r2, r2, #1
 800559c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80055ac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	021b      	lsls	r3, r3, #8
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f042 0201 	orr.w	r2, r2, #1
 80055ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2220      	movs	r2, #32
 80055d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80055e0:	2300      	movs	r3, #0
 80055e2:	e000      	b.n	80055e6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80055e4:	2302      	movs	r3, #2
  }
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3714      	adds	r7, #20
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr

080055f2 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80055f2:	b580      	push	{r7, lr}
 80055f4:	b084      	sub	sp, #16
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d101      	bne.n	8005604 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e041      	b.n	8005688 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800560c:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f245 5255 	movw	r2, #21845	; 0x5555
 8005616:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	687a      	ldr	r2, [r7, #4]
 800561e:	6852      	ldr	r2, [r2, #4]
 8005620:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	687a      	ldr	r2, [r7, #4]
 8005628:	6892      	ldr	r2, [r2, #8]
 800562a:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800562c:	f7fd fe06 	bl	800323c <HAL_GetTick>
 8005630:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005632:	e00f      	b.n	8005654 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8005634:	f7fd fe02 	bl	800323c <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	2b31      	cmp	r3, #49	; 0x31
 8005640:	d908      	bls.n	8005654 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	f003 0307 	and.w	r3, r3, #7
 800564c:	2b00      	cmp	r3, #0
 800564e:	d001      	beq.n	8005654 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e019      	b.n	8005688 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	f003 0307 	and.w	r3, r3, #7
 800565e:	2b00      	cmp	r3, #0
 8005660:	d1e8      	bne.n	8005634 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	691a      	ldr	r2, [r3, #16]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	429a      	cmp	r2, r3
 800566e:	d005      	beq.n	800567c <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	68d2      	ldr	r2, [r2, #12]
 8005678:	611a      	str	r2, [r3, #16]
 800567a:	e004      	b.n	8005686 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005684:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005686:	2300      	movs	r3, #0
}
 8005688:	4618      	mov	r0, r3
 800568a:	3710      	adds	r7, #16
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80056a0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80056a2:	2300      	movs	r3, #0
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80056b0:	b480      	push	{r7}
 80056b2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80056b4:	4b04      	ldr	r3, [pc, #16]	; (80056c8 <HAL_PWREx_GetVoltageRange+0x18>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80056bc:	4618      	mov	r0, r3
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr
 80056c6:	bf00      	nop
 80056c8:	40007000 	.word	0x40007000

080056cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056da:	d130      	bne.n	800573e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80056dc:	4b23      	ldr	r3, [pc, #140]	; (800576c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80056e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056e8:	d038      	beq.n	800575c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80056ea:	4b20      	ldr	r3, [pc, #128]	; (800576c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80056f2:	4a1e      	ldr	r2, [pc, #120]	; (800576c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80056f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80056f8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80056fa:	4b1d      	ldr	r3, [pc, #116]	; (8005770 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	2232      	movs	r2, #50	; 0x32
 8005700:	fb02 f303 	mul.w	r3, r2, r3
 8005704:	4a1b      	ldr	r2, [pc, #108]	; (8005774 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005706:	fba2 2303 	umull	r2, r3, r2, r3
 800570a:	0c9b      	lsrs	r3, r3, #18
 800570c:	3301      	adds	r3, #1
 800570e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005710:	e002      	b.n	8005718 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	3b01      	subs	r3, #1
 8005716:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005718:	4b14      	ldr	r3, [pc, #80]	; (800576c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800571a:	695b      	ldr	r3, [r3, #20]
 800571c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005720:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005724:	d102      	bne.n	800572c <HAL_PWREx_ControlVoltageScaling+0x60>
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1f2      	bne.n	8005712 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800572c:	4b0f      	ldr	r3, [pc, #60]	; (800576c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005734:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005738:	d110      	bne.n	800575c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e00f      	b.n	800575e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800573e:	4b0b      	ldr	r3, [pc, #44]	; (800576c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005746:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800574a:	d007      	beq.n	800575c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800574c:	4b07      	ldr	r3, [pc, #28]	; (800576c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005754:	4a05      	ldr	r2, [pc, #20]	; (800576c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005756:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800575a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3714      	adds	r7, #20
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr
 800576a:	bf00      	nop
 800576c:	40007000 	.word	0x40007000
 8005770:	20000168 	.word	0x20000168
 8005774:	431bde83 	.word	0x431bde83

08005778 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b088      	sub	sp, #32
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d102      	bne.n	800578c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	f000 bc02 	b.w	8005f90 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800578c:	4b96      	ldr	r3, [pc, #600]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f003 030c 	and.w	r3, r3, #12
 8005794:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005796:	4b94      	ldr	r3, [pc, #592]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	f003 0303 	and.w	r3, r3, #3
 800579e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0310 	and.w	r3, r3, #16
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f000 80e4 	beq.w	8005976 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80057ae:	69bb      	ldr	r3, [r7, #24]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d007      	beq.n	80057c4 <HAL_RCC_OscConfig+0x4c>
 80057b4:	69bb      	ldr	r3, [r7, #24]
 80057b6:	2b0c      	cmp	r3, #12
 80057b8:	f040 808b 	bne.w	80058d2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	2b01      	cmp	r3, #1
 80057c0:	f040 8087 	bne.w	80058d2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80057c4:	4b88      	ldr	r3, [pc, #544]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f003 0302 	and.w	r3, r3, #2
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d005      	beq.n	80057dc <HAL_RCC_OscConfig+0x64>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d101      	bne.n	80057dc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80057d8:	2301      	movs	r3, #1
 80057da:	e3d9      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a1a      	ldr	r2, [r3, #32]
 80057e0:	4b81      	ldr	r3, [pc, #516]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0308 	and.w	r3, r3, #8
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d004      	beq.n	80057f6 <HAL_RCC_OscConfig+0x7e>
 80057ec:	4b7e      	ldr	r3, [pc, #504]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80057f4:	e005      	b.n	8005802 <HAL_RCC_OscConfig+0x8a>
 80057f6:	4b7c      	ldr	r3, [pc, #496]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 80057f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057fc:	091b      	lsrs	r3, r3, #4
 80057fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005802:	4293      	cmp	r3, r2
 8005804:	d223      	bcs.n	800584e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a1b      	ldr	r3, [r3, #32]
 800580a:	4618      	mov	r0, r3
 800580c:	f000 fd8a 	bl	8006324 <RCC_SetFlashLatencyFromMSIRange>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d001      	beq.n	800581a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e3ba      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800581a:	4b73      	ldr	r3, [pc, #460]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a72      	ldr	r2, [pc, #456]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005820:	f043 0308 	orr.w	r3, r3, #8
 8005824:	6013      	str	r3, [r2, #0]
 8005826:	4b70      	ldr	r3, [pc, #448]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a1b      	ldr	r3, [r3, #32]
 8005832:	496d      	ldr	r1, [pc, #436]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005834:	4313      	orrs	r3, r2
 8005836:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005838:	4b6b      	ldr	r3, [pc, #428]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	69db      	ldr	r3, [r3, #28]
 8005844:	021b      	lsls	r3, r3, #8
 8005846:	4968      	ldr	r1, [pc, #416]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005848:	4313      	orrs	r3, r2
 800584a:	604b      	str	r3, [r1, #4]
 800584c:	e025      	b.n	800589a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800584e:	4b66      	ldr	r3, [pc, #408]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a65      	ldr	r2, [pc, #404]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005854:	f043 0308 	orr.w	r3, r3, #8
 8005858:	6013      	str	r3, [r2, #0]
 800585a:	4b63      	ldr	r3, [pc, #396]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6a1b      	ldr	r3, [r3, #32]
 8005866:	4960      	ldr	r1, [pc, #384]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005868:	4313      	orrs	r3, r2
 800586a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800586c:	4b5e      	ldr	r3, [pc, #376]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	69db      	ldr	r3, [r3, #28]
 8005878:	021b      	lsls	r3, r3, #8
 800587a:	495b      	ldr	r1, [pc, #364]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 800587c:	4313      	orrs	r3, r2
 800587e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005880:	69bb      	ldr	r3, [r7, #24]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d109      	bne.n	800589a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6a1b      	ldr	r3, [r3, #32]
 800588a:	4618      	mov	r0, r3
 800588c:	f000 fd4a 	bl	8006324 <RCC_SetFlashLatencyFromMSIRange>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e37a      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800589a:	f000 fc81 	bl	80061a0 <HAL_RCC_GetSysClockFreq>
 800589e:	4602      	mov	r2, r0
 80058a0:	4b51      	ldr	r3, [pc, #324]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	091b      	lsrs	r3, r3, #4
 80058a6:	f003 030f 	and.w	r3, r3, #15
 80058aa:	4950      	ldr	r1, [pc, #320]	; (80059ec <HAL_RCC_OscConfig+0x274>)
 80058ac:	5ccb      	ldrb	r3, [r1, r3]
 80058ae:	f003 031f 	and.w	r3, r3, #31
 80058b2:	fa22 f303 	lsr.w	r3, r2, r3
 80058b6:	4a4e      	ldr	r2, [pc, #312]	; (80059f0 <HAL_RCC_OscConfig+0x278>)
 80058b8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80058ba:	4b4e      	ldr	r3, [pc, #312]	; (80059f4 <HAL_RCC_OscConfig+0x27c>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4618      	mov	r0, r3
 80058c0:	f7fd fc6c 	bl	800319c <HAL_InitTick>
 80058c4:	4603      	mov	r3, r0
 80058c6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80058c8:	7bfb      	ldrb	r3, [r7, #15]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d052      	beq.n	8005974 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80058ce:	7bfb      	ldrb	r3, [r7, #15]
 80058d0:	e35e      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d032      	beq.n	8005940 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80058da:	4b43      	ldr	r3, [pc, #268]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a42      	ldr	r2, [pc, #264]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 80058e0:	f043 0301 	orr.w	r3, r3, #1
 80058e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80058e6:	f7fd fca9 	bl	800323c <HAL_GetTick>
 80058ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80058ec:	e008      	b.n	8005900 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80058ee:	f7fd fca5 	bl	800323c <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d901      	bls.n	8005900 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e347      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005900:	4b39      	ldr	r3, [pc, #228]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 0302 	and.w	r3, r3, #2
 8005908:	2b00      	cmp	r3, #0
 800590a:	d0f0      	beq.n	80058ee <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800590c:	4b36      	ldr	r3, [pc, #216]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a35      	ldr	r2, [pc, #212]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005912:	f043 0308 	orr.w	r3, r3, #8
 8005916:	6013      	str	r3, [r2, #0]
 8005918:	4b33      	ldr	r3, [pc, #204]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6a1b      	ldr	r3, [r3, #32]
 8005924:	4930      	ldr	r1, [pc, #192]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005926:	4313      	orrs	r3, r2
 8005928:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800592a:	4b2f      	ldr	r3, [pc, #188]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	69db      	ldr	r3, [r3, #28]
 8005936:	021b      	lsls	r3, r3, #8
 8005938:	492b      	ldr	r1, [pc, #172]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 800593a:	4313      	orrs	r3, r2
 800593c:	604b      	str	r3, [r1, #4]
 800593e:	e01a      	b.n	8005976 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005940:	4b29      	ldr	r3, [pc, #164]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a28      	ldr	r2, [pc, #160]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005946:	f023 0301 	bic.w	r3, r3, #1
 800594a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800594c:	f7fd fc76 	bl	800323c <HAL_GetTick>
 8005950:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005952:	e008      	b.n	8005966 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005954:	f7fd fc72 	bl	800323c <HAL_GetTick>
 8005958:	4602      	mov	r2, r0
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	2b02      	cmp	r3, #2
 8005960:	d901      	bls.n	8005966 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e314      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005966:	4b20      	ldr	r3, [pc, #128]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f003 0302 	and.w	r3, r3, #2
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1f0      	bne.n	8005954 <HAL_RCC_OscConfig+0x1dc>
 8005972:	e000      	b.n	8005976 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005974:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0301 	and.w	r3, r3, #1
 800597e:	2b00      	cmp	r3, #0
 8005980:	d073      	beq.n	8005a6a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005982:	69bb      	ldr	r3, [r7, #24]
 8005984:	2b08      	cmp	r3, #8
 8005986:	d005      	beq.n	8005994 <HAL_RCC_OscConfig+0x21c>
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	2b0c      	cmp	r3, #12
 800598c:	d10e      	bne.n	80059ac <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	2b03      	cmp	r3, #3
 8005992:	d10b      	bne.n	80059ac <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005994:	4b14      	ldr	r3, [pc, #80]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800599c:	2b00      	cmp	r3, #0
 800599e:	d063      	beq.n	8005a68 <HAL_RCC_OscConfig+0x2f0>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d15f      	bne.n	8005a68 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e2f1      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059b4:	d106      	bne.n	80059c4 <HAL_RCC_OscConfig+0x24c>
 80059b6:	4b0c      	ldr	r3, [pc, #48]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a0b      	ldr	r2, [pc, #44]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 80059bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059c0:	6013      	str	r3, [r2, #0]
 80059c2:	e025      	b.n	8005a10 <HAL_RCC_OscConfig+0x298>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80059cc:	d114      	bne.n	80059f8 <HAL_RCC_OscConfig+0x280>
 80059ce:	4b06      	ldr	r3, [pc, #24]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a05      	ldr	r2, [pc, #20]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 80059d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80059d8:	6013      	str	r3, [r2, #0]
 80059da:	4b03      	ldr	r3, [pc, #12]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a02      	ldr	r2, [pc, #8]	; (80059e8 <HAL_RCC_OscConfig+0x270>)
 80059e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059e4:	6013      	str	r3, [r2, #0]
 80059e6:	e013      	b.n	8005a10 <HAL_RCC_OscConfig+0x298>
 80059e8:	40021000 	.word	0x40021000
 80059ec:	0800bf94 	.word	0x0800bf94
 80059f0:	20000168 	.word	0x20000168
 80059f4:	2000017c 	.word	0x2000017c
 80059f8:	4ba0      	ldr	r3, [pc, #640]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a9f      	ldr	r2, [pc, #636]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 80059fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a02:	6013      	str	r3, [r2, #0]
 8005a04:	4b9d      	ldr	r3, [pc, #628]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a9c      	ldr	r2, [pc, #624]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005a0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d013      	beq.n	8005a40 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a18:	f7fd fc10 	bl	800323c <HAL_GetTick>
 8005a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a1e:	e008      	b.n	8005a32 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a20:	f7fd fc0c 	bl	800323c <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	2b64      	cmp	r3, #100	; 0x64
 8005a2c:	d901      	bls.n	8005a32 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e2ae      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a32:	4b92      	ldr	r3, [pc, #584]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d0f0      	beq.n	8005a20 <HAL_RCC_OscConfig+0x2a8>
 8005a3e:	e014      	b.n	8005a6a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a40:	f7fd fbfc 	bl	800323c <HAL_GetTick>
 8005a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a46:	e008      	b.n	8005a5a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a48:	f7fd fbf8 	bl	800323c <HAL_GetTick>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	2b64      	cmp	r3, #100	; 0x64
 8005a54:	d901      	bls.n	8005a5a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	e29a      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a5a:	4b88      	ldr	r3, [pc, #544]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1f0      	bne.n	8005a48 <HAL_RCC_OscConfig+0x2d0>
 8005a66:	e000      	b.n	8005a6a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 0302 	and.w	r3, r3, #2
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d060      	beq.n	8005b38 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	2b04      	cmp	r3, #4
 8005a7a:	d005      	beq.n	8005a88 <HAL_RCC_OscConfig+0x310>
 8005a7c:	69bb      	ldr	r3, [r7, #24]
 8005a7e:	2b0c      	cmp	r3, #12
 8005a80:	d119      	bne.n	8005ab6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d116      	bne.n	8005ab6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a88:	4b7c      	ldr	r3, [pc, #496]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d005      	beq.n	8005aa0 <HAL_RCC_OscConfig+0x328>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d101      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e277      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005aa0:	4b76      	ldr	r3, [pc, #472]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	691b      	ldr	r3, [r3, #16]
 8005aac:	061b      	lsls	r3, r3, #24
 8005aae:	4973      	ldr	r1, [pc, #460]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ab4:	e040      	b.n	8005b38 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d023      	beq.n	8005b06 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005abe:	4b6f      	ldr	r3, [pc, #444]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a6e      	ldr	r2, [pc, #440]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005ac4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ac8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aca:	f7fd fbb7 	bl	800323c <HAL_GetTick>
 8005ace:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ad0:	e008      	b.n	8005ae4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ad2:	f7fd fbb3 	bl	800323c <HAL_GetTick>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	d901      	bls.n	8005ae4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005ae0:	2303      	movs	r3, #3
 8005ae2:	e255      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ae4:	4b65      	ldr	r3, [pc, #404]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d0f0      	beq.n	8005ad2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005af0:	4b62      	ldr	r3, [pc, #392]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	691b      	ldr	r3, [r3, #16]
 8005afc:	061b      	lsls	r3, r3, #24
 8005afe:	495f      	ldr	r1, [pc, #380]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005b00:	4313      	orrs	r3, r2
 8005b02:	604b      	str	r3, [r1, #4]
 8005b04:	e018      	b.n	8005b38 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b06:	4b5d      	ldr	r3, [pc, #372]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a5c      	ldr	r2, [pc, #368]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005b0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b12:	f7fd fb93 	bl	800323c <HAL_GetTick>
 8005b16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b18:	e008      	b.n	8005b2c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b1a:	f7fd fb8f 	bl	800323c <HAL_GetTick>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	1ad3      	subs	r3, r2, r3
 8005b24:	2b02      	cmp	r3, #2
 8005b26:	d901      	bls.n	8005b2c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	e231      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b2c:	4b53      	ldr	r3, [pc, #332]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d1f0      	bne.n	8005b1a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0308 	and.w	r3, r3, #8
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d03c      	beq.n	8005bbe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	695b      	ldr	r3, [r3, #20]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d01c      	beq.n	8005b86 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b4c:	4b4b      	ldr	r3, [pc, #300]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005b4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b52:	4a4a      	ldr	r2, [pc, #296]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005b54:	f043 0301 	orr.w	r3, r3, #1
 8005b58:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b5c:	f7fd fb6e 	bl	800323c <HAL_GetTick>
 8005b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005b62:	e008      	b.n	8005b76 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b64:	f7fd fb6a 	bl	800323c <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d901      	bls.n	8005b76 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	e20c      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005b76:	4b41      	ldr	r3, [pc, #260]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005b78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b7c:	f003 0302 	and.w	r3, r3, #2
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d0ef      	beq.n	8005b64 <HAL_RCC_OscConfig+0x3ec>
 8005b84:	e01b      	b.n	8005bbe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b86:	4b3d      	ldr	r3, [pc, #244]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005b88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b8c:	4a3b      	ldr	r2, [pc, #236]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005b8e:	f023 0301 	bic.w	r3, r3, #1
 8005b92:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b96:	f7fd fb51 	bl	800323c <HAL_GetTick>
 8005b9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b9c:	e008      	b.n	8005bb0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b9e:	f7fd fb4d 	bl	800323c <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	d901      	bls.n	8005bb0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e1ef      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005bb0:	4b32      	ldr	r3, [pc, #200]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bb6:	f003 0302 	and.w	r3, r3, #2
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d1ef      	bne.n	8005b9e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0304 	and.w	r3, r3, #4
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	f000 80a6 	beq.w	8005d18 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005bd0:	4b2a      	ldr	r3, [pc, #168]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005bd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d10d      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bdc:	4b27      	ldr	r3, [pc, #156]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005be0:	4a26      	ldr	r2, [pc, #152]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005be2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005be6:	6593      	str	r3, [r2, #88]	; 0x58
 8005be8:	4b24      	ldr	r3, [pc, #144]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bf0:	60bb      	str	r3, [r7, #8]
 8005bf2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005bf8:	4b21      	ldr	r3, [pc, #132]	; (8005c80 <HAL_RCC_OscConfig+0x508>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d118      	bne.n	8005c36 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c04:	4b1e      	ldr	r3, [pc, #120]	; (8005c80 <HAL_RCC_OscConfig+0x508>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a1d      	ldr	r2, [pc, #116]	; (8005c80 <HAL_RCC_OscConfig+0x508>)
 8005c0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c0e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c10:	f7fd fb14 	bl	800323c <HAL_GetTick>
 8005c14:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c16:	e008      	b.n	8005c2a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c18:	f7fd fb10 	bl	800323c <HAL_GetTick>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	2b02      	cmp	r3, #2
 8005c24:	d901      	bls.n	8005c2a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e1b2      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c2a:	4b15      	ldr	r3, [pc, #84]	; (8005c80 <HAL_RCC_OscConfig+0x508>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d0f0      	beq.n	8005c18 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d108      	bne.n	8005c50 <HAL_RCC_OscConfig+0x4d8>
 8005c3e:	4b0f      	ldr	r3, [pc, #60]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c44:	4a0d      	ldr	r2, [pc, #52]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005c46:	f043 0301 	orr.w	r3, r3, #1
 8005c4a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c4e:	e029      	b.n	8005ca4 <HAL_RCC_OscConfig+0x52c>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	2b05      	cmp	r3, #5
 8005c56:	d115      	bne.n	8005c84 <HAL_RCC_OscConfig+0x50c>
 8005c58:	4b08      	ldr	r3, [pc, #32]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c5e:	4a07      	ldr	r2, [pc, #28]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005c60:	f043 0304 	orr.w	r3, r3, #4
 8005c64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c68:	4b04      	ldr	r3, [pc, #16]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c6e:	4a03      	ldr	r2, [pc, #12]	; (8005c7c <HAL_RCC_OscConfig+0x504>)
 8005c70:	f043 0301 	orr.w	r3, r3, #1
 8005c74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c78:	e014      	b.n	8005ca4 <HAL_RCC_OscConfig+0x52c>
 8005c7a:	bf00      	nop
 8005c7c:	40021000 	.word	0x40021000
 8005c80:	40007000 	.word	0x40007000
 8005c84:	4b9a      	ldr	r3, [pc, #616]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c8a:	4a99      	ldr	r2, [pc, #612]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005c8c:	f023 0301 	bic.w	r3, r3, #1
 8005c90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c94:	4b96      	ldr	r3, [pc, #600]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c9a:	4a95      	ldr	r2, [pc, #596]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005c9c:	f023 0304 	bic.w	r3, r3, #4
 8005ca0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d016      	beq.n	8005cda <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cac:	f7fd fac6 	bl	800323c <HAL_GetTick>
 8005cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cb2:	e00a      	b.n	8005cca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cb4:	f7fd fac2 	bl	800323c <HAL_GetTick>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	1ad3      	subs	r3, r2, r3
 8005cbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d901      	bls.n	8005cca <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e162      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cca:	4b89      	ldr	r3, [pc, #548]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cd0:	f003 0302 	and.w	r3, r3, #2
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d0ed      	beq.n	8005cb4 <HAL_RCC_OscConfig+0x53c>
 8005cd8:	e015      	b.n	8005d06 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cda:	f7fd faaf 	bl	800323c <HAL_GetTick>
 8005cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005ce0:	e00a      	b.n	8005cf8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ce2:	f7fd faab 	bl	800323c <HAL_GetTick>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d901      	bls.n	8005cf8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005cf4:	2303      	movs	r3, #3
 8005cf6:	e14b      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005cf8:	4b7d      	ldr	r3, [pc, #500]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cfe:	f003 0302 	and.w	r3, r3, #2
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1ed      	bne.n	8005ce2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d06:	7ffb      	ldrb	r3, [r7, #31]
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d105      	bne.n	8005d18 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d0c:	4b78      	ldr	r3, [pc, #480]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d10:	4a77      	ldr	r2, [pc, #476]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005d12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d16:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 0320 	and.w	r3, r3, #32
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d03c      	beq.n	8005d9e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d01c      	beq.n	8005d66 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005d2c:	4b70      	ldr	r3, [pc, #448]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005d2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d32:	4a6f      	ldr	r2, [pc, #444]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005d34:	f043 0301 	orr.w	r3, r3, #1
 8005d38:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d3c:	f7fd fa7e 	bl	800323c <HAL_GetTick>
 8005d40:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005d42:	e008      	b.n	8005d56 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d44:	f7fd fa7a 	bl	800323c <HAL_GetTick>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	1ad3      	subs	r3, r2, r3
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d901      	bls.n	8005d56 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	e11c      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005d56:	4b66      	ldr	r3, [pc, #408]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005d58:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d5c:	f003 0302 	and.w	r3, r3, #2
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d0ef      	beq.n	8005d44 <HAL_RCC_OscConfig+0x5cc>
 8005d64:	e01b      	b.n	8005d9e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005d66:	4b62      	ldr	r3, [pc, #392]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005d68:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d6c:	4a60      	ldr	r2, [pc, #384]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005d6e:	f023 0301 	bic.w	r3, r3, #1
 8005d72:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d76:	f7fd fa61 	bl	800323c <HAL_GetTick>
 8005d7a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005d7c:	e008      	b.n	8005d90 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d7e:	f7fd fa5d 	bl	800323c <HAL_GetTick>
 8005d82:	4602      	mov	r2, r0
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	1ad3      	subs	r3, r2, r3
 8005d88:	2b02      	cmp	r3, #2
 8005d8a:	d901      	bls.n	8005d90 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005d8c:	2303      	movs	r3, #3
 8005d8e:	e0ff      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005d90:	4b57      	ldr	r3, [pc, #348]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005d92:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d96:	f003 0302 	and.w	r3, r3, #2
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d1ef      	bne.n	8005d7e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f000 80f3 	beq.w	8005f8e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	f040 80c9 	bne.w	8005f44 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005db2:	4b4f      	ldr	r3, [pc, #316]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005db4:	68db      	ldr	r3, [r3, #12]
 8005db6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	f003 0203 	and.w	r2, r3, #3
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d12c      	bne.n	8005e20 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd0:	3b01      	subs	r3, #1
 8005dd2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d123      	bne.n	8005e20 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005de2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d11b      	bne.n	8005e20 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d113      	bne.n	8005e20 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e02:	085b      	lsrs	r3, r3, #1
 8005e04:	3b01      	subs	r3, #1
 8005e06:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d109      	bne.n	8005e20 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e16:	085b      	lsrs	r3, r3, #1
 8005e18:	3b01      	subs	r3, #1
 8005e1a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	d06b      	beq.n	8005ef8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	2b0c      	cmp	r3, #12
 8005e24:	d062      	beq.n	8005eec <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005e26:	4b32      	ldr	r3, [pc, #200]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d001      	beq.n	8005e36 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e0ac      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005e36:	4b2e      	ldr	r3, [pc, #184]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a2d      	ldr	r2, [pc, #180]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005e3c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e40:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005e42:	f7fd f9fb 	bl	800323c <HAL_GetTick>
 8005e46:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e48:	e008      	b.n	8005e5c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e4a:	f7fd f9f7 	bl	800323c <HAL_GetTick>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	2b02      	cmp	r3, #2
 8005e56:	d901      	bls.n	8005e5c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	e099      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e5c:	4b24      	ldr	r3, [pc, #144]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1f0      	bne.n	8005e4a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e68:	4b21      	ldr	r3, [pc, #132]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005e6a:	68da      	ldr	r2, [r3, #12]
 8005e6c:	4b21      	ldr	r3, [pc, #132]	; (8005ef4 <HAL_RCC_OscConfig+0x77c>)
 8005e6e:	4013      	ands	r3, r2
 8005e70:	687a      	ldr	r2, [r7, #4]
 8005e72:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005e74:	687a      	ldr	r2, [r7, #4]
 8005e76:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005e78:	3a01      	subs	r2, #1
 8005e7a:	0112      	lsls	r2, r2, #4
 8005e7c:	4311      	orrs	r1, r2
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005e82:	0212      	lsls	r2, r2, #8
 8005e84:	4311      	orrs	r1, r2
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005e8a:	0852      	lsrs	r2, r2, #1
 8005e8c:	3a01      	subs	r2, #1
 8005e8e:	0552      	lsls	r2, r2, #21
 8005e90:	4311      	orrs	r1, r2
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005e96:	0852      	lsrs	r2, r2, #1
 8005e98:	3a01      	subs	r2, #1
 8005e9a:	0652      	lsls	r2, r2, #25
 8005e9c:	4311      	orrs	r1, r2
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ea2:	06d2      	lsls	r2, r2, #27
 8005ea4:	430a      	orrs	r2, r1
 8005ea6:	4912      	ldr	r1, [pc, #72]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005eac:	4b10      	ldr	r3, [pc, #64]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a0f      	ldr	r2, [pc, #60]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005eb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005eb6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005eb8:	4b0d      	ldr	r3, [pc, #52]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	4a0c      	ldr	r2, [pc, #48]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005ebe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ec2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005ec4:	f7fd f9ba 	bl	800323c <HAL_GetTick>
 8005ec8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005eca:	e008      	b.n	8005ede <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ecc:	f7fd f9b6 	bl	800323c <HAL_GetTick>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d901      	bls.n	8005ede <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	e058      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ede:	4b04      	ldr	r3, [pc, #16]	; (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d0f0      	beq.n	8005ecc <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005eea:	e050      	b.n	8005f8e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e04f      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
 8005ef0:	40021000 	.word	0x40021000
 8005ef4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ef8:	4b27      	ldr	r3, [pc, #156]	; (8005f98 <HAL_RCC_OscConfig+0x820>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d144      	bne.n	8005f8e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005f04:	4b24      	ldr	r3, [pc, #144]	; (8005f98 <HAL_RCC_OscConfig+0x820>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a23      	ldr	r2, [pc, #140]	; (8005f98 <HAL_RCC_OscConfig+0x820>)
 8005f0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f0e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005f10:	4b21      	ldr	r3, [pc, #132]	; (8005f98 <HAL_RCC_OscConfig+0x820>)
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	4a20      	ldr	r2, [pc, #128]	; (8005f98 <HAL_RCC_OscConfig+0x820>)
 8005f16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f1a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005f1c:	f7fd f98e 	bl	800323c <HAL_GetTick>
 8005f20:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f22:	e008      	b.n	8005f36 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f24:	f7fd f98a 	bl	800323c <HAL_GetTick>
 8005f28:	4602      	mov	r2, r0
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	1ad3      	subs	r3, r2, r3
 8005f2e:	2b02      	cmp	r3, #2
 8005f30:	d901      	bls.n	8005f36 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8005f32:	2303      	movs	r3, #3
 8005f34:	e02c      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f36:	4b18      	ldr	r3, [pc, #96]	; (8005f98 <HAL_RCC_OscConfig+0x820>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d0f0      	beq.n	8005f24 <HAL_RCC_OscConfig+0x7ac>
 8005f42:	e024      	b.n	8005f8e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f44:	69bb      	ldr	r3, [r7, #24]
 8005f46:	2b0c      	cmp	r3, #12
 8005f48:	d01f      	beq.n	8005f8a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f4a:	4b13      	ldr	r3, [pc, #76]	; (8005f98 <HAL_RCC_OscConfig+0x820>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a12      	ldr	r2, [pc, #72]	; (8005f98 <HAL_RCC_OscConfig+0x820>)
 8005f50:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f56:	f7fd f971 	bl	800323c <HAL_GetTick>
 8005f5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f5c:	e008      	b.n	8005f70 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f5e:	f7fd f96d 	bl	800323c <HAL_GetTick>
 8005f62:	4602      	mov	r2, r0
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	2b02      	cmp	r3, #2
 8005f6a:	d901      	bls.n	8005f70 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	e00f      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f70:	4b09      	ldr	r3, [pc, #36]	; (8005f98 <HAL_RCC_OscConfig+0x820>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1f0      	bne.n	8005f5e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005f7c:	4b06      	ldr	r3, [pc, #24]	; (8005f98 <HAL_RCC_OscConfig+0x820>)
 8005f7e:	68da      	ldr	r2, [r3, #12]
 8005f80:	4905      	ldr	r1, [pc, #20]	; (8005f98 <HAL_RCC_OscConfig+0x820>)
 8005f82:	4b06      	ldr	r3, [pc, #24]	; (8005f9c <HAL_RCC_OscConfig+0x824>)
 8005f84:	4013      	ands	r3, r2
 8005f86:	60cb      	str	r3, [r1, #12]
 8005f88:	e001      	b.n	8005f8e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e000      	b.n	8005f90 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3720      	adds	r7, #32
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	40021000 	.word	0x40021000
 8005f9c:	feeefffc 	.word	0xfeeefffc

08005fa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b084      	sub	sp, #16
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d101      	bne.n	8005fb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e0e7      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005fb4:	4b75      	ldr	r3, [pc, #468]	; (800618c <HAL_RCC_ClockConfig+0x1ec>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f003 0307 	and.w	r3, r3, #7
 8005fbc:	683a      	ldr	r2, [r7, #0]
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d910      	bls.n	8005fe4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fc2:	4b72      	ldr	r3, [pc, #456]	; (800618c <HAL_RCC_ClockConfig+0x1ec>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f023 0207 	bic.w	r2, r3, #7
 8005fca:	4970      	ldr	r1, [pc, #448]	; (800618c <HAL_RCC_ClockConfig+0x1ec>)
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fd2:	4b6e      	ldr	r3, [pc, #440]	; (800618c <HAL_RCC_ClockConfig+0x1ec>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f003 0307 	and.w	r3, r3, #7
 8005fda:	683a      	ldr	r2, [r7, #0]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d001      	beq.n	8005fe4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e0cf      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f003 0302 	and.w	r3, r3, #2
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d010      	beq.n	8006012 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	689a      	ldr	r2, [r3, #8]
 8005ff4:	4b66      	ldr	r3, [pc, #408]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d908      	bls.n	8006012 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006000:	4b63      	ldr	r3, [pc, #396]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	4960      	ldr	r1, [pc, #384]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 800600e:	4313      	orrs	r3, r2
 8006010:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f003 0301 	and.w	r3, r3, #1
 800601a:	2b00      	cmp	r3, #0
 800601c:	d04c      	beq.n	80060b8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	2b03      	cmp	r3, #3
 8006024:	d107      	bne.n	8006036 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006026:	4b5a      	ldr	r3, [pc, #360]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800602e:	2b00      	cmp	r3, #0
 8006030:	d121      	bne.n	8006076 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	e0a6      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	2b02      	cmp	r3, #2
 800603c:	d107      	bne.n	800604e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800603e:	4b54      	ldr	r3, [pc, #336]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d115      	bne.n	8006076 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e09a      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d107      	bne.n	8006066 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006056:	4b4e      	ldr	r3, [pc, #312]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0302 	and.w	r3, r3, #2
 800605e:	2b00      	cmp	r3, #0
 8006060:	d109      	bne.n	8006076 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e08e      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006066:	4b4a      	ldr	r3, [pc, #296]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e086      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006076:	4b46      	ldr	r3, [pc, #280]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 8006078:	689b      	ldr	r3, [r3, #8]
 800607a:	f023 0203 	bic.w	r2, r3, #3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	4943      	ldr	r1, [pc, #268]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 8006084:	4313      	orrs	r3, r2
 8006086:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006088:	f7fd f8d8 	bl	800323c <HAL_GetTick>
 800608c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800608e:	e00a      	b.n	80060a6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006090:	f7fd f8d4 	bl	800323c <HAL_GetTick>
 8006094:	4602      	mov	r2, r0
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	1ad3      	subs	r3, r2, r3
 800609a:	f241 3288 	movw	r2, #5000	; 0x1388
 800609e:	4293      	cmp	r3, r2
 80060a0:	d901      	bls.n	80060a6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e06e      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060a6:	4b3a      	ldr	r3, [pc, #232]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f003 020c 	and.w	r2, r3, #12
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d1eb      	bne.n	8006090 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 0302 	and.w	r3, r3, #2
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d010      	beq.n	80060e6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	689a      	ldr	r2, [r3, #8]
 80060c8:	4b31      	ldr	r3, [pc, #196]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d208      	bcs.n	80060e6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060d4:	4b2e      	ldr	r3, [pc, #184]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	492b      	ldr	r1, [pc, #172]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 80060e2:	4313      	orrs	r3, r2
 80060e4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80060e6:	4b29      	ldr	r3, [pc, #164]	; (800618c <HAL_RCC_ClockConfig+0x1ec>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f003 0307 	and.w	r3, r3, #7
 80060ee:	683a      	ldr	r2, [r7, #0]
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d210      	bcs.n	8006116 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060f4:	4b25      	ldr	r3, [pc, #148]	; (800618c <HAL_RCC_ClockConfig+0x1ec>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f023 0207 	bic.w	r2, r3, #7
 80060fc:	4923      	ldr	r1, [pc, #140]	; (800618c <HAL_RCC_ClockConfig+0x1ec>)
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	4313      	orrs	r3, r2
 8006102:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006104:	4b21      	ldr	r3, [pc, #132]	; (800618c <HAL_RCC_ClockConfig+0x1ec>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 0307 	and.w	r3, r3, #7
 800610c:	683a      	ldr	r2, [r7, #0]
 800610e:	429a      	cmp	r2, r3
 8006110:	d001      	beq.n	8006116 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	e036      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f003 0304 	and.w	r3, r3, #4
 800611e:	2b00      	cmp	r3, #0
 8006120:	d008      	beq.n	8006134 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006122:	4b1b      	ldr	r3, [pc, #108]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	4918      	ldr	r1, [pc, #96]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 8006130:	4313      	orrs	r3, r2
 8006132:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0308 	and.w	r3, r3, #8
 800613c:	2b00      	cmp	r3, #0
 800613e:	d009      	beq.n	8006154 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006140:	4b13      	ldr	r3, [pc, #76]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	00db      	lsls	r3, r3, #3
 800614e:	4910      	ldr	r1, [pc, #64]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 8006150:	4313      	orrs	r3, r2
 8006152:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006154:	f000 f824 	bl	80061a0 <HAL_RCC_GetSysClockFreq>
 8006158:	4602      	mov	r2, r0
 800615a:	4b0d      	ldr	r3, [pc, #52]	; (8006190 <HAL_RCC_ClockConfig+0x1f0>)
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	091b      	lsrs	r3, r3, #4
 8006160:	f003 030f 	and.w	r3, r3, #15
 8006164:	490b      	ldr	r1, [pc, #44]	; (8006194 <HAL_RCC_ClockConfig+0x1f4>)
 8006166:	5ccb      	ldrb	r3, [r1, r3]
 8006168:	f003 031f 	and.w	r3, r3, #31
 800616c:	fa22 f303 	lsr.w	r3, r2, r3
 8006170:	4a09      	ldr	r2, [pc, #36]	; (8006198 <HAL_RCC_ClockConfig+0x1f8>)
 8006172:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006174:	4b09      	ldr	r3, [pc, #36]	; (800619c <HAL_RCC_ClockConfig+0x1fc>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4618      	mov	r0, r3
 800617a:	f7fd f80f 	bl	800319c <HAL_InitTick>
 800617e:	4603      	mov	r3, r0
 8006180:	72fb      	strb	r3, [r7, #11]

  return status;
 8006182:	7afb      	ldrb	r3, [r7, #11]
}
 8006184:	4618      	mov	r0, r3
 8006186:	3710      	adds	r7, #16
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}
 800618c:	40022000 	.word	0x40022000
 8006190:	40021000 	.word	0x40021000
 8006194:	0800bf94 	.word	0x0800bf94
 8006198:	20000168 	.word	0x20000168
 800619c:	2000017c 	.word	0x2000017c

080061a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b089      	sub	sp, #36	; 0x24
 80061a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80061a6:	2300      	movs	r3, #0
 80061a8:	61fb      	str	r3, [r7, #28]
 80061aa:	2300      	movs	r3, #0
 80061ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061ae:	4b3e      	ldr	r3, [pc, #248]	; (80062a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	f003 030c 	and.w	r3, r3, #12
 80061b6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061b8:	4b3b      	ldr	r3, [pc, #236]	; (80062a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	f003 0303 	and.w	r3, r3, #3
 80061c0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d005      	beq.n	80061d4 <HAL_RCC_GetSysClockFreq+0x34>
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	2b0c      	cmp	r3, #12
 80061cc:	d121      	bne.n	8006212 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d11e      	bne.n	8006212 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80061d4:	4b34      	ldr	r3, [pc, #208]	; (80062a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f003 0308 	and.w	r3, r3, #8
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d107      	bne.n	80061f0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80061e0:	4b31      	ldr	r3, [pc, #196]	; (80062a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80061e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80061e6:	0a1b      	lsrs	r3, r3, #8
 80061e8:	f003 030f 	and.w	r3, r3, #15
 80061ec:	61fb      	str	r3, [r7, #28]
 80061ee:	e005      	b.n	80061fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80061f0:	4b2d      	ldr	r3, [pc, #180]	; (80062a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	091b      	lsrs	r3, r3, #4
 80061f6:	f003 030f 	and.w	r3, r3, #15
 80061fa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80061fc:	4a2b      	ldr	r2, [pc, #172]	; (80062ac <HAL_RCC_GetSysClockFreq+0x10c>)
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006204:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d10d      	bne.n	8006228 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800620c:	69fb      	ldr	r3, [r7, #28]
 800620e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006210:	e00a      	b.n	8006228 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	2b04      	cmp	r3, #4
 8006216:	d102      	bne.n	800621e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006218:	4b25      	ldr	r3, [pc, #148]	; (80062b0 <HAL_RCC_GetSysClockFreq+0x110>)
 800621a:	61bb      	str	r3, [r7, #24]
 800621c:	e004      	b.n	8006228 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	2b08      	cmp	r3, #8
 8006222:	d101      	bne.n	8006228 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006224:	4b22      	ldr	r3, [pc, #136]	; (80062b0 <HAL_RCC_GetSysClockFreq+0x110>)
 8006226:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	2b0c      	cmp	r3, #12
 800622c:	d134      	bne.n	8006298 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800622e:	4b1e      	ldr	r3, [pc, #120]	; (80062a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	f003 0303 	and.w	r3, r3, #3
 8006236:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	2b02      	cmp	r3, #2
 800623c:	d003      	beq.n	8006246 <HAL_RCC_GetSysClockFreq+0xa6>
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	2b03      	cmp	r3, #3
 8006242:	d003      	beq.n	800624c <HAL_RCC_GetSysClockFreq+0xac>
 8006244:	e005      	b.n	8006252 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006246:	4b1a      	ldr	r3, [pc, #104]	; (80062b0 <HAL_RCC_GetSysClockFreq+0x110>)
 8006248:	617b      	str	r3, [r7, #20]
      break;
 800624a:	e005      	b.n	8006258 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800624c:	4b18      	ldr	r3, [pc, #96]	; (80062b0 <HAL_RCC_GetSysClockFreq+0x110>)
 800624e:	617b      	str	r3, [r7, #20]
      break;
 8006250:	e002      	b.n	8006258 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	617b      	str	r3, [r7, #20]
      break;
 8006256:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006258:	4b13      	ldr	r3, [pc, #76]	; (80062a8 <HAL_RCC_GetSysClockFreq+0x108>)
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	091b      	lsrs	r3, r3, #4
 800625e:	f003 0307 	and.w	r3, r3, #7
 8006262:	3301      	adds	r3, #1
 8006264:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006266:	4b10      	ldr	r3, [pc, #64]	; (80062a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	0a1b      	lsrs	r3, r3, #8
 800626c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006270:	697a      	ldr	r2, [r7, #20]
 8006272:	fb03 f202 	mul.w	r2, r3, r2
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	fbb2 f3f3 	udiv	r3, r2, r3
 800627c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800627e:	4b0a      	ldr	r3, [pc, #40]	; (80062a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006280:	68db      	ldr	r3, [r3, #12]
 8006282:	0e5b      	lsrs	r3, r3, #25
 8006284:	f003 0303 	and.w	r3, r3, #3
 8006288:	3301      	adds	r3, #1
 800628a:	005b      	lsls	r3, r3, #1
 800628c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800628e:	697a      	ldr	r2, [r7, #20]
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	fbb2 f3f3 	udiv	r3, r2, r3
 8006296:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006298:	69bb      	ldr	r3, [r7, #24]
}
 800629a:	4618      	mov	r0, r3
 800629c:	3724      	adds	r7, #36	; 0x24
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop
 80062a8:	40021000 	.word	0x40021000
 80062ac:	0800bfac 	.word	0x0800bfac
 80062b0:	00f42400 	.word	0x00f42400

080062b4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062b4:	b480      	push	{r7}
 80062b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062b8:	4b03      	ldr	r3, [pc, #12]	; (80062c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80062ba:	681b      	ldr	r3, [r3, #0]
}
 80062bc:	4618      	mov	r0, r3
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr
 80062c6:	bf00      	nop
 80062c8:	20000168 	.word	0x20000168

080062cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80062d0:	f7ff fff0 	bl	80062b4 <HAL_RCC_GetHCLKFreq>
 80062d4:	4602      	mov	r2, r0
 80062d6:	4b06      	ldr	r3, [pc, #24]	; (80062f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	0a1b      	lsrs	r3, r3, #8
 80062dc:	f003 0307 	and.w	r3, r3, #7
 80062e0:	4904      	ldr	r1, [pc, #16]	; (80062f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80062e2:	5ccb      	ldrb	r3, [r1, r3]
 80062e4:	f003 031f 	and.w	r3, r3, #31
 80062e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	40021000 	.word	0x40021000
 80062f4:	0800bfa4 	.word	0x0800bfa4

080062f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80062fc:	f7ff ffda 	bl	80062b4 <HAL_RCC_GetHCLKFreq>
 8006300:	4602      	mov	r2, r0
 8006302:	4b06      	ldr	r3, [pc, #24]	; (800631c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	0adb      	lsrs	r3, r3, #11
 8006308:	f003 0307 	and.w	r3, r3, #7
 800630c:	4904      	ldr	r1, [pc, #16]	; (8006320 <HAL_RCC_GetPCLK2Freq+0x28>)
 800630e:	5ccb      	ldrb	r3, [r1, r3]
 8006310:	f003 031f 	and.w	r3, r3, #31
 8006314:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006318:	4618      	mov	r0, r3
 800631a:	bd80      	pop	{r7, pc}
 800631c:	40021000 	.word	0x40021000
 8006320:	0800bfa4 	.word	0x0800bfa4

08006324 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b086      	sub	sp, #24
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800632c:	2300      	movs	r3, #0
 800632e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006330:	4b2a      	ldr	r3, [pc, #168]	; (80063dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006338:	2b00      	cmp	r3, #0
 800633a:	d003      	beq.n	8006344 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800633c:	f7ff f9b8 	bl	80056b0 <HAL_PWREx_GetVoltageRange>
 8006340:	6178      	str	r0, [r7, #20]
 8006342:	e014      	b.n	800636e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006344:	4b25      	ldr	r3, [pc, #148]	; (80063dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006348:	4a24      	ldr	r2, [pc, #144]	; (80063dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800634a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800634e:	6593      	str	r3, [r2, #88]	; 0x58
 8006350:	4b22      	ldr	r3, [pc, #136]	; (80063dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006352:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006354:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006358:	60fb      	str	r3, [r7, #12]
 800635a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800635c:	f7ff f9a8 	bl	80056b0 <HAL_PWREx_GetVoltageRange>
 8006360:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006362:	4b1e      	ldr	r3, [pc, #120]	; (80063dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006364:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006366:	4a1d      	ldr	r2, [pc, #116]	; (80063dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006368:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800636c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006374:	d10b      	bne.n	800638e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2b80      	cmp	r3, #128	; 0x80
 800637a:	d919      	bls.n	80063b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2ba0      	cmp	r3, #160	; 0xa0
 8006380:	d902      	bls.n	8006388 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006382:	2302      	movs	r3, #2
 8006384:	613b      	str	r3, [r7, #16]
 8006386:	e013      	b.n	80063b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006388:	2301      	movs	r3, #1
 800638a:	613b      	str	r3, [r7, #16]
 800638c:	e010      	b.n	80063b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2b80      	cmp	r3, #128	; 0x80
 8006392:	d902      	bls.n	800639a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006394:	2303      	movs	r3, #3
 8006396:	613b      	str	r3, [r7, #16]
 8006398:	e00a      	b.n	80063b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2b80      	cmp	r3, #128	; 0x80
 800639e:	d102      	bne.n	80063a6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80063a0:	2302      	movs	r3, #2
 80063a2:	613b      	str	r3, [r7, #16]
 80063a4:	e004      	b.n	80063b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2b70      	cmp	r3, #112	; 0x70
 80063aa:	d101      	bne.n	80063b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80063ac:	2301      	movs	r3, #1
 80063ae:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80063b0:	4b0b      	ldr	r3, [pc, #44]	; (80063e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f023 0207 	bic.w	r2, r3, #7
 80063b8:	4909      	ldr	r1, [pc, #36]	; (80063e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	4313      	orrs	r3, r2
 80063be:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80063c0:	4b07      	ldr	r3, [pc, #28]	; (80063e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0307 	and.w	r3, r3, #7
 80063c8:	693a      	ldr	r2, [r7, #16]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	d001      	beq.n	80063d2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e000      	b.n	80063d4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80063d2:	2300      	movs	r3, #0
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3718      	adds	r7, #24
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}
 80063dc:	40021000 	.word	0x40021000
 80063e0:	40022000 	.word	0x40022000

080063e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b086      	sub	sp, #24
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80063ec:	2300      	movs	r3, #0
 80063ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80063f0:	2300      	movs	r3, #0
 80063f2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d031      	beq.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006404:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006408:	d01a      	beq.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800640a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800640e:	d814      	bhi.n	800643a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006410:	2b00      	cmp	r3, #0
 8006412:	d009      	beq.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006414:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006418:	d10f      	bne.n	800643a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800641a:	4b5d      	ldr	r3, [pc, #372]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800641c:	68db      	ldr	r3, [r3, #12]
 800641e:	4a5c      	ldr	r2, [pc, #368]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006420:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006424:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006426:	e00c      	b.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	3304      	adds	r3, #4
 800642c:	2100      	movs	r1, #0
 800642e:	4618      	mov	r0, r3
 8006430:	f000 f9f0 	bl	8006814 <RCCEx_PLLSAI1_Config>
 8006434:	4603      	mov	r3, r0
 8006436:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006438:	e003      	b.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	74fb      	strb	r3, [r7, #19]
      break;
 800643e:	e000      	b.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8006440:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006442:	7cfb      	ldrb	r3, [r7, #19]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d10b      	bne.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006448:	4b51      	ldr	r3, [pc, #324]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800644a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800644e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006456:	494e      	ldr	r1, [pc, #312]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006458:	4313      	orrs	r3, r2
 800645a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800645e:	e001      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006460:	7cfb      	ldrb	r3, [r7, #19]
 8006462:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800646c:	2b00      	cmp	r3, #0
 800646e:	f000 809e 	beq.w	80065ae <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006472:	2300      	movs	r3, #0
 8006474:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006476:	4b46      	ldr	r3, [pc, #280]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800647a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800647e:	2b00      	cmp	r3, #0
 8006480:	d101      	bne.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8006482:	2301      	movs	r3, #1
 8006484:	e000      	b.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8006486:	2300      	movs	r3, #0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d00d      	beq.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800648c:	4b40      	ldr	r3, [pc, #256]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800648e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006490:	4a3f      	ldr	r2, [pc, #252]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006492:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006496:	6593      	str	r3, [r2, #88]	; 0x58
 8006498:	4b3d      	ldr	r3, [pc, #244]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800649a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800649c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064a0:	60bb      	str	r3, [r7, #8]
 80064a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80064a4:	2301      	movs	r3, #1
 80064a6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80064a8:	4b3a      	ldr	r3, [pc, #232]	; (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a39      	ldr	r2, [pc, #228]	; (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80064ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064b2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80064b4:	f7fc fec2 	bl	800323c <HAL_GetTick>
 80064b8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80064ba:	e009      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064bc:	f7fc febe 	bl	800323c <HAL_GetTick>
 80064c0:	4602      	mov	r2, r0
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	1ad3      	subs	r3, r2, r3
 80064c6:	2b02      	cmp	r3, #2
 80064c8:	d902      	bls.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80064ca:	2303      	movs	r3, #3
 80064cc:	74fb      	strb	r3, [r7, #19]
        break;
 80064ce:	e005      	b.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80064d0:	4b30      	ldr	r3, [pc, #192]	; (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d0ef      	beq.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80064dc:	7cfb      	ldrb	r3, [r7, #19]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d15a      	bne.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80064e2:	4b2b      	ldr	r3, [pc, #172]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80064e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064ec:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d01e      	beq.n	8006532 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064f8:	697a      	ldr	r2, [r7, #20]
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d019      	beq.n	8006532 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80064fe:	4b24      	ldr	r3, [pc, #144]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006500:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006504:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006508:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800650a:	4b21      	ldr	r3, [pc, #132]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800650c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006510:	4a1f      	ldr	r2, [pc, #124]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006512:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006516:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800651a:	4b1d      	ldr	r3, [pc, #116]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800651c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006520:	4a1b      	ldr	r2, [pc, #108]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006522:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006526:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800652a:	4a19      	ldr	r2, [pc, #100]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	f003 0301 	and.w	r3, r3, #1
 8006538:	2b00      	cmp	r3, #0
 800653a:	d016      	beq.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800653c:	f7fc fe7e 	bl	800323c <HAL_GetTick>
 8006540:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006542:	e00b      	b.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006544:	f7fc fe7a 	bl	800323c <HAL_GetTick>
 8006548:	4602      	mov	r2, r0
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	1ad3      	subs	r3, r2, r3
 800654e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006552:	4293      	cmp	r3, r2
 8006554:	d902      	bls.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	74fb      	strb	r3, [r7, #19]
            break;
 800655a:	e006      	b.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800655c:	4b0c      	ldr	r3, [pc, #48]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800655e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006562:	f003 0302 	and.w	r3, r3, #2
 8006566:	2b00      	cmp	r3, #0
 8006568:	d0ec      	beq.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800656a:	7cfb      	ldrb	r3, [r7, #19]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d10b      	bne.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006570:	4b07      	ldr	r3, [pc, #28]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006572:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006576:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800657e:	4904      	ldr	r1, [pc, #16]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006580:	4313      	orrs	r3, r2
 8006582:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006586:	e009      	b.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006588:	7cfb      	ldrb	r3, [r7, #19]
 800658a:	74bb      	strb	r3, [r7, #18]
 800658c:	e006      	b.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800658e:	bf00      	nop
 8006590:	40021000 	.word	0x40021000
 8006594:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006598:	7cfb      	ldrb	r3, [r7, #19]
 800659a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800659c:	7c7b      	ldrb	r3, [r7, #17]
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d105      	bne.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065a2:	4b9b      	ldr	r3, [pc, #620]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80065a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065a6:	4a9a      	ldr	r2, [pc, #616]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80065a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065ac:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f003 0301 	and.w	r3, r3, #1
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d00a      	beq.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80065ba:	4b95      	ldr	r3, [pc, #596]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80065bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065c0:	f023 0203 	bic.w	r2, r3, #3
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6a1b      	ldr	r3, [r3, #32]
 80065c8:	4991      	ldr	r1, [pc, #580]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80065ca:	4313      	orrs	r3, r2
 80065cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f003 0302 	and.w	r3, r3, #2
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d00a      	beq.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80065dc:	4b8c      	ldr	r3, [pc, #560]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80065de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065e2:	f023 020c 	bic.w	r2, r3, #12
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ea:	4989      	ldr	r1, [pc, #548]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80065ec:	4313      	orrs	r3, r2
 80065ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 0304 	and.w	r3, r3, #4
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d00a      	beq.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80065fe:	4b84      	ldr	r3, [pc, #528]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006600:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006604:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800660c:	4980      	ldr	r1, [pc, #512]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800660e:	4313      	orrs	r3, r2
 8006610:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f003 0320 	and.w	r3, r3, #32
 800661c:	2b00      	cmp	r3, #0
 800661e:	d00a      	beq.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006620:	4b7b      	ldr	r3, [pc, #492]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006622:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006626:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800662e:	4978      	ldr	r1, [pc, #480]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006630:	4313      	orrs	r3, r2
 8006632:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800663e:	2b00      	cmp	r3, #0
 8006640:	d00a      	beq.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006642:	4b73      	ldr	r3, [pc, #460]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006644:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006648:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006650:	496f      	ldr	r1, [pc, #444]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006652:	4313      	orrs	r3, r2
 8006654:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006660:	2b00      	cmp	r3, #0
 8006662:	d00a      	beq.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006664:	4b6a      	ldr	r3, [pc, #424]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006666:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800666a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006672:	4967      	ldr	r1, [pc, #412]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006674:	4313      	orrs	r3, r2
 8006676:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006682:	2b00      	cmp	r3, #0
 8006684:	d00a      	beq.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006686:	4b62      	ldr	r3, [pc, #392]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800668c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006694:	495e      	ldr	r1, [pc, #376]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006696:	4313      	orrs	r3, r2
 8006698:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d00a      	beq.n	80066be <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80066a8:	4b59      	ldr	r3, [pc, #356]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80066aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066ae:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066b6:	4956      	ldr	r1, [pc, #344]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80066b8:	4313      	orrs	r3, r2
 80066ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d00a      	beq.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80066ca:	4b51      	ldr	r3, [pc, #324]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80066cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066d8:	494d      	ldr	r1, [pc, #308]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80066da:	4313      	orrs	r3, r2
 80066dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d028      	beq.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80066ec:	4b48      	ldr	r3, [pc, #288]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80066ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066f2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066fa:	4945      	ldr	r1, [pc, #276]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80066fc:	4313      	orrs	r3, r2
 80066fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006706:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800670a:	d106      	bne.n	800671a <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800670c:	4b40      	ldr	r3, [pc, #256]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	4a3f      	ldr	r2, [pc, #252]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006712:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006716:	60d3      	str	r3, [r2, #12]
 8006718:	e011      	b.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800671e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006722:	d10c      	bne.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	3304      	adds	r3, #4
 8006728:	2101      	movs	r1, #1
 800672a:	4618      	mov	r0, r3
 800672c:	f000 f872 	bl	8006814 <RCCEx_PLLSAI1_Config>
 8006730:	4603      	mov	r3, r0
 8006732:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006734:	7cfb      	ldrb	r3, [r7, #19]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d001      	beq.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 800673a:	7cfb      	ldrb	r3, [r7, #19]
 800673c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006746:	2b00      	cmp	r3, #0
 8006748:	d028      	beq.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800674a:	4b31      	ldr	r3, [pc, #196]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800674c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006750:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006758:	492d      	ldr	r1, [pc, #180]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800675a:	4313      	orrs	r3, r2
 800675c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006764:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006768:	d106      	bne.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800676a:	4b29      	ldr	r3, [pc, #164]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	4a28      	ldr	r2, [pc, #160]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006770:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006774:	60d3      	str	r3, [r2, #12]
 8006776:	e011      	b.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800677c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006780:	d10c      	bne.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	3304      	adds	r3, #4
 8006786:	2101      	movs	r1, #1
 8006788:	4618      	mov	r0, r3
 800678a:	f000 f843 	bl	8006814 <RCCEx_PLLSAI1_Config>
 800678e:	4603      	mov	r3, r0
 8006790:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006792:	7cfb      	ldrb	r3, [r7, #19]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d001      	beq.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8006798:	7cfb      	ldrb	r3, [r7, #19]
 800679a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d01c      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80067a8:	4b19      	ldr	r3, [pc, #100]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80067aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067ae:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067b6:	4916      	ldr	r1, [pc, #88]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80067b8:	4313      	orrs	r3, r2
 80067ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80067c6:	d10c      	bne.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	3304      	adds	r3, #4
 80067cc:	2102      	movs	r1, #2
 80067ce:	4618      	mov	r0, r3
 80067d0:	f000 f820 	bl	8006814 <RCCEx_PLLSAI1_Config>
 80067d4:	4603      	mov	r3, r0
 80067d6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80067d8:	7cfb      	ldrb	r3, [r7, #19]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 80067de:	7cfb      	ldrb	r3, [r7, #19]
 80067e0:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d00a      	beq.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80067ee:	4b08      	ldr	r3, [pc, #32]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80067f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067f4:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067fc:	4904      	ldr	r1, [pc, #16]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80067fe:	4313      	orrs	r3, r2
 8006800:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006804:	7cbb      	ldrb	r3, [r7, #18]
}
 8006806:	4618      	mov	r0, r3
 8006808:	3718      	adds	r7, #24
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}
 800680e:	bf00      	nop
 8006810:	40021000 	.word	0x40021000

08006814 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800681e:	2300      	movs	r3, #0
 8006820:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006822:	4b74      	ldr	r3, [pc, #464]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006824:	68db      	ldr	r3, [r3, #12]
 8006826:	f003 0303 	and.w	r3, r3, #3
 800682a:	2b00      	cmp	r3, #0
 800682c:	d018      	beq.n	8006860 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800682e:	4b71      	ldr	r3, [pc, #452]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	f003 0203 	and.w	r2, r3, #3
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	429a      	cmp	r2, r3
 800683c:	d10d      	bne.n	800685a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
       ||
 8006842:	2b00      	cmp	r3, #0
 8006844:	d009      	beq.n	800685a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006846:	4b6b      	ldr	r3, [pc, #428]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	091b      	lsrs	r3, r3, #4
 800684c:	f003 0307 	and.w	r3, r3, #7
 8006850:	1c5a      	adds	r2, r3, #1
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	685b      	ldr	r3, [r3, #4]
       ||
 8006856:	429a      	cmp	r2, r3
 8006858:	d047      	beq.n	80068ea <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	73fb      	strb	r3, [r7, #15]
 800685e:	e044      	b.n	80068ea <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2b03      	cmp	r3, #3
 8006866:	d018      	beq.n	800689a <RCCEx_PLLSAI1_Config+0x86>
 8006868:	2b03      	cmp	r3, #3
 800686a:	d825      	bhi.n	80068b8 <RCCEx_PLLSAI1_Config+0xa4>
 800686c:	2b01      	cmp	r3, #1
 800686e:	d002      	beq.n	8006876 <RCCEx_PLLSAI1_Config+0x62>
 8006870:	2b02      	cmp	r3, #2
 8006872:	d009      	beq.n	8006888 <RCCEx_PLLSAI1_Config+0x74>
 8006874:	e020      	b.n	80068b8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006876:	4b5f      	ldr	r3, [pc, #380]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f003 0302 	and.w	r3, r3, #2
 800687e:	2b00      	cmp	r3, #0
 8006880:	d11d      	bne.n	80068be <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006886:	e01a      	b.n	80068be <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006888:	4b5a      	ldr	r3, [pc, #360]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006890:	2b00      	cmp	r3, #0
 8006892:	d116      	bne.n	80068c2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006898:	e013      	b.n	80068c2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800689a:	4b56      	ldr	r3, [pc, #344]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d10f      	bne.n	80068c6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80068a6:	4b53      	ldr	r3, [pc, #332]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d109      	bne.n	80068c6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80068b6:	e006      	b.n	80068c6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	73fb      	strb	r3, [r7, #15]
      break;
 80068bc:	e004      	b.n	80068c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80068be:	bf00      	nop
 80068c0:	e002      	b.n	80068c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80068c2:	bf00      	nop
 80068c4:	e000      	b.n	80068c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80068c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80068c8:	7bfb      	ldrb	r3, [r7, #15]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d10d      	bne.n	80068ea <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80068ce:	4b49      	ldr	r3, [pc, #292]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068d0:	68db      	ldr	r3, [r3, #12]
 80068d2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6819      	ldr	r1, [r3, #0]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	3b01      	subs	r3, #1
 80068e0:	011b      	lsls	r3, r3, #4
 80068e2:	430b      	orrs	r3, r1
 80068e4:	4943      	ldr	r1, [pc, #268]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068e6:	4313      	orrs	r3, r2
 80068e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80068ea:	7bfb      	ldrb	r3, [r7, #15]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d17c      	bne.n	80069ea <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80068f0:	4b40      	ldr	r3, [pc, #256]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a3f      	ldr	r2, [pc, #252]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068f6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80068fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068fc:	f7fc fc9e 	bl	800323c <HAL_GetTick>
 8006900:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006902:	e009      	b.n	8006918 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006904:	f7fc fc9a 	bl	800323c <HAL_GetTick>
 8006908:	4602      	mov	r2, r0
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	1ad3      	subs	r3, r2, r3
 800690e:	2b02      	cmp	r3, #2
 8006910:	d902      	bls.n	8006918 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006912:	2303      	movs	r3, #3
 8006914:	73fb      	strb	r3, [r7, #15]
        break;
 8006916:	e005      	b.n	8006924 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006918:	4b36      	ldr	r3, [pc, #216]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006920:	2b00      	cmp	r3, #0
 8006922:	d1ef      	bne.n	8006904 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006924:	7bfb      	ldrb	r3, [r7, #15]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d15f      	bne.n	80069ea <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d110      	bne.n	8006952 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006930:	4b30      	ldr	r3, [pc, #192]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006932:	691b      	ldr	r3, [r3, #16]
 8006934:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006938:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800693c:	687a      	ldr	r2, [r7, #4]
 800693e:	6892      	ldr	r2, [r2, #8]
 8006940:	0211      	lsls	r1, r2, #8
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	68d2      	ldr	r2, [r2, #12]
 8006946:	06d2      	lsls	r2, r2, #27
 8006948:	430a      	orrs	r2, r1
 800694a:	492a      	ldr	r1, [pc, #168]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800694c:	4313      	orrs	r3, r2
 800694e:	610b      	str	r3, [r1, #16]
 8006950:	e027      	b.n	80069a2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	2b01      	cmp	r3, #1
 8006956:	d112      	bne.n	800697e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006958:	4b26      	ldr	r3, [pc, #152]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800695a:	691b      	ldr	r3, [r3, #16]
 800695c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006960:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006964:	687a      	ldr	r2, [r7, #4]
 8006966:	6892      	ldr	r2, [r2, #8]
 8006968:	0211      	lsls	r1, r2, #8
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	6912      	ldr	r2, [r2, #16]
 800696e:	0852      	lsrs	r2, r2, #1
 8006970:	3a01      	subs	r2, #1
 8006972:	0552      	lsls	r2, r2, #21
 8006974:	430a      	orrs	r2, r1
 8006976:	491f      	ldr	r1, [pc, #124]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006978:	4313      	orrs	r3, r2
 800697a:	610b      	str	r3, [r1, #16]
 800697c:	e011      	b.n	80069a2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800697e:	4b1d      	ldr	r3, [pc, #116]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006986:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	6892      	ldr	r2, [r2, #8]
 800698e:	0211      	lsls	r1, r2, #8
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	6952      	ldr	r2, [r2, #20]
 8006994:	0852      	lsrs	r2, r2, #1
 8006996:	3a01      	subs	r2, #1
 8006998:	0652      	lsls	r2, r2, #25
 800699a:	430a      	orrs	r2, r1
 800699c:	4915      	ldr	r1, [pc, #84]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800699e:	4313      	orrs	r3, r2
 80069a0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80069a2:	4b14      	ldr	r3, [pc, #80]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a13      	ldr	r2, [pc, #76]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80069a8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80069ac:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069ae:	f7fc fc45 	bl	800323c <HAL_GetTick>
 80069b2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80069b4:	e009      	b.n	80069ca <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80069b6:	f7fc fc41 	bl	800323c <HAL_GetTick>
 80069ba:	4602      	mov	r2, r0
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	1ad3      	subs	r3, r2, r3
 80069c0:	2b02      	cmp	r3, #2
 80069c2:	d902      	bls.n	80069ca <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80069c4:	2303      	movs	r3, #3
 80069c6:	73fb      	strb	r3, [r7, #15]
          break;
 80069c8:	e005      	b.n	80069d6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80069ca:	4b0a      	ldr	r3, [pc, #40]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d0ef      	beq.n	80069b6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80069d6:	7bfb      	ldrb	r3, [r7, #15]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d106      	bne.n	80069ea <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80069dc:	4b05      	ldr	r3, [pc, #20]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80069de:	691a      	ldr	r2, [r3, #16]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	699b      	ldr	r3, [r3, #24]
 80069e4:	4903      	ldr	r1, [pc, #12]	; (80069f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80069e6:	4313      	orrs	r3, r2
 80069e8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80069ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3710      	adds	r7, #16
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}
 80069f4:	40021000 	.word	0x40021000

080069f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b082      	sub	sp, #8
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d101      	bne.n	8006a0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e049      	b.n	8006a9e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d106      	bne.n	8006a24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f7fb fed0 	bl	80027c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2202      	movs	r2, #2
 8006a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681a      	ldr	r2, [r3, #0]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	3304      	adds	r3, #4
 8006a34:	4619      	mov	r1, r3
 8006a36:	4610      	mov	r0, r2
 8006a38:	f000 faca 	bl	8006fd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2201      	movs	r2, #1
 8006a68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2201      	movs	r2, #1
 8006a78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2201      	movs	r2, #1
 8006a88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a9c:	2300      	movs	r3, #0
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3708      	adds	r7, #8
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
	...

08006aa8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b085      	sub	sp, #20
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ab6:	b2db      	uxtb	r3, r3
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d001      	beq.n	8006ac0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	e03b      	b.n	8006b38 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2202      	movs	r2, #2
 8006ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	68da      	ldr	r2, [r3, #12]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f042 0201 	orr.w	r2, r2, #1
 8006ad6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a19      	ldr	r2, [pc, #100]	; (8006b44 <HAL_TIM_Base_Start_IT+0x9c>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d009      	beq.n	8006af6 <HAL_TIM_Base_Start_IT+0x4e>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aea:	d004      	beq.n	8006af6 <HAL_TIM_Base_Start_IT+0x4e>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a15      	ldr	r2, [pc, #84]	; (8006b48 <HAL_TIM_Base_Start_IT+0xa0>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d115      	bne.n	8006b22 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	689a      	ldr	r2, [r3, #8]
 8006afc:	4b13      	ldr	r3, [pc, #76]	; (8006b4c <HAL_TIM_Base_Start_IT+0xa4>)
 8006afe:	4013      	ands	r3, r2
 8006b00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2b06      	cmp	r3, #6
 8006b06:	d015      	beq.n	8006b34 <HAL_TIM_Base_Start_IT+0x8c>
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b0e:	d011      	beq.n	8006b34 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	681a      	ldr	r2, [r3, #0]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f042 0201 	orr.w	r2, r2, #1
 8006b1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b20:	e008      	b.n	8006b34 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f042 0201 	orr.w	r2, r2, #1
 8006b30:	601a      	str	r2, [r3, #0]
 8006b32:	e000      	b.n	8006b36 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b34:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006b36:	2300      	movs	r3, #0
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3714      	adds	r7, #20
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr
 8006b44:	40012c00 	.word	0x40012c00
 8006b48:	40014000 	.word	0x40014000
 8006b4c:	00010007 	.word	0x00010007

08006b50 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68da      	ldr	r2, [r3, #12]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f022 0201 	bic.w	r2, r2, #1
 8006b66:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	6a1a      	ldr	r2, [r3, #32]
 8006b6e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006b72:	4013      	ands	r3, r2
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d10f      	bne.n	8006b98 <HAL_TIM_Base_Stop_IT+0x48>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	6a1a      	ldr	r2, [r3, #32]
 8006b7e:	f240 4344 	movw	r3, #1092	; 0x444
 8006b82:	4013      	ands	r3, r2
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d107      	bne.n	8006b98 <HAL_TIM_Base_Stop_IT+0x48>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f022 0201 	bic.w	r2, r2, #1
 8006b96:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006ba0:	2300      	movs	r3, #0
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	370c      	adds	r7, #12
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr

08006bae <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006bae:	b580      	push	{r7, lr}
 8006bb0:	b082      	sub	sp, #8
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	f003 0302 	and.w	r3, r3, #2
 8006bc0:	2b02      	cmp	r3, #2
 8006bc2:	d122      	bne.n	8006c0a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	f003 0302 	and.w	r3, r3, #2
 8006bce:	2b02      	cmp	r3, #2
 8006bd0:	d11b      	bne.n	8006c0a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f06f 0202 	mvn.w	r2, #2
 8006bda:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2201      	movs	r2, #1
 8006be0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	699b      	ldr	r3, [r3, #24]
 8006be8:	f003 0303 	and.w	r3, r3, #3
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d003      	beq.n	8006bf8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f000 f9ce 	bl	8006f92 <HAL_TIM_IC_CaptureCallback>
 8006bf6:	e005      	b.n	8006c04 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f000 f9c0 	bl	8006f7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f000 f9d1 	bl	8006fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2200      	movs	r2, #0
 8006c08:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	f003 0304 	and.w	r3, r3, #4
 8006c14:	2b04      	cmp	r3, #4
 8006c16:	d122      	bne.n	8006c5e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68db      	ldr	r3, [r3, #12]
 8006c1e:	f003 0304 	and.w	r3, r3, #4
 8006c22:	2b04      	cmp	r3, #4
 8006c24:	d11b      	bne.n	8006c5e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f06f 0204 	mvn.w	r2, #4
 8006c2e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2202      	movs	r2, #2
 8006c34:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	699b      	ldr	r3, [r3, #24]
 8006c3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d003      	beq.n	8006c4c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f000 f9a4 	bl	8006f92 <HAL_TIM_IC_CaptureCallback>
 8006c4a:	e005      	b.n	8006c58 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 f996 	bl	8006f7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 f9a7 	bl	8006fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	691b      	ldr	r3, [r3, #16]
 8006c64:	f003 0308 	and.w	r3, r3, #8
 8006c68:	2b08      	cmp	r3, #8
 8006c6a:	d122      	bne.n	8006cb2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	f003 0308 	and.w	r3, r3, #8
 8006c76:	2b08      	cmp	r3, #8
 8006c78:	d11b      	bne.n	8006cb2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f06f 0208 	mvn.w	r2, #8
 8006c82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2204      	movs	r2, #4
 8006c88:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	69db      	ldr	r3, [r3, #28]
 8006c90:	f003 0303 	and.w	r3, r3, #3
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d003      	beq.n	8006ca0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f000 f97a 	bl	8006f92 <HAL_TIM_IC_CaptureCallback>
 8006c9e:	e005      	b.n	8006cac <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f000 f96c 	bl	8006f7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f000 f97d 	bl	8006fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	691b      	ldr	r3, [r3, #16]
 8006cb8:	f003 0310 	and.w	r3, r3, #16
 8006cbc:	2b10      	cmp	r3, #16
 8006cbe:	d122      	bne.n	8006d06 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	f003 0310 	and.w	r3, r3, #16
 8006cca:	2b10      	cmp	r3, #16
 8006ccc:	d11b      	bne.n	8006d06 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f06f 0210 	mvn.w	r2, #16
 8006cd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2208      	movs	r2, #8
 8006cdc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	69db      	ldr	r3, [r3, #28]
 8006ce4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d003      	beq.n	8006cf4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f000 f950 	bl	8006f92 <HAL_TIM_IC_CaptureCallback>
 8006cf2:	e005      	b.n	8006d00 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f000 f942 	bl	8006f7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 f953 	bl	8006fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2200      	movs	r2, #0
 8006d04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	f003 0301 	and.w	r3, r3, #1
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d10e      	bne.n	8006d32 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	f003 0301 	and.w	r3, r3, #1
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d107      	bne.n	8006d32 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f06f 0201 	mvn.w	r2, #1
 8006d2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f7fb f9bb 	bl	80020a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	691b      	ldr	r3, [r3, #16]
 8006d38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d3c:	2b80      	cmp	r3, #128	; 0x80
 8006d3e:	d10e      	bne.n	8006d5e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	68db      	ldr	r3, [r3, #12]
 8006d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d4a:	2b80      	cmp	r3, #128	; 0x80
 8006d4c:	d107      	bne.n	8006d5e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006d56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d58:	6878      	ldr	r0, [r7, #4]
 8006d5a:	f000 faa7 	bl	80072ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	691b      	ldr	r3, [r3, #16]
 8006d64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d6c:	d10e      	bne.n	8006d8c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d78:	2b80      	cmp	r3, #128	; 0x80
 8006d7a:	d107      	bne.n	8006d8c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006d84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f000 fa9a 	bl	80072c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	691b      	ldr	r3, [r3, #16]
 8006d92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d96:	2b40      	cmp	r3, #64	; 0x40
 8006d98:	d10e      	bne.n	8006db8 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006da4:	2b40      	cmp	r3, #64	; 0x40
 8006da6:	d107      	bne.n	8006db8 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006db0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 f901 	bl	8006fba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	691b      	ldr	r3, [r3, #16]
 8006dbe:	f003 0320 	and.w	r3, r3, #32
 8006dc2:	2b20      	cmp	r3, #32
 8006dc4:	d10e      	bne.n	8006de4 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	f003 0320 	and.w	r3, r3, #32
 8006dd0:	2b20      	cmp	r3, #32
 8006dd2:	d107      	bne.n	8006de4 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f06f 0220 	mvn.w	r2, #32
 8006ddc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f000 fa5a 	bl	8007298 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006de4:	bf00      	nop
 8006de6:	3708      	adds	r7, #8
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b084      	sub	sp, #16
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006df6:	2300      	movs	r3, #0
 8006df8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d101      	bne.n	8006e08 <HAL_TIM_ConfigClockSource+0x1c>
 8006e04:	2302      	movs	r3, #2
 8006e06:	e0b6      	b.n	8006f76 <HAL_TIM_ConfigClockSource+0x18a>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2202      	movs	r2, #2
 8006e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e26:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006e2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e32:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	68ba      	ldr	r2, [r7, #8]
 8006e3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e44:	d03e      	beq.n	8006ec4 <HAL_TIM_ConfigClockSource+0xd8>
 8006e46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e4a:	f200 8087 	bhi.w	8006f5c <HAL_TIM_ConfigClockSource+0x170>
 8006e4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e52:	f000 8086 	beq.w	8006f62 <HAL_TIM_ConfigClockSource+0x176>
 8006e56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e5a:	d87f      	bhi.n	8006f5c <HAL_TIM_ConfigClockSource+0x170>
 8006e5c:	2b70      	cmp	r3, #112	; 0x70
 8006e5e:	d01a      	beq.n	8006e96 <HAL_TIM_ConfigClockSource+0xaa>
 8006e60:	2b70      	cmp	r3, #112	; 0x70
 8006e62:	d87b      	bhi.n	8006f5c <HAL_TIM_ConfigClockSource+0x170>
 8006e64:	2b60      	cmp	r3, #96	; 0x60
 8006e66:	d050      	beq.n	8006f0a <HAL_TIM_ConfigClockSource+0x11e>
 8006e68:	2b60      	cmp	r3, #96	; 0x60
 8006e6a:	d877      	bhi.n	8006f5c <HAL_TIM_ConfigClockSource+0x170>
 8006e6c:	2b50      	cmp	r3, #80	; 0x50
 8006e6e:	d03c      	beq.n	8006eea <HAL_TIM_ConfigClockSource+0xfe>
 8006e70:	2b50      	cmp	r3, #80	; 0x50
 8006e72:	d873      	bhi.n	8006f5c <HAL_TIM_ConfigClockSource+0x170>
 8006e74:	2b40      	cmp	r3, #64	; 0x40
 8006e76:	d058      	beq.n	8006f2a <HAL_TIM_ConfigClockSource+0x13e>
 8006e78:	2b40      	cmp	r3, #64	; 0x40
 8006e7a:	d86f      	bhi.n	8006f5c <HAL_TIM_ConfigClockSource+0x170>
 8006e7c:	2b30      	cmp	r3, #48	; 0x30
 8006e7e:	d064      	beq.n	8006f4a <HAL_TIM_ConfigClockSource+0x15e>
 8006e80:	2b30      	cmp	r3, #48	; 0x30
 8006e82:	d86b      	bhi.n	8006f5c <HAL_TIM_ConfigClockSource+0x170>
 8006e84:	2b20      	cmp	r3, #32
 8006e86:	d060      	beq.n	8006f4a <HAL_TIM_ConfigClockSource+0x15e>
 8006e88:	2b20      	cmp	r3, #32
 8006e8a:	d867      	bhi.n	8006f5c <HAL_TIM_ConfigClockSource+0x170>
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d05c      	beq.n	8006f4a <HAL_TIM_ConfigClockSource+0x15e>
 8006e90:	2b10      	cmp	r3, #16
 8006e92:	d05a      	beq.n	8006f4a <HAL_TIM_ConfigClockSource+0x15e>
 8006e94:	e062      	b.n	8006f5c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6818      	ldr	r0, [r3, #0]
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	6899      	ldr	r1, [r3, #8]
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	685a      	ldr	r2, [r3, #4]
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	f000 f971 	bl	800718c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006eb8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	68ba      	ldr	r2, [r7, #8]
 8006ec0:	609a      	str	r2, [r3, #8]
      break;
 8006ec2:	e04f      	b.n	8006f64 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6818      	ldr	r0, [r3, #0]
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	6899      	ldr	r1, [r3, #8]
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	685a      	ldr	r2, [r3, #4]
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	68db      	ldr	r3, [r3, #12]
 8006ed4:	f000 f95a 	bl	800718c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	689a      	ldr	r2, [r3, #8]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ee6:	609a      	str	r2, [r3, #8]
      break;
 8006ee8:	e03c      	b.n	8006f64 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6818      	ldr	r0, [r3, #0]
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	6859      	ldr	r1, [r3, #4]
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	68db      	ldr	r3, [r3, #12]
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	f000 f8ce 	bl	8007098 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	2150      	movs	r1, #80	; 0x50
 8006f02:	4618      	mov	r0, r3
 8006f04:	f000 f927 	bl	8007156 <TIM_ITRx_SetConfig>
      break;
 8006f08:	e02c      	b.n	8006f64 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6818      	ldr	r0, [r3, #0]
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	6859      	ldr	r1, [r3, #4]
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	68db      	ldr	r3, [r3, #12]
 8006f16:	461a      	mov	r2, r3
 8006f18:	f000 f8ed 	bl	80070f6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2160      	movs	r1, #96	; 0x60
 8006f22:	4618      	mov	r0, r3
 8006f24:	f000 f917 	bl	8007156 <TIM_ITRx_SetConfig>
      break;
 8006f28:	e01c      	b.n	8006f64 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6818      	ldr	r0, [r3, #0]
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	6859      	ldr	r1, [r3, #4]
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	68db      	ldr	r3, [r3, #12]
 8006f36:	461a      	mov	r2, r3
 8006f38:	f000 f8ae 	bl	8007098 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	2140      	movs	r1, #64	; 0x40
 8006f42:	4618      	mov	r0, r3
 8006f44:	f000 f907 	bl	8007156 <TIM_ITRx_SetConfig>
      break;
 8006f48:	e00c      	b.n	8006f64 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681a      	ldr	r2, [r3, #0]
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4619      	mov	r1, r3
 8006f54:	4610      	mov	r0, r2
 8006f56:	f000 f8fe 	bl	8007156 <TIM_ITRx_SetConfig>
      break;
 8006f5a:	e003      	b.n	8006f64 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	73fb      	strb	r3, [r7, #15]
      break;
 8006f60:	e000      	b.n	8006f64 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006f62:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3710      	adds	r7, #16
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}

08006f7e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f7e:	b480      	push	{r7}
 8006f80:	b083      	sub	sp, #12
 8006f82:	af00      	add	r7, sp, #0
 8006f84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f86:	bf00      	nop
 8006f88:	370c      	adds	r7, #12
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr

08006f92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f92:	b480      	push	{r7}
 8006f94:	b083      	sub	sp, #12
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f9a:	bf00      	nop
 8006f9c:	370c      	adds	r7, #12
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr

08006fa6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fa6:	b480      	push	{r7}
 8006fa8:	b083      	sub	sp, #12
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fae:	bf00      	nop
 8006fb0:	370c      	adds	r7, #12
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb8:	4770      	bx	lr

08006fba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fba:	b480      	push	{r7}
 8006fbc:	b083      	sub	sp, #12
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006fc2:	bf00      	nop
 8006fc4:	370c      	adds	r7, #12
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr
	...

08006fd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	4a2a      	ldr	r2, [pc, #168]	; (800708c <TIM_Base_SetConfig+0xbc>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d003      	beq.n	8006ff0 <TIM_Base_SetConfig+0x20>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fee:	d108      	bne.n	8007002 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ff6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	68fa      	ldr	r2, [r7, #12]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	4a21      	ldr	r2, [pc, #132]	; (800708c <TIM_Base_SetConfig+0xbc>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d00b      	beq.n	8007022 <TIM_Base_SetConfig+0x52>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007010:	d007      	beq.n	8007022 <TIM_Base_SetConfig+0x52>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	4a1e      	ldr	r2, [pc, #120]	; (8007090 <TIM_Base_SetConfig+0xc0>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d003      	beq.n	8007022 <TIM_Base_SetConfig+0x52>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a1d      	ldr	r2, [pc, #116]	; (8007094 <TIM_Base_SetConfig+0xc4>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d108      	bne.n	8007034 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007028:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	68fa      	ldr	r2, [r7, #12]
 8007030:	4313      	orrs	r3, r2
 8007032:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	695b      	ldr	r3, [r3, #20]
 800703e:	4313      	orrs	r3, r2
 8007040:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	68fa      	ldr	r2, [r7, #12]
 8007046:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	689a      	ldr	r2, [r3, #8]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a0c      	ldr	r2, [pc, #48]	; (800708c <TIM_Base_SetConfig+0xbc>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d007      	beq.n	8007070 <TIM_Base_SetConfig+0xa0>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	4a0b      	ldr	r2, [pc, #44]	; (8007090 <TIM_Base_SetConfig+0xc0>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d003      	beq.n	8007070 <TIM_Base_SetConfig+0xa0>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a0a      	ldr	r2, [pc, #40]	; (8007094 <TIM_Base_SetConfig+0xc4>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d103      	bne.n	8007078 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	691a      	ldr	r2, [r3, #16]
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	615a      	str	r2, [r3, #20]
}
 800707e:	bf00      	nop
 8007080:	3714      	adds	r7, #20
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr
 800708a:	bf00      	nop
 800708c:	40012c00 	.word	0x40012c00
 8007090:	40014000 	.word	0x40014000
 8007094:	40014400 	.word	0x40014400

08007098 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007098:	b480      	push	{r7}
 800709a:	b087      	sub	sp, #28
 800709c:	af00      	add	r7, sp, #0
 800709e:	60f8      	str	r0, [r7, #12]
 80070a0:	60b9      	str	r1, [r7, #8]
 80070a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	6a1b      	ldr	r3, [r3, #32]
 80070a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	6a1b      	ldr	r3, [r3, #32]
 80070ae:	f023 0201 	bic.w	r2, r3, #1
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	699b      	ldr	r3, [r3, #24]
 80070ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	011b      	lsls	r3, r3, #4
 80070c8:	693a      	ldr	r2, [r7, #16]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	f023 030a 	bic.w	r3, r3, #10
 80070d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070d6:	697a      	ldr	r2, [r7, #20]
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	4313      	orrs	r3, r2
 80070dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	693a      	ldr	r2, [r7, #16]
 80070e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	697a      	ldr	r2, [r7, #20]
 80070e8:	621a      	str	r2, [r3, #32]
}
 80070ea:	bf00      	nop
 80070ec:	371c      	adds	r7, #28
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr

080070f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070f6:	b480      	push	{r7}
 80070f8:	b087      	sub	sp, #28
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	60f8      	str	r0, [r7, #12]
 80070fe:	60b9      	str	r1, [r7, #8]
 8007100:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	f023 0210 	bic.w	r2, r3, #16
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	699b      	ldr	r3, [r3, #24]
 8007112:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	6a1b      	ldr	r3, [r3, #32]
 8007118:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007120:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	031b      	lsls	r3, r3, #12
 8007126:	697a      	ldr	r2, [r7, #20]
 8007128:	4313      	orrs	r3, r2
 800712a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007132:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	011b      	lsls	r3, r3, #4
 8007138:	693a      	ldr	r2, [r7, #16]
 800713a:	4313      	orrs	r3, r2
 800713c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	697a      	ldr	r2, [r7, #20]
 8007142:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	693a      	ldr	r2, [r7, #16]
 8007148:	621a      	str	r2, [r3, #32]
}
 800714a:	bf00      	nop
 800714c:	371c      	adds	r7, #28
 800714e:	46bd      	mov	sp, r7
 8007150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007154:	4770      	bx	lr

08007156 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007156:	b480      	push	{r7}
 8007158:	b085      	sub	sp, #20
 800715a:	af00      	add	r7, sp, #0
 800715c:	6078      	str	r0, [r7, #4]
 800715e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800716c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800716e:	683a      	ldr	r2, [r7, #0]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	4313      	orrs	r3, r2
 8007174:	f043 0307 	orr.w	r3, r3, #7
 8007178:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	68fa      	ldr	r2, [r7, #12]
 800717e:	609a      	str	r2, [r3, #8]
}
 8007180:	bf00      	nop
 8007182:	3714      	adds	r7, #20
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr

0800718c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800718c:	b480      	push	{r7}
 800718e:	b087      	sub	sp, #28
 8007190:	af00      	add	r7, sp, #0
 8007192:	60f8      	str	r0, [r7, #12]
 8007194:	60b9      	str	r1, [r7, #8]
 8007196:	607a      	str	r2, [r7, #4]
 8007198:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80071a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	021a      	lsls	r2, r3, #8
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	431a      	orrs	r2, r3
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	4313      	orrs	r3, r2
 80071b4:	697a      	ldr	r2, [r7, #20]
 80071b6:	4313      	orrs	r3, r2
 80071b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	697a      	ldr	r2, [r7, #20]
 80071be:	609a      	str	r2, [r3, #8]
}
 80071c0:	bf00      	nop
 80071c2:	371c      	adds	r7, #28
 80071c4:	46bd      	mov	sp, r7
 80071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ca:	4770      	bx	lr

080071cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b085      	sub	sp, #20
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d101      	bne.n	80071e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071e0:	2302      	movs	r3, #2
 80071e2:	e04f      	b.n	8007284 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2202      	movs	r2, #2
 80071f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a21      	ldr	r2, [pc, #132]	; (8007290 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d108      	bne.n	8007220 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007214:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	68fa      	ldr	r2, [r7, #12]
 800721c:	4313      	orrs	r3, r2
 800721e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007226:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	68fa      	ldr	r2, [r7, #12]
 800722e:	4313      	orrs	r3, r2
 8007230:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68fa      	ldr	r2, [r7, #12]
 8007238:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a14      	ldr	r2, [pc, #80]	; (8007290 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d009      	beq.n	8007258 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800724c:	d004      	beq.n	8007258 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4a10      	ldr	r2, [pc, #64]	; (8007294 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d10c      	bne.n	8007272 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800725e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	68ba      	ldr	r2, [r7, #8]
 8007266:	4313      	orrs	r3, r2
 8007268:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	68ba      	ldr	r2, [r7, #8]
 8007270:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2201      	movs	r2, #1
 8007276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007282:	2300      	movs	r3, #0
}
 8007284:	4618      	mov	r0, r3
 8007286:	3714      	adds	r7, #20
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr
 8007290:	40012c00 	.word	0x40012c00
 8007294:	40014000 	.word	0x40014000

08007298 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072b4:	bf00      	nop
 80072b6:	370c      	adds	r7, #12
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr

080072c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b083      	sub	sp, #12
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80072c8:	bf00      	nop
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b082      	sub	sp, #8
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d101      	bne.n	80072e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	e040      	b.n	8007368 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d106      	bne.n	80072fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2200      	movs	r2, #0
 80072f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f7fb fabe 	bl	8002878 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2224      	movs	r2, #36	; 0x24
 8007300:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f022 0201 	bic.w	r2, r2, #1
 8007310:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 fd2c 	bl	8007d70 <UART_SetConfig>
 8007318:	4603      	mov	r3, r0
 800731a:	2b01      	cmp	r3, #1
 800731c:	d101      	bne.n	8007322 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	e022      	b.n	8007368 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007326:	2b00      	cmp	r3, #0
 8007328:	d002      	beq.n	8007330 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f000 ff7a 	bl	8008224 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	685a      	ldr	r2, [r3, #4]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800733e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	689a      	ldr	r2, [r3, #8]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800734e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f042 0201 	orr.w	r2, r2, #1
 800735e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f001 f801 	bl	8008368 <UART_CheckIdleState>
 8007366:	4603      	mov	r3, r0
}
 8007368:	4618      	mov	r0, r3
 800736a:	3708      	adds	r7, #8
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d101      	bne.n	8007382 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e02b      	b.n	80073da <HAL_UART_DeInit+0x6a>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2224      	movs	r2, #36	; 0x24
 8007386:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	681a      	ldr	r2, [r3, #0]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f022 0201 	bic.w	r2, r2, #1
 8007396:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2200      	movs	r2, #0
 800739e:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2200      	movs	r2, #0
 80073a6:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	2200      	movs	r2, #0
 80073ae:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f7fb faef 	bl	8002994 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2200      	movs	r2, #0
 80073ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_RESET;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2200      	movs	r2, #0
 80073c8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2200      	movs	r2, #0
 80073d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80073d8:	2300      	movs	r3, #0
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3708      	adds	r7, #8
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073e2:	b580      	push	{r7, lr}
 80073e4:	b08a      	sub	sp, #40	; 0x28
 80073e6:	af02      	add	r7, sp, #8
 80073e8:	60f8      	str	r0, [r7, #12]
 80073ea:	60b9      	str	r1, [r7, #8]
 80073ec:	603b      	str	r3, [r7, #0]
 80073ee:	4613      	mov	r3, r2
 80073f0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80073f6:	2b20      	cmp	r3, #32
 80073f8:	f040 8082 	bne.w	8007500 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d002      	beq.n	8007408 <HAL_UART_Transmit+0x26>
 8007402:	88fb      	ldrh	r3, [r7, #6]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d101      	bne.n	800740c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007408:	2301      	movs	r3, #1
 800740a:	e07a      	b.n	8007502 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007412:	2b01      	cmp	r3, #1
 8007414:	d101      	bne.n	800741a <HAL_UART_Transmit+0x38>
 8007416:	2302      	movs	r3, #2
 8007418:	e073      	b.n	8007502 <HAL_UART_Transmit+0x120>
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2201      	movs	r2, #1
 800741e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2221      	movs	r2, #33	; 0x21
 800742e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007430:	f7fb ff04 	bl	800323c <HAL_GetTick>
 8007434:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	88fa      	ldrh	r2, [r7, #6]
 800743a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	88fa      	ldrh	r2, [r7, #6]
 8007442:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800744e:	d108      	bne.n	8007462 <HAL_UART_Transmit+0x80>
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	691b      	ldr	r3, [r3, #16]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d104      	bne.n	8007462 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8007458:	2300      	movs	r3, #0
 800745a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	61bb      	str	r3, [r7, #24]
 8007460:	e003      	b.n	800746a <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007466:	2300      	movs	r3, #0
 8007468:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2200      	movs	r2, #0
 800746e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8007472:	e02d      	b.n	80074d0 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	9300      	str	r3, [sp, #0]
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	2200      	movs	r2, #0
 800747c:	2180      	movs	r1, #128	; 0x80
 800747e:	68f8      	ldr	r0, [r7, #12]
 8007480:	f000 ffbb 	bl	80083fa <UART_WaitOnFlagUntilTimeout>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d001      	beq.n	800748e <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800748a:	2303      	movs	r3, #3
 800748c:	e039      	b.n	8007502 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800748e:	69fb      	ldr	r3, [r7, #28]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d10b      	bne.n	80074ac <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007494:	69bb      	ldr	r3, [r7, #24]
 8007496:	881a      	ldrh	r2, [r3, #0]
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074a0:	b292      	uxth	r2, r2
 80074a2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80074a4:	69bb      	ldr	r3, [r7, #24]
 80074a6:	3302      	adds	r3, #2
 80074a8:	61bb      	str	r3, [r7, #24]
 80074aa:	e008      	b.n	80074be <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80074ac:	69fb      	ldr	r3, [r7, #28]
 80074ae:	781a      	ldrb	r2, [r3, #0]
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	b292      	uxth	r2, r2
 80074b6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	3301      	adds	r3, #1
 80074bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	3b01      	subs	r3, #1
 80074c8:	b29a      	uxth	r2, r3
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d1cb      	bne.n	8007474 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	9300      	str	r3, [sp, #0]
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	2200      	movs	r2, #0
 80074e4:	2140      	movs	r1, #64	; 0x40
 80074e6:	68f8      	ldr	r0, [r7, #12]
 80074e8:	f000 ff87 	bl	80083fa <UART_WaitOnFlagUntilTimeout>
 80074ec:	4603      	mov	r3, r0
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d001      	beq.n	80074f6 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e005      	b.n	8007502 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	2220      	movs	r2, #32
 80074fa:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80074fc:	2300      	movs	r3, #0
 80074fe:	e000      	b.n	8007502 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8007500:	2302      	movs	r3, #2
  }
}
 8007502:	4618      	mov	r0, r3
 8007504:	3720      	adds	r7, #32
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}

0800750a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800750a:	b580      	push	{r7, lr}
 800750c:	b08a      	sub	sp, #40	; 0x28
 800750e:	af02      	add	r7, sp, #8
 8007510:	60f8      	str	r0, [r7, #12]
 8007512:	60b9      	str	r1, [r7, #8]
 8007514:	603b      	str	r3, [r7, #0]
 8007516:	4613      	mov	r3, r2
 8007518:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800751e:	2b20      	cmp	r3, #32
 8007520:	f040 80bf 	bne.w	80076a2 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d002      	beq.n	8007530 <HAL_UART_Receive+0x26>
 800752a:	88fb      	ldrh	r3, [r7, #6]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d101      	bne.n	8007534 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8007530:	2301      	movs	r3, #1
 8007532:	e0b7      	b.n	80076a4 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800753a:	2b01      	cmp	r3, #1
 800753c:	d101      	bne.n	8007542 <HAL_UART_Receive+0x38>
 800753e:	2302      	movs	r3, #2
 8007540:	e0b0      	b.n	80076a4 <HAL_UART_Receive+0x19a>
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2201      	movs	r2, #1
 8007546:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2200      	movs	r2, #0
 800754e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2222      	movs	r2, #34	; 0x22
 8007556:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2200      	movs	r2, #0
 800755c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800755e:	f7fb fe6d 	bl	800323c <HAL_GetTick>
 8007562:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	88fa      	ldrh	r2, [r7, #6]
 8007568:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	88fa      	ldrh	r2, [r7, #6]
 8007570:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800757c:	d10e      	bne.n	800759c <HAL_UART_Receive+0x92>
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	691b      	ldr	r3, [r3, #16]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d105      	bne.n	8007592 <HAL_UART_Receive+0x88>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f240 12ff 	movw	r2, #511	; 0x1ff
 800758c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007590:	e02d      	b.n	80075ee <HAL_UART_Receive+0xe4>
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	22ff      	movs	r2, #255	; 0xff
 8007596:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800759a:	e028      	b.n	80075ee <HAL_UART_Receive+0xe4>
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d10d      	bne.n	80075c0 <HAL_UART_Receive+0xb6>
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	691b      	ldr	r3, [r3, #16]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d104      	bne.n	80075b6 <HAL_UART_Receive+0xac>
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	22ff      	movs	r2, #255	; 0xff
 80075b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80075b4:	e01b      	b.n	80075ee <HAL_UART_Receive+0xe4>
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	227f      	movs	r2, #127	; 0x7f
 80075ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80075be:	e016      	b.n	80075ee <HAL_UART_Receive+0xe4>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80075c8:	d10d      	bne.n	80075e6 <HAL_UART_Receive+0xdc>
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d104      	bne.n	80075dc <HAL_UART_Receive+0xd2>
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	227f      	movs	r2, #127	; 0x7f
 80075d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80075da:	e008      	b.n	80075ee <HAL_UART_Receive+0xe4>
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	223f      	movs	r2, #63	; 0x3f
 80075e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80075e4:	e003      	b.n	80075ee <HAL_UART_Receive+0xe4>
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2200      	movs	r2, #0
 80075ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80075f4:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	689b      	ldr	r3, [r3, #8]
 80075fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075fe:	d108      	bne.n	8007612 <HAL_UART_Receive+0x108>
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	691b      	ldr	r3, [r3, #16]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d104      	bne.n	8007612 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8007608:	2300      	movs	r3, #0
 800760a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	61bb      	str	r3, [r7, #24]
 8007610:	e003      	b.n	800761a <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007616:	2300      	movs	r3, #0
 8007618:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2200      	movs	r2, #0
 800761e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007622:	e033      	b.n	800768c <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	9300      	str	r3, [sp, #0]
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	2200      	movs	r2, #0
 800762c:	2120      	movs	r1, #32
 800762e:	68f8      	ldr	r0, [r7, #12]
 8007630:	f000 fee3 	bl	80083fa <UART_WaitOnFlagUntilTimeout>
 8007634:	4603      	mov	r3, r0
 8007636:	2b00      	cmp	r3, #0
 8007638:	d001      	beq.n	800763e <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 800763a:	2303      	movs	r3, #3
 800763c:	e032      	b.n	80076a4 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 800763e:	69fb      	ldr	r3, [r7, #28]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d10c      	bne.n	800765e <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800764a:	b29a      	uxth	r2, r3
 800764c:	8a7b      	ldrh	r3, [r7, #18]
 800764e:	4013      	ands	r3, r2
 8007650:	b29a      	uxth	r2, r3
 8007652:	69bb      	ldr	r3, [r7, #24]
 8007654:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	3302      	adds	r3, #2
 800765a:	61bb      	str	r3, [r7, #24]
 800765c:	e00d      	b.n	800767a <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007664:	b29b      	uxth	r3, r3
 8007666:	b2da      	uxtb	r2, r3
 8007668:	8a7b      	ldrh	r3, [r7, #18]
 800766a:	b2db      	uxtb	r3, r3
 800766c:	4013      	ands	r3, r2
 800766e:	b2da      	uxtb	r2, r3
 8007670:	69fb      	ldr	r3, [r7, #28]
 8007672:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007674:	69fb      	ldr	r3, [r7, #28]
 8007676:	3301      	adds	r3, #1
 8007678:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007680:	b29b      	uxth	r3, r3
 8007682:	3b01      	subs	r3, #1
 8007684:	b29a      	uxth	r2, r3
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007692:	b29b      	uxth	r3, r3
 8007694:	2b00      	cmp	r3, #0
 8007696:	d1c5      	bne.n	8007624 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2220      	movs	r2, #32
 800769c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800769e:	2300      	movs	r3, #0
 80076a0:	e000      	b.n	80076a4 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 80076a2:	2302      	movs	r3, #2
  }
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3720      	adds	r7, #32
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}

080076ac <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b08a      	sub	sp, #40	; 0x28
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	4613      	mov	r3, r2
 80076b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80076be:	2b20      	cmp	r3, #32
 80076c0:	d142      	bne.n	8007748 <HAL_UART_Receive_DMA+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d002      	beq.n	80076ce <HAL_UART_Receive_DMA+0x22>
 80076c8:	88fb      	ldrh	r3, [r7, #6]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d101      	bne.n	80076d2 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	e03b      	b.n	800774a <HAL_UART_Receive_DMA+0x9e>
    }

    __HAL_LOCK(huart);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d101      	bne.n	80076e0 <HAL_UART_Receive_DMA+0x34>
 80076dc:	2302      	movs	r3, #2
 80076de:	e034      	b.n	800774a <HAL_UART_Receive_DMA+0x9e>
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2200      	movs	r2, #0
 80076ec:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a18      	ldr	r2, [pc, #96]	; (8007754 <HAL_UART_Receive_DMA+0xa8>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d01f      	beq.n	8007738 <HAL_UART_Receive_DMA+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007702:	2b00      	cmp	r3, #0
 8007704:	d018      	beq.n	8007738 <HAL_UART_Receive_DMA+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	e853 3f00 	ldrex	r3, [r3]
 8007712:	613b      	str	r3, [r7, #16]
   return(result);
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800771a:	627b      	str	r3, [r7, #36]	; 0x24
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	461a      	mov	r2, r3
 8007722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007724:	623b      	str	r3, [r7, #32]
 8007726:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007728:	69f9      	ldr	r1, [r7, #28]
 800772a:	6a3a      	ldr	r2, [r7, #32]
 800772c:	e841 2300 	strex	r3, r2, [r1]
 8007730:	61bb      	str	r3, [r7, #24]
   return(result);
 8007732:	69bb      	ldr	r3, [r7, #24]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d1e6      	bne.n	8007706 <HAL_UART_Receive_DMA+0x5a>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007738:	88fb      	ldrh	r3, [r7, #6]
 800773a:	461a      	mov	r2, r3
 800773c:	68b9      	ldr	r1, [r7, #8]
 800773e:	68f8      	ldr	r0, [r7, #12]
 8007740:	f000 ff20 	bl	8008584 <UART_Start_Receive_DMA>
 8007744:	4603      	mov	r3, r0
 8007746:	e000      	b.n	800774a <HAL_UART_Receive_DMA+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007748:	2302      	movs	r3, #2
  }
}
 800774a:	4618      	mov	r0, r3
 800774c:	3728      	adds	r7, #40	; 0x28
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop
 8007754:	40008000 	.word	0x40008000

08007758 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b0ba      	sub	sp, #232	; 0xe8
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	69db      	ldr	r3, [r3, #28]
 8007766:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800777e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007782:	f640 030f 	movw	r3, #2063	; 0x80f
 8007786:	4013      	ands	r3, r2
 8007788:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800778c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007790:	2b00      	cmp	r3, #0
 8007792:	d115      	bne.n	80077c0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007798:	f003 0320 	and.w	r3, r3, #32
 800779c:	2b00      	cmp	r3, #0
 800779e:	d00f      	beq.n	80077c0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80077a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077a4:	f003 0320 	and.w	r3, r3, #32
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d009      	beq.n	80077c0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	f000 82a6 	beq.w	8007d02 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	4798      	blx	r3
      }
      return;
 80077be:	e2a0      	b.n	8007d02 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80077c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	f000 8117 	beq.w	80079f8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80077ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077ce:	f003 0301 	and.w	r3, r3, #1
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d106      	bne.n	80077e4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80077d6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80077da:	4b85      	ldr	r3, [pc, #532]	; (80079f0 <HAL_UART_IRQHandler+0x298>)
 80077dc:	4013      	ands	r3, r2
 80077de:	2b00      	cmp	r3, #0
 80077e0:	f000 810a 	beq.w	80079f8 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80077e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077e8:	f003 0301 	and.w	r3, r3, #1
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d011      	beq.n	8007814 <HAL_UART_IRQHandler+0xbc>
 80077f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d00b      	beq.n	8007814 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	2201      	movs	r2, #1
 8007802:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800780a:	f043 0201 	orr.w	r2, r3, #1
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007814:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007818:	f003 0302 	and.w	r3, r3, #2
 800781c:	2b00      	cmp	r3, #0
 800781e:	d011      	beq.n	8007844 <HAL_UART_IRQHandler+0xec>
 8007820:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007824:	f003 0301 	and.w	r3, r3, #1
 8007828:	2b00      	cmp	r3, #0
 800782a:	d00b      	beq.n	8007844 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2202      	movs	r2, #2
 8007832:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800783a:	f043 0204 	orr.w	r2, r3, #4
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007848:	f003 0304 	and.w	r3, r3, #4
 800784c:	2b00      	cmp	r3, #0
 800784e:	d011      	beq.n	8007874 <HAL_UART_IRQHandler+0x11c>
 8007850:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007854:	f003 0301 	and.w	r3, r3, #1
 8007858:	2b00      	cmp	r3, #0
 800785a:	d00b      	beq.n	8007874 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	2204      	movs	r2, #4
 8007862:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800786a:	f043 0202 	orr.w	r2, r3, #2
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007874:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007878:	f003 0308 	and.w	r3, r3, #8
 800787c:	2b00      	cmp	r3, #0
 800787e:	d017      	beq.n	80078b0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007880:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007884:	f003 0320 	and.w	r3, r3, #32
 8007888:	2b00      	cmp	r3, #0
 800788a:	d105      	bne.n	8007898 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800788c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007890:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007894:	2b00      	cmp	r3, #0
 8007896:	d00b      	beq.n	80078b0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	2208      	movs	r2, #8
 800789e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078a6:	f043 0208 	orr.w	r2, r3, #8
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80078b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d012      	beq.n	80078e2 <HAL_UART_IRQHandler+0x18a>
 80078bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d00c      	beq.n	80078e2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80078d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078d8:	f043 0220 	orr.w	r2, r3, #32
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	f000 820c 	beq.w	8007d06 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80078ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078f2:	f003 0320 	and.w	r3, r3, #32
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d00d      	beq.n	8007916 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80078fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078fe:	f003 0320 	and.w	r3, r3, #32
 8007902:	2b00      	cmp	r3, #0
 8007904:	d007      	beq.n	8007916 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800790a:	2b00      	cmp	r3, #0
 800790c:	d003      	beq.n	8007916 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800791c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800792a:	2b40      	cmp	r3, #64	; 0x40
 800792c:	d005      	beq.n	800793a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800792e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007932:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007936:	2b00      	cmp	r3, #0
 8007938:	d04f      	beq.n	80079da <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f000 feee 	bl	800871c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800794a:	2b40      	cmp	r3, #64	; 0x40
 800794c:	d141      	bne.n	80079d2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	3308      	adds	r3, #8
 8007954:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007958:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800795c:	e853 3f00 	ldrex	r3, [r3]
 8007960:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007964:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007968:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800796c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	3308      	adds	r3, #8
 8007976:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800797a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800797e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007982:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007986:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800798a:	e841 2300 	strex	r3, r2, [r1]
 800798e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007992:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007996:	2b00      	cmp	r3, #0
 8007998:	d1d9      	bne.n	800794e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d013      	beq.n	80079ca <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079a6:	4a13      	ldr	r2, [pc, #76]	; (80079f4 <HAL_UART_IRQHandler+0x29c>)
 80079a8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079ae:	4618      	mov	r0, r3
 80079b0:	f7fc fdd6 	bl	8004560 <HAL_DMA_Abort_IT>
 80079b4:	4603      	mov	r3, r0
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d017      	beq.n	80079ea <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c0:	687a      	ldr	r2, [r7, #4]
 80079c2:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80079c4:	4610      	mov	r0, r2
 80079c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079c8:	e00f      	b.n	80079ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f000 f9ba 	bl	8007d44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079d0:	e00b      	b.n	80079ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 f9b6 	bl	8007d44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079d8:	e007      	b.n	80079ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 f9b2 	bl	8007d44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80079e8:	e18d      	b.n	8007d06 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079ea:	bf00      	nop
    return;
 80079ec:	e18b      	b.n	8007d06 <HAL_UART_IRQHandler+0x5ae>
 80079ee:	bf00      	nop
 80079f0:	04000120 	.word	0x04000120
 80079f4:	080089bb 	.word	0x080089bb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	f040 8146 	bne.w	8007c8e <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007a02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a06:	f003 0310 	and.w	r3, r3, #16
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	f000 813f 	beq.w	8007c8e <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007a10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a14:	f003 0310 	and.w	r3, r3, #16
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	f000 8138 	beq.w	8007c8e <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	2210      	movs	r2, #16
 8007a24:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a30:	2b40      	cmp	r3, #64	; 0x40
 8007a32:	f040 80b4 	bne.w	8007b9e <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007a42:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	f000 815f 	beq.w	8007d0a <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007a52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007a56:	429a      	cmp	r2, r3
 8007a58:	f080 8157 	bcs.w	8007d0a <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007a62:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f003 0320 	and.w	r3, r3, #32
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	f040 8085 	bne.w	8007b82 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a80:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007a84:	e853 3f00 	ldrex	r3, [r3]
 8007a88:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007a8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007a90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a94:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	461a      	mov	r2, r3
 8007a9e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007aa2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007aa6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aaa:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007aae:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007ab2:	e841 2300 	strex	r3, r2, [r1]
 8007ab6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007aba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d1da      	bne.n	8007a78 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	3308      	adds	r3, #8
 8007ac8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007acc:	e853 3f00 	ldrex	r3, [r3]
 8007ad0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007ad2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007ad4:	f023 0301 	bic.w	r3, r3, #1
 8007ad8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	3308      	adds	r3, #8
 8007ae2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007ae6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007aea:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aec:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007aee:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007af2:	e841 2300 	strex	r3, r2, [r1]
 8007af6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007af8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1e1      	bne.n	8007ac2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	3308      	adds	r3, #8
 8007b04:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007b08:	e853 3f00 	ldrex	r3, [r3]
 8007b0c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007b0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b14:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	3308      	adds	r3, #8
 8007b1e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007b22:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007b24:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b26:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007b28:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007b2a:	e841 2300 	strex	r3, r2, [r1]
 8007b2e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007b30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d1e3      	bne.n	8007afe <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2220      	movs	r2, #32
 8007b3a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b4a:	e853 3f00 	ldrex	r3, [r3]
 8007b4e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007b50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b52:	f023 0310 	bic.w	r3, r3, #16
 8007b56:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	461a      	mov	r2, r3
 8007b60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007b64:	65bb      	str	r3, [r7, #88]	; 0x58
 8007b66:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b68:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007b6a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007b6c:	e841 2300 	strex	r3, r2, [r1]
 8007b70:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007b72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d1e4      	bne.n	8007b42 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	f7fc fcb1 	bl	80044e4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b8e:	b29b      	uxth	r3, r3
 8007b90:	1ad3      	subs	r3, r2, r3
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	4619      	mov	r1, r3
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f000 f8de 	bl	8007d58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007b9c:	e0b5      	b.n	8007d0a <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	1ad3      	subs	r3, r2, r3
 8007bae:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	f000 80a7 	beq.w	8007d0e <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8007bc0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	f000 80a2 	beq.w	8007d0e <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bd2:	e853 3f00 	ldrex	r3, [r3]
 8007bd6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007bd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bda:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007bde:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	461a      	mov	r2, r3
 8007be8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007bec:	647b      	str	r3, [r7, #68]	; 0x44
 8007bee:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007bf2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007bf4:	e841 2300 	strex	r3, r2, [r1]
 8007bf8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007bfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d1e4      	bne.n	8007bca <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	3308      	adds	r3, #8
 8007c06:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c0a:	e853 3f00 	ldrex	r3, [r3]
 8007c0e:	623b      	str	r3, [r7, #32]
   return(result);
 8007c10:	6a3b      	ldr	r3, [r7, #32]
 8007c12:	f023 0301 	bic.w	r3, r3, #1
 8007c16:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	3308      	adds	r3, #8
 8007c20:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007c24:	633a      	str	r2, [r7, #48]	; 0x30
 8007c26:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c28:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c2c:	e841 2300 	strex	r3, r2, [r1]
 8007c30:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d1e3      	bne.n	8007c00 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2220      	movs	r2, #32
 8007c3c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2200      	movs	r2, #0
 8007c42:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2200      	movs	r2, #0
 8007c48:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c50:	693b      	ldr	r3, [r7, #16]
 8007c52:	e853 3f00 	ldrex	r3, [r3]
 8007c56:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f023 0310 	bic.w	r3, r3, #16
 8007c5e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	461a      	mov	r2, r3
 8007c68:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007c6c:	61fb      	str	r3, [r7, #28]
 8007c6e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c70:	69b9      	ldr	r1, [r7, #24]
 8007c72:	69fa      	ldr	r2, [r7, #28]
 8007c74:	e841 2300 	strex	r3, r2, [r1]
 8007c78:	617b      	str	r3, [r7, #20]
   return(result);
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d1e4      	bne.n	8007c4a <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007c84:	4619      	mov	r1, r3
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 f866 	bl	8007d58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007c8c:	e03f      	b.n	8007d0e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d00e      	beq.n	8007cb8 <HAL_UART_IRQHandler+0x560>
 8007c9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d008      	beq.n	8007cb8 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007cae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f000 fec2 	bl	8008a3a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007cb6:	e02d      	b.n	8007d14 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007cb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d00e      	beq.n	8007ce2 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007cc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007cc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d008      	beq.n	8007ce2 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d01c      	beq.n	8007d12 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	4798      	blx	r3
    }
    return;
 8007ce0:	e017      	b.n	8007d12 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007ce2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d012      	beq.n	8007d14 <HAL_UART_IRQHandler+0x5bc>
 8007cee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d00c      	beq.n	8007d14 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f000 fe73 	bl	80089e6 <UART_EndTransmit_IT>
    return;
 8007d00:	e008      	b.n	8007d14 <HAL_UART_IRQHandler+0x5bc>
      return;
 8007d02:	bf00      	nop
 8007d04:	e006      	b.n	8007d14 <HAL_UART_IRQHandler+0x5bc>
    return;
 8007d06:	bf00      	nop
 8007d08:	e004      	b.n	8007d14 <HAL_UART_IRQHandler+0x5bc>
      return;
 8007d0a:	bf00      	nop
 8007d0c:	e002      	b.n	8007d14 <HAL_UART_IRQHandler+0x5bc>
      return;
 8007d0e:	bf00      	nop
 8007d10:	e000      	b.n	8007d14 <HAL_UART_IRQHandler+0x5bc>
    return;
 8007d12:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007d14:	37e8      	adds	r7, #232	; 0xe8
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}
 8007d1a:	bf00      	nop

08007d1c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	b083      	sub	sp, #12
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007d24:	bf00      	nop
 8007d26:	370c      	adds	r7, #12
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2e:	4770      	bx	lr

08007d30 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b083      	sub	sp, #12
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007d38:	bf00      	nop
 8007d3a:	370c      	adds	r7, #12
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d42:	4770      	bx	lr

08007d44 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b083      	sub	sp, #12
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007d4c:	bf00      	nop
 8007d4e:	370c      	adds	r7, #12
 8007d50:	46bd      	mov	sp, r7
 8007d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d56:	4770      	bx	lr

08007d58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b083      	sub	sp, #12
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
 8007d60:	460b      	mov	r3, r1
 8007d62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007d64:	bf00      	nop
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d74:	b08a      	sub	sp, #40	; 0x28
 8007d76:	af00      	add	r7, sp, #0
 8007d78:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	689a      	ldr	r2, [r3, #8]
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	691b      	ldr	r3, [r3, #16]
 8007d88:	431a      	orrs	r2, r3
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	695b      	ldr	r3, [r3, #20]
 8007d8e:	431a      	orrs	r2, r3
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	69db      	ldr	r3, [r3, #28]
 8007d94:	4313      	orrs	r3, r2
 8007d96:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	4b9e      	ldr	r3, [pc, #632]	; (8008018 <UART_SetConfig+0x2a8>)
 8007da0:	4013      	ands	r3, r2
 8007da2:	68fa      	ldr	r2, [r7, #12]
 8007da4:	6812      	ldr	r2, [r2, #0]
 8007da6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007da8:	430b      	orrs	r3, r1
 8007daa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	68da      	ldr	r2, [r3, #12]
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	430a      	orrs	r2, r1
 8007dc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	699b      	ldr	r3, [r3, #24]
 8007dc6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4a93      	ldr	r2, [pc, #588]	; (800801c <UART_SetConfig+0x2ac>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d004      	beq.n	8007ddc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	6a1b      	ldr	r3, [r3, #32]
 8007dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	689b      	ldr	r3, [r3, #8]
 8007de2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007dec:	430a      	orrs	r2, r1
 8007dee:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a8a      	ldr	r2, [pc, #552]	; (8008020 <UART_SetConfig+0x2b0>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d126      	bne.n	8007e48 <UART_SetConfig+0xd8>
 8007dfa:	4b8a      	ldr	r3, [pc, #552]	; (8008024 <UART_SetConfig+0x2b4>)
 8007dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e00:	f003 0303 	and.w	r3, r3, #3
 8007e04:	2b03      	cmp	r3, #3
 8007e06:	d81b      	bhi.n	8007e40 <UART_SetConfig+0xd0>
 8007e08:	a201      	add	r2, pc, #4	; (adr r2, 8007e10 <UART_SetConfig+0xa0>)
 8007e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e0e:	bf00      	nop
 8007e10:	08007e21 	.word	0x08007e21
 8007e14:	08007e31 	.word	0x08007e31
 8007e18:	08007e29 	.word	0x08007e29
 8007e1c:	08007e39 	.word	0x08007e39
 8007e20:	2301      	movs	r3, #1
 8007e22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007e26:	e0ab      	b.n	8007f80 <UART_SetConfig+0x210>
 8007e28:	2302      	movs	r3, #2
 8007e2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007e2e:	e0a7      	b.n	8007f80 <UART_SetConfig+0x210>
 8007e30:	2304      	movs	r3, #4
 8007e32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007e36:	e0a3      	b.n	8007f80 <UART_SetConfig+0x210>
 8007e38:	2308      	movs	r3, #8
 8007e3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007e3e:	e09f      	b.n	8007f80 <UART_SetConfig+0x210>
 8007e40:	2310      	movs	r3, #16
 8007e42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007e46:	e09b      	b.n	8007f80 <UART_SetConfig+0x210>
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a76      	ldr	r2, [pc, #472]	; (8008028 <UART_SetConfig+0x2b8>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d138      	bne.n	8007ec4 <UART_SetConfig+0x154>
 8007e52:	4b74      	ldr	r3, [pc, #464]	; (8008024 <UART_SetConfig+0x2b4>)
 8007e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e58:	f003 030c 	and.w	r3, r3, #12
 8007e5c:	2b0c      	cmp	r3, #12
 8007e5e:	d82d      	bhi.n	8007ebc <UART_SetConfig+0x14c>
 8007e60:	a201      	add	r2, pc, #4	; (adr r2, 8007e68 <UART_SetConfig+0xf8>)
 8007e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e66:	bf00      	nop
 8007e68:	08007e9d 	.word	0x08007e9d
 8007e6c:	08007ebd 	.word	0x08007ebd
 8007e70:	08007ebd 	.word	0x08007ebd
 8007e74:	08007ebd 	.word	0x08007ebd
 8007e78:	08007ead 	.word	0x08007ead
 8007e7c:	08007ebd 	.word	0x08007ebd
 8007e80:	08007ebd 	.word	0x08007ebd
 8007e84:	08007ebd 	.word	0x08007ebd
 8007e88:	08007ea5 	.word	0x08007ea5
 8007e8c:	08007ebd 	.word	0x08007ebd
 8007e90:	08007ebd 	.word	0x08007ebd
 8007e94:	08007ebd 	.word	0x08007ebd
 8007e98:	08007eb5 	.word	0x08007eb5
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007ea2:	e06d      	b.n	8007f80 <UART_SetConfig+0x210>
 8007ea4:	2302      	movs	r3, #2
 8007ea6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007eaa:	e069      	b.n	8007f80 <UART_SetConfig+0x210>
 8007eac:	2304      	movs	r3, #4
 8007eae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007eb2:	e065      	b.n	8007f80 <UART_SetConfig+0x210>
 8007eb4:	2308      	movs	r3, #8
 8007eb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007eba:	e061      	b.n	8007f80 <UART_SetConfig+0x210>
 8007ebc:	2310      	movs	r3, #16
 8007ebe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007ec2:	e05d      	b.n	8007f80 <UART_SetConfig+0x210>
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a58      	ldr	r2, [pc, #352]	; (800802c <UART_SetConfig+0x2bc>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d125      	bne.n	8007f1a <UART_SetConfig+0x1aa>
 8007ece:	4b55      	ldr	r3, [pc, #340]	; (8008024 <UART_SetConfig+0x2b4>)
 8007ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ed4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007ed8:	2b30      	cmp	r3, #48	; 0x30
 8007eda:	d016      	beq.n	8007f0a <UART_SetConfig+0x19a>
 8007edc:	2b30      	cmp	r3, #48	; 0x30
 8007ede:	d818      	bhi.n	8007f12 <UART_SetConfig+0x1a2>
 8007ee0:	2b20      	cmp	r3, #32
 8007ee2:	d00a      	beq.n	8007efa <UART_SetConfig+0x18a>
 8007ee4:	2b20      	cmp	r3, #32
 8007ee6:	d814      	bhi.n	8007f12 <UART_SetConfig+0x1a2>
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d002      	beq.n	8007ef2 <UART_SetConfig+0x182>
 8007eec:	2b10      	cmp	r3, #16
 8007eee:	d008      	beq.n	8007f02 <UART_SetConfig+0x192>
 8007ef0:	e00f      	b.n	8007f12 <UART_SetConfig+0x1a2>
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007ef8:	e042      	b.n	8007f80 <UART_SetConfig+0x210>
 8007efa:	2302      	movs	r3, #2
 8007efc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007f00:	e03e      	b.n	8007f80 <UART_SetConfig+0x210>
 8007f02:	2304      	movs	r3, #4
 8007f04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007f08:	e03a      	b.n	8007f80 <UART_SetConfig+0x210>
 8007f0a:	2308      	movs	r3, #8
 8007f0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007f10:	e036      	b.n	8007f80 <UART_SetConfig+0x210>
 8007f12:	2310      	movs	r3, #16
 8007f14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007f18:	e032      	b.n	8007f80 <UART_SetConfig+0x210>
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a3f      	ldr	r2, [pc, #252]	; (800801c <UART_SetConfig+0x2ac>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d12a      	bne.n	8007f7a <UART_SetConfig+0x20a>
 8007f24:	4b3f      	ldr	r3, [pc, #252]	; (8008024 <UART_SetConfig+0x2b4>)
 8007f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f2a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007f2e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f32:	d01a      	beq.n	8007f6a <UART_SetConfig+0x1fa>
 8007f34:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f38:	d81b      	bhi.n	8007f72 <UART_SetConfig+0x202>
 8007f3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f3e:	d00c      	beq.n	8007f5a <UART_SetConfig+0x1ea>
 8007f40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f44:	d815      	bhi.n	8007f72 <UART_SetConfig+0x202>
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d003      	beq.n	8007f52 <UART_SetConfig+0x1e2>
 8007f4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f4e:	d008      	beq.n	8007f62 <UART_SetConfig+0x1f2>
 8007f50:	e00f      	b.n	8007f72 <UART_SetConfig+0x202>
 8007f52:	2300      	movs	r3, #0
 8007f54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007f58:	e012      	b.n	8007f80 <UART_SetConfig+0x210>
 8007f5a:	2302      	movs	r3, #2
 8007f5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007f60:	e00e      	b.n	8007f80 <UART_SetConfig+0x210>
 8007f62:	2304      	movs	r3, #4
 8007f64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007f68:	e00a      	b.n	8007f80 <UART_SetConfig+0x210>
 8007f6a:	2308      	movs	r3, #8
 8007f6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007f70:	e006      	b.n	8007f80 <UART_SetConfig+0x210>
 8007f72:	2310      	movs	r3, #16
 8007f74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007f78:	e002      	b.n	8007f80 <UART_SetConfig+0x210>
 8007f7a:	2310      	movs	r3, #16
 8007f7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a25      	ldr	r2, [pc, #148]	; (800801c <UART_SetConfig+0x2ac>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	f040 808a 	bne.w	80080a0 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007f8c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007f90:	2b08      	cmp	r3, #8
 8007f92:	d824      	bhi.n	8007fde <UART_SetConfig+0x26e>
 8007f94:	a201      	add	r2, pc, #4	; (adr r2, 8007f9c <UART_SetConfig+0x22c>)
 8007f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f9a:	bf00      	nop
 8007f9c:	08007fc1 	.word	0x08007fc1
 8007fa0:	08007fdf 	.word	0x08007fdf
 8007fa4:	08007fc9 	.word	0x08007fc9
 8007fa8:	08007fdf 	.word	0x08007fdf
 8007fac:	08007fcf 	.word	0x08007fcf
 8007fb0:	08007fdf 	.word	0x08007fdf
 8007fb4:	08007fdf 	.word	0x08007fdf
 8007fb8:	08007fdf 	.word	0x08007fdf
 8007fbc:	08007fd7 	.word	0x08007fd7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007fc0:	f7fe f984 	bl	80062cc <HAL_RCC_GetPCLK1Freq>
 8007fc4:	61f8      	str	r0, [r7, #28]
        break;
 8007fc6:	e010      	b.n	8007fea <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007fc8:	4b19      	ldr	r3, [pc, #100]	; (8008030 <UART_SetConfig+0x2c0>)
 8007fca:	61fb      	str	r3, [r7, #28]
        break;
 8007fcc:	e00d      	b.n	8007fea <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007fce:	f7fe f8e7 	bl	80061a0 <HAL_RCC_GetSysClockFreq>
 8007fd2:	61f8      	str	r0, [r7, #28]
        break;
 8007fd4:	e009      	b.n	8007fea <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007fda:	61fb      	str	r3, [r7, #28]
        break;
 8007fdc:	e005      	b.n	8007fea <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007fe8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007fea:	69fb      	ldr	r3, [r7, #28]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	f000 8109 	beq.w	8008204 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	685a      	ldr	r2, [r3, #4]
 8007ff6:	4613      	mov	r3, r2
 8007ff8:	005b      	lsls	r3, r3, #1
 8007ffa:	4413      	add	r3, r2
 8007ffc:	69fa      	ldr	r2, [r7, #28]
 8007ffe:	429a      	cmp	r2, r3
 8008000:	d305      	bcc.n	800800e <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008008:	69fa      	ldr	r2, [r7, #28]
 800800a:	429a      	cmp	r2, r3
 800800c:	d912      	bls.n	8008034 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008014:	e0f6      	b.n	8008204 <UART_SetConfig+0x494>
 8008016:	bf00      	nop
 8008018:	efff69f3 	.word	0xefff69f3
 800801c:	40008000 	.word	0x40008000
 8008020:	40013800 	.word	0x40013800
 8008024:	40021000 	.word	0x40021000
 8008028:	40004400 	.word	0x40004400
 800802c:	40004800 	.word	0x40004800
 8008030:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008034:	69fb      	ldr	r3, [r7, #28]
 8008036:	2200      	movs	r2, #0
 8008038:	461c      	mov	r4, r3
 800803a:	4615      	mov	r5, r2
 800803c:	f04f 0200 	mov.w	r2, #0
 8008040:	f04f 0300 	mov.w	r3, #0
 8008044:	022b      	lsls	r3, r5, #8
 8008046:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800804a:	0222      	lsls	r2, r4, #8
 800804c:	68f9      	ldr	r1, [r7, #12]
 800804e:	6849      	ldr	r1, [r1, #4]
 8008050:	0849      	lsrs	r1, r1, #1
 8008052:	2000      	movs	r0, #0
 8008054:	4688      	mov	r8, r1
 8008056:	4681      	mov	r9, r0
 8008058:	eb12 0a08 	adds.w	sl, r2, r8
 800805c:	eb43 0b09 	adc.w	fp, r3, r9
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	2200      	movs	r2, #0
 8008066:	603b      	str	r3, [r7, #0]
 8008068:	607a      	str	r2, [r7, #4]
 800806a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800806e:	4650      	mov	r0, sl
 8008070:	4659      	mov	r1, fp
 8008072:	f7f8 fde9 	bl	8000c48 <__aeabi_uldivmod>
 8008076:	4602      	mov	r2, r0
 8008078:	460b      	mov	r3, r1
 800807a:	4613      	mov	r3, r2
 800807c:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800807e:	69bb      	ldr	r3, [r7, #24]
 8008080:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008084:	d308      	bcc.n	8008098 <UART_SetConfig+0x328>
 8008086:	69bb      	ldr	r3, [r7, #24]
 8008088:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800808c:	d204      	bcs.n	8008098 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	69ba      	ldr	r2, [r7, #24]
 8008094:	60da      	str	r2, [r3, #12]
 8008096:	e0b5      	b.n	8008204 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8008098:	2301      	movs	r3, #1
 800809a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800809e:	e0b1      	b.n	8008204 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	69db      	ldr	r3, [r3, #28]
 80080a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080a8:	d15d      	bne.n	8008166 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 80080aa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80080ae:	2b08      	cmp	r3, #8
 80080b0:	d827      	bhi.n	8008102 <UART_SetConfig+0x392>
 80080b2:	a201      	add	r2, pc, #4	; (adr r2, 80080b8 <UART_SetConfig+0x348>)
 80080b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080b8:	080080dd 	.word	0x080080dd
 80080bc:	080080e5 	.word	0x080080e5
 80080c0:	080080ed 	.word	0x080080ed
 80080c4:	08008103 	.word	0x08008103
 80080c8:	080080f3 	.word	0x080080f3
 80080cc:	08008103 	.word	0x08008103
 80080d0:	08008103 	.word	0x08008103
 80080d4:	08008103 	.word	0x08008103
 80080d8:	080080fb 	.word	0x080080fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080dc:	f7fe f8f6 	bl	80062cc <HAL_RCC_GetPCLK1Freq>
 80080e0:	61f8      	str	r0, [r7, #28]
        break;
 80080e2:	e014      	b.n	800810e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080e4:	f7fe f908 	bl	80062f8 <HAL_RCC_GetPCLK2Freq>
 80080e8:	61f8      	str	r0, [r7, #28]
        break;
 80080ea:	e010      	b.n	800810e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080ec:	4b4c      	ldr	r3, [pc, #304]	; (8008220 <UART_SetConfig+0x4b0>)
 80080ee:	61fb      	str	r3, [r7, #28]
        break;
 80080f0:	e00d      	b.n	800810e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080f2:	f7fe f855 	bl	80061a0 <HAL_RCC_GetSysClockFreq>
 80080f6:	61f8      	str	r0, [r7, #28]
        break;
 80080f8:	e009      	b.n	800810e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80080fe:	61fb      	str	r3, [r7, #28]
        break;
 8008100:	e005      	b.n	800810e <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8008102:	2300      	movs	r3, #0
 8008104:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800810c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800810e:	69fb      	ldr	r3, [r7, #28]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d077      	beq.n	8008204 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	005a      	lsls	r2, r3, #1
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	085b      	lsrs	r3, r3, #1
 800811e:	441a      	add	r2, r3
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	fbb2 f3f3 	udiv	r3, r2, r3
 8008128:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800812a:	69bb      	ldr	r3, [r7, #24]
 800812c:	2b0f      	cmp	r3, #15
 800812e:	d916      	bls.n	800815e <UART_SetConfig+0x3ee>
 8008130:	69bb      	ldr	r3, [r7, #24]
 8008132:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008136:	d212      	bcs.n	800815e <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008138:	69bb      	ldr	r3, [r7, #24]
 800813a:	b29b      	uxth	r3, r3
 800813c:	f023 030f 	bic.w	r3, r3, #15
 8008140:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	085b      	lsrs	r3, r3, #1
 8008146:	b29b      	uxth	r3, r3
 8008148:	f003 0307 	and.w	r3, r3, #7
 800814c:	b29a      	uxth	r2, r3
 800814e:	8afb      	ldrh	r3, [r7, #22]
 8008150:	4313      	orrs	r3, r2
 8008152:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	8afa      	ldrh	r2, [r7, #22]
 800815a:	60da      	str	r2, [r3, #12]
 800815c:	e052      	b.n	8008204 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008164:	e04e      	b.n	8008204 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008166:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800816a:	2b08      	cmp	r3, #8
 800816c:	d827      	bhi.n	80081be <UART_SetConfig+0x44e>
 800816e:	a201      	add	r2, pc, #4	; (adr r2, 8008174 <UART_SetConfig+0x404>)
 8008170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008174:	08008199 	.word	0x08008199
 8008178:	080081a1 	.word	0x080081a1
 800817c:	080081a9 	.word	0x080081a9
 8008180:	080081bf 	.word	0x080081bf
 8008184:	080081af 	.word	0x080081af
 8008188:	080081bf 	.word	0x080081bf
 800818c:	080081bf 	.word	0x080081bf
 8008190:	080081bf 	.word	0x080081bf
 8008194:	080081b7 	.word	0x080081b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008198:	f7fe f898 	bl	80062cc <HAL_RCC_GetPCLK1Freq>
 800819c:	61f8      	str	r0, [r7, #28]
        break;
 800819e:	e014      	b.n	80081ca <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081a0:	f7fe f8aa 	bl	80062f8 <HAL_RCC_GetPCLK2Freq>
 80081a4:	61f8      	str	r0, [r7, #28]
        break;
 80081a6:	e010      	b.n	80081ca <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081a8:	4b1d      	ldr	r3, [pc, #116]	; (8008220 <UART_SetConfig+0x4b0>)
 80081aa:	61fb      	str	r3, [r7, #28]
        break;
 80081ac:	e00d      	b.n	80081ca <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081ae:	f7fd fff7 	bl	80061a0 <HAL_RCC_GetSysClockFreq>
 80081b2:	61f8      	str	r0, [r7, #28]
        break;
 80081b4:	e009      	b.n	80081ca <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80081ba:	61fb      	str	r3, [r7, #28]
        break;
 80081bc:	e005      	b.n	80081ca <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 80081be:	2300      	movs	r3, #0
 80081c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80081c2:	2301      	movs	r3, #1
 80081c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80081c8:	bf00      	nop
    }

    if (pclk != 0U)
 80081ca:	69fb      	ldr	r3, [r7, #28]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d019      	beq.n	8008204 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	085a      	lsrs	r2, r3, #1
 80081d6:	69fb      	ldr	r3, [r7, #28]
 80081d8:	441a      	add	r2, r3
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	fbb2 f3f3 	udiv	r3, r2, r3
 80081e2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081e4:	69bb      	ldr	r3, [r7, #24]
 80081e6:	2b0f      	cmp	r3, #15
 80081e8:	d909      	bls.n	80081fe <UART_SetConfig+0x48e>
 80081ea:	69bb      	ldr	r3, [r7, #24]
 80081ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081f0:	d205      	bcs.n	80081fe <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80081f2:	69bb      	ldr	r3, [r7, #24]
 80081f4:	b29a      	uxth	r2, r3
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	60da      	str	r2, [r3, #12]
 80081fc:	e002      	b.n	8008204 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80081fe:	2301      	movs	r3, #1
 8008200:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	2200      	movs	r2, #0
 8008208:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2200      	movs	r2, #0
 800820e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008210:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8008214:	4618      	mov	r0, r3
 8008216:	3728      	adds	r7, #40	; 0x28
 8008218:	46bd      	mov	sp, r7
 800821a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800821e:	bf00      	nop
 8008220:	00f42400 	.word	0x00f42400

08008224 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008224:	b480      	push	{r7}
 8008226:	b083      	sub	sp, #12
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008230:	f003 0301 	and.w	r3, r3, #1
 8008234:	2b00      	cmp	r3, #0
 8008236:	d00a      	beq.n	800824e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	430a      	orrs	r2, r1
 800824c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008252:	f003 0302 	and.w	r3, r3, #2
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00a      	beq.n	8008270 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	430a      	orrs	r2, r1
 800826e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008274:	f003 0304 	and.w	r3, r3, #4
 8008278:	2b00      	cmp	r3, #0
 800827a:	d00a      	beq.n	8008292 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	685b      	ldr	r3, [r3, #4]
 8008282:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	430a      	orrs	r2, r1
 8008290:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008296:	f003 0308 	and.w	r3, r3, #8
 800829a:	2b00      	cmp	r3, #0
 800829c:	d00a      	beq.n	80082b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	430a      	orrs	r2, r1
 80082b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082b8:	f003 0310 	and.w	r3, r3, #16
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d00a      	beq.n	80082d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	430a      	orrs	r2, r1
 80082d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082da:	f003 0320 	and.w	r3, r3, #32
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00a      	beq.n	80082f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	430a      	orrs	r2, r1
 80082f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008300:	2b00      	cmp	r3, #0
 8008302:	d01a      	beq.n	800833a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	430a      	orrs	r2, r1
 8008318:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800831e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008322:	d10a      	bne.n	800833a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	430a      	orrs	r2, r1
 8008338:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800833e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008342:	2b00      	cmp	r3, #0
 8008344:	d00a      	beq.n	800835c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	430a      	orrs	r2, r1
 800835a:	605a      	str	r2, [r3, #4]
  }
}
 800835c:	bf00      	nop
 800835e:	370c      	adds	r7, #12
 8008360:	46bd      	mov	sp, r7
 8008362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008366:	4770      	bx	lr

08008368 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b086      	sub	sp, #24
 800836c:	af02      	add	r7, sp, #8
 800836e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2200      	movs	r2, #0
 8008374:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008378:	f7fa ff60 	bl	800323c <HAL_GetTick>
 800837c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f003 0308 	and.w	r3, r3, #8
 8008388:	2b08      	cmp	r3, #8
 800838a:	d10e      	bne.n	80083aa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800838c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008390:	9300      	str	r3, [sp, #0]
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	2200      	movs	r2, #0
 8008396:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f000 f82d 	bl	80083fa <UART_WaitOnFlagUntilTimeout>
 80083a0:	4603      	mov	r3, r0
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d001      	beq.n	80083aa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083a6:	2303      	movs	r3, #3
 80083a8:	e023      	b.n	80083f2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f003 0304 	and.w	r3, r3, #4
 80083b4:	2b04      	cmp	r3, #4
 80083b6:	d10e      	bne.n	80083d6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80083bc:	9300      	str	r3, [sp, #0]
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	2200      	movs	r2, #0
 80083c2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 f817 	bl	80083fa <UART_WaitOnFlagUntilTimeout>
 80083cc:	4603      	mov	r3, r0
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d001      	beq.n	80083d6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083d2:	2303      	movs	r3, #3
 80083d4:	e00d      	b.n	80083f2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2220      	movs	r2, #32
 80083da:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2220      	movs	r2, #32
 80083e0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2200      	movs	r2, #0
 80083e6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2200      	movs	r2, #0
 80083ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80083f0:	2300      	movs	r3, #0
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3710      	adds	r7, #16
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}

080083fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80083fa:	b580      	push	{r7, lr}
 80083fc:	b09c      	sub	sp, #112	; 0x70
 80083fe:	af00      	add	r7, sp, #0
 8008400:	60f8      	str	r0, [r7, #12]
 8008402:	60b9      	str	r1, [r7, #8]
 8008404:	603b      	str	r3, [r7, #0]
 8008406:	4613      	mov	r3, r2
 8008408:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800840a:	e0a5      	b.n	8008558 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800840c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800840e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008412:	f000 80a1 	beq.w	8008558 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008416:	f7fa ff11 	bl	800323c <HAL_GetTick>
 800841a:	4602      	mov	r2, r0
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	1ad3      	subs	r3, r2, r3
 8008420:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008422:	429a      	cmp	r2, r3
 8008424:	d302      	bcc.n	800842c <UART_WaitOnFlagUntilTimeout+0x32>
 8008426:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008428:	2b00      	cmp	r3, #0
 800842a:	d13e      	bne.n	80084aa <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008432:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008434:	e853 3f00 	ldrex	r3, [r3]
 8008438:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800843a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800843c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008440:	667b      	str	r3, [r7, #100]	; 0x64
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	461a      	mov	r2, r3
 8008448:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800844a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800844c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800844e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008450:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008452:	e841 2300 	strex	r3, r2, [r1]
 8008456:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008458:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800845a:	2b00      	cmp	r3, #0
 800845c:	d1e6      	bne.n	800842c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	3308      	adds	r3, #8
 8008464:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008466:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008468:	e853 3f00 	ldrex	r3, [r3]
 800846c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800846e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008470:	f023 0301 	bic.w	r3, r3, #1
 8008474:	663b      	str	r3, [r7, #96]	; 0x60
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	3308      	adds	r3, #8
 800847c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800847e:	64ba      	str	r2, [r7, #72]	; 0x48
 8008480:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008482:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008484:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008486:	e841 2300 	strex	r3, r2, [r1]
 800848a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800848c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800848e:	2b00      	cmp	r3, #0
 8008490:	d1e5      	bne.n	800845e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	2220      	movs	r2, #32
 8008496:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	2220      	movs	r2, #32
 800849c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2200      	movs	r2, #0
 80084a2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80084a6:	2303      	movs	r3, #3
 80084a8:	e067      	b.n	800857a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f003 0304 	and.w	r3, r3, #4
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d04f      	beq.n	8008558 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	69db      	ldr	r3, [r3, #28]
 80084be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80084c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084c6:	d147      	bne.n	8008558 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80084d0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084da:	e853 3f00 	ldrex	r3, [r3]
 80084de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80084e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084e2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80084e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	461a      	mov	r2, r3
 80084ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084f0:	637b      	str	r3, [r7, #52]	; 0x34
 80084f2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80084f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80084f8:	e841 2300 	strex	r3, r2, [r1]
 80084fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80084fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008500:	2b00      	cmp	r3, #0
 8008502:	d1e6      	bne.n	80084d2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	3308      	adds	r3, #8
 800850a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	e853 3f00 	ldrex	r3, [r3]
 8008512:	613b      	str	r3, [r7, #16]
   return(result);
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	f023 0301 	bic.w	r3, r3, #1
 800851a:	66bb      	str	r3, [r7, #104]	; 0x68
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	3308      	adds	r3, #8
 8008522:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008524:	623a      	str	r2, [r7, #32]
 8008526:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008528:	69f9      	ldr	r1, [r7, #28]
 800852a:	6a3a      	ldr	r2, [r7, #32]
 800852c:	e841 2300 	strex	r3, r2, [r1]
 8008530:	61bb      	str	r3, [r7, #24]
   return(result);
 8008532:	69bb      	ldr	r3, [r7, #24]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d1e5      	bne.n	8008504 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2220      	movs	r2, #32
 800853c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	2220      	movs	r2, #32
 8008542:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	2220      	movs	r2, #32
 8008548:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	2200      	movs	r2, #0
 8008550:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008554:	2303      	movs	r3, #3
 8008556:	e010      	b.n	800857a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	69da      	ldr	r2, [r3, #28]
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	4013      	ands	r3, r2
 8008562:	68ba      	ldr	r2, [r7, #8]
 8008564:	429a      	cmp	r2, r3
 8008566:	bf0c      	ite	eq
 8008568:	2301      	moveq	r3, #1
 800856a:	2300      	movne	r3, #0
 800856c:	b2db      	uxtb	r3, r3
 800856e:	461a      	mov	r2, r3
 8008570:	79fb      	ldrb	r3, [r7, #7]
 8008572:	429a      	cmp	r2, r3
 8008574:	f43f af4a 	beq.w	800840c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008578:	2300      	movs	r3, #0
}
 800857a:	4618      	mov	r0, r3
 800857c:	3770      	adds	r7, #112	; 0x70
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}
	...

08008584 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b096      	sub	sp, #88	; 0x58
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	4613      	mov	r3, r2
 8008590:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	68ba      	ldr	r2, [r7, #8]
 8008596:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	88fa      	ldrh	r2, [r7, #6]
 800859c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2200      	movs	r2, #0
 80085a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2222      	movs	r2, #34	; 0x22
 80085ac:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d02b      	beq.n	800860e <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085ba:	4a42      	ldr	r2, [pc, #264]	; (80086c4 <UART_Start_Receive_DMA+0x140>)
 80085bc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085c2:	4a41      	ldr	r2, [pc, #260]	; (80086c8 <UART_Start_Receive_DMA+0x144>)
 80085c4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085ca:	4a40      	ldr	r2, [pc, #256]	; (80086cc <UART_Start_Receive_DMA+0x148>)
 80085cc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085d2:	2200      	movs	r2, #0
 80085d4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	3324      	adds	r3, #36	; 0x24
 80085e0:	4619      	mov	r1, r3
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085e6:	461a      	mov	r2, r3
 80085e8:	88fb      	ldrh	r3, [r7, #6]
 80085ea:	f7fb ff1b 	bl	8004424 <HAL_DMA_Start_IT>
 80085ee:	4603      	mov	r3, r0
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d00c      	beq.n	800860e <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2210      	movs	r2, #16
 80085f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2200      	movs	r2, #0
 8008600:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	2220      	movs	r2, #32
 8008608:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 800860a:	2301      	movs	r3, #1
 800860c:	e055      	b.n	80086ba <UART_Start_Receive_DMA+0x136>
    }
  }
  __HAL_UNLOCK(huart);
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2200      	movs	r2, #0
 8008612:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	691b      	ldr	r3, [r3, #16]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d018      	beq.n	8008650 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008624:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008626:	e853 3f00 	ldrex	r3, [r3]
 800862a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800862c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800862e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008632:	657b      	str	r3, [r7, #84]	; 0x54
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	461a      	mov	r2, r3
 800863a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800863c:	64bb      	str	r3, [r7, #72]	; 0x48
 800863e:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008640:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008642:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008644:	e841 2300 	strex	r3, r2, [r1]
 8008648:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800864a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800864c:	2b00      	cmp	r3, #0
 800864e:	d1e6      	bne.n	800861e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	3308      	adds	r3, #8
 8008656:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800865a:	e853 3f00 	ldrex	r3, [r3]
 800865e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008662:	f043 0301 	orr.w	r3, r3, #1
 8008666:	653b      	str	r3, [r7, #80]	; 0x50
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	3308      	adds	r3, #8
 800866e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008670:	637a      	str	r2, [r7, #52]	; 0x34
 8008672:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008674:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008676:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008678:	e841 2300 	strex	r3, r2, [r1]
 800867c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800867e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008680:	2b00      	cmp	r3, #0
 8008682:	d1e5      	bne.n	8008650 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	3308      	adds	r3, #8
 800868a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800868c:	697b      	ldr	r3, [r7, #20]
 800868e:	e853 3f00 	ldrex	r3, [r3]
 8008692:	613b      	str	r3, [r7, #16]
   return(result);
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800869a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	3308      	adds	r3, #8
 80086a2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80086a4:	623a      	str	r2, [r7, #32]
 80086a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a8:	69f9      	ldr	r1, [r7, #28]
 80086aa:	6a3a      	ldr	r2, [r7, #32]
 80086ac:	e841 2300 	strex	r3, r2, [r1]
 80086b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d1e5      	bne.n	8008684 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80086b8:	2300      	movs	r3, #0
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3758      	adds	r7, #88	; 0x58
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}
 80086c2:	bf00      	nop
 80086c4:	080087e3 	.word	0x080087e3
 80086c8:	08008907 	.word	0x08008907
 80086cc:	0800893f 	.word	0x0800893f

080086d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b089      	sub	sp, #36	; 0x24
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	e853 3f00 	ldrex	r3, [r3]
 80086e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80086ec:	61fb      	str	r3, [r7, #28]
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	461a      	mov	r2, r3
 80086f4:	69fb      	ldr	r3, [r7, #28]
 80086f6:	61bb      	str	r3, [r7, #24]
 80086f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086fa:	6979      	ldr	r1, [r7, #20]
 80086fc:	69ba      	ldr	r2, [r7, #24]
 80086fe:	e841 2300 	strex	r3, r2, [r1]
 8008702:	613b      	str	r3, [r7, #16]
   return(result);
 8008704:	693b      	ldr	r3, [r7, #16]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d1e6      	bne.n	80086d8 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2220      	movs	r2, #32
 800870e:	679a      	str	r2, [r3, #120]	; 0x78
}
 8008710:	bf00      	nop
 8008712:	3724      	adds	r7, #36	; 0x24
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr

0800871c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800871c:	b480      	push	{r7}
 800871e:	b095      	sub	sp, #84	; 0x54
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800872a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800872c:	e853 3f00 	ldrex	r3, [r3]
 8008730:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008734:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008738:	64fb      	str	r3, [r7, #76]	; 0x4c
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	461a      	mov	r2, r3
 8008740:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008742:	643b      	str	r3, [r7, #64]	; 0x40
 8008744:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008746:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008748:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800874a:	e841 2300 	strex	r3, r2, [r1]
 800874e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008750:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008752:	2b00      	cmp	r3, #0
 8008754:	d1e6      	bne.n	8008724 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	3308      	adds	r3, #8
 800875c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875e:	6a3b      	ldr	r3, [r7, #32]
 8008760:	e853 3f00 	ldrex	r3, [r3]
 8008764:	61fb      	str	r3, [r7, #28]
   return(result);
 8008766:	69fb      	ldr	r3, [r7, #28]
 8008768:	f023 0301 	bic.w	r3, r3, #1
 800876c:	64bb      	str	r3, [r7, #72]	; 0x48
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	3308      	adds	r3, #8
 8008774:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008776:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008778:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800877a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800877c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800877e:	e841 2300 	strex	r3, r2, [r1]
 8008782:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008786:	2b00      	cmp	r3, #0
 8008788:	d1e5      	bne.n	8008756 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800878e:	2b01      	cmp	r3, #1
 8008790:	d118      	bne.n	80087c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	e853 3f00 	ldrex	r3, [r3]
 800879e:	60bb      	str	r3, [r7, #8]
   return(result);
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	f023 0310 	bic.w	r3, r3, #16
 80087a6:	647b      	str	r3, [r7, #68]	; 0x44
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	461a      	mov	r2, r3
 80087ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087b0:	61bb      	str	r3, [r7, #24]
 80087b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b4:	6979      	ldr	r1, [r7, #20]
 80087b6:	69ba      	ldr	r2, [r7, #24]
 80087b8:	e841 2300 	strex	r3, r2, [r1]
 80087bc:	613b      	str	r3, [r7, #16]
   return(result);
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d1e6      	bne.n	8008792 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2220      	movs	r2, #32
 80087c8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2200      	movs	r2, #0
 80087ce:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2200      	movs	r2, #0
 80087d4:	665a      	str	r2, [r3, #100]	; 0x64
}
 80087d6:	bf00      	nop
 80087d8:	3754      	adds	r7, #84	; 0x54
 80087da:	46bd      	mov	sp, r7
 80087dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e0:	4770      	bx	lr

080087e2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80087e2:	b580      	push	{r7, lr}
 80087e4:	b09c      	sub	sp, #112	; 0x70
 80087e6:	af00      	add	r7, sp, #0
 80087e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087ee:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f003 0320 	and.w	r3, r3, #32
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d170      	bne.n	80088e0 <UART_DMAReceiveCplt+0xfe>
  {
    huart->RxXferCount = 0U;
 80087fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008800:	2200      	movs	r2, #0
 8008802:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008806:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800880c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800880e:	e853 3f00 	ldrex	r3, [r3]
 8008812:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008814:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008816:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800881a:	66bb      	str	r3, [r7, #104]	; 0x68
 800881c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	461a      	mov	r2, r3
 8008822:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008824:	65bb      	str	r3, [r7, #88]	; 0x58
 8008826:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008828:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800882a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800882c:	e841 2300 	strex	r3, r2, [r1]
 8008830:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008832:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008834:	2b00      	cmp	r3, #0
 8008836:	d1e6      	bne.n	8008806 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008838:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	3308      	adds	r3, #8
 800883e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008842:	e853 3f00 	ldrex	r3, [r3]
 8008846:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800884a:	f023 0301 	bic.w	r3, r3, #1
 800884e:	667b      	str	r3, [r7, #100]	; 0x64
 8008850:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	3308      	adds	r3, #8
 8008856:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008858:	647a      	str	r2, [r7, #68]	; 0x44
 800885a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800885c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800885e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008860:	e841 2300 	strex	r3, r2, [r1]
 8008864:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008866:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008868:	2b00      	cmp	r3, #0
 800886a:	d1e5      	bne.n	8008838 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800886c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	3308      	adds	r3, #8
 8008872:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008876:	e853 3f00 	ldrex	r3, [r3]
 800887a:	623b      	str	r3, [r7, #32]
   return(result);
 800887c:	6a3b      	ldr	r3, [r7, #32]
 800887e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008882:	663b      	str	r3, [r7, #96]	; 0x60
 8008884:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	3308      	adds	r3, #8
 800888a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800888c:	633a      	str	r2, [r7, #48]	; 0x30
 800888e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008890:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008892:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008894:	e841 2300 	strex	r3, r2, [r1]
 8008898:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800889a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800889c:	2b00      	cmp	r3, #0
 800889e:	d1e5      	bne.n	800886c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80088a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088a2:	2220      	movs	r2, #32
 80088a4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088aa:	2b01      	cmp	r3, #1
 80088ac:	d118      	bne.n	80088e0 <UART_DMAReceiveCplt+0xfe>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	e853 3f00 	ldrex	r3, [r3]
 80088ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f023 0310 	bic.w	r3, r3, #16
 80088c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80088c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	461a      	mov	r2, r3
 80088ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80088cc:	61fb      	str	r3, [r7, #28]
 80088ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d0:	69b9      	ldr	r1, [r7, #24]
 80088d2:	69fa      	ldr	r2, [r7, #28]
 80088d4:	e841 2300 	strex	r3, r2, [r1]
 80088d8:	617b      	str	r3, [r7, #20]
   return(result);
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d1e6      	bne.n	80088ae <UART_DMAReceiveCplt+0xcc>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d107      	bne.n	80088f8 <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80088e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088ea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80088ee:	4619      	mov	r1, r3
 80088f0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80088f2:	f7ff fa31 	bl	8007d58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80088f6:	e002      	b.n	80088fe <UART_DMAReceiveCplt+0x11c>
    HAL_UART_RxCpltCallback(huart);
 80088f8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80088fa:	f7f8 fe69 	bl	80015d0 <HAL_UART_RxCpltCallback>
}
 80088fe:	bf00      	nop
 8008900:	3770      	adds	r7, #112	; 0x70
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}

08008906 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008906:	b580      	push	{r7, lr}
 8008908:	b084      	sub	sp, #16
 800890a:	af00      	add	r7, sp, #0
 800890c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008912:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008918:	2b01      	cmp	r3, #1
 800891a:	d109      	bne.n	8008930 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008922:	085b      	lsrs	r3, r3, #1
 8008924:	b29b      	uxth	r3, r3
 8008926:	4619      	mov	r1, r3
 8008928:	68f8      	ldr	r0, [r7, #12]
 800892a:	f7ff fa15 	bl	8007d58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800892e:	e002      	b.n	8008936 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8008930:	68f8      	ldr	r0, [r7, #12]
 8008932:	f7ff f9fd 	bl	8007d30 <HAL_UART_RxHalfCpltCallback>
}
 8008936:	bf00      	nop
 8008938:	3710      	adds	r7, #16
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}

0800893e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800893e:	b580      	push	{r7, lr}
 8008940:	b086      	sub	sp, #24
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800894a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008950:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008956:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008962:	2b80      	cmp	r3, #128	; 0x80
 8008964:	d109      	bne.n	800897a <UART_DMAError+0x3c>
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	2b21      	cmp	r3, #33	; 0x21
 800896a:	d106      	bne.n	800897a <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	2200      	movs	r2, #0
 8008970:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8008974:	6978      	ldr	r0, [r7, #20]
 8008976:	f7ff feab 	bl	80086d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008984:	2b40      	cmp	r3, #64	; 0x40
 8008986:	d109      	bne.n	800899c <UART_DMAError+0x5e>
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2b22      	cmp	r3, #34	; 0x22
 800898c:	d106      	bne.n	800899c <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	2200      	movs	r2, #0
 8008992:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8008996:	6978      	ldr	r0, [r7, #20]
 8008998:	f7ff fec0 	bl	800871c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80089a2:	f043 0210 	orr.w	r2, r3, #16
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80089ac:	6978      	ldr	r0, [r7, #20]
 80089ae:	f7ff f9c9 	bl	8007d44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089b2:	bf00      	nop
 80089b4:	3718      	adds	r7, #24
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}

080089ba <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80089ba:	b580      	push	{r7, lr}
 80089bc:	b084      	sub	sp, #16
 80089be:	af00      	add	r7, sp, #0
 80089c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2200      	movs	r2, #0
 80089cc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2200      	movs	r2, #0
 80089d4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80089d8:	68f8      	ldr	r0, [r7, #12]
 80089da:	f7ff f9b3 	bl	8007d44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089de:	bf00      	nop
 80089e0:	3710      	adds	r7, #16
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd80      	pop	{r7, pc}

080089e6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80089e6:	b580      	push	{r7, lr}
 80089e8:	b088      	sub	sp, #32
 80089ea:	af00      	add	r7, sp, #0
 80089ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	e853 3f00 	ldrex	r3, [r3]
 80089fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a02:	61fb      	str	r3, [r7, #28]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	461a      	mov	r2, r3
 8008a0a:	69fb      	ldr	r3, [r7, #28]
 8008a0c:	61bb      	str	r3, [r7, #24]
 8008a0e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a10:	6979      	ldr	r1, [r7, #20]
 8008a12:	69ba      	ldr	r2, [r7, #24]
 8008a14:	e841 2300 	strex	r3, r2, [r1]
 8008a18:	613b      	str	r3, [r7, #16]
   return(result);
 8008a1a:	693b      	ldr	r3, [r7, #16]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d1e6      	bne.n	80089ee <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2220      	movs	r2, #32
 8008a24:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f7ff f975 	bl	8007d1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a32:	bf00      	nop
 8008a34:	3720      	adds	r7, #32
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}

08008a3a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008a3a:	b480      	push	{r7}
 8008a3c:	b083      	sub	sp, #12
 8008a3e:	af00      	add	r7, sp, #0
 8008a40:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008a42:	bf00      	nop
 8008a44:	370c      	adds	r7, #12
 8008a46:	46bd      	mov	sp, r7
 8008a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4c:	4770      	bx	lr
	...

08008a50 <__errno>:
 8008a50:	4b01      	ldr	r3, [pc, #4]	; (8008a58 <__errno+0x8>)
 8008a52:	6818      	ldr	r0, [r3, #0]
 8008a54:	4770      	bx	lr
 8008a56:	bf00      	nop
 8008a58:	20000184 	.word	0x20000184

08008a5c <__libc_init_array>:
 8008a5c:	b570      	push	{r4, r5, r6, lr}
 8008a5e:	4d0d      	ldr	r5, [pc, #52]	; (8008a94 <__libc_init_array+0x38>)
 8008a60:	4c0d      	ldr	r4, [pc, #52]	; (8008a98 <__libc_init_array+0x3c>)
 8008a62:	1b64      	subs	r4, r4, r5
 8008a64:	10a4      	asrs	r4, r4, #2
 8008a66:	2600      	movs	r6, #0
 8008a68:	42a6      	cmp	r6, r4
 8008a6a:	d109      	bne.n	8008a80 <__libc_init_array+0x24>
 8008a6c:	4d0b      	ldr	r5, [pc, #44]	; (8008a9c <__libc_init_array+0x40>)
 8008a6e:	4c0c      	ldr	r4, [pc, #48]	; (8008aa0 <__libc_init_array+0x44>)
 8008a70:	f002 ff18 	bl	800b8a4 <_init>
 8008a74:	1b64      	subs	r4, r4, r5
 8008a76:	10a4      	asrs	r4, r4, #2
 8008a78:	2600      	movs	r6, #0
 8008a7a:	42a6      	cmp	r6, r4
 8008a7c:	d105      	bne.n	8008a8a <__libc_init_array+0x2e>
 8008a7e:	bd70      	pop	{r4, r5, r6, pc}
 8008a80:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a84:	4798      	blx	r3
 8008a86:	3601      	adds	r6, #1
 8008a88:	e7ee      	b.n	8008a68 <__libc_init_array+0xc>
 8008a8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a8e:	4798      	blx	r3
 8008a90:	3601      	adds	r6, #1
 8008a92:	e7f2      	b.n	8008a7a <__libc_init_array+0x1e>
 8008a94:	0800de74 	.word	0x0800de74
 8008a98:	0800de74 	.word	0x0800de74
 8008a9c:	0800de74 	.word	0x0800de74
 8008aa0:	0800de78 	.word	0x0800de78

08008aa4 <memcpy>:
 8008aa4:	440a      	add	r2, r1
 8008aa6:	4291      	cmp	r1, r2
 8008aa8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008aac:	d100      	bne.n	8008ab0 <memcpy+0xc>
 8008aae:	4770      	bx	lr
 8008ab0:	b510      	push	{r4, lr}
 8008ab2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ab6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008aba:	4291      	cmp	r1, r2
 8008abc:	d1f9      	bne.n	8008ab2 <memcpy+0xe>
 8008abe:	bd10      	pop	{r4, pc}

08008ac0 <memset>:
 8008ac0:	4402      	add	r2, r0
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d100      	bne.n	8008aca <memset+0xa>
 8008ac8:	4770      	bx	lr
 8008aca:	f803 1b01 	strb.w	r1, [r3], #1
 8008ace:	e7f9      	b.n	8008ac4 <memset+0x4>

08008ad0 <__cvt>:
 8008ad0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ad4:	ec55 4b10 	vmov	r4, r5, d0
 8008ad8:	2d00      	cmp	r5, #0
 8008ada:	460e      	mov	r6, r1
 8008adc:	4619      	mov	r1, r3
 8008ade:	462b      	mov	r3, r5
 8008ae0:	bfbb      	ittet	lt
 8008ae2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008ae6:	461d      	movlt	r5, r3
 8008ae8:	2300      	movge	r3, #0
 8008aea:	232d      	movlt	r3, #45	; 0x2d
 8008aec:	700b      	strb	r3, [r1, #0]
 8008aee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008af0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008af4:	4691      	mov	r9, r2
 8008af6:	f023 0820 	bic.w	r8, r3, #32
 8008afa:	bfbc      	itt	lt
 8008afc:	4622      	movlt	r2, r4
 8008afe:	4614      	movlt	r4, r2
 8008b00:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008b04:	d005      	beq.n	8008b12 <__cvt+0x42>
 8008b06:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008b0a:	d100      	bne.n	8008b0e <__cvt+0x3e>
 8008b0c:	3601      	adds	r6, #1
 8008b0e:	2102      	movs	r1, #2
 8008b10:	e000      	b.n	8008b14 <__cvt+0x44>
 8008b12:	2103      	movs	r1, #3
 8008b14:	ab03      	add	r3, sp, #12
 8008b16:	9301      	str	r3, [sp, #4]
 8008b18:	ab02      	add	r3, sp, #8
 8008b1a:	9300      	str	r3, [sp, #0]
 8008b1c:	ec45 4b10 	vmov	d0, r4, r5
 8008b20:	4653      	mov	r3, sl
 8008b22:	4632      	mov	r2, r6
 8008b24:	f000 fd00 	bl	8009528 <_dtoa_r>
 8008b28:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008b2c:	4607      	mov	r7, r0
 8008b2e:	d102      	bne.n	8008b36 <__cvt+0x66>
 8008b30:	f019 0f01 	tst.w	r9, #1
 8008b34:	d022      	beq.n	8008b7c <__cvt+0xac>
 8008b36:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008b3a:	eb07 0906 	add.w	r9, r7, r6
 8008b3e:	d110      	bne.n	8008b62 <__cvt+0x92>
 8008b40:	783b      	ldrb	r3, [r7, #0]
 8008b42:	2b30      	cmp	r3, #48	; 0x30
 8008b44:	d10a      	bne.n	8008b5c <__cvt+0x8c>
 8008b46:	2200      	movs	r2, #0
 8008b48:	2300      	movs	r3, #0
 8008b4a:	4620      	mov	r0, r4
 8008b4c:	4629      	mov	r1, r5
 8008b4e:	f7f7 ffbb 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b52:	b918      	cbnz	r0, 8008b5c <__cvt+0x8c>
 8008b54:	f1c6 0601 	rsb	r6, r6, #1
 8008b58:	f8ca 6000 	str.w	r6, [sl]
 8008b5c:	f8da 3000 	ldr.w	r3, [sl]
 8008b60:	4499      	add	r9, r3
 8008b62:	2200      	movs	r2, #0
 8008b64:	2300      	movs	r3, #0
 8008b66:	4620      	mov	r0, r4
 8008b68:	4629      	mov	r1, r5
 8008b6a:	f7f7 ffad 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b6e:	b108      	cbz	r0, 8008b74 <__cvt+0xa4>
 8008b70:	f8cd 900c 	str.w	r9, [sp, #12]
 8008b74:	2230      	movs	r2, #48	; 0x30
 8008b76:	9b03      	ldr	r3, [sp, #12]
 8008b78:	454b      	cmp	r3, r9
 8008b7a:	d307      	bcc.n	8008b8c <__cvt+0xbc>
 8008b7c:	9b03      	ldr	r3, [sp, #12]
 8008b7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008b80:	1bdb      	subs	r3, r3, r7
 8008b82:	4638      	mov	r0, r7
 8008b84:	6013      	str	r3, [r2, #0]
 8008b86:	b004      	add	sp, #16
 8008b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b8c:	1c59      	adds	r1, r3, #1
 8008b8e:	9103      	str	r1, [sp, #12]
 8008b90:	701a      	strb	r2, [r3, #0]
 8008b92:	e7f0      	b.n	8008b76 <__cvt+0xa6>

08008b94 <__exponent>:
 8008b94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b96:	4603      	mov	r3, r0
 8008b98:	2900      	cmp	r1, #0
 8008b9a:	bfb8      	it	lt
 8008b9c:	4249      	neglt	r1, r1
 8008b9e:	f803 2b02 	strb.w	r2, [r3], #2
 8008ba2:	bfb4      	ite	lt
 8008ba4:	222d      	movlt	r2, #45	; 0x2d
 8008ba6:	222b      	movge	r2, #43	; 0x2b
 8008ba8:	2909      	cmp	r1, #9
 8008baa:	7042      	strb	r2, [r0, #1]
 8008bac:	dd2a      	ble.n	8008c04 <__exponent+0x70>
 8008bae:	f10d 0407 	add.w	r4, sp, #7
 8008bb2:	46a4      	mov	ip, r4
 8008bb4:	270a      	movs	r7, #10
 8008bb6:	46a6      	mov	lr, r4
 8008bb8:	460a      	mov	r2, r1
 8008bba:	fb91 f6f7 	sdiv	r6, r1, r7
 8008bbe:	fb07 1516 	mls	r5, r7, r6, r1
 8008bc2:	3530      	adds	r5, #48	; 0x30
 8008bc4:	2a63      	cmp	r2, #99	; 0x63
 8008bc6:	f104 34ff 	add.w	r4, r4, #4294967295
 8008bca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008bce:	4631      	mov	r1, r6
 8008bd0:	dcf1      	bgt.n	8008bb6 <__exponent+0x22>
 8008bd2:	3130      	adds	r1, #48	; 0x30
 8008bd4:	f1ae 0502 	sub.w	r5, lr, #2
 8008bd8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008bdc:	1c44      	adds	r4, r0, #1
 8008bde:	4629      	mov	r1, r5
 8008be0:	4561      	cmp	r1, ip
 8008be2:	d30a      	bcc.n	8008bfa <__exponent+0x66>
 8008be4:	f10d 0209 	add.w	r2, sp, #9
 8008be8:	eba2 020e 	sub.w	r2, r2, lr
 8008bec:	4565      	cmp	r5, ip
 8008bee:	bf88      	it	hi
 8008bf0:	2200      	movhi	r2, #0
 8008bf2:	4413      	add	r3, r2
 8008bf4:	1a18      	subs	r0, r3, r0
 8008bf6:	b003      	add	sp, #12
 8008bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008bfe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008c02:	e7ed      	b.n	8008be0 <__exponent+0x4c>
 8008c04:	2330      	movs	r3, #48	; 0x30
 8008c06:	3130      	adds	r1, #48	; 0x30
 8008c08:	7083      	strb	r3, [r0, #2]
 8008c0a:	70c1      	strb	r1, [r0, #3]
 8008c0c:	1d03      	adds	r3, r0, #4
 8008c0e:	e7f1      	b.n	8008bf4 <__exponent+0x60>

08008c10 <_printf_float>:
 8008c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c14:	ed2d 8b02 	vpush	{d8}
 8008c18:	b08d      	sub	sp, #52	; 0x34
 8008c1a:	460c      	mov	r4, r1
 8008c1c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008c20:	4616      	mov	r6, r2
 8008c22:	461f      	mov	r7, r3
 8008c24:	4605      	mov	r5, r0
 8008c26:	f001 fa6d 	bl	800a104 <_localeconv_r>
 8008c2a:	f8d0 a000 	ldr.w	sl, [r0]
 8008c2e:	4650      	mov	r0, sl
 8008c30:	f7f7 face 	bl	80001d0 <strlen>
 8008c34:	2300      	movs	r3, #0
 8008c36:	930a      	str	r3, [sp, #40]	; 0x28
 8008c38:	6823      	ldr	r3, [r4, #0]
 8008c3a:	9305      	str	r3, [sp, #20]
 8008c3c:	f8d8 3000 	ldr.w	r3, [r8]
 8008c40:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008c44:	3307      	adds	r3, #7
 8008c46:	f023 0307 	bic.w	r3, r3, #7
 8008c4a:	f103 0208 	add.w	r2, r3, #8
 8008c4e:	f8c8 2000 	str.w	r2, [r8]
 8008c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c56:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008c5a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008c5e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008c62:	9307      	str	r3, [sp, #28]
 8008c64:	f8cd 8018 	str.w	r8, [sp, #24]
 8008c68:	ee08 0a10 	vmov	s16, r0
 8008c6c:	4b9f      	ldr	r3, [pc, #636]	; (8008eec <_printf_float+0x2dc>)
 8008c6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c72:	f04f 32ff 	mov.w	r2, #4294967295
 8008c76:	f7f7 ff59 	bl	8000b2c <__aeabi_dcmpun>
 8008c7a:	bb88      	cbnz	r0, 8008ce0 <_printf_float+0xd0>
 8008c7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c80:	4b9a      	ldr	r3, [pc, #616]	; (8008eec <_printf_float+0x2dc>)
 8008c82:	f04f 32ff 	mov.w	r2, #4294967295
 8008c86:	f7f7 ff33 	bl	8000af0 <__aeabi_dcmple>
 8008c8a:	bb48      	cbnz	r0, 8008ce0 <_printf_float+0xd0>
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	2300      	movs	r3, #0
 8008c90:	4640      	mov	r0, r8
 8008c92:	4649      	mov	r1, r9
 8008c94:	f7f7 ff22 	bl	8000adc <__aeabi_dcmplt>
 8008c98:	b110      	cbz	r0, 8008ca0 <_printf_float+0x90>
 8008c9a:	232d      	movs	r3, #45	; 0x2d
 8008c9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ca0:	4b93      	ldr	r3, [pc, #588]	; (8008ef0 <_printf_float+0x2e0>)
 8008ca2:	4894      	ldr	r0, [pc, #592]	; (8008ef4 <_printf_float+0x2e4>)
 8008ca4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008ca8:	bf94      	ite	ls
 8008caa:	4698      	movls	r8, r3
 8008cac:	4680      	movhi	r8, r0
 8008cae:	2303      	movs	r3, #3
 8008cb0:	6123      	str	r3, [r4, #16]
 8008cb2:	9b05      	ldr	r3, [sp, #20]
 8008cb4:	f023 0204 	bic.w	r2, r3, #4
 8008cb8:	6022      	str	r2, [r4, #0]
 8008cba:	f04f 0900 	mov.w	r9, #0
 8008cbe:	9700      	str	r7, [sp, #0]
 8008cc0:	4633      	mov	r3, r6
 8008cc2:	aa0b      	add	r2, sp, #44	; 0x2c
 8008cc4:	4621      	mov	r1, r4
 8008cc6:	4628      	mov	r0, r5
 8008cc8:	f000 f9d8 	bl	800907c <_printf_common>
 8008ccc:	3001      	adds	r0, #1
 8008cce:	f040 8090 	bne.w	8008df2 <_printf_float+0x1e2>
 8008cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8008cd6:	b00d      	add	sp, #52	; 0x34
 8008cd8:	ecbd 8b02 	vpop	{d8}
 8008cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce0:	4642      	mov	r2, r8
 8008ce2:	464b      	mov	r3, r9
 8008ce4:	4640      	mov	r0, r8
 8008ce6:	4649      	mov	r1, r9
 8008ce8:	f7f7 ff20 	bl	8000b2c <__aeabi_dcmpun>
 8008cec:	b140      	cbz	r0, 8008d00 <_printf_float+0xf0>
 8008cee:	464b      	mov	r3, r9
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	bfbc      	itt	lt
 8008cf4:	232d      	movlt	r3, #45	; 0x2d
 8008cf6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008cfa:	487f      	ldr	r0, [pc, #508]	; (8008ef8 <_printf_float+0x2e8>)
 8008cfc:	4b7f      	ldr	r3, [pc, #508]	; (8008efc <_printf_float+0x2ec>)
 8008cfe:	e7d1      	b.n	8008ca4 <_printf_float+0x94>
 8008d00:	6863      	ldr	r3, [r4, #4]
 8008d02:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008d06:	9206      	str	r2, [sp, #24]
 8008d08:	1c5a      	adds	r2, r3, #1
 8008d0a:	d13f      	bne.n	8008d8c <_printf_float+0x17c>
 8008d0c:	2306      	movs	r3, #6
 8008d0e:	6063      	str	r3, [r4, #4]
 8008d10:	9b05      	ldr	r3, [sp, #20]
 8008d12:	6861      	ldr	r1, [r4, #4]
 8008d14:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008d18:	2300      	movs	r3, #0
 8008d1a:	9303      	str	r3, [sp, #12]
 8008d1c:	ab0a      	add	r3, sp, #40	; 0x28
 8008d1e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008d22:	ab09      	add	r3, sp, #36	; 0x24
 8008d24:	ec49 8b10 	vmov	d0, r8, r9
 8008d28:	9300      	str	r3, [sp, #0]
 8008d2a:	6022      	str	r2, [r4, #0]
 8008d2c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008d30:	4628      	mov	r0, r5
 8008d32:	f7ff fecd 	bl	8008ad0 <__cvt>
 8008d36:	9b06      	ldr	r3, [sp, #24]
 8008d38:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d3a:	2b47      	cmp	r3, #71	; 0x47
 8008d3c:	4680      	mov	r8, r0
 8008d3e:	d108      	bne.n	8008d52 <_printf_float+0x142>
 8008d40:	1cc8      	adds	r0, r1, #3
 8008d42:	db02      	blt.n	8008d4a <_printf_float+0x13a>
 8008d44:	6863      	ldr	r3, [r4, #4]
 8008d46:	4299      	cmp	r1, r3
 8008d48:	dd41      	ble.n	8008dce <_printf_float+0x1be>
 8008d4a:	f1ab 0b02 	sub.w	fp, fp, #2
 8008d4e:	fa5f fb8b 	uxtb.w	fp, fp
 8008d52:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008d56:	d820      	bhi.n	8008d9a <_printf_float+0x18a>
 8008d58:	3901      	subs	r1, #1
 8008d5a:	465a      	mov	r2, fp
 8008d5c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008d60:	9109      	str	r1, [sp, #36]	; 0x24
 8008d62:	f7ff ff17 	bl	8008b94 <__exponent>
 8008d66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d68:	1813      	adds	r3, r2, r0
 8008d6a:	2a01      	cmp	r2, #1
 8008d6c:	4681      	mov	r9, r0
 8008d6e:	6123      	str	r3, [r4, #16]
 8008d70:	dc02      	bgt.n	8008d78 <_printf_float+0x168>
 8008d72:	6822      	ldr	r2, [r4, #0]
 8008d74:	07d2      	lsls	r2, r2, #31
 8008d76:	d501      	bpl.n	8008d7c <_printf_float+0x16c>
 8008d78:	3301      	adds	r3, #1
 8008d7a:	6123      	str	r3, [r4, #16]
 8008d7c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d09c      	beq.n	8008cbe <_printf_float+0xae>
 8008d84:	232d      	movs	r3, #45	; 0x2d
 8008d86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d8a:	e798      	b.n	8008cbe <_printf_float+0xae>
 8008d8c:	9a06      	ldr	r2, [sp, #24]
 8008d8e:	2a47      	cmp	r2, #71	; 0x47
 8008d90:	d1be      	bne.n	8008d10 <_printf_float+0x100>
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d1bc      	bne.n	8008d10 <_printf_float+0x100>
 8008d96:	2301      	movs	r3, #1
 8008d98:	e7b9      	b.n	8008d0e <_printf_float+0xfe>
 8008d9a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008d9e:	d118      	bne.n	8008dd2 <_printf_float+0x1c2>
 8008da0:	2900      	cmp	r1, #0
 8008da2:	6863      	ldr	r3, [r4, #4]
 8008da4:	dd0b      	ble.n	8008dbe <_printf_float+0x1ae>
 8008da6:	6121      	str	r1, [r4, #16]
 8008da8:	b913      	cbnz	r3, 8008db0 <_printf_float+0x1a0>
 8008daa:	6822      	ldr	r2, [r4, #0]
 8008dac:	07d0      	lsls	r0, r2, #31
 8008dae:	d502      	bpl.n	8008db6 <_printf_float+0x1a6>
 8008db0:	3301      	adds	r3, #1
 8008db2:	440b      	add	r3, r1
 8008db4:	6123      	str	r3, [r4, #16]
 8008db6:	65a1      	str	r1, [r4, #88]	; 0x58
 8008db8:	f04f 0900 	mov.w	r9, #0
 8008dbc:	e7de      	b.n	8008d7c <_printf_float+0x16c>
 8008dbe:	b913      	cbnz	r3, 8008dc6 <_printf_float+0x1b6>
 8008dc0:	6822      	ldr	r2, [r4, #0]
 8008dc2:	07d2      	lsls	r2, r2, #31
 8008dc4:	d501      	bpl.n	8008dca <_printf_float+0x1ba>
 8008dc6:	3302      	adds	r3, #2
 8008dc8:	e7f4      	b.n	8008db4 <_printf_float+0x1a4>
 8008dca:	2301      	movs	r3, #1
 8008dcc:	e7f2      	b.n	8008db4 <_printf_float+0x1a4>
 8008dce:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008dd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dd4:	4299      	cmp	r1, r3
 8008dd6:	db05      	blt.n	8008de4 <_printf_float+0x1d4>
 8008dd8:	6823      	ldr	r3, [r4, #0]
 8008dda:	6121      	str	r1, [r4, #16]
 8008ddc:	07d8      	lsls	r0, r3, #31
 8008dde:	d5ea      	bpl.n	8008db6 <_printf_float+0x1a6>
 8008de0:	1c4b      	adds	r3, r1, #1
 8008de2:	e7e7      	b.n	8008db4 <_printf_float+0x1a4>
 8008de4:	2900      	cmp	r1, #0
 8008de6:	bfd4      	ite	le
 8008de8:	f1c1 0202 	rsble	r2, r1, #2
 8008dec:	2201      	movgt	r2, #1
 8008dee:	4413      	add	r3, r2
 8008df0:	e7e0      	b.n	8008db4 <_printf_float+0x1a4>
 8008df2:	6823      	ldr	r3, [r4, #0]
 8008df4:	055a      	lsls	r2, r3, #21
 8008df6:	d407      	bmi.n	8008e08 <_printf_float+0x1f8>
 8008df8:	6923      	ldr	r3, [r4, #16]
 8008dfa:	4642      	mov	r2, r8
 8008dfc:	4631      	mov	r1, r6
 8008dfe:	4628      	mov	r0, r5
 8008e00:	47b8      	blx	r7
 8008e02:	3001      	adds	r0, #1
 8008e04:	d12c      	bne.n	8008e60 <_printf_float+0x250>
 8008e06:	e764      	b.n	8008cd2 <_printf_float+0xc2>
 8008e08:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008e0c:	f240 80e0 	bls.w	8008fd0 <_printf_float+0x3c0>
 8008e10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008e14:	2200      	movs	r2, #0
 8008e16:	2300      	movs	r3, #0
 8008e18:	f7f7 fe56 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e1c:	2800      	cmp	r0, #0
 8008e1e:	d034      	beq.n	8008e8a <_printf_float+0x27a>
 8008e20:	4a37      	ldr	r2, [pc, #220]	; (8008f00 <_printf_float+0x2f0>)
 8008e22:	2301      	movs	r3, #1
 8008e24:	4631      	mov	r1, r6
 8008e26:	4628      	mov	r0, r5
 8008e28:	47b8      	blx	r7
 8008e2a:	3001      	adds	r0, #1
 8008e2c:	f43f af51 	beq.w	8008cd2 <_printf_float+0xc2>
 8008e30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008e34:	429a      	cmp	r2, r3
 8008e36:	db02      	blt.n	8008e3e <_printf_float+0x22e>
 8008e38:	6823      	ldr	r3, [r4, #0]
 8008e3a:	07d8      	lsls	r0, r3, #31
 8008e3c:	d510      	bpl.n	8008e60 <_printf_float+0x250>
 8008e3e:	ee18 3a10 	vmov	r3, s16
 8008e42:	4652      	mov	r2, sl
 8008e44:	4631      	mov	r1, r6
 8008e46:	4628      	mov	r0, r5
 8008e48:	47b8      	blx	r7
 8008e4a:	3001      	adds	r0, #1
 8008e4c:	f43f af41 	beq.w	8008cd2 <_printf_float+0xc2>
 8008e50:	f04f 0800 	mov.w	r8, #0
 8008e54:	f104 091a 	add.w	r9, r4, #26
 8008e58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e5a:	3b01      	subs	r3, #1
 8008e5c:	4543      	cmp	r3, r8
 8008e5e:	dc09      	bgt.n	8008e74 <_printf_float+0x264>
 8008e60:	6823      	ldr	r3, [r4, #0]
 8008e62:	079b      	lsls	r3, r3, #30
 8008e64:	f100 8105 	bmi.w	8009072 <_printf_float+0x462>
 8008e68:	68e0      	ldr	r0, [r4, #12]
 8008e6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e6c:	4298      	cmp	r0, r3
 8008e6e:	bfb8      	it	lt
 8008e70:	4618      	movlt	r0, r3
 8008e72:	e730      	b.n	8008cd6 <_printf_float+0xc6>
 8008e74:	2301      	movs	r3, #1
 8008e76:	464a      	mov	r2, r9
 8008e78:	4631      	mov	r1, r6
 8008e7a:	4628      	mov	r0, r5
 8008e7c:	47b8      	blx	r7
 8008e7e:	3001      	adds	r0, #1
 8008e80:	f43f af27 	beq.w	8008cd2 <_printf_float+0xc2>
 8008e84:	f108 0801 	add.w	r8, r8, #1
 8008e88:	e7e6      	b.n	8008e58 <_printf_float+0x248>
 8008e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	dc39      	bgt.n	8008f04 <_printf_float+0x2f4>
 8008e90:	4a1b      	ldr	r2, [pc, #108]	; (8008f00 <_printf_float+0x2f0>)
 8008e92:	2301      	movs	r3, #1
 8008e94:	4631      	mov	r1, r6
 8008e96:	4628      	mov	r0, r5
 8008e98:	47b8      	blx	r7
 8008e9a:	3001      	adds	r0, #1
 8008e9c:	f43f af19 	beq.w	8008cd2 <_printf_float+0xc2>
 8008ea0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ea4:	4313      	orrs	r3, r2
 8008ea6:	d102      	bne.n	8008eae <_printf_float+0x29e>
 8008ea8:	6823      	ldr	r3, [r4, #0]
 8008eaa:	07d9      	lsls	r1, r3, #31
 8008eac:	d5d8      	bpl.n	8008e60 <_printf_float+0x250>
 8008eae:	ee18 3a10 	vmov	r3, s16
 8008eb2:	4652      	mov	r2, sl
 8008eb4:	4631      	mov	r1, r6
 8008eb6:	4628      	mov	r0, r5
 8008eb8:	47b8      	blx	r7
 8008eba:	3001      	adds	r0, #1
 8008ebc:	f43f af09 	beq.w	8008cd2 <_printf_float+0xc2>
 8008ec0:	f04f 0900 	mov.w	r9, #0
 8008ec4:	f104 0a1a 	add.w	sl, r4, #26
 8008ec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008eca:	425b      	negs	r3, r3
 8008ecc:	454b      	cmp	r3, r9
 8008ece:	dc01      	bgt.n	8008ed4 <_printf_float+0x2c4>
 8008ed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ed2:	e792      	b.n	8008dfa <_printf_float+0x1ea>
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	4652      	mov	r2, sl
 8008ed8:	4631      	mov	r1, r6
 8008eda:	4628      	mov	r0, r5
 8008edc:	47b8      	blx	r7
 8008ede:	3001      	adds	r0, #1
 8008ee0:	f43f aef7 	beq.w	8008cd2 <_printf_float+0xc2>
 8008ee4:	f109 0901 	add.w	r9, r9, #1
 8008ee8:	e7ee      	b.n	8008ec8 <_printf_float+0x2b8>
 8008eea:	bf00      	nop
 8008eec:	7fefffff 	.word	0x7fefffff
 8008ef0:	0800da98 	.word	0x0800da98
 8008ef4:	0800da9c 	.word	0x0800da9c
 8008ef8:	0800daa4 	.word	0x0800daa4
 8008efc:	0800daa0 	.word	0x0800daa0
 8008f00:	0800daa8 	.word	0x0800daa8
 8008f04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f06:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	bfa8      	it	ge
 8008f0c:	461a      	movge	r2, r3
 8008f0e:	2a00      	cmp	r2, #0
 8008f10:	4691      	mov	r9, r2
 8008f12:	dc37      	bgt.n	8008f84 <_printf_float+0x374>
 8008f14:	f04f 0b00 	mov.w	fp, #0
 8008f18:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f1c:	f104 021a 	add.w	r2, r4, #26
 8008f20:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008f22:	9305      	str	r3, [sp, #20]
 8008f24:	eba3 0309 	sub.w	r3, r3, r9
 8008f28:	455b      	cmp	r3, fp
 8008f2a:	dc33      	bgt.n	8008f94 <_printf_float+0x384>
 8008f2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f30:	429a      	cmp	r2, r3
 8008f32:	db3b      	blt.n	8008fac <_printf_float+0x39c>
 8008f34:	6823      	ldr	r3, [r4, #0]
 8008f36:	07da      	lsls	r2, r3, #31
 8008f38:	d438      	bmi.n	8008fac <_printf_float+0x39c>
 8008f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f3c:	9a05      	ldr	r2, [sp, #20]
 8008f3e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f40:	1a9a      	subs	r2, r3, r2
 8008f42:	eba3 0901 	sub.w	r9, r3, r1
 8008f46:	4591      	cmp	r9, r2
 8008f48:	bfa8      	it	ge
 8008f4a:	4691      	movge	r9, r2
 8008f4c:	f1b9 0f00 	cmp.w	r9, #0
 8008f50:	dc35      	bgt.n	8008fbe <_printf_float+0x3ae>
 8008f52:	f04f 0800 	mov.w	r8, #0
 8008f56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f5a:	f104 0a1a 	add.w	sl, r4, #26
 8008f5e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f62:	1a9b      	subs	r3, r3, r2
 8008f64:	eba3 0309 	sub.w	r3, r3, r9
 8008f68:	4543      	cmp	r3, r8
 8008f6a:	f77f af79 	ble.w	8008e60 <_printf_float+0x250>
 8008f6e:	2301      	movs	r3, #1
 8008f70:	4652      	mov	r2, sl
 8008f72:	4631      	mov	r1, r6
 8008f74:	4628      	mov	r0, r5
 8008f76:	47b8      	blx	r7
 8008f78:	3001      	adds	r0, #1
 8008f7a:	f43f aeaa 	beq.w	8008cd2 <_printf_float+0xc2>
 8008f7e:	f108 0801 	add.w	r8, r8, #1
 8008f82:	e7ec      	b.n	8008f5e <_printf_float+0x34e>
 8008f84:	4613      	mov	r3, r2
 8008f86:	4631      	mov	r1, r6
 8008f88:	4642      	mov	r2, r8
 8008f8a:	4628      	mov	r0, r5
 8008f8c:	47b8      	blx	r7
 8008f8e:	3001      	adds	r0, #1
 8008f90:	d1c0      	bne.n	8008f14 <_printf_float+0x304>
 8008f92:	e69e      	b.n	8008cd2 <_printf_float+0xc2>
 8008f94:	2301      	movs	r3, #1
 8008f96:	4631      	mov	r1, r6
 8008f98:	4628      	mov	r0, r5
 8008f9a:	9205      	str	r2, [sp, #20]
 8008f9c:	47b8      	blx	r7
 8008f9e:	3001      	adds	r0, #1
 8008fa0:	f43f ae97 	beq.w	8008cd2 <_printf_float+0xc2>
 8008fa4:	9a05      	ldr	r2, [sp, #20]
 8008fa6:	f10b 0b01 	add.w	fp, fp, #1
 8008faa:	e7b9      	b.n	8008f20 <_printf_float+0x310>
 8008fac:	ee18 3a10 	vmov	r3, s16
 8008fb0:	4652      	mov	r2, sl
 8008fb2:	4631      	mov	r1, r6
 8008fb4:	4628      	mov	r0, r5
 8008fb6:	47b8      	blx	r7
 8008fb8:	3001      	adds	r0, #1
 8008fba:	d1be      	bne.n	8008f3a <_printf_float+0x32a>
 8008fbc:	e689      	b.n	8008cd2 <_printf_float+0xc2>
 8008fbe:	9a05      	ldr	r2, [sp, #20]
 8008fc0:	464b      	mov	r3, r9
 8008fc2:	4442      	add	r2, r8
 8008fc4:	4631      	mov	r1, r6
 8008fc6:	4628      	mov	r0, r5
 8008fc8:	47b8      	blx	r7
 8008fca:	3001      	adds	r0, #1
 8008fcc:	d1c1      	bne.n	8008f52 <_printf_float+0x342>
 8008fce:	e680      	b.n	8008cd2 <_printf_float+0xc2>
 8008fd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008fd2:	2a01      	cmp	r2, #1
 8008fd4:	dc01      	bgt.n	8008fda <_printf_float+0x3ca>
 8008fd6:	07db      	lsls	r3, r3, #31
 8008fd8:	d538      	bpl.n	800904c <_printf_float+0x43c>
 8008fda:	2301      	movs	r3, #1
 8008fdc:	4642      	mov	r2, r8
 8008fde:	4631      	mov	r1, r6
 8008fe0:	4628      	mov	r0, r5
 8008fe2:	47b8      	blx	r7
 8008fe4:	3001      	adds	r0, #1
 8008fe6:	f43f ae74 	beq.w	8008cd2 <_printf_float+0xc2>
 8008fea:	ee18 3a10 	vmov	r3, s16
 8008fee:	4652      	mov	r2, sl
 8008ff0:	4631      	mov	r1, r6
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	47b8      	blx	r7
 8008ff6:	3001      	adds	r0, #1
 8008ff8:	f43f ae6b 	beq.w	8008cd2 <_printf_float+0xc2>
 8008ffc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009000:	2200      	movs	r2, #0
 8009002:	2300      	movs	r3, #0
 8009004:	f7f7 fd60 	bl	8000ac8 <__aeabi_dcmpeq>
 8009008:	b9d8      	cbnz	r0, 8009042 <_printf_float+0x432>
 800900a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800900c:	f108 0201 	add.w	r2, r8, #1
 8009010:	3b01      	subs	r3, #1
 8009012:	4631      	mov	r1, r6
 8009014:	4628      	mov	r0, r5
 8009016:	47b8      	blx	r7
 8009018:	3001      	adds	r0, #1
 800901a:	d10e      	bne.n	800903a <_printf_float+0x42a>
 800901c:	e659      	b.n	8008cd2 <_printf_float+0xc2>
 800901e:	2301      	movs	r3, #1
 8009020:	4652      	mov	r2, sl
 8009022:	4631      	mov	r1, r6
 8009024:	4628      	mov	r0, r5
 8009026:	47b8      	blx	r7
 8009028:	3001      	adds	r0, #1
 800902a:	f43f ae52 	beq.w	8008cd2 <_printf_float+0xc2>
 800902e:	f108 0801 	add.w	r8, r8, #1
 8009032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009034:	3b01      	subs	r3, #1
 8009036:	4543      	cmp	r3, r8
 8009038:	dcf1      	bgt.n	800901e <_printf_float+0x40e>
 800903a:	464b      	mov	r3, r9
 800903c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009040:	e6dc      	b.n	8008dfc <_printf_float+0x1ec>
 8009042:	f04f 0800 	mov.w	r8, #0
 8009046:	f104 0a1a 	add.w	sl, r4, #26
 800904a:	e7f2      	b.n	8009032 <_printf_float+0x422>
 800904c:	2301      	movs	r3, #1
 800904e:	4642      	mov	r2, r8
 8009050:	e7df      	b.n	8009012 <_printf_float+0x402>
 8009052:	2301      	movs	r3, #1
 8009054:	464a      	mov	r2, r9
 8009056:	4631      	mov	r1, r6
 8009058:	4628      	mov	r0, r5
 800905a:	47b8      	blx	r7
 800905c:	3001      	adds	r0, #1
 800905e:	f43f ae38 	beq.w	8008cd2 <_printf_float+0xc2>
 8009062:	f108 0801 	add.w	r8, r8, #1
 8009066:	68e3      	ldr	r3, [r4, #12]
 8009068:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800906a:	1a5b      	subs	r3, r3, r1
 800906c:	4543      	cmp	r3, r8
 800906e:	dcf0      	bgt.n	8009052 <_printf_float+0x442>
 8009070:	e6fa      	b.n	8008e68 <_printf_float+0x258>
 8009072:	f04f 0800 	mov.w	r8, #0
 8009076:	f104 0919 	add.w	r9, r4, #25
 800907a:	e7f4      	b.n	8009066 <_printf_float+0x456>

0800907c <_printf_common>:
 800907c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009080:	4616      	mov	r6, r2
 8009082:	4699      	mov	r9, r3
 8009084:	688a      	ldr	r2, [r1, #8]
 8009086:	690b      	ldr	r3, [r1, #16]
 8009088:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800908c:	4293      	cmp	r3, r2
 800908e:	bfb8      	it	lt
 8009090:	4613      	movlt	r3, r2
 8009092:	6033      	str	r3, [r6, #0]
 8009094:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009098:	4607      	mov	r7, r0
 800909a:	460c      	mov	r4, r1
 800909c:	b10a      	cbz	r2, 80090a2 <_printf_common+0x26>
 800909e:	3301      	adds	r3, #1
 80090a0:	6033      	str	r3, [r6, #0]
 80090a2:	6823      	ldr	r3, [r4, #0]
 80090a4:	0699      	lsls	r1, r3, #26
 80090a6:	bf42      	ittt	mi
 80090a8:	6833      	ldrmi	r3, [r6, #0]
 80090aa:	3302      	addmi	r3, #2
 80090ac:	6033      	strmi	r3, [r6, #0]
 80090ae:	6825      	ldr	r5, [r4, #0]
 80090b0:	f015 0506 	ands.w	r5, r5, #6
 80090b4:	d106      	bne.n	80090c4 <_printf_common+0x48>
 80090b6:	f104 0a19 	add.w	sl, r4, #25
 80090ba:	68e3      	ldr	r3, [r4, #12]
 80090bc:	6832      	ldr	r2, [r6, #0]
 80090be:	1a9b      	subs	r3, r3, r2
 80090c0:	42ab      	cmp	r3, r5
 80090c2:	dc26      	bgt.n	8009112 <_printf_common+0x96>
 80090c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80090c8:	1e13      	subs	r3, r2, #0
 80090ca:	6822      	ldr	r2, [r4, #0]
 80090cc:	bf18      	it	ne
 80090ce:	2301      	movne	r3, #1
 80090d0:	0692      	lsls	r2, r2, #26
 80090d2:	d42b      	bmi.n	800912c <_printf_common+0xb0>
 80090d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80090d8:	4649      	mov	r1, r9
 80090da:	4638      	mov	r0, r7
 80090dc:	47c0      	blx	r8
 80090de:	3001      	adds	r0, #1
 80090e0:	d01e      	beq.n	8009120 <_printf_common+0xa4>
 80090e2:	6823      	ldr	r3, [r4, #0]
 80090e4:	68e5      	ldr	r5, [r4, #12]
 80090e6:	6832      	ldr	r2, [r6, #0]
 80090e8:	f003 0306 	and.w	r3, r3, #6
 80090ec:	2b04      	cmp	r3, #4
 80090ee:	bf08      	it	eq
 80090f0:	1aad      	subeq	r5, r5, r2
 80090f2:	68a3      	ldr	r3, [r4, #8]
 80090f4:	6922      	ldr	r2, [r4, #16]
 80090f6:	bf0c      	ite	eq
 80090f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80090fc:	2500      	movne	r5, #0
 80090fe:	4293      	cmp	r3, r2
 8009100:	bfc4      	itt	gt
 8009102:	1a9b      	subgt	r3, r3, r2
 8009104:	18ed      	addgt	r5, r5, r3
 8009106:	2600      	movs	r6, #0
 8009108:	341a      	adds	r4, #26
 800910a:	42b5      	cmp	r5, r6
 800910c:	d11a      	bne.n	8009144 <_printf_common+0xc8>
 800910e:	2000      	movs	r0, #0
 8009110:	e008      	b.n	8009124 <_printf_common+0xa8>
 8009112:	2301      	movs	r3, #1
 8009114:	4652      	mov	r2, sl
 8009116:	4649      	mov	r1, r9
 8009118:	4638      	mov	r0, r7
 800911a:	47c0      	blx	r8
 800911c:	3001      	adds	r0, #1
 800911e:	d103      	bne.n	8009128 <_printf_common+0xac>
 8009120:	f04f 30ff 	mov.w	r0, #4294967295
 8009124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009128:	3501      	adds	r5, #1
 800912a:	e7c6      	b.n	80090ba <_printf_common+0x3e>
 800912c:	18e1      	adds	r1, r4, r3
 800912e:	1c5a      	adds	r2, r3, #1
 8009130:	2030      	movs	r0, #48	; 0x30
 8009132:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009136:	4422      	add	r2, r4
 8009138:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800913c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009140:	3302      	adds	r3, #2
 8009142:	e7c7      	b.n	80090d4 <_printf_common+0x58>
 8009144:	2301      	movs	r3, #1
 8009146:	4622      	mov	r2, r4
 8009148:	4649      	mov	r1, r9
 800914a:	4638      	mov	r0, r7
 800914c:	47c0      	blx	r8
 800914e:	3001      	adds	r0, #1
 8009150:	d0e6      	beq.n	8009120 <_printf_common+0xa4>
 8009152:	3601      	adds	r6, #1
 8009154:	e7d9      	b.n	800910a <_printf_common+0x8e>
	...

08009158 <_printf_i>:
 8009158:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800915c:	7e0f      	ldrb	r7, [r1, #24]
 800915e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009160:	2f78      	cmp	r7, #120	; 0x78
 8009162:	4691      	mov	r9, r2
 8009164:	4680      	mov	r8, r0
 8009166:	460c      	mov	r4, r1
 8009168:	469a      	mov	sl, r3
 800916a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800916e:	d807      	bhi.n	8009180 <_printf_i+0x28>
 8009170:	2f62      	cmp	r7, #98	; 0x62
 8009172:	d80a      	bhi.n	800918a <_printf_i+0x32>
 8009174:	2f00      	cmp	r7, #0
 8009176:	f000 80d8 	beq.w	800932a <_printf_i+0x1d2>
 800917a:	2f58      	cmp	r7, #88	; 0x58
 800917c:	f000 80a3 	beq.w	80092c6 <_printf_i+0x16e>
 8009180:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009184:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009188:	e03a      	b.n	8009200 <_printf_i+0xa8>
 800918a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800918e:	2b15      	cmp	r3, #21
 8009190:	d8f6      	bhi.n	8009180 <_printf_i+0x28>
 8009192:	a101      	add	r1, pc, #4	; (adr r1, 8009198 <_printf_i+0x40>)
 8009194:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009198:	080091f1 	.word	0x080091f1
 800919c:	08009205 	.word	0x08009205
 80091a0:	08009181 	.word	0x08009181
 80091a4:	08009181 	.word	0x08009181
 80091a8:	08009181 	.word	0x08009181
 80091ac:	08009181 	.word	0x08009181
 80091b0:	08009205 	.word	0x08009205
 80091b4:	08009181 	.word	0x08009181
 80091b8:	08009181 	.word	0x08009181
 80091bc:	08009181 	.word	0x08009181
 80091c0:	08009181 	.word	0x08009181
 80091c4:	08009311 	.word	0x08009311
 80091c8:	08009235 	.word	0x08009235
 80091cc:	080092f3 	.word	0x080092f3
 80091d0:	08009181 	.word	0x08009181
 80091d4:	08009181 	.word	0x08009181
 80091d8:	08009333 	.word	0x08009333
 80091dc:	08009181 	.word	0x08009181
 80091e0:	08009235 	.word	0x08009235
 80091e4:	08009181 	.word	0x08009181
 80091e8:	08009181 	.word	0x08009181
 80091ec:	080092fb 	.word	0x080092fb
 80091f0:	682b      	ldr	r3, [r5, #0]
 80091f2:	1d1a      	adds	r2, r3, #4
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	602a      	str	r2, [r5, #0]
 80091f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80091fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009200:	2301      	movs	r3, #1
 8009202:	e0a3      	b.n	800934c <_printf_i+0x1f4>
 8009204:	6820      	ldr	r0, [r4, #0]
 8009206:	6829      	ldr	r1, [r5, #0]
 8009208:	0606      	lsls	r6, r0, #24
 800920a:	f101 0304 	add.w	r3, r1, #4
 800920e:	d50a      	bpl.n	8009226 <_printf_i+0xce>
 8009210:	680e      	ldr	r6, [r1, #0]
 8009212:	602b      	str	r3, [r5, #0]
 8009214:	2e00      	cmp	r6, #0
 8009216:	da03      	bge.n	8009220 <_printf_i+0xc8>
 8009218:	232d      	movs	r3, #45	; 0x2d
 800921a:	4276      	negs	r6, r6
 800921c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009220:	485e      	ldr	r0, [pc, #376]	; (800939c <_printf_i+0x244>)
 8009222:	230a      	movs	r3, #10
 8009224:	e019      	b.n	800925a <_printf_i+0x102>
 8009226:	680e      	ldr	r6, [r1, #0]
 8009228:	602b      	str	r3, [r5, #0]
 800922a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800922e:	bf18      	it	ne
 8009230:	b236      	sxthne	r6, r6
 8009232:	e7ef      	b.n	8009214 <_printf_i+0xbc>
 8009234:	682b      	ldr	r3, [r5, #0]
 8009236:	6820      	ldr	r0, [r4, #0]
 8009238:	1d19      	adds	r1, r3, #4
 800923a:	6029      	str	r1, [r5, #0]
 800923c:	0601      	lsls	r1, r0, #24
 800923e:	d501      	bpl.n	8009244 <_printf_i+0xec>
 8009240:	681e      	ldr	r6, [r3, #0]
 8009242:	e002      	b.n	800924a <_printf_i+0xf2>
 8009244:	0646      	lsls	r6, r0, #25
 8009246:	d5fb      	bpl.n	8009240 <_printf_i+0xe8>
 8009248:	881e      	ldrh	r6, [r3, #0]
 800924a:	4854      	ldr	r0, [pc, #336]	; (800939c <_printf_i+0x244>)
 800924c:	2f6f      	cmp	r7, #111	; 0x6f
 800924e:	bf0c      	ite	eq
 8009250:	2308      	moveq	r3, #8
 8009252:	230a      	movne	r3, #10
 8009254:	2100      	movs	r1, #0
 8009256:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800925a:	6865      	ldr	r5, [r4, #4]
 800925c:	60a5      	str	r5, [r4, #8]
 800925e:	2d00      	cmp	r5, #0
 8009260:	bfa2      	ittt	ge
 8009262:	6821      	ldrge	r1, [r4, #0]
 8009264:	f021 0104 	bicge.w	r1, r1, #4
 8009268:	6021      	strge	r1, [r4, #0]
 800926a:	b90e      	cbnz	r6, 8009270 <_printf_i+0x118>
 800926c:	2d00      	cmp	r5, #0
 800926e:	d04d      	beq.n	800930c <_printf_i+0x1b4>
 8009270:	4615      	mov	r5, r2
 8009272:	fbb6 f1f3 	udiv	r1, r6, r3
 8009276:	fb03 6711 	mls	r7, r3, r1, r6
 800927a:	5dc7      	ldrb	r7, [r0, r7]
 800927c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009280:	4637      	mov	r7, r6
 8009282:	42bb      	cmp	r3, r7
 8009284:	460e      	mov	r6, r1
 8009286:	d9f4      	bls.n	8009272 <_printf_i+0x11a>
 8009288:	2b08      	cmp	r3, #8
 800928a:	d10b      	bne.n	80092a4 <_printf_i+0x14c>
 800928c:	6823      	ldr	r3, [r4, #0]
 800928e:	07de      	lsls	r6, r3, #31
 8009290:	d508      	bpl.n	80092a4 <_printf_i+0x14c>
 8009292:	6923      	ldr	r3, [r4, #16]
 8009294:	6861      	ldr	r1, [r4, #4]
 8009296:	4299      	cmp	r1, r3
 8009298:	bfde      	ittt	le
 800929a:	2330      	movle	r3, #48	; 0x30
 800929c:	f805 3c01 	strble.w	r3, [r5, #-1]
 80092a0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80092a4:	1b52      	subs	r2, r2, r5
 80092a6:	6122      	str	r2, [r4, #16]
 80092a8:	f8cd a000 	str.w	sl, [sp]
 80092ac:	464b      	mov	r3, r9
 80092ae:	aa03      	add	r2, sp, #12
 80092b0:	4621      	mov	r1, r4
 80092b2:	4640      	mov	r0, r8
 80092b4:	f7ff fee2 	bl	800907c <_printf_common>
 80092b8:	3001      	adds	r0, #1
 80092ba:	d14c      	bne.n	8009356 <_printf_i+0x1fe>
 80092bc:	f04f 30ff 	mov.w	r0, #4294967295
 80092c0:	b004      	add	sp, #16
 80092c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092c6:	4835      	ldr	r0, [pc, #212]	; (800939c <_printf_i+0x244>)
 80092c8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80092cc:	6829      	ldr	r1, [r5, #0]
 80092ce:	6823      	ldr	r3, [r4, #0]
 80092d0:	f851 6b04 	ldr.w	r6, [r1], #4
 80092d4:	6029      	str	r1, [r5, #0]
 80092d6:	061d      	lsls	r5, r3, #24
 80092d8:	d514      	bpl.n	8009304 <_printf_i+0x1ac>
 80092da:	07df      	lsls	r7, r3, #31
 80092dc:	bf44      	itt	mi
 80092de:	f043 0320 	orrmi.w	r3, r3, #32
 80092e2:	6023      	strmi	r3, [r4, #0]
 80092e4:	b91e      	cbnz	r6, 80092ee <_printf_i+0x196>
 80092e6:	6823      	ldr	r3, [r4, #0]
 80092e8:	f023 0320 	bic.w	r3, r3, #32
 80092ec:	6023      	str	r3, [r4, #0]
 80092ee:	2310      	movs	r3, #16
 80092f0:	e7b0      	b.n	8009254 <_printf_i+0xfc>
 80092f2:	6823      	ldr	r3, [r4, #0]
 80092f4:	f043 0320 	orr.w	r3, r3, #32
 80092f8:	6023      	str	r3, [r4, #0]
 80092fa:	2378      	movs	r3, #120	; 0x78
 80092fc:	4828      	ldr	r0, [pc, #160]	; (80093a0 <_printf_i+0x248>)
 80092fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009302:	e7e3      	b.n	80092cc <_printf_i+0x174>
 8009304:	0659      	lsls	r1, r3, #25
 8009306:	bf48      	it	mi
 8009308:	b2b6      	uxthmi	r6, r6
 800930a:	e7e6      	b.n	80092da <_printf_i+0x182>
 800930c:	4615      	mov	r5, r2
 800930e:	e7bb      	b.n	8009288 <_printf_i+0x130>
 8009310:	682b      	ldr	r3, [r5, #0]
 8009312:	6826      	ldr	r6, [r4, #0]
 8009314:	6961      	ldr	r1, [r4, #20]
 8009316:	1d18      	adds	r0, r3, #4
 8009318:	6028      	str	r0, [r5, #0]
 800931a:	0635      	lsls	r5, r6, #24
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	d501      	bpl.n	8009324 <_printf_i+0x1cc>
 8009320:	6019      	str	r1, [r3, #0]
 8009322:	e002      	b.n	800932a <_printf_i+0x1d2>
 8009324:	0670      	lsls	r0, r6, #25
 8009326:	d5fb      	bpl.n	8009320 <_printf_i+0x1c8>
 8009328:	8019      	strh	r1, [r3, #0]
 800932a:	2300      	movs	r3, #0
 800932c:	6123      	str	r3, [r4, #16]
 800932e:	4615      	mov	r5, r2
 8009330:	e7ba      	b.n	80092a8 <_printf_i+0x150>
 8009332:	682b      	ldr	r3, [r5, #0]
 8009334:	1d1a      	adds	r2, r3, #4
 8009336:	602a      	str	r2, [r5, #0]
 8009338:	681d      	ldr	r5, [r3, #0]
 800933a:	6862      	ldr	r2, [r4, #4]
 800933c:	2100      	movs	r1, #0
 800933e:	4628      	mov	r0, r5
 8009340:	f7f6 ff4e 	bl	80001e0 <memchr>
 8009344:	b108      	cbz	r0, 800934a <_printf_i+0x1f2>
 8009346:	1b40      	subs	r0, r0, r5
 8009348:	6060      	str	r0, [r4, #4]
 800934a:	6863      	ldr	r3, [r4, #4]
 800934c:	6123      	str	r3, [r4, #16]
 800934e:	2300      	movs	r3, #0
 8009350:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009354:	e7a8      	b.n	80092a8 <_printf_i+0x150>
 8009356:	6923      	ldr	r3, [r4, #16]
 8009358:	462a      	mov	r2, r5
 800935a:	4649      	mov	r1, r9
 800935c:	4640      	mov	r0, r8
 800935e:	47d0      	blx	sl
 8009360:	3001      	adds	r0, #1
 8009362:	d0ab      	beq.n	80092bc <_printf_i+0x164>
 8009364:	6823      	ldr	r3, [r4, #0]
 8009366:	079b      	lsls	r3, r3, #30
 8009368:	d413      	bmi.n	8009392 <_printf_i+0x23a>
 800936a:	68e0      	ldr	r0, [r4, #12]
 800936c:	9b03      	ldr	r3, [sp, #12]
 800936e:	4298      	cmp	r0, r3
 8009370:	bfb8      	it	lt
 8009372:	4618      	movlt	r0, r3
 8009374:	e7a4      	b.n	80092c0 <_printf_i+0x168>
 8009376:	2301      	movs	r3, #1
 8009378:	4632      	mov	r2, r6
 800937a:	4649      	mov	r1, r9
 800937c:	4640      	mov	r0, r8
 800937e:	47d0      	blx	sl
 8009380:	3001      	adds	r0, #1
 8009382:	d09b      	beq.n	80092bc <_printf_i+0x164>
 8009384:	3501      	adds	r5, #1
 8009386:	68e3      	ldr	r3, [r4, #12]
 8009388:	9903      	ldr	r1, [sp, #12]
 800938a:	1a5b      	subs	r3, r3, r1
 800938c:	42ab      	cmp	r3, r5
 800938e:	dcf2      	bgt.n	8009376 <_printf_i+0x21e>
 8009390:	e7eb      	b.n	800936a <_printf_i+0x212>
 8009392:	2500      	movs	r5, #0
 8009394:	f104 0619 	add.w	r6, r4, #25
 8009398:	e7f5      	b.n	8009386 <_printf_i+0x22e>
 800939a:	bf00      	nop
 800939c:	0800daaa 	.word	0x0800daaa
 80093a0:	0800dabb 	.word	0x0800dabb

080093a4 <sniprintf>:
 80093a4:	b40c      	push	{r2, r3}
 80093a6:	b530      	push	{r4, r5, lr}
 80093a8:	4b17      	ldr	r3, [pc, #92]	; (8009408 <sniprintf+0x64>)
 80093aa:	1e0c      	subs	r4, r1, #0
 80093ac:	681d      	ldr	r5, [r3, #0]
 80093ae:	b09d      	sub	sp, #116	; 0x74
 80093b0:	da08      	bge.n	80093c4 <sniprintf+0x20>
 80093b2:	238b      	movs	r3, #139	; 0x8b
 80093b4:	602b      	str	r3, [r5, #0]
 80093b6:	f04f 30ff 	mov.w	r0, #4294967295
 80093ba:	b01d      	add	sp, #116	; 0x74
 80093bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80093c0:	b002      	add	sp, #8
 80093c2:	4770      	bx	lr
 80093c4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80093c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80093cc:	bf14      	ite	ne
 80093ce:	f104 33ff 	addne.w	r3, r4, #4294967295
 80093d2:	4623      	moveq	r3, r4
 80093d4:	9304      	str	r3, [sp, #16]
 80093d6:	9307      	str	r3, [sp, #28]
 80093d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80093dc:	9002      	str	r0, [sp, #8]
 80093de:	9006      	str	r0, [sp, #24]
 80093e0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80093e4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80093e6:	ab21      	add	r3, sp, #132	; 0x84
 80093e8:	a902      	add	r1, sp, #8
 80093ea:	4628      	mov	r0, r5
 80093ec:	9301      	str	r3, [sp, #4]
 80093ee:	f001 fb6b 	bl	800aac8 <_svfiprintf_r>
 80093f2:	1c43      	adds	r3, r0, #1
 80093f4:	bfbc      	itt	lt
 80093f6:	238b      	movlt	r3, #139	; 0x8b
 80093f8:	602b      	strlt	r3, [r5, #0]
 80093fa:	2c00      	cmp	r4, #0
 80093fc:	d0dd      	beq.n	80093ba <sniprintf+0x16>
 80093fe:	9b02      	ldr	r3, [sp, #8]
 8009400:	2200      	movs	r2, #0
 8009402:	701a      	strb	r2, [r3, #0]
 8009404:	e7d9      	b.n	80093ba <sniprintf+0x16>
 8009406:	bf00      	nop
 8009408:	20000184 	.word	0x20000184

0800940c <quorem>:
 800940c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009410:	6903      	ldr	r3, [r0, #16]
 8009412:	690c      	ldr	r4, [r1, #16]
 8009414:	42a3      	cmp	r3, r4
 8009416:	4607      	mov	r7, r0
 8009418:	f2c0 8081 	blt.w	800951e <quorem+0x112>
 800941c:	3c01      	subs	r4, #1
 800941e:	f101 0814 	add.w	r8, r1, #20
 8009422:	f100 0514 	add.w	r5, r0, #20
 8009426:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800942a:	9301      	str	r3, [sp, #4]
 800942c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009430:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009434:	3301      	adds	r3, #1
 8009436:	429a      	cmp	r2, r3
 8009438:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800943c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009440:	fbb2 f6f3 	udiv	r6, r2, r3
 8009444:	d331      	bcc.n	80094aa <quorem+0x9e>
 8009446:	f04f 0e00 	mov.w	lr, #0
 800944a:	4640      	mov	r0, r8
 800944c:	46ac      	mov	ip, r5
 800944e:	46f2      	mov	sl, lr
 8009450:	f850 2b04 	ldr.w	r2, [r0], #4
 8009454:	b293      	uxth	r3, r2
 8009456:	fb06 e303 	mla	r3, r6, r3, lr
 800945a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800945e:	b29b      	uxth	r3, r3
 8009460:	ebaa 0303 	sub.w	r3, sl, r3
 8009464:	f8dc a000 	ldr.w	sl, [ip]
 8009468:	0c12      	lsrs	r2, r2, #16
 800946a:	fa13 f38a 	uxtah	r3, r3, sl
 800946e:	fb06 e202 	mla	r2, r6, r2, lr
 8009472:	9300      	str	r3, [sp, #0]
 8009474:	9b00      	ldr	r3, [sp, #0]
 8009476:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800947a:	b292      	uxth	r2, r2
 800947c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009480:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009484:	f8bd 3000 	ldrh.w	r3, [sp]
 8009488:	4581      	cmp	r9, r0
 800948a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800948e:	f84c 3b04 	str.w	r3, [ip], #4
 8009492:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009496:	d2db      	bcs.n	8009450 <quorem+0x44>
 8009498:	f855 300b 	ldr.w	r3, [r5, fp]
 800949c:	b92b      	cbnz	r3, 80094aa <quorem+0x9e>
 800949e:	9b01      	ldr	r3, [sp, #4]
 80094a0:	3b04      	subs	r3, #4
 80094a2:	429d      	cmp	r5, r3
 80094a4:	461a      	mov	r2, r3
 80094a6:	d32e      	bcc.n	8009506 <quorem+0xfa>
 80094a8:	613c      	str	r4, [r7, #16]
 80094aa:	4638      	mov	r0, r7
 80094ac:	f001 f8b8 	bl	800a620 <__mcmp>
 80094b0:	2800      	cmp	r0, #0
 80094b2:	db24      	blt.n	80094fe <quorem+0xf2>
 80094b4:	3601      	adds	r6, #1
 80094b6:	4628      	mov	r0, r5
 80094b8:	f04f 0c00 	mov.w	ip, #0
 80094bc:	f858 2b04 	ldr.w	r2, [r8], #4
 80094c0:	f8d0 e000 	ldr.w	lr, [r0]
 80094c4:	b293      	uxth	r3, r2
 80094c6:	ebac 0303 	sub.w	r3, ip, r3
 80094ca:	0c12      	lsrs	r2, r2, #16
 80094cc:	fa13 f38e 	uxtah	r3, r3, lr
 80094d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80094d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80094d8:	b29b      	uxth	r3, r3
 80094da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094de:	45c1      	cmp	r9, r8
 80094e0:	f840 3b04 	str.w	r3, [r0], #4
 80094e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80094e8:	d2e8      	bcs.n	80094bc <quorem+0xb0>
 80094ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80094ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80094f2:	b922      	cbnz	r2, 80094fe <quorem+0xf2>
 80094f4:	3b04      	subs	r3, #4
 80094f6:	429d      	cmp	r5, r3
 80094f8:	461a      	mov	r2, r3
 80094fa:	d30a      	bcc.n	8009512 <quorem+0x106>
 80094fc:	613c      	str	r4, [r7, #16]
 80094fe:	4630      	mov	r0, r6
 8009500:	b003      	add	sp, #12
 8009502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009506:	6812      	ldr	r2, [r2, #0]
 8009508:	3b04      	subs	r3, #4
 800950a:	2a00      	cmp	r2, #0
 800950c:	d1cc      	bne.n	80094a8 <quorem+0x9c>
 800950e:	3c01      	subs	r4, #1
 8009510:	e7c7      	b.n	80094a2 <quorem+0x96>
 8009512:	6812      	ldr	r2, [r2, #0]
 8009514:	3b04      	subs	r3, #4
 8009516:	2a00      	cmp	r2, #0
 8009518:	d1f0      	bne.n	80094fc <quorem+0xf0>
 800951a:	3c01      	subs	r4, #1
 800951c:	e7eb      	b.n	80094f6 <quorem+0xea>
 800951e:	2000      	movs	r0, #0
 8009520:	e7ee      	b.n	8009500 <quorem+0xf4>
 8009522:	0000      	movs	r0, r0
 8009524:	0000      	movs	r0, r0
	...

08009528 <_dtoa_r>:
 8009528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800952c:	ed2d 8b04 	vpush	{d8-d9}
 8009530:	ec57 6b10 	vmov	r6, r7, d0
 8009534:	b093      	sub	sp, #76	; 0x4c
 8009536:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009538:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800953c:	9106      	str	r1, [sp, #24]
 800953e:	ee10 aa10 	vmov	sl, s0
 8009542:	4604      	mov	r4, r0
 8009544:	9209      	str	r2, [sp, #36]	; 0x24
 8009546:	930c      	str	r3, [sp, #48]	; 0x30
 8009548:	46bb      	mov	fp, r7
 800954a:	b975      	cbnz	r5, 800956a <_dtoa_r+0x42>
 800954c:	2010      	movs	r0, #16
 800954e:	f000 fddd 	bl	800a10c <malloc>
 8009552:	4602      	mov	r2, r0
 8009554:	6260      	str	r0, [r4, #36]	; 0x24
 8009556:	b920      	cbnz	r0, 8009562 <_dtoa_r+0x3a>
 8009558:	4ba7      	ldr	r3, [pc, #668]	; (80097f8 <_dtoa_r+0x2d0>)
 800955a:	21ea      	movs	r1, #234	; 0xea
 800955c:	48a7      	ldr	r0, [pc, #668]	; (80097fc <_dtoa_r+0x2d4>)
 800955e:	f001 fbc3 	bl	800ace8 <__assert_func>
 8009562:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009566:	6005      	str	r5, [r0, #0]
 8009568:	60c5      	str	r5, [r0, #12]
 800956a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800956c:	6819      	ldr	r1, [r3, #0]
 800956e:	b151      	cbz	r1, 8009586 <_dtoa_r+0x5e>
 8009570:	685a      	ldr	r2, [r3, #4]
 8009572:	604a      	str	r2, [r1, #4]
 8009574:	2301      	movs	r3, #1
 8009576:	4093      	lsls	r3, r2
 8009578:	608b      	str	r3, [r1, #8]
 800957a:	4620      	mov	r0, r4
 800957c:	f000 fe0e 	bl	800a19c <_Bfree>
 8009580:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009582:	2200      	movs	r2, #0
 8009584:	601a      	str	r2, [r3, #0]
 8009586:	1e3b      	subs	r3, r7, #0
 8009588:	bfaa      	itet	ge
 800958a:	2300      	movge	r3, #0
 800958c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009590:	f8c8 3000 	strge.w	r3, [r8]
 8009594:	4b9a      	ldr	r3, [pc, #616]	; (8009800 <_dtoa_r+0x2d8>)
 8009596:	bfbc      	itt	lt
 8009598:	2201      	movlt	r2, #1
 800959a:	f8c8 2000 	strlt.w	r2, [r8]
 800959e:	ea33 030b 	bics.w	r3, r3, fp
 80095a2:	d11b      	bne.n	80095dc <_dtoa_r+0xb4>
 80095a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80095a6:	f242 730f 	movw	r3, #9999	; 0x270f
 80095aa:	6013      	str	r3, [r2, #0]
 80095ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80095b0:	4333      	orrs	r3, r6
 80095b2:	f000 8592 	beq.w	800a0da <_dtoa_r+0xbb2>
 80095b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095b8:	b963      	cbnz	r3, 80095d4 <_dtoa_r+0xac>
 80095ba:	4b92      	ldr	r3, [pc, #584]	; (8009804 <_dtoa_r+0x2dc>)
 80095bc:	e022      	b.n	8009604 <_dtoa_r+0xdc>
 80095be:	4b92      	ldr	r3, [pc, #584]	; (8009808 <_dtoa_r+0x2e0>)
 80095c0:	9301      	str	r3, [sp, #4]
 80095c2:	3308      	adds	r3, #8
 80095c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80095c6:	6013      	str	r3, [r2, #0]
 80095c8:	9801      	ldr	r0, [sp, #4]
 80095ca:	b013      	add	sp, #76	; 0x4c
 80095cc:	ecbd 8b04 	vpop	{d8-d9}
 80095d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095d4:	4b8b      	ldr	r3, [pc, #556]	; (8009804 <_dtoa_r+0x2dc>)
 80095d6:	9301      	str	r3, [sp, #4]
 80095d8:	3303      	adds	r3, #3
 80095da:	e7f3      	b.n	80095c4 <_dtoa_r+0x9c>
 80095dc:	2200      	movs	r2, #0
 80095de:	2300      	movs	r3, #0
 80095e0:	4650      	mov	r0, sl
 80095e2:	4659      	mov	r1, fp
 80095e4:	f7f7 fa70 	bl	8000ac8 <__aeabi_dcmpeq>
 80095e8:	ec4b ab19 	vmov	d9, sl, fp
 80095ec:	4680      	mov	r8, r0
 80095ee:	b158      	cbz	r0, 8009608 <_dtoa_r+0xe0>
 80095f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80095f2:	2301      	movs	r3, #1
 80095f4:	6013      	str	r3, [r2, #0]
 80095f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	f000 856b 	beq.w	800a0d4 <_dtoa_r+0xbac>
 80095fe:	4883      	ldr	r0, [pc, #524]	; (800980c <_dtoa_r+0x2e4>)
 8009600:	6018      	str	r0, [r3, #0]
 8009602:	1e43      	subs	r3, r0, #1
 8009604:	9301      	str	r3, [sp, #4]
 8009606:	e7df      	b.n	80095c8 <_dtoa_r+0xa0>
 8009608:	ec4b ab10 	vmov	d0, sl, fp
 800960c:	aa10      	add	r2, sp, #64	; 0x40
 800960e:	a911      	add	r1, sp, #68	; 0x44
 8009610:	4620      	mov	r0, r4
 8009612:	f001 f8ab 	bl	800a76c <__d2b>
 8009616:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800961a:	ee08 0a10 	vmov	s16, r0
 800961e:	2d00      	cmp	r5, #0
 8009620:	f000 8084 	beq.w	800972c <_dtoa_r+0x204>
 8009624:	ee19 3a90 	vmov	r3, s19
 8009628:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800962c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009630:	4656      	mov	r6, sl
 8009632:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009636:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800963a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800963e:	4b74      	ldr	r3, [pc, #464]	; (8009810 <_dtoa_r+0x2e8>)
 8009640:	2200      	movs	r2, #0
 8009642:	4630      	mov	r0, r6
 8009644:	4639      	mov	r1, r7
 8009646:	f7f6 fe1f 	bl	8000288 <__aeabi_dsub>
 800964a:	a365      	add	r3, pc, #404	; (adr r3, 80097e0 <_dtoa_r+0x2b8>)
 800964c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009650:	f7f6 ffd2 	bl	80005f8 <__aeabi_dmul>
 8009654:	a364      	add	r3, pc, #400	; (adr r3, 80097e8 <_dtoa_r+0x2c0>)
 8009656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800965a:	f7f6 fe17 	bl	800028c <__adddf3>
 800965e:	4606      	mov	r6, r0
 8009660:	4628      	mov	r0, r5
 8009662:	460f      	mov	r7, r1
 8009664:	f7f6 ff5e 	bl	8000524 <__aeabi_i2d>
 8009668:	a361      	add	r3, pc, #388	; (adr r3, 80097f0 <_dtoa_r+0x2c8>)
 800966a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800966e:	f7f6 ffc3 	bl	80005f8 <__aeabi_dmul>
 8009672:	4602      	mov	r2, r0
 8009674:	460b      	mov	r3, r1
 8009676:	4630      	mov	r0, r6
 8009678:	4639      	mov	r1, r7
 800967a:	f7f6 fe07 	bl	800028c <__adddf3>
 800967e:	4606      	mov	r6, r0
 8009680:	460f      	mov	r7, r1
 8009682:	f7f7 fa69 	bl	8000b58 <__aeabi_d2iz>
 8009686:	2200      	movs	r2, #0
 8009688:	9000      	str	r0, [sp, #0]
 800968a:	2300      	movs	r3, #0
 800968c:	4630      	mov	r0, r6
 800968e:	4639      	mov	r1, r7
 8009690:	f7f7 fa24 	bl	8000adc <__aeabi_dcmplt>
 8009694:	b150      	cbz	r0, 80096ac <_dtoa_r+0x184>
 8009696:	9800      	ldr	r0, [sp, #0]
 8009698:	f7f6 ff44 	bl	8000524 <__aeabi_i2d>
 800969c:	4632      	mov	r2, r6
 800969e:	463b      	mov	r3, r7
 80096a0:	f7f7 fa12 	bl	8000ac8 <__aeabi_dcmpeq>
 80096a4:	b910      	cbnz	r0, 80096ac <_dtoa_r+0x184>
 80096a6:	9b00      	ldr	r3, [sp, #0]
 80096a8:	3b01      	subs	r3, #1
 80096aa:	9300      	str	r3, [sp, #0]
 80096ac:	9b00      	ldr	r3, [sp, #0]
 80096ae:	2b16      	cmp	r3, #22
 80096b0:	d85a      	bhi.n	8009768 <_dtoa_r+0x240>
 80096b2:	9a00      	ldr	r2, [sp, #0]
 80096b4:	4b57      	ldr	r3, [pc, #348]	; (8009814 <_dtoa_r+0x2ec>)
 80096b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096be:	ec51 0b19 	vmov	r0, r1, d9
 80096c2:	f7f7 fa0b 	bl	8000adc <__aeabi_dcmplt>
 80096c6:	2800      	cmp	r0, #0
 80096c8:	d050      	beq.n	800976c <_dtoa_r+0x244>
 80096ca:	9b00      	ldr	r3, [sp, #0]
 80096cc:	3b01      	subs	r3, #1
 80096ce:	9300      	str	r3, [sp, #0]
 80096d0:	2300      	movs	r3, #0
 80096d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80096d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80096d6:	1b5d      	subs	r5, r3, r5
 80096d8:	1e6b      	subs	r3, r5, #1
 80096da:	9305      	str	r3, [sp, #20]
 80096dc:	bf45      	ittet	mi
 80096de:	f1c5 0301 	rsbmi	r3, r5, #1
 80096e2:	9304      	strmi	r3, [sp, #16]
 80096e4:	2300      	movpl	r3, #0
 80096e6:	2300      	movmi	r3, #0
 80096e8:	bf4c      	ite	mi
 80096ea:	9305      	strmi	r3, [sp, #20]
 80096ec:	9304      	strpl	r3, [sp, #16]
 80096ee:	9b00      	ldr	r3, [sp, #0]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	db3d      	blt.n	8009770 <_dtoa_r+0x248>
 80096f4:	9b05      	ldr	r3, [sp, #20]
 80096f6:	9a00      	ldr	r2, [sp, #0]
 80096f8:	920a      	str	r2, [sp, #40]	; 0x28
 80096fa:	4413      	add	r3, r2
 80096fc:	9305      	str	r3, [sp, #20]
 80096fe:	2300      	movs	r3, #0
 8009700:	9307      	str	r3, [sp, #28]
 8009702:	9b06      	ldr	r3, [sp, #24]
 8009704:	2b09      	cmp	r3, #9
 8009706:	f200 8089 	bhi.w	800981c <_dtoa_r+0x2f4>
 800970a:	2b05      	cmp	r3, #5
 800970c:	bfc4      	itt	gt
 800970e:	3b04      	subgt	r3, #4
 8009710:	9306      	strgt	r3, [sp, #24]
 8009712:	9b06      	ldr	r3, [sp, #24]
 8009714:	f1a3 0302 	sub.w	r3, r3, #2
 8009718:	bfcc      	ite	gt
 800971a:	2500      	movgt	r5, #0
 800971c:	2501      	movle	r5, #1
 800971e:	2b03      	cmp	r3, #3
 8009720:	f200 8087 	bhi.w	8009832 <_dtoa_r+0x30a>
 8009724:	e8df f003 	tbb	[pc, r3]
 8009728:	59383a2d 	.word	0x59383a2d
 800972c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009730:	441d      	add	r5, r3
 8009732:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009736:	2b20      	cmp	r3, #32
 8009738:	bfc1      	itttt	gt
 800973a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800973e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009742:	fa0b f303 	lslgt.w	r3, fp, r3
 8009746:	fa26 f000 	lsrgt.w	r0, r6, r0
 800974a:	bfda      	itte	le
 800974c:	f1c3 0320 	rsble	r3, r3, #32
 8009750:	fa06 f003 	lslle.w	r0, r6, r3
 8009754:	4318      	orrgt	r0, r3
 8009756:	f7f6 fed5 	bl	8000504 <__aeabi_ui2d>
 800975a:	2301      	movs	r3, #1
 800975c:	4606      	mov	r6, r0
 800975e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009762:	3d01      	subs	r5, #1
 8009764:	930e      	str	r3, [sp, #56]	; 0x38
 8009766:	e76a      	b.n	800963e <_dtoa_r+0x116>
 8009768:	2301      	movs	r3, #1
 800976a:	e7b2      	b.n	80096d2 <_dtoa_r+0x1aa>
 800976c:	900b      	str	r0, [sp, #44]	; 0x2c
 800976e:	e7b1      	b.n	80096d4 <_dtoa_r+0x1ac>
 8009770:	9b04      	ldr	r3, [sp, #16]
 8009772:	9a00      	ldr	r2, [sp, #0]
 8009774:	1a9b      	subs	r3, r3, r2
 8009776:	9304      	str	r3, [sp, #16]
 8009778:	4253      	negs	r3, r2
 800977a:	9307      	str	r3, [sp, #28]
 800977c:	2300      	movs	r3, #0
 800977e:	930a      	str	r3, [sp, #40]	; 0x28
 8009780:	e7bf      	b.n	8009702 <_dtoa_r+0x1da>
 8009782:	2300      	movs	r3, #0
 8009784:	9308      	str	r3, [sp, #32]
 8009786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009788:	2b00      	cmp	r3, #0
 800978a:	dc55      	bgt.n	8009838 <_dtoa_r+0x310>
 800978c:	2301      	movs	r3, #1
 800978e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009792:	461a      	mov	r2, r3
 8009794:	9209      	str	r2, [sp, #36]	; 0x24
 8009796:	e00c      	b.n	80097b2 <_dtoa_r+0x28a>
 8009798:	2301      	movs	r3, #1
 800979a:	e7f3      	b.n	8009784 <_dtoa_r+0x25c>
 800979c:	2300      	movs	r3, #0
 800979e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097a0:	9308      	str	r3, [sp, #32]
 80097a2:	9b00      	ldr	r3, [sp, #0]
 80097a4:	4413      	add	r3, r2
 80097a6:	9302      	str	r3, [sp, #8]
 80097a8:	3301      	adds	r3, #1
 80097aa:	2b01      	cmp	r3, #1
 80097ac:	9303      	str	r3, [sp, #12]
 80097ae:	bfb8      	it	lt
 80097b0:	2301      	movlt	r3, #1
 80097b2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80097b4:	2200      	movs	r2, #0
 80097b6:	6042      	str	r2, [r0, #4]
 80097b8:	2204      	movs	r2, #4
 80097ba:	f102 0614 	add.w	r6, r2, #20
 80097be:	429e      	cmp	r6, r3
 80097c0:	6841      	ldr	r1, [r0, #4]
 80097c2:	d93d      	bls.n	8009840 <_dtoa_r+0x318>
 80097c4:	4620      	mov	r0, r4
 80097c6:	f000 fca9 	bl	800a11c <_Balloc>
 80097ca:	9001      	str	r0, [sp, #4]
 80097cc:	2800      	cmp	r0, #0
 80097ce:	d13b      	bne.n	8009848 <_dtoa_r+0x320>
 80097d0:	4b11      	ldr	r3, [pc, #68]	; (8009818 <_dtoa_r+0x2f0>)
 80097d2:	4602      	mov	r2, r0
 80097d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80097d8:	e6c0      	b.n	800955c <_dtoa_r+0x34>
 80097da:	2301      	movs	r3, #1
 80097dc:	e7df      	b.n	800979e <_dtoa_r+0x276>
 80097de:	bf00      	nop
 80097e0:	636f4361 	.word	0x636f4361
 80097e4:	3fd287a7 	.word	0x3fd287a7
 80097e8:	8b60c8b3 	.word	0x8b60c8b3
 80097ec:	3fc68a28 	.word	0x3fc68a28
 80097f0:	509f79fb 	.word	0x509f79fb
 80097f4:	3fd34413 	.word	0x3fd34413
 80097f8:	0800dad9 	.word	0x0800dad9
 80097fc:	0800daf0 	.word	0x0800daf0
 8009800:	7ff00000 	.word	0x7ff00000
 8009804:	0800dad5 	.word	0x0800dad5
 8009808:	0800dacc 	.word	0x0800dacc
 800980c:	0800daa9 	.word	0x0800daa9
 8009810:	3ff80000 	.word	0x3ff80000
 8009814:	0800dbe0 	.word	0x0800dbe0
 8009818:	0800db4b 	.word	0x0800db4b
 800981c:	2501      	movs	r5, #1
 800981e:	2300      	movs	r3, #0
 8009820:	9306      	str	r3, [sp, #24]
 8009822:	9508      	str	r5, [sp, #32]
 8009824:	f04f 33ff 	mov.w	r3, #4294967295
 8009828:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800982c:	2200      	movs	r2, #0
 800982e:	2312      	movs	r3, #18
 8009830:	e7b0      	b.n	8009794 <_dtoa_r+0x26c>
 8009832:	2301      	movs	r3, #1
 8009834:	9308      	str	r3, [sp, #32]
 8009836:	e7f5      	b.n	8009824 <_dtoa_r+0x2fc>
 8009838:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800983a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800983e:	e7b8      	b.n	80097b2 <_dtoa_r+0x28a>
 8009840:	3101      	adds	r1, #1
 8009842:	6041      	str	r1, [r0, #4]
 8009844:	0052      	lsls	r2, r2, #1
 8009846:	e7b8      	b.n	80097ba <_dtoa_r+0x292>
 8009848:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800984a:	9a01      	ldr	r2, [sp, #4]
 800984c:	601a      	str	r2, [r3, #0]
 800984e:	9b03      	ldr	r3, [sp, #12]
 8009850:	2b0e      	cmp	r3, #14
 8009852:	f200 809d 	bhi.w	8009990 <_dtoa_r+0x468>
 8009856:	2d00      	cmp	r5, #0
 8009858:	f000 809a 	beq.w	8009990 <_dtoa_r+0x468>
 800985c:	9b00      	ldr	r3, [sp, #0]
 800985e:	2b00      	cmp	r3, #0
 8009860:	dd32      	ble.n	80098c8 <_dtoa_r+0x3a0>
 8009862:	4ab7      	ldr	r2, [pc, #732]	; (8009b40 <_dtoa_r+0x618>)
 8009864:	f003 030f 	and.w	r3, r3, #15
 8009868:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800986c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009870:	9b00      	ldr	r3, [sp, #0]
 8009872:	05d8      	lsls	r0, r3, #23
 8009874:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009878:	d516      	bpl.n	80098a8 <_dtoa_r+0x380>
 800987a:	4bb2      	ldr	r3, [pc, #712]	; (8009b44 <_dtoa_r+0x61c>)
 800987c:	ec51 0b19 	vmov	r0, r1, d9
 8009880:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009884:	f7f6 ffe2 	bl	800084c <__aeabi_ddiv>
 8009888:	f007 070f 	and.w	r7, r7, #15
 800988c:	4682      	mov	sl, r0
 800988e:	468b      	mov	fp, r1
 8009890:	2503      	movs	r5, #3
 8009892:	4eac      	ldr	r6, [pc, #688]	; (8009b44 <_dtoa_r+0x61c>)
 8009894:	b957      	cbnz	r7, 80098ac <_dtoa_r+0x384>
 8009896:	4642      	mov	r2, r8
 8009898:	464b      	mov	r3, r9
 800989a:	4650      	mov	r0, sl
 800989c:	4659      	mov	r1, fp
 800989e:	f7f6 ffd5 	bl	800084c <__aeabi_ddiv>
 80098a2:	4682      	mov	sl, r0
 80098a4:	468b      	mov	fp, r1
 80098a6:	e028      	b.n	80098fa <_dtoa_r+0x3d2>
 80098a8:	2502      	movs	r5, #2
 80098aa:	e7f2      	b.n	8009892 <_dtoa_r+0x36a>
 80098ac:	07f9      	lsls	r1, r7, #31
 80098ae:	d508      	bpl.n	80098c2 <_dtoa_r+0x39a>
 80098b0:	4640      	mov	r0, r8
 80098b2:	4649      	mov	r1, r9
 80098b4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80098b8:	f7f6 fe9e 	bl	80005f8 <__aeabi_dmul>
 80098bc:	3501      	adds	r5, #1
 80098be:	4680      	mov	r8, r0
 80098c0:	4689      	mov	r9, r1
 80098c2:	107f      	asrs	r7, r7, #1
 80098c4:	3608      	adds	r6, #8
 80098c6:	e7e5      	b.n	8009894 <_dtoa_r+0x36c>
 80098c8:	f000 809b 	beq.w	8009a02 <_dtoa_r+0x4da>
 80098cc:	9b00      	ldr	r3, [sp, #0]
 80098ce:	4f9d      	ldr	r7, [pc, #628]	; (8009b44 <_dtoa_r+0x61c>)
 80098d0:	425e      	negs	r6, r3
 80098d2:	4b9b      	ldr	r3, [pc, #620]	; (8009b40 <_dtoa_r+0x618>)
 80098d4:	f006 020f 	and.w	r2, r6, #15
 80098d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e0:	ec51 0b19 	vmov	r0, r1, d9
 80098e4:	f7f6 fe88 	bl	80005f8 <__aeabi_dmul>
 80098e8:	1136      	asrs	r6, r6, #4
 80098ea:	4682      	mov	sl, r0
 80098ec:	468b      	mov	fp, r1
 80098ee:	2300      	movs	r3, #0
 80098f0:	2502      	movs	r5, #2
 80098f2:	2e00      	cmp	r6, #0
 80098f4:	d17a      	bne.n	80099ec <_dtoa_r+0x4c4>
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d1d3      	bne.n	80098a2 <_dtoa_r+0x37a>
 80098fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	f000 8082 	beq.w	8009a06 <_dtoa_r+0x4de>
 8009902:	4b91      	ldr	r3, [pc, #580]	; (8009b48 <_dtoa_r+0x620>)
 8009904:	2200      	movs	r2, #0
 8009906:	4650      	mov	r0, sl
 8009908:	4659      	mov	r1, fp
 800990a:	f7f7 f8e7 	bl	8000adc <__aeabi_dcmplt>
 800990e:	2800      	cmp	r0, #0
 8009910:	d079      	beq.n	8009a06 <_dtoa_r+0x4de>
 8009912:	9b03      	ldr	r3, [sp, #12]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d076      	beq.n	8009a06 <_dtoa_r+0x4de>
 8009918:	9b02      	ldr	r3, [sp, #8]
 800991a:	2b00      	cmp	r3, #0
 800991c:	dd36      	ble.n	800998c <_dtoa_r+0x464>
 800991e:	9b00      	ldr	r3, [sp, #0]
 8009920:	4650      	mov	r0, sl
 8009922:	4659      	mov	r1, fp
 8009924:	1e5f      	subs	r7, r3, #1
 8009926:	2200      	movs	r2, #0
 8009928:	4b88      	ldr	r3, [pc, #544]	; (8009b4c <_dtoa_r+0x624>)
 800992a:	f7f6 fe65 	bl	80005f8 <__aeabi_dmul>
 800992e:	9e02      	ldr	r6, [sp, #8]
 8009930:	4682      	mov	sl, r0
 8009932:	468b      	mov	fp, r1
 8009934:	3501      	adds	r5, #1
 8009936:	4628      	mov	r0, r5
 8009938:	f7f6 fdf4 	bl	8000524 <__aeabi_i2d>
 800993c:	4652      	mov	r2, sl
 800993e:	465b      	mov	r3, fp
 8009940:	f7f6 fe5a 	bl	80005f8 <__aeabi_dmul>
 8009944:	4b82      	ldr	r3, [pc, #520]	; (8009b50 <_dtoa_r+0x628>)
 8009946:	2200      	movs	r2, #0
 8009948:	f7f6 fca0 	bl	800028c <__adddf3>
 800994c:	46d0      	mov	r8, sl
 800994e:	46d9      	mov	r9, fp
 8009950:	4682      	mov	sl, r0
 8009952:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009956:	2e00      	cmp	r6, #0
 8009958:	d158      	bne.n	8009a0c <_dtoa_r+0x4e4>
 800995a:	4b7e      	ldr	r3, [pc, #504]	; (8009b54 <_dtoa_r+0x62c>)
 800995c:	2200      	movs	r2, #0
 800995e:	4640      	mov	r0, r8
 8009960:	4649      	mov	r1, r9
 8009962:	f7f6 fc91 	bl	8000288 <__aeabi_dsub>
 8009966:	4652      	mov	r2, sl
 8009968:	465b      	mov	r3, fp
 800996a:	4680      	mov	r8, r0
 800996c:	4689      	mov	r9, r1
 800996e:	f7f7 f8d3 	bl	8000b18 <__aeabi_dcmpgt>
 8009972:	2800      	cmp	r0, #0
 8009974:	f040 8295 	bne.w	8009ea2 <_dtoa_r+0x97a>
 8009978:	4652      	mov	r2, sl
 800997a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800997e:	4640      	mov	r0, r8
 8009980:	4649      	mov	r1, r9
 8009982:	f7f7 f8ab 	bl	8000adc <__aeabi_dcmplt>
 8009986:	2800      	cmp	r0, #0
 8009988:	f040 8289 	bne.w	8009e9e <_dtoa_r+0x976>
 800998c:	ec5b ab19 	vmov	sl, fp, d9
 8009990:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009992:	2b00      	cmp	r3, #0
 8009994:	f2c0 8148 	blt.w	8009c28 <_dtoa_r+0x700>
 8009998:	9a00      	ldr	r2, [sp, #0]
 800999a:	2a0e      	cmp	r2, #14
 800999c:	f300 8144 	bgt.w	8009c28 <_dtoa_r+0x700>
 80099a0:	4b67      	ldr	r3, [pc, #412]	; (8009b40 <_dtoa_r+0x618>)
 80099a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099a6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80099aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	f280 80d5 	bge.w	8009b5c <_dtoa_r+0x634>
 80099b2:	9b03      	ldr	r3, [sp, #12]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	f300 80d1 	bgt.w	8009b5c <_dtoa_r+0x634>
 80099ba:	f040 826f 	bne.w	8009e9c <_dtoa_r+0x974>
 80099be:	4b65      	ldr	r3, [pc, #404]	; (8009b54 <_dtoa_r+0x62c>)
 80099c0:	2200      	movs	r2, #0
 80099c2:	4640      	mov	r0, r8
 80099c4:	4649      	mov	r1, r9
 80099c6:	f7f6 fe17 	bl	80005f8 <__aeabi_dmul>
 80099ca:	4652      	mov	r2, sl
 80099cc:	465b      	mov	r3, fp
 80099ce:	f7f7 f899 	bl	8000b04 <__aeabi_dcmpge>
 80099d2:	9e03      	ldr	r6, [sp, #12]
 80099d4:	4637      	mov	r7, r6
 80099d6:	2800      	cmp	r0, #0
 80099d8:	f040 8245 	bne.w	8009e66 <_dtoa_r+0x93e>
 80099dc:	9d01      	ldr	r5, [sp, #4]
 80099de:	2331      	movs	r3, #49	; 0x31
 80099e0:	f805 3b01 	strb.w	r3, [r5], #1
 80099e4:	9b00      	ldr	r3, [sp, #0]
 80099e6:	3301      	adds	r3, #1
 80099e8:	9300      	str	r3, [sp, #0]
 80099ea:	e240      	b.n	8009e6e <_dtoa_r+0x946>
 80099ec:	07f2      	lsls	r2, r6, #31
 80099ee:	d505      	bpl.n	80099fc <_dtoa_r+0x4d4>
 80099f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80099f4:	f7f6 fe00 	bl	80005f8 <__aeabi_dmul>
 80099f8:	3501      	adds	r5, #1
 80099fa:	2301      	movs	r3, #1
 80099fc:	1076      	asrs	r6, r6, #1
 80099fe:	3708      	adds	r7, #8
 8009a00:	e777      	b.n	80098f2 <_dtoa_r+0x3ca>
 8009a02:	2502      	movs	r5, #2
 8009a04:	e779      	b.n	80098fa <_dtoa_r+0x3d2>
 8009a06:	9f00      	ldr	r7, [sp, #0]
 8009a08:	9e03      	ldr	r6, [sp, #12]
 8009a0a:	e794      	b.n	8009936 <_dtoa_r+0x40e>
 8009a0c:	9901      	ldr	r1, [sp, #4]
 8009a0e:	4b4c      	ldr	r3, [pc, #304]	; (8009b40 <_dtoa_r+0x618>)
 8009a10:	4431      	add	r1, r6
 8009a12:	910d      	str	r1, [sp, #52]	; 0x34
 8009a14:	9908      	ldr	r1, [sp, #32]
 8009a16:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009a1a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009a1e:	2900      	cmp	r1, #0
 8009a20:	d043      	beq.n	8009aaa <_dtoa_r+0x582>
 8009a22:	494d      	ldr	r1, [pc, #308]	; (8009b58 <_dtoa_r+0x630>)
 8009a24:	2000      	movs	r0, #0
 8009a26:	f7f6 ff11 	bl	800084c <__aeabi_ddiv>
 8009a2a:	4652      	mov	r2, sl
 8009a2c:	465b      	mov	r3, fp
 8009a2e:	f7f6 fc2b 	bl	8000288 <__aeabi_dsub>
 8009a32:	9d01      	ldr	r5, [sp, #4]
 8009a34:	4682      	mov	sl, r0
 8009a36:	468b      	mov	fp, r1
 8009a38:	4649      	mov	r1, r9
 8009a3a:	4640      	mov	r0, r8
 8009a3c:	f7f7 f88c 	bl	8000b58 <__aeabi_d2iz>
 8009a40:	4606      	mov	r6, r0
 8009a42:	f7f6 fd6f 	bl	8000524 <__aeabi_i2d>
 8009a46:	4602      	mov	r2, r0
 8009a48:	460b      	mov	r3, r1
 8009a4a:	4640      	mov	r0, r8
 8009a4c:	4649      	mov	r1, r9
 8009a4e:	f7f6 fc1b 	bl	8000288 <__aeabi_dsub>
 8009a52:	3630      	adds	r6, #48	; 0x30
 8009a54:	f805 6b01 	strb.w	r6, [r5], #1
 8009a58:	4652      	mov	r2, sl
 8009a5a:	465b      	mov	r3, fp
 8009a5c:	4680      	mov	r8, r0
 8009a5e:	4689      	mov	r9, r1
 8009a60:	f7f7 f83c 	bl	8000adc <__aeabi_dcmplt>
 8009a64:	2800      	cmp	r0, #0
 8009a66:	d163      	bne.n	8009b30 <_dtoa_r+0x608>
 8009a68:	4642      	mov	r2, r8
 8009a6a:	464b      	mov	r3, r9
 8009a6c:	4936      	ldr	r1, [pc, #216]	; (8009b48 <_dtoa_r+0x620>)
 8009a6e:	2000      	movs	r0, #0
 8009a70:	f7f6 fc0a 	bl	8000288 <__aeabi_dsub>
 8009a74:	4652      	mov	r2, sl
 8009a76:	465b      	mov	r3, fp
 8009a78:	f7f7 f830 	bl	8000adc <__aeabi_dcmplt>
 8009a7c:	2800      	cmp	r0, #0
 8009a7e:	f040 80b5 	bne.w	8009bec <_dtoa_r+0x6c4>
 8009a82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a84:	429d      	cmp	r5, r3
 8009a86:	d081      	beq.n	800998c <_dtoa_r+0x464>
 8009a88:	4b30      	ldr	r3, [pc, #192]	; (8009b4c <_dtoa_r+0x624>)
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	4650      	mov	r0, sl
 8009a8e:	4659      	mov	r1, fp
 8009a90:	f7f6 fdb2 	bl	80005f8 <__aeabi_dmul>
 8009a94:	4b2d      	ldr	r3, [pc, #180]	; (8009b4c <_dtoa_r+0x624>)
 8009a96:	4682      	mov	sl, r0
 8009a98:	468b      	mov	fp, r1
 8009a9a:	4640      	mov	r0, r8
 8009a9c:	4649      	mov	r1, r9
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	f7f6 fdaa 	bl	80005f8 <__aeabi_dmul>
 8009aa4:	4680      	mov	r8, r0
 8009aa6:	4689      	mov	r9, r1
 8009aa8:	e7c6      	b.n	8009a38 <_dtoa_r+0x510>
 8009aaa:	4650      	mov	r0, sl
 8009aac:	4659      	mov	r1, fp
 8009aae:	f7f6 fda3 	bl	80005f8 <__aeabi_dmul>
 8009ab2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ab4:	9d01      	ldr	r5, [sp, #4]
 8009ab6:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ab8:	4682      	mov	sl, r0
 8009aba:	468b      	mov	fp, r1
 8009abc:	4649      	mov	r1, r9
 8009abe:	4640      	mov	r0, r8
 8009ac0:	f7f7 f84a 	bl	8000b58 <__aeabi_d2iz>
 8009ac4:	4606      	mov	r6, r0
 8009ac6:	f7f6 fd2d 	bl	8000524 <__aeabi_i2d>
 8009aca:	3630      	adds	r6, #48	; 0x30
 8009acc:	4602      	mov	r2, r0
 8009ace:	460b      	mov	r3, r1
 8009ad0:	4640      	mov	r0, r8
 8009ad2:	4649      	mov	r1, r9
 8009ad4:	f7f6 fbd8 	bl	8000288 <__aeabi_dsub>
 8009ad8:	f805 6b01 	strb.w	r6, [r5], #1
 8009adc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ade:	429d      	cmp	r5, r3
 8009ae0:	4680      	mov	r8, r0
 8009ae2:	4689      	mov	r9, r1
 8009ae4:	f04f 0200 	mov.w	r2, #0
 8009ae8:	d124      	bne.n	8009b34 <_dtoa_r+0x60c>
 8009aea:	4b1b      	ldr	r3, [pc, #108]	; (8009b58 <_dtoa_r+0x630>)
 8009aec:	4650      	mov	r0, sl
 8009aee:	4659      	mov	r1, fp
 8009af0:	f7f6 fbcc 	bl	800028c <__adddf3>
 8009af4:	4602      	mov	r2, r0
 8009af6:	460b      	mov	r3, r1
 8009af8:	4640      	mov	r0, r8
 8009afa:	4649      	mov	r1, r9
 8009afc:	f7f7 f80c 	bl	8000b18 <__aeabi_dcmpgt>
 8009b00:	2800      	cmp	r0, #0
 8009b02:	d173      	bne.n	8009bec <_dtoa_r+0x6c4>
 8009b04:	4652      	mov	r2, sl
 8009b06:	465b      	mov	r3, fp
 8009b08:	4913      	ldr	r1, [pc, #76]	; (8009b58 <_dtoa_r+0x630>)
 8009b0a:	2000      	movs	r0, #0
 8009b0c:	f7f6 fbbc 	bl	8000288 <__aeabi_dsub>
 8009b10:	4602      	mov	r2, r0
 8009b12:	460b      	mov	r3, r1
 8009b14:	4640      	mov	r0, r8
 8009b16:	4649      	mov	r1, r9
 8009b18:	f7f6 ffe0 	bl	8000adc <__aeabi_dcmplt>
 8009b1c:	2800      	cmp	r0, #0
 8009b1e:	f43f af35 	beq.w	800998c <_dtoa_r+0x464>
 8009b22:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009b24:	1e6b      	subs	r3, r5, #1
 8009b26:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b28:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009b2c:	2b30      	cmp	r3, #48	; 0x30
 8009b2e:	d0f8      	beq.n	8009b22 <_dtoa_r+0x5fa>
 8009b30:	9700      	str	r7, [sp, #0]
 8009b32:	e049      	b.n	8009bc8 <_dtoa_r+0x6a0>
 8009b34:	4b05      	ldr	r3, [pc, #20]	; (8009b4c <_dtoa_r+0x624>)
 8009b36:	f7f6 fd5f 	bl	80005f8 <__aeabi_dmul>
 8009b3a:	4680      	mov	r8, r0
 8009b3c:	4689      	mov	r9, r1
 8009b3e:	e7bd      	b.n	8009abc <_dtoa_r+0x594>
 8009b40:	0800dbe0 	.word	0x0800dbe0
 8009b44:	0800dbb8 	.word	0x0800dbb8
 8009b48:	3ff00000 	.word	0x3ff00000
 8009b4c:	40240000 	.word	0x40240000
 8009b50:	401c0000 	.word	0x401c0000
 8009b54:	40140000 	.word	0x40140000
 8009b58:	3fe00000 	.word	0x3fe00000
 8009b5c:	9d01      	ldr	r5, [sp, #4]
 8009b5e:	4656      	mov	r6, sl
 8009b60:	465f      	mov	r7, fp
 8009b62:	4642      	mov	r2, r8
 8009b64:	464b      	mov	r3, r9
 8009b66:	4630      	mov	r0, r6
 8009b68:	4639      	mov	r1, r7
 8009b6a:	f7f6 fe6f 	bl	800084c <__aeabi_ddiv>
 8009b6e:	f7f6 fff3 	bl	8000b58 <__aeabi_d2iz>
 8009b72:	4682      	mov	sl, r0
 8009b74:	f7f6 fcd6 	bl	8000524 <__aeabi_i2d>
 8009b78:	4642      	mov	r2, r8
 8009b7a:	464b      	mov	r3, r9
 8009b7c:	f7f6 fd3c 	bl	80005f8 <__aeabi_dmul>
 8009b80:	4602      	mov	r2, r0
 8009b82:	460b      	mov	r3, r1
 8009b84:	4630      	mov	r0, r6
 8009b86:	4639      	mov	r1, r7
 8009b88:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009b8c:	f7f6 fb7c 	bl	8000288 <__aeabi_dsub>
 8009b90:	f805 6b01 	strb.w	r6, [r5], #1
 8009b94:	9e01      	ldr	r6, [sp, #4]
 8009b96:	9f03      	ldr	r7, [sp, #12]
 8009b98:	1bae      	subs	r6, r5, r6
 8009b9a:	42b7      	cmp	r7, r6
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	460b      	mov	r3, r1
 8009ba0:	d135      	bne.n	8009c0e <_dtoa_r+0x6e6>
 8009ba2:	f7f6 fb73 	bl	800028c <__adddf3>
 8009ba6:	4642      	mov	r2, r8
 8009ba8:	464b      	mov	r3, r9
 8009baa:	4606      	mov	r6, r0
 8009bac:	460f      	mov	r7, r1
 8009bae:	f7f6 ffb3 	bl	8000b18 <__aeabi_dcmpgt>
 8009bb2:	b9d0      	cbnz	r0, 8009bea <_dtoa_r+0x6c2>
 8009bb4:	4642      	mov	r2, r8
 8009bb6:	464b      	mov	r3, r9
 8009bb8:	4630      	mov	r0, r6
 8009bba:	4639      	mov	r1, r7
 8009bbc:	f7f6 ff84 	bl	8000ac8 <__aeabi_dcmpeq>
 8009bc0:	b110      	cbz	r0, 8009bc8 <_dtoa_r+0x6a0>
 8009bc2:	f01a 0f01 	tst.w	sl, #1
 8009bc6:	d110      	bne.n	8009bea <_dtoa_r+0x6c2>
 8009bc8:	4620      	mov	r0, r4
 8009bca:	ee18 1a10 	vmov	r1, s16
 8009bce:	f000 fae5 	bl	800a19c <_Bfree>
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	9800      	ldr	r0, [sp, #0]
 8009bd6:	702b      	strb	r3, [r5, #0]
 8009bd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bda:	3001      	adds	r0, #1
 8009bdc:	6018      	str	r0, [r3, #0]
 8009bde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	f43f acf1 	beq.w	80095c8 <_dtoa_r+0xa0>
 8009be6:	601d      	str	r5, [r3, #0]
 8009be8:	e4ee      	b.n	80095c8 <_dtoa_r+0xa0>
 8009bea:	9f00      	ldr	r7, [sp, #0]
 8009bec:	462b      	mov	r3, r5
 8009bee:	461d      	mov	r5, r3
 8009bf0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009bf4:	2a39      	cmp	r2, #57	; 0x39
 8009bf6:	d106      	bne.n	8009c06 <_dtoa_r+0x6de>
 8009bf8:	9a01      	ldr	r2, [sp, #4]
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d1f7      	bne.n	8009bee <_dtoa_r+0x6c6>
 8009bfe:	9901      	ldr	r1, [sp, #4]
 8009c00:	2230      	movs	r2, #48	; 0x30
 8009c02:	3701      	adds	r7, #1
 8009c04:	700a      	strb	r2, [r1, #0]
 8009c06:	781a      	ldrb	r2, [r3, #0]
 8009c08:	3201      	adds	r2, #1
 8009c0a:	701a      	strb	r2, [r3, #0]
 8009c0c:	e790      	b.n	8009b30 <_dtoa_r+0x608>
 8009c0e:	4ba6      	ldr	r3, [pc, #664]	; (8009ea8 <_dtoa_r+0x980>)
 8009c10:	2200      	movs	r2, #0
 8009c12:	f7f6 fcf1 	bl	80005f8 <__aeabi_dmul>
 8009c16:	2200      	movs	r2, #0
 8009c18:	2300      	movs	r3, #0
 8009c1a:	4606      	mov	r6, r0
 8009c1c:	460f      	mov	r7, r1
 8009c1e:	f7f6 ff53 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c22:	2800      	cmp	r0, #0
 8009c24:	d09d      	beq.n	8009b62 <_dtoa_r+0x63a>
 8009c26:	e7cf      	b.n	8009bc8 <_dtoa_r+0x6a0>
 8009c28:	9a08      	ldr	r2, [sp, #32]
 8009c2a:	2a00      	cmp	r2, #0
 8009c2c:	f000 80d7 	beq.w	8009dde <_dtoa_r+0x8b6>
 8009c30:	9a06      	ldr	r2, [sp, #24]
 8009c32:	2a01      	cmp	r2, #1
 8009c34:	f300 80ba 	bgt.w	8009dac <_dtoa_r+0x884>
 8009c38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c3a:	2a00      	cmp	r2, #0
 8009c3c:	f000 80b2 	beq.w	8009da4 <_dtoa_r+0x87c>
 8009c40:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009c44:	9e07      	ldr	r6, [sp, #28]
 8009c46:	9d04      	ldr	r5, [sp, #16]
 8009c48:	9a04      	ldr	r2, [sp, #16]
 8009c4a:	441a      	add	r2, r3
 8009c4c:	9204      	str	r2, [sp, #16]
 8009c4e:	9a05      	ldr	r2, [sp, #20]
 8009c50:	2101      	movs	r1, #1
 8009c52:	441a      	add	r2, r3
 8009c54:	4620      	mov	r0, r4
 8009c56:	9205      	str	r2, [sp, #20]
 8009c58:	f000 fb58 	bl	800a30c <__i2b>
 8009c5c:	4607      	mov	r7, r0
 8009c5e:	2d00      	cmp	r5, #0
 8009c60:	dd0c      	ble.n	8009c7c <_dtoa_r+0x754>
 8009c62:	9b05      	ldr	r3, [sp, #20]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	dd09      	ble.n	8009c7c <_dtoa_r+0x754>
 8009c68:	42ab      	cmp	r3, r5
 8009c6a:	9a04      	ldr	r2, [sp, #16]
 8009c6c:	bfa8      	it	ge
 8009c6e:	462b      	movge	r3, r5
 8009c70:	1ad2      	subs	r2, r2, r3
 8009c72:	9204      	str	r2, [sp, #16]
 8009c74:	9a05      	ldr	r2, [sp, #20]
 8009c76:	1aed      	subs	r5, r5, r3
 8009c78:	1ad3      	subs	r3, r2, r3
 8009c7a:	9305      	str	r3, [sp, #20]
 8009c7c:	9b07      	ldr	r3, [sp, #28]
 8009c7e:	b31b      	cbz	r3, 8009cc8 <_dtoa_r+0x7a0>
 8009c80:	9b08      	ldr	r3, [sp, #32]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	f000 80af 	beq.w	8009de6 <_dtoa_r+0x8be>
 8009c88:	2e00      	cmp	r6, #0
 8009c8a:	dd13      	ble.n	8009cb4 <_dtoa_r+0x78c>
 8009c8c:	4639      	mov	r1, r7
 8009c8e:	4632      	mov	r2, r6
 8009c90:	4620      	mov	r0, r4
 8009c92:	f000 fbfb 	bl	800a48c <__pow5mult>
 8009c96:	ee18 2a10 	vmov	r2, s16
 8009c9a:	4601      	mov	r1, r0
 8009c9c:	4607      	mov	r7, r0
 8009c9e:	4620      	mov	r0, r4
 8009ca0:	f000 fb4a 	bl	800a338 <__multiply>
 8009ca4:	ee18 1a10 	vmov	r1, s16
 8009ca8:	4680      	mov	r8, r0
 8009caa:	4620      	mov	r0, r4
 8009cac:	f000 fa76 	bl	800a19c <_Bfree>
 8009cb0:	ee08 8a10 	vmov	s16, r8
 8009cb4:	9b07      	ldr	r3, [sp, #28]
 8009cb6:	1b9a      	subs	r2, r3, r6
 8009cb8:	d006      	beq.n	8009cc8 <_dtoa_r+0x7a0>
 8009cba:	ee18 1a10 	vmov	r1, s16
 8009cbe:	4620      	mov	r0, r4
 8009cc0:	f000 fbe4 	bl	800a48c <__pow5mult>
 8009cc4:	ee08 0a10 	vmov	s16, r0
 8009cc8:	2101      	movs	r1, #1
 8009cca:	4620      	mov	r0, r4
 8009ccc:	f000 fb1e 	bl	800a30c <__i2b>
 8009cd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	4606      	mov	r6, r0
 8009cd6:	f340 8088 	ble.w	8009dea <_dtoa_r+0x8c2>
 8009cda:	461a      	mov	r2, r3
 8009cdc:	4601      	mov	r1, r0
 8009cde:	4620      	mov	r0, r4
 8009ce0:	f000 fbd4 	bl	800a48c <__pow5mult>
 8009ce4:	9b06      	ldr	r3, [sp, #24]
 8009ce6:	2b01      	cmp	r3, #1
 8009ce8:	4606      	mov	r6, r0
 8009cea:	f340 8081 	ble.w	8009df0 <_dtoa_r+0x8c8>
 8009cee:	f04f 0800 	mov.w	r8, #0
 8009cf2:	6933      	ldr	r3, [r6, #16]
 8009cf4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009cf8:	6918      	ldr	r0, [r3, #16]
 8009cfa:	f000 fab7 	bl	800a26c <__hi0bits>
 8009cfe:	f1c0 0020 	rsb	r0, r0, #32
 8009d02:	9b05      	ldr	r3, [sp, #20]
 8009d04:	4418      	add	r0, r3
 8009d06:	f010 001f 	ands.w	r0, r0, #31
 8009d0a:	f000 8092 	beq.w	8009e32 <_dtoa_r+0x90a>
 8009d0e:	f1c0 0320 	rsb	r3, r0, #32
 8009d12:	2b04      	cmp	r3, #4
 8009d14:	f340 808a 	ble.w	8009e2c <_dtoa_r+0x904>
 8009d18:	f1c0 001c 	rsb	r0, r0, #28
 8009d1c:	9b04      	ldr	r3, [sp, #16]
 8009d1e:	4403      	add	r3, r0
 8009d20:	9304      	str	r3, [sp, #16]
 8009d22:	9b05      	ldr	r3, [sp, #20]
 8009d24:	4403      	add	r3, r0
 8009d26:	4405      	add	r5, r0
 8009d28:	9305      	str	r3, [sp, #20]
 8009d2a:	9b04      	ldr	r3, [sp, #16]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	dd07      	ble.n	8009d40 <_dtoa_r+0x818>
 8009d30:	ee18 1a10 	vmov	r1, s16
 8009d34:	461a      	mov	r2, r3
 8009d36:	4620      	mov	r0, r4
 8009d38:	f000 fc02 	bl	800a540 <__lshift>
 8009d3c:	ee08 0a10 	vmov	s16, r0
 8009d40:	9b05      	ldr	r3, [sp, #20]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	dd05      	ble.n	8009d52 <_dtoa_r+0x82a>
 8009d46:	4631      	mov	r1, r6
 8009d48:	461a      	mov	r2, r3
 8009d4a:	4620      	mov	r0, r4
 8009d4c:	f000 fbf8 	bl	800a540 <__lshift>
 8009d50:	4606      	mov	r6, r0
 8009d52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d06e      	beq.n	8009e36 <_dtoa_r+0x90e>
 8009d58:	ee18 0a10 	vmov	r0, s16
 8009d5c:	4631      	mov	r1, r6
 8009d5e:	f000 fc5f 	bl	800a620 <__mcmp>
 8009d62:	2800      	cmp	r0, #0
 8009d64:	da67      	bge.n	8009e36 <_dtoa_r+0x90e>
 8009d66:	9b00      	ldr	r3, [sp, #0]
 8009d68:	3b01      	subs	r3, #1
 8009d6a:	ee18 1a10 	vmov	r1, s16
 8009d6e:	9300      	str	r3, [sp, #0]
 8009d70:	220a      	movs	r2, #10
 8009d72:	2300      	movs	r3, #0
 8009d74:	4620      	mov	r0, r4
 8009d76:	f000 fa33 	bl	800a1e0 <__multadd>
 8009d7a:	9b08      	ldr	r3, [sp, #32]
 8009d7c:	ee08 0a10 	vmov	s16, r0
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	f000 81b1 	beq.w	800a0e8 <_dtoa_r+0xbc0>
 8009d86:	2300      	movs	r3, #0
 8009d88:	4639      	mov	r1, r7
 8009d8a:	220a      	movs	r2, #10
 8009d8c:	4620      	mov	r0, r4
 8009d8e:	f000 fa27 	bl	800a1e0 <__multadd>
 8009d92:	9b02      	ldr	r3, [sp, #8]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	4607      	mov	r7, r0
 8009d98:	f300 808e 	bgt.w	8009eb8 <_dtoa_r+0x990>
 8009d9c:	9b06      	ldr	r3, [sp, #24]
 8009d9e:	2b02      	cmp	r3, #2
 8009da0:	dc51      	bgt.n	8009e46 <_dtoa_r+0x91e>
 8009da2:	e089      	b.n	8009eb8 <_dtoa_r+0x990>
 8009da4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009da6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009daa:	e74b      	b.n	8009c44 <_dtoa_r+0x71c>
 8009dac:	9b03      	ldr	r3, [sp, #12]
 8009dae:	1e5e      	subs	r6, r3, #1
 8009db0:	9b07      	ldr	r3, [sp, #28]
 8009db2:	42b3      	cmp	r3, r6
 8009db4:	bfbf      	itttt	lt
 8009db6:	9b07      	ldrlt	r3, [sp, #28]
 8009db8:	9607      	strlt	r6, [sp, #28]
 8009dba:	1af2      	sublt	r2, r6, r3
 8009dbc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009dbe:	bfb6      	itet	lt
 8009dc0:	189b      	addlt	r3, r3, r2
 8009dc2:	1b9e      	subge	r6, r3, r6
 8009dc4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009dc6:	9b03      	ldr	r3, [sp, #12]
 8009dc8:	bfb8      	it	lt
 8009dca:	2600      	movlt	r6, #0
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	bfb7      	itett	lt
 8009dd0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009dd4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009dd8:	1a9d      	sublt	r5, r3, r2
 8009dda:	2300      	movlt	r3, #0
 8009ddc:	e734      	b.n	8009c48 <_dtoa_r+0x720>
 8009dde:	9e07      	ldr	r6, [sp, #28]
 8009de0:	9d04      	ldr	r5, [sp, #16]
 8009de2:	9f08      	ldr	r7, [sp, #32]
 8009de4:	e73b      	b.n	8009c5e <_dtoa_r+0x736>
 8009de6:	9a07      	ldr	r2, [sp, #28]
 8009de8:	e767      	b.n	8009cba <_dtoa_r+0x792>
 8009dea:	9b06      	ldr	r3, [sp, #24]
 8009dec:	2b01      	cmp	r3, #1
 8009dee:	dc18      	bgt.n	8009e22 <_dtoa_r+0x8fa>
 8009df0:	f1ba 0f00 	cmp.w	sl, #0
 8009df4:	d115      	bne.n	8009e22 <_dtoa_r+0x8fa>
 8009df6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009dfa:	b993      	cbnz	r3, 8009e22 <_dtoa_r+0x8fa>
 8009dfc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009e00:	0d1b      	lsrs	r3, r3, #20
 8009e02:	051b      	lsls	r3, r3, #20
 8009e04:	b183      	cbz	r3, 8009e28 <_dtoa_r+0x900>
 8009e06:	9b04      	ldr	r3, [sp, #16]
 8009e08:	3301      	adds	r3, #1
 8009e0a:	9304      	str	r3, [sp, #16]
 8009e0c:	9b05      	ldr	r3, [sp, #20]
 8009e0e:	3301      	adds	r3, #1
 8009e10:	9305      	str	r3, [sp, #20]
 8009e12:	f04f 0801 	mov.w	r8, #1
 8009e16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	f47f af6a 	bne.w	8009cf2 <_dtoa_r+0x7ca>
 8009e1e:	2001      	movs	r0, #1
 8009e20:	e76f      	b.n	8009d02 <_dtoa_r+0x7da>
 8009e22:	f04f 0800 	mov.w	r8, #0
 8009e26:	e7f6      	b.n	8009e16 <_dtoa_r+0x8ee>
 8009e28:	4698      	mov	r8, r3
 8009e2a:	e7f4      	b.n	8009e16 <_dtoa_r+0x8ee>
 8009e2c:	f43f af7d 	beq.w	8009d2a <_dtoa_r+0x802>
 8009e30:	4618      	mov	r0, r3
 8009e32:	301c      	adds	r0, #28
 8009e34:	e772      	b.n	8009d1c <_dtoa_r+0x7f4>
 8009e36:	9b03      	ldr	r3, [sp, #12]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	dc37      	bgt.n	8009eac <_dtoa_r+0x984>
 8009e3c:	9b06      	ldr	r3, [sp, #24]
 8009e3e:	2b02      	cmp	r3, #2
 8009e40:	dd34      	ble.n	8009eac <_dtoa_r+0x984>
 8009e42:	9b03      	ldr	r3, [sp, #12]
 8009e44:	9302      	str	r3, [sp, #8]
 8009e46:	9b02      	ldr	r3, [sp, #8]
 8009e48:	b96b      	cbnz	r3, 8009e66 <_dtoa_r+0x93e>
 8009e4a:	4631      	mov	r1, r6
 8009e4c:	2205      	movs	r2, #5
 8009e4e:	4620      	mov	r0, r4
 8009e50:	f000 f9c6 	bl	800a1e0 <__multadd>
 8009e54:	4601      	mov	r1, r0
 8009e56:	4606      	mov	r6, r0
 8009e58:	ee18 0a10 	vmov	r0, s16
 8009e5c:	f000 fbe0 	bl	800a620 <__mcmp>
 8009e60:	2800      	cmp	r0, #0
 8009e62:	f73f adbb 	bgt.w	80099dc <_dtoa_r+0x4b4>
 8009e66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e68:	9d01      	ldr	r5, [sp, #4]
 8009e6a:	43db      	mvns	r3, r3
 8009e6c:	9300      	str	r3, [sp, #0]
 8009e6e:	f04f 0800 	mov.w	r8, #0
 8009e72:	4631      	mov	r1, r6
 8009e74:	4620      	mov	r0, r4
 8009e76:	f000 f991 	bl	800a19c <_Bfree>
 8009e7a:	2f00      	cmp	r7, #0
 8009e7c:	f43f aea4 	beq.w	8009bc8 <_dtoa_r+0x6a0>
 8009e80:	f1b8 0f00 	cmp.w	r8, #0
 8009e84:	d005      	beq.n	8009e92 <_dtoa_r+0x96a>
 8009e86:	45b8      	cmp	r8, r7
 8009e88:	d003      	beq.n	8009e92 <_dtoa_r+0x96a>
 8009e8a:	4641      	mov	r1, r8
 8009e8c:	4620      	mov	r0, r4
 8009e8e:	f000 f985 	bl	800a19c <_Bfree>
 8009e92:	4639      	mov	r1, r7
 8009e94:	4620      	mov	r0, r4
 8009e96:	f000 f981 	bl	800a19c <_Bfree>
 8009e9a:	e695      	b.n	8009bc8 <_dtoa_r+0x6a0>
 8009e9c:	2600      	movs	r6, #0
 8009e9e:	4637      	mov	r7, r6
 8009ea0:	e7e1      	b.n	8009e66 <_dtoa_r+0x93e>
 8009ea2:	9700      	str	r7, [sp, #0]
 8009ea4:	4637      	mov	r7, r6
 8009ea6:	e599      	b.n	80099dc <_dtoa_r+0x4b4>
 8009ea8:	40240000 	.word	0x40240000
 8009eac:	9b08      	ldr	r3, [sp, #32]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	f000 80ca 	beq.w	800a048 <_dtoa_r+0xb20>
 8009eb4:	9b03      	ldr	r3, [sp, #12]
 8009eb6:	9302      	str	r3, [sp, #8]
 8009eb8:	2d00      	cmp	r5, #0
 8009eba:	dd05      	ble.n	8009ec8 <_dtoa_r+0x9a0>
 8009ebc:	4639      	mov	r1, r7
 8009ebe:	462a      	mov	r2, r5
 8009ec0:	4620      	mov	r0, r4
 8009ec2:	f000 fb3d 	bl	800a540 <__lshift>
 8009ec6:	4607      	mov	r7, r0
 8009ec8:	f1b8 0f00 	cmp.w	r8, #0
 8009ecc:	d05b      	beq.n	8009f86 <_dtoa_r+0xa5e>
 8009ece:	6879      	ldr	r1, [r7, #4]
 8009ed0:	4620      	mov	r0, r4
 8009ed2:	f000 f923 	bl	800a11c <_Balloc>
 8009ed6:	4605      	mov	r5, r0
 8009ed8:	b928      	cbnz	r0, 8009ee6 <_dtoa_r+0x9be>
 8009eda:	4b87      	ldr	r3, [pc, #540]	; (800a0f8 <_dtoa_r+0xbd0>)
 8009edc:	4602      	mov	r2, r0
 8009ede:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009ee2:	f7ff bb3b 	b.w	800955c <_dtoa_r+0x34>
 8009ee6:	693a      	ldr	r2, [r7, #16]
 8009ee8:	3202      	adds	r2, #2
 8009eea:	0092      	lsls	r2, r2, #2
 8009eec:	f107 010c 	add.w	r1, r7, #12
 8009ef0:	300c      	adds	r0, #12
 8009ef2:	f7fe fdd7 	bl	8008aa4 <memcpy>
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	4629      	mov	r1, r5
 8009efa:	4620      	mov	r0, r4
 8009efc:	f000 fb20 	bl	800a540 <__lshift>
 8009f00:	9b01      	ldr	r3, [sp, #4]
 8009f02:	f103 0901 	add.w	r9, r3, #1
 8009f06:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009f0a:	4413      	add	r3, r2
 8009f0c:	9305      	str	r3, [sp, #20]
 8009f0e:	f00a 0301 	and.w	r3, sl, #1
 8009f12:	46b8      	mov	r8, r7
 8009f14:	9304      	str	r3, [sp, #16]
 8009f16:	4607      	mov	r7, r0
 8009f18:	4631      	mov	r1, r6
 8009f1a:	ee18 0a10 	vmov	r0, s16
 8009f1e:	f7ff fa75 	bl	800940c <quorem>
 8009f22:	4641      	mov	r1, r8
 8009f24:	9002      	str	r0, [sp, #8]
 8009f26:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009f2a:	ee18 0a10 	vmov	r0, s16
 8009f2e:	f000 fb77 	bl	800a620 <__mcmp>
 8009f32:	463a      	mov	r2, r7
 8009f34:	9003      	str	r0, [sp, #12]
 8009f36:	4631      	mov	r1, r6
 8009f38:	4620      	mov	r0, r4
 8009f3a:	f000 fb8d 	bl	800a658 <__mdiff>
 8009f3e:	68c2      	ldr	r2, [r0, #12]
 8009f40:	f109 3bff 	add.w	fp, r9, #4294967295
 8009f44:	4605      	mov	r5, r0
 8009f46:	bb02      	cbnz	r2, 8009f8a <_dtoa_r+0xa62>
 8009f48:	4601      	mov	r1, r0
 8009f4a:	ee18 0a10 	vmov	r0, s16
 8009f4e:	f000 fb67 	bl	800a620 <__mcmp>
 8009f52:	4602      	mov	r2, r0
 8009f54:	4629      	mov	r1, r5
 8009f56:	4620      	mov	r0, r4
 8009f58:	9207      	str	r2, [sp, #28]
 8009f5a:	f000 f91f 	bl	800a19c <_Bfree>
 8009f5e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009f62:	ea43 0102 	orr.w	r1, r3, r2
 8009f66:	9b04      	ldr	r3, [sp, #16]
 8009f68:	430b      	orrs	r3, r1
 8009f6a:	464d      	mov	r5, r9
 8009f6c:	d10f      	bne.n	8009f8e <_dtoa_r+0xa66>
 8009f6e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009f72:	d02a      	beq.n	8009fca <_dtoa_r+0xaa2>
 8009f74:	9b03      	ldr	r3, [sp, #12]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	dd02      	ble.n	8009f80 <_dtoa_r+0xa58>
 8009f7a:	9b02      	ldr	r3, [sp, #8]
 8009f7c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009f80:	f88b a000 	strb.w	sl, [fp]
 8009f84:	e775      	b.n	8009e72 <_dtoa_r+0x94a>
 8009f86:	4638      	mov	r0, r7
 8009f88:	e7ba      	b.n	8009f00 <_dtoa_r+0x9d8>
 8009f8a:	2201      	movs	r2, #1
 8009f8c:	e7e2      	b.n	8009f54 <_dtoa_r+0xa2c>
 8009f8e:	9b03      	ldr	r3, [sp, #12]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	db04      	blt.n	8009f9e <_dtoa_r+0xa76>
 8009f94:	9906      	ldr	r1, [sp, #24]
 8009f96:	430b      	orrs	r3, r1
 8009f98:	9904      	ldr	r1, [sp, #16]
 8009f9a:	430b      	orrs	r3, r1
 8009f9c:	d122      	bne.n	8009fe4 <_dtoa_r+0xabc>
 8009f9e:	2a00      	cmp	r2, #0
 8009fa0:	ddee      	ble.n	8009f80 <_dtoa_r+0xa58>
 8009fa2:	ee18 1a10 	vmov	r1, s16
 8009fa6:	2201      	movs	r2, #1
 8009fa8:	4620      	mov	r0, r4
 8009faa:	f000 fac9 	bl	800a540 <__lshift>
 8009fae:	4631      	mov	r1, r6
 8009fb0:	ee08 0a10 	vmov	s16, r0
 8009fb4:	f000 fb34 	bl	800a620 <__mcmp>
 8009fb8:	2800      	cmp	r0, #0
 8009fba:	dc03      	bgt.n	8009fc4 <_dtoa_r+0xa9c>
 8009fbc:	d1e0      	bne.n	8009f80 <_dtoa_r+0xa58>
 8009fbe:	f01a 0f01 	tst.w	sl, #1
 8009fc2:	d0dd      	beq.n	8009f80 <_dtoa_r+0xa58>
 8009fc4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009fc8:	d1d7      	bne.n	8009f7a <_dtoa_r+0xa52>
 8009fca:	2339      	movs	r3, #57	; 0x39
 8009fcc:	f88b 3000 	strb.w	r3, [fp]
 8009fd0:	462b      	mov	r3, r5
 8009fd2:	461d      	mov	r5, r3
 8009fd4:	3b01      	subs	r3, #1
 8009fd6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009fda:	2a39      	cmp	r2, #57	; 0x39
 8009fdc:	d071      	beq.n	800a0c2 <_dtoa_r+0xb9a>
 8009fde:	3201      	adds	r2, #1
 8009fe0:	701a      	strb	r2, [r3, #0]
 8009fe2:	e746      	b.n	8009e72 <_dtoa_r+0x94a>
 8009fe4:	2a00      	cmp	r2, #0
 8009fe6:	dd07      	ble.n	8009ff8 <_dtoa_r+0xad0>
 8009fe8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009fec:	d0ed      	beq.n	8009fca <_dtoa_r+0xaa2>
 8009fee:	f10a 0301 	add.w	r3, sl, #1
 8009ff2:	f88b 3000 	strb.w	r3, [fp]
 8009ff6:	e73c      	b.n	8009e72 <_dtoa_r+0x94a>
 8009ff8:	9b05      	ldr	r3, [sp, #20]
 8009ffa:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009ffe:	4599      	cmp	r9, r3
 800a000:	d047      	beq.n	800a092 <_dtoa_r+0xb6a>
 800a002:	ee18 1a10 	vmov	r1, s16
 800a006:	2300      	movs	r3, #0
 800a008:	220a      	movs	r2, #10
 800a00a:	4620      	mov	r0, r4
 800a00c:	f000 f8e8 	bl	800a1e0 <__multadd>
 800a010:	45b8      	cmp	r8, r7
 800a012:	ee08 0a10 	vmov	s16, r0
 800a016:	f04f 0300 	mov.w	r3, #0
 800a01a:	f04f 020a 	mov.w	r2, #10
 800a01e:	4641      	mov	r1, r8
 800a020:	4620      	mov	r0, r4
 800a022:	d106      	bne.n	800a032 <_dtoa_r+0xb0a>
 800a024:	f000 f8dc 	bl	800a1e0 <__multadd>
 800a028:	4680      	mov	r8, r0
 800a02a:	4607      	mov	r7, r0
 800a02c:	f109 0901 	add.w	r9, r9, #1
 800a030:	e772      	b.n	8009f18 <_dtoa_r+0x9f0>
 800a032:	f000 f8d5 	bl	800a1e0 <__multadd>
 800a036:	4639      	mov	r1, r7
 800a038:	4680      	mov	r8, r0
 800a03a:	2300      	movs	r3, #0
 800a03c:	220a      	movs	r2, #10
 800a03e:	4620      	mov	r0, r4
 800a040:	f000 f8ce 	bl	800a1e0 <__multadd>
 800a044:	4607      	mov	r7, r0
 800a046:	e7f1      	b.n	800a02c <_dtoa_r+0xb04>
 800a048:	9b03      	ldr	r3, [sp, #12]
 800a04a:	9302      	str	r3, [sp, #8]
 800a04c:	9d01      	ldr	r5, [sp, #4]
 800a04e:	ee18 0a10 	vmov	r0, s16
 800a052:	4631      	mov	r1, r6
 800a054:	f7ff f9da 	bl	800940c <quorem>
 800a058:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a05c:	9b01      	ldr	r3, [sp, #4]
 800a05e:	f805 ab01 	strb.w	sl, [r5], #1
 800a062:	1aea      	subs	r2, r5, r3
 800a064:	9b02      	ldr	r3, [sp, #8]
 800a066:	4293      	cmp	r3, r2
 800a068:	dd09      	ble.n	800a07e <_dtoa_r+0xb56>
 800a06a:	ee18 1a10 	vmov	r1, s16
 800a06e:	2300      	movs	r3, #0
 800a070:	220a      	movs	r2, #10
 800a072:	4620      	mov	r0, r4
 800a074:	f000 f8b4 	bl	800a1e0 <__multadd>
 800a078:	ee08 0a10 	vmov	s16, r0
 800a07c:	e7e7      	b.n	800a04e <_dtoa_r+0xb26>
 800a07e:	9b02      	ldr	r3, [sp, #8]
 800a080:	2b00      	cmp	r3, #0
 800a082:	bfc8      	it	gt
 800a084:	461d      	movgt	r5, r3
 800a086:	9b01      	ldr	r3, [sp, #4]
 800a088:	bfd8      	it	le
 800a08a:	2501      	movle	r5, #1
 800a08c:	441d      	add	r5, r3
 800a08e:	f04f 0800 	mov.w	r8, #0
 800a092:	ee18 1a10 	vmov	r1, s16
 800a096:	2201      	movs	r2, #1
 800a098:	4620      	mov	r0, r4
 800a09a:	f000 fa51 	bl	800a540 <__lshift>
 800a09e:	4631      	mov	r1, r6
 800a0a0:	ee08 0a10 	vmov	s16, r0
 800a0a4:	f000 fabc 	bl	800a620 <__mcmp>
 800a0a8:	2800      	cmp	r0, #0
 800a0aa:	dc91      	bgt.n	8009fd0 <_dtoa_r+0xaa8>
 800a0ac:	d102      	bne.n	800a0b4 <_dtoa_r+0xb8c>
 800a0ae:	f01a 0f01 	tst.w	sl, #1
 800a0b2:	d18d      	bne.n	8009fd0 <_dtoa_r+0xaa8>
 800a0b4:	462b      	mov	r3, r5
 800a0b6:	461d      	mov	r5, r3
 800a0b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0bc:	2a30      	cmp	r2, #48	; 0x30
 800a0be:	d0fa      	beq.n	800a0b6 <_dtoa_r+0xb8e>
 800a0c0:	e6d7      	b.n	8009e72 <_dtoa_r+0x94a>
 800a0c2:	9a01      	ldr	r2, [sp, #4]
 800a0c4:	429a      	cmp	r2, r3
 800a0c6:	d184      	bne.n	8009fd2 <_dtoa_r+0xaaa>
 800a0c8:	9b00      	ldr	r3, [sp, #0]
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	9300      	str	r3, [sp, #0]
 800a0ce:	2331      	movs	r3, #49	; 0x31
 800a0d0:	7013      	strb	r3, [r2, #0]
 800a0d2:	e6ce      	b.n	8009e72 <_dtoa_r+0x94a>
 800a0d4:	4b09      	ldr	r3, [pc, #36]	; (800a0fc <_dtoa_r+0xbd4>)
 800a0d6:	f7ff ba95 	b.w	8009604 <_dtoa_r+0xdc>
 800a0da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	f47f aa6e 	bne.w	80095be <_dtoa_r+0x96>
 800a0e2:	4b07      	ldr	r3, [pc, #28]	; (800a100 <_dtoa_r+0xbd8>)
 800a0e4:	f7ff ba8e 	b.w	8009604 <_dtoa_r+0xdc>
 800a0e8:	9b02      	ldr	r3, [sp, #8]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	dcae      	bgt.n	800a04c <_dtoa_r+0xb24>
 800a0ee:	9b06      	ldr	r3, [sp, #24]
 800a0f0:	2b02      	cmp	r3, #2
 800a0f2:	f73f aea8 	bgt.w	8009e46 <_dtoa_r+0x91e>
 800a0f6:	e7a9      	b.n	800a04c <_dtoa_r+0xb24>
 800a0f8:	0800db4b 	.word	0x0800db4b
 800a0fc:	0800daa8 	.word	0x0800daa8
 800a100:	0800dacc 	.word	0x0800dacc

0800a104 <_localeconv_r>:
 800a104:	4800      	ldr	r0, [pc, #0]	; (800a108 <_localeconv_r+0x4>)
 800a106:	4770      	bx	lr
 800a108:	200002d8 	.word	0x200002d8

0800a10c <malloc>:
 800a10c:	4b02      	ldr	r3, [pc, #8]	; (800a118 <malloc+0xc>)
 800a10e:	4601      	mov	r1, r0
 800a110:	6818      	ldr	r0, [r3, #0]
 800a112:	f000 bc09 	b.w	800a928 <_malloc_r>
 800a116:	bf00      	nop
 800a118:	20000184 	.word	0x20000184

0800a11c <_Balloc>:
 800a11c:	b570      	push	{r4, r5, r6, lr}
 800a11e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a120:	4604      	mov	r4, r0
 800a122:	460d      	mov	r5, r1
 800a124:	b976      	cbnz	r6, 800a144 <_Balloc+0x28>
 800a126:	2010      	movs	r0, #16
 800a128:	f7ff fff0 	bl	800a10c <malloc>
 800a12c:	4602      	mov	r2, r0
 800a12e:	6260      	str	r0, [r4, #36]	; 0x24
 800a130:	b920      	cbnz	r0, 800a13c <_Balloc+0x20>
 800a132:	4b18      	ldr	r3, [pc, #96]	; (800a194 <_Balloc+0x78>)
 800a134:	4818      	ldr	r0, [pc, #96]	; (800a198 <_Balloc+0x7c>)
 800a136:	2166      	movs	r1, #102	; 0x66
 800a138:	f000 fdd6 	bl	800ace8 <__assert_func>
 800a13c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a140:	6006      	str	r6, [r0, #0]
 800a142:	60c6      	str	r6, [r0, #12]
 800a144:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a146:	68f3      	ldr	r3, [r6, #12]
 800a148:	b183      	cbz	r3, 800a16c <_Balloc+0x50>
 800a14a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a14c:	68db      	ldr	r3, [r3, #12]
 800a14e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a152:	b9b8      	cbnz	r0, 800a184 <_Balloc+0x68>
 800a154:	2101      	movs	r1, #1
 800a156:	fa01 f605 	lsl.w	r6, r1, r5
 800a15a:	1d72      	adds	r2, r6, #5
 800a15c:	0092      	lsls	r2, r2, #2
 800a15e:	4620      	mov	r0, r4
 800a160:	f000 fb60 	bl	800a824 <_calloc_r>
 800a164:	b160      	cbz	r0, 800a180 <_Balloc+0x64>
 800a166:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a16a:	e00e      	b.n	800a18a <_Balloc+0x6e>
 800a16c:	2221      	movs	r2, #33	; 0x21
 800a16e:	2104      	movs	r1, #4
 800a170:	4620      	mov	r0, r4
 800a172:	f000 fb57 	bl	800a824 <_calloc_r>
 800a176:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a178:	60f0      	str	r0, [r6, #12]
 800a17a:	68db      	ldr	r3, [r3, #12]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d1e4      	bne.n	800a14a <_Balloc+0x2e>
 800a180:	2000      	movs	r0, #0
 800a182:	bd70      	pop	{r4, r5, r6, pc}
 800a184:	6802      	ldr	r2, [r0, #0]
 800a186:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a18a:	2300      	movs	r3, #0
 800a18c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a190:	e7f7      	b.n	800a182 <_Balloc+0x66>
 800a192:	bf00      	nop
 800a194:	0800dad9 	.word	0x0800dad9
 800a198:	0800db5c 	.word	0x0800db5c

0800a19c <_Bfree>:
 800a19c:	b570      	push	{r4, r5, r6, lr}
 800a19e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a1a0:	4605      	mov	r5, r0
 800a1a2:	460c      	mov	r4, r1
 800a1a4:	b976      	cbnz	r6, 800a1c4 <_Bfree+0x28>
 800a1a6:	2010      	movs	r0, #16
 800a1a8:	f7ff ffb0 	bl	800a10c <malloc>
 800a1ac:	4602      	mov	r2, r0
 800a1ae:	6268      	str	r0, [r5, #36]	; 0x24
 800a1b0:	b920      	cbnz	r0, 800a1bc <_Bfree+0x20>
 800a1b2:	4b09      	ldr	r3, [pc, #36]	; (800a1d8 <_Bfree+0x3c>)
 800a1b4:	4809      	ldr	r0, [pc, #36]	; (800a1dc <_Bfree+0x40>)
 800a1b6:	218a      	movs	r1, #138	; 0x8a
 800a1b8:	f000 fd96 	bl	800ace8 <__assert_func>
 800a1bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1c0:	6006      	str	r6, [r0, #0]
 800a1c2:	60c6      	str	r6, [r0, #12]
 800a1c4:	b13c      	cbz	r4, 800a1d6 <_Bfree+0x3a>
 800a1c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a1c8:	6862      	ldr	r2, [r4, #4]
 800a1ca:	68db      	ldr	r3, [r3, #12]
 800a1cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a1d0:	6021      	str	r1, [r4, #0]
 800a1d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a1d6:	bd70      	pop	{r4, r5, r6, pc}
 800a1d8:	0800dad9 	.word	0x0800dad9
 800a1dc:	0800db5c 	.word	0x0800db5c

0800a1e0 <__multadd>:
 800a1e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1e4:	690d      	ldr	r5, [r1, #16]
 800a1e6:	4607      	mov	r7, r0
 800a1e8:	460c      	mov	r4, r1
 800a1ea:	461e      	mov	r6, r3
 800a1ec:	f101 0c14 	add.w	ip, r1, #20
 800a1f0:	2000      	movs	r0, #0
 800a1f2:	f8dc 3000 	ldr.w	r3, [ip]
 800a1f6:	b299      	uxth	r1, r3
 800a1f8:	fb02 6101 	mla	r1, r2, r1, r6
 800a1fc:	0c1e      	lsrs	r6, r3, #16
 800a1fe:	0c0b      	lsrs	r3, r1, #16
 800a200:	fb02 3306 	mla	r3, r2, r6, r3
 800a204:	b289      	uxth	r1, r1
 800a206:	3001      	adds	r0, #1
 800a208:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a20c:	4285      	cmp	r5, r0
 800a20e:	f84c 1b04 	str.w	r1, [ip], #4
 800a212:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a216:	dcec      	bgt.n	800a1f2 <__multadd+0x12>
 800a218:	b30e      	cbz	r6, 800a25e <__multadd+0x7e>
 800a21a:	68a3      	ldr	r3, [r4, #8]
 800a21c:	42ab      	cmp	r3, r5
 800a21e:	dc19      	bgt.n	800a254 <__multadd+0x74>
 800a220:	6861      	ldr	r1, [r4, #4]
 800a222:	4638      	mov	r0, r7
 800a224:	3101      	adds	r1, #1
 800a226:	f7ff ff79 	bl	800a11c <_Balloc>
 800a22a:	4680      	mov	r8, r0
 800a22c:	b928      	cbnz	r0, 800a23a <__multadd+0x5a>
 800a22e:	4602      	mov	r2, r0
 800a230:	4b0c      	ldr	r3, [pc, #48]	; (800a264 <__multadd+0x84>)
 800a232:	480d      	ldr	r0, [pc, #52]	; (800a268 <__multadd+0x88>)
 800a234:	21b5      	movs	r1, #181	; 0xb5
 800a236:	f000 fd57 	bl	800ace8 <__assert_func>
 800a23a:	6922      	ldr	r2, [r4, #16]
 800a23c:	3202      	adds	r2, #2
 800a23e:	f104 010c 	add.w	r1, r4, #12
 800a242:	0092      	lsls	r2, r2, #2
 800a244:	300c      	adds	r0, #12
 800a246:	f7fe fc2d 	bl	8008aa4 <memcpy>
 800a24a:	4621      	mov	r1, r4
 800a24c:	4638      	mov	r0, r7
 800a24e:	f7ff ffa5 	bl	800a19c <_Bfree>
 800a252:	4644      	mov	r4, r8
 800a254:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a258:	3501      	adds	r5, #1
 800a25a:	615e      	str	r6, [r3, #20]
 800a25c:	6125      	str	r5, [r4, #16]
 800a25e:	4620      	mov	r0, r4
 800a260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a264:	0800db4b 	.word	0x0800db4b
 800a268:	0800db5c 	.word	0x0800db5c

0800a26c <__hi0bits>:
 800a26c:	0c03      	lsrs	r3, r0, #16
 800a26e:	041b      	lsls	r3, r3, #16
 800a270:	b9d3      	cbnz	r3, 800a2a8 <__hi0bits+0x3c>
 800a272:	0400      	lsls	r0, r0, #16
 800a274:	2310      	movs	r3, #16
 800a276:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a27a:	bf04      	itt	eq
 800a27c:	0200      	lsleq	r0, r0, #8
 800a27e:	3308      	addeq	r3, #8
 800a280:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a284:	bf04      	itt	eq
 800a286:	0100      	lsleq	r0, r0, #4
 800a288:	3304      	addeq	r3, #4
 800a28a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a28e:	bf04      	itt	eq
 800a290:	0080      	lsleq	r0, r0, #2
 800a292:	3302      	addeq	r3, #2
 800a294:	2800      	cmp	r0, #0
 800a296:	db05      	blt.n	800a2a4 <__hi0bits+0x38>
 800a298:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a29c:	f103 0301 	add.w	r3, r3, #1
 800a2a0:	bf08      	it	eq
 800a2a2:	2320      	moveq	r3, #32
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	4770      	bx	lr
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	e7e4      	b.n	800a276 <__hi0bits+0xa>

0800a2ac <__lo0bits>:
 800a2ac:	6803      	ldr	r3, [r0, #0]
 800a2ae:	f013 0207 	ands.w	r2, r3, #7
 800a2b2:	4601      	mov	r1, r0
 800a2b4:	d00b      	beq.n	800a2ce <__lo0bits+0x22>
 800a2b6:	07da      	lsls	r2, r3, #31
 800a2b8:	d423      	bmi.n	800a302 <__lo0bits+0x56>
 800a2ba:	0798      	lsls	r0, r3, #30
 800a2bc:	bf49      	itett	mi
 800a2be:	085b      	lsrmi	r3, r3, #1
 800a2c0:	089b      	lsrpl	r3, r3, #2
 800a2c2:	2001      	movmi	r0, #1
 800a2c4:	600b      	strmi	r3, [r1, #0]
 800a2c6:	bf5c      	itt	pl
 800a2c8:	600b      	strpl	r3, [r1, #0]
 800a2ca:	2002      	movpl	r0, #2
 800a2cc:	4770      	bx	lr
 800a2ce:	b298      	uxth	r0, r3
 800a2d0:	b9a8      	cbnz	r0, 800a2fe <__lo0bits+0x52>
 800a2d2:	0c1b      	lsrs	r3, r3, #16
 800a2d4:	2010      	movs	r0, #16
 800a2d6:	b2da      	uxtb	r2, r3
 800a2d8:	b90a      	cbnz	r2, 800a2de <__lo0bits+0x32>
 800a2da:	3008      	adds	r0, #8
 800a2dc:	0a1b      	lsrs	r3, r3, #8
 800a2de:	071a      	lsls	r2, r3, #28
 800a2e0:	bf04      	itt	eq
 800a2e2:	091b      	lsreq	r3, r3, #4
 800a2e4:	3004      	addeq	r0, #4
 800a2e6:	079a      	lsls	r2, r3, #30
 800a2e8:	bf04      	itt	eq
 800a2ea:	089b      	lsreq	r3, r3, #2
 800a2ec:	3002      	addeq	r0, #2
 800a2ee:	07da      	lsls	r2, r3, #31
 800a2f0:	d403      	bmi.n	800a2fa <__lo0bits+0x4e>
 800a2f2:	085b      	lsrs	r3, r3, #1
 800a2f4:	f100 0001 	add.w	r0, r0, #1
 800a2f8:	d005      	beq.n	800a306 <__lo0bits+0x5a>
 800a2fa:	600b      	str	r3, [r1, #0]
 800a2fc:	4770      	bx	lr
 800a2fe:	4610      	mov	r0, r2
 800a300:	e7e9      	b.n	800a2d6 <__lo0bits+0x2a>
 800a302:	2000      	movs	r0, #0
 800a304:	4770      	bx	lr
 800a306:	2020      	movs	r0, #32
 800a308:	4770      	bx	lr
	...

0800a30c <__i2b>:
 800a30c:	b510      	push	{r4, lr}
 800a30e:	460c      	mov	r4, r1
 800a310:	2101      	movs	r1, #1
 800a312:	f7ff ff03 	bl	800a11c <_Balloc>
 800a316:	4602      	mov	r2, r0
 800a318:	b928      	cbnz	r0, 800a326 <__i2b+0x1a>
 800a31a:	4b05      	ldr	r3, [pc, #20]	; (800a330 <__i2b+0x24>)
 800a31c:	4805      	ldr	r0, [pc, #20]	; (800a334 <__i2b+0x28>)
 800a31e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a322:	f000 fce1 	bl	800ace8 <__assert_func>
 800a326:	2301      	movs	r3, #1
 800a328:	6144      	str	r4, [r0, #20]
 800a32a:	6103      	str	r3, [r0, #16]
 800a32c:	bd10      	pop	{r4, pc}
 800a32e:	bf00      	nop
 800a330:	0800db4b 	.word	0x0800db4b
 800a334:	0800db5c 	.word	0x0800db5c

0800a338 <__multiply>:
 800a338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a33c:	4691      	mov	r9, r2
 800a33e:	690a      	ldr	r2, [r1, #16]
 800a340:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a344:	429a      	cmp	r2, r3
 800a346:	bfb8      	it	lt
 800a348:	460b      	movlt	r3, r1
 800a34a:	460c      	mov	r4, r1
 800a34c:	bfbc      	itt	lt
 800a34e:	464c      	movlt	r4, r9
 800a350:	4699      	movlt	r9, r3
 800a352:	6927      	ldr	r7, [r4, #16]
 800a354:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a358:	68a3      	ldr	r3, [r4, #8]
 800a35a:	6861      	ldr	r1, [r4, #4]
 800a35c:	eb07 060a 	add.w	r6, r7, sl
 800a360:	42b3      	cmp	r3, r6
 800a362:	b085      	sub	sp, #20
 800a364:	bfb8      	it	lt
 800a366:	3101      	addlt	r1, #1
 800a368:	f7ff fed8 	bl	800a11c <_Balloc>
 800a36c:	b930      	cbnz	r0, 800a37c <__multiply+0x44>
 800a36e:	4602      	mov	r2, r0
 800a370:	4b44      	ldr	r3, [pc, #272]	; (800a484 <__multiply+0x14c>)
 800a372:	4845      	ldr	r0, [pc, #276]	; (800a488 <__multiply+0x150>)
 800a374:	f240 115d 	movw	r1, #349	; 0x15d
 800a378:	f000 fcb6 	bl	800ace8 <__assert_func>
 800a37c:	f100 0514 	add.w	r5, r0, #20
 800a380:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a384:	462b      	mov	r3, r5
 800a386:	2200      	movs	r2, #0
 800a388:	4543      	cmp	r3, r8
 800a38a:	d321      	bcc.n	800a3d0 <__multiply+0x98>
 800a38c:	f104 0314 	add.w	r3, r4, #20
 800a390:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a394:	f109 0314 	add.w	r3, r9, #20
 800a398:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a39c:	9202      	str	r2, [sp, #8]
 800a39e:	1b3a      	subs	r2, r7, r4
 800a3a0:	3a15      	subs	r2, #21
 800a3a2:	f022 0203 	bic.w	r2, r2, #3
 800a3a6:	3204      	adds	r2, #4
 800a3a8:	f104 0115 	add.w	r1, r4, #21
 800a3ac:	428f      	cmp	r7, r1
 800a3ae:	bf38      	it	cc
 800a3b0:	2204      	movcc	r2, #4
 800a3b2:	9201      	str	r2, [sp, #4]
 800a3b4:	9a02      	ldr	r2, [sp, #8]
 800a3b6:	9303      	str	r3, [sp, #12]
 800a3b8:	429a      	cmp	r2, r3
 800a3ba:	d80c      	bhi.n	800a3d6 <__multiply+0x9e>
 800a3bc:	2e00      	cmp	r6, #0
 800a3be:	dd03      	ble.n	800a3c8 <__multiply+0x90>
 800a3c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d05a      	beq.n	800a47e <__multiply+0x146>
 800a3c8:	6106      	str	r6, [r0, #16]
 800a3ca:	b005      	add	sp, #20
 800a3cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3d0:	f843 2b04 	str.w	r2, [r3], #4
 800a3d4:	e7d8      	b.n	800a388 <__multiply+0x50>
 800a3d6:	f8b3 a000 	ldrh.w	sl, [r3]
 800a3da:	f1ba 0f00 	cmp.w	sl, #0
 800a3de:	d024      	beq.n	800a42a <__multiply+0xf2>
 800a3e0:	f104 0e14 	add.w	lr, r4, #20
 800a3e4:	46a9      	mov	r9, r5
 800a3e6:	f04f 0c00 	mov.w	ip, #0
 800a3ea:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a3ee:	f8d9 1000 	ldr.w	r1, [r9]
 800a3f2:	fa1f fb82 	uxth.w	fp, r2
 800a3f6:	b289      	uxth	r1, r1
 800a3f8:	fb0a 110b 	mla	r1, sl, fp, r1
 800a3fc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a400:	f8d9 2000 	ldr.w	r2, [r9]
 800a404:	4461      	add	r1, ip
 800a406:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a40a:	fb0a c20b 	mla	r2, sl, fp, ip
 800a40e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a412:	b289      	uxth	r1, r1
 800a414:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a418:	4577      	cmp	r7, lr
 800a41a:	f849 1b04 	str.w	r1, [r9], #4
 800a41e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a422:	d8e2      	bhi.n	800a3ea <__multiply+0xb2>
 800a424:	9a01      	ldr	r2, [sp, #4]
 800a426:	f845 c002 	str.w	ip, [r5, r2]
 800a42a:	9a03      	ldr	r2, [sp, #12]
 800a42c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a430:	3304      	adds	r3, #4
 800a432:	f1b9 0f00 	cmp.w	r9, #0
 800a436:	d020      	beq.n	800a47a <__multiply+0x142>
 800a438:	6829      	ldr	r1, [r5, #0]
 800a43a:	f104 0c14 	add.w	ip, r4, #20
 800a43e:	46ae      	mov	lr, r5
 800a440:	f04f 0a00 	mov.w	sl, #0
 800a444:	f8bc b000 	ldrh.w	fp, [ip]
 800a448:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a44c:	fb09 220b 	mla	r2, r9, fp, r2
 800a450:	4492      	add	sl, r2
 800a452:	b289      	uxth	r1, r1
 800a454:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a458:	f84e 1b04 	str.w	r1, [lr], #4
 800a45c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a460:	f8be 1000 	ldrh.w	r1, [lr]
 800a464:	0c12      	lsrs	r2, r2, #16
 800a466:	fb09 1102 	mla	r1, r9, r2, r1
 800a46a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a46e:	4567      	cmp	r7, ip
 800a470:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a474:	d8e6      	bhi.n	800a444 <__multiply+0x10c>
 800a476:	9a01      	ldr	r2, [sp, #4]
 800a478:	50a9      	str	r1, [r5, r2]
 800a47a:	3504      	adds	r5, #4
 800a47c:	e79a      	b.n	800a3b4 <__multiply+0x7c>
 800a47e:	3e01      	subs	r6, #1
 800a480:	e79c      	b.n	800a3bc <__multiply+0x84>
 800a482:	bf00      	nop
 800a484:	0800db4b 	.word	0x0800db4b
 800a488:	0800db5c 	.word	0x0800db5c

0800a48c <__pow5mult>:
 800a48c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a490:	4615      	mov	r5, r2
 800a492:	f012 0203 	ands.w	r2, r2, #3
 800a496:	4606      	mov	r6, r0
 800a498:	460f      	mov	r7, r1
 800a49a:	d007      	beq.n	800a4ac <__pow5mult+0x20>
 800a49c:	4c25      	ldr	r4, [pc, #148]	; (800a534 <__pow5mult+0xa8>)
 800a49e:	3a01      	subs	r2, #1
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a4a6:	f7ff fe9b 	bl	800a1e0 <__multadd>
 800a4aa:	4607      	mov	r7, r0
 800a4ac:	10ad      	asrs	r5, r5, #2
 800a4ae:	d03d      	beq.n	800a52c <__pow5mult+0xa0>
 800a4b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a4b2:	b97c      	cbnz	r4, 800a4d4 <__pow5mult+0x48>
 800a4b4:	2010      	movs	r0, #16
 800a4b6:	f7ff fe29 	bl	800a10c <malloc>
 800a4ba:	4602      	mov	r2, r0
 800a4bc:	6270      	str	r0, [r6, #36]	; 0x24
 800a4be:	b928      	cbnz	r0, 800a4cc <__pow5mult+0x40>
 800a4c0:	4b1d      	ldr	r3, [pc, #116]	; (800a538 <__pow5mult+0xac>)
 800a4c2:	481e      	ldr	r0, [pc, #120]	; (800a53c <__pow5mult+0xb0>)
 800a4c4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a4c8:	f000 fc0e 	bl	800ace8 <__assert_func>
 800a4cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a4d0:	6004      	str	r4, [r0, #0]
 800a4d2:	60c4      	str	r4, [r0, #12]
 800a4d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a4d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a4dc:	b94c      	cbnz	r4, 800a4f2 <__pow5mult+0x66>
 800a4de:	f240 2171 	movw	r1, #625	; 0x271
 800a4e2:	4630      	mov	r0, r6
 800a4e4:	f7ff ff12 	bl	800a30c <__i2b>
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	f8c8 0008 	str.w	r0, [r8, #8]
 800a4ee:	4604      	mov	r4, r0
 800a4f0:	6003      	str	r3, [r0, #0]
 800a4f2:	f04f 0900 	mov.w	r9, #0
 800a4f6:	07eb      	lsls	r3, r5, #31
 800a4f8:	d50a      	bpl.n	800a510 <__pow5mult+0x84>
 800a4fa:	4639      	mov	r1, r7
 800a4fc:	4622      	mov	r2, r4
 800a4fe:	4630      	mov	r0, r6
 800a500:	f7ff ff1a 	bl	800a338 <__multiply>
 800a504:	4639      	mov	r1, r7
 800a506:	4680      	mov	r8, r0
 800a508:	4630      	mov	r0, r6
 800a50a:	f7ff fe47 	bl	800a19c <_Bfree>
 800a50e:	4647      	mov	r7, r8
 800a510:	106d      	asrs	r5, r5, #1
 800a512:	d00b      	beq.n	800a52c <__pow5mult+0xa0>
 800a514:	6820      	ldr	r0, [r4, #0]
 800a516:	b938      	cbnz	r0, 800a528 <__pow5mult+0x9c>
 800a518:	4622      	mov	r2, r4
 800a51a:	4621      	mov	r1, r4
 800a51c:	4630      	mov	r0, r6
 800a51e:	f7ff ff0b 	bl	800a338 <__multiply>
 800a522:	6020      	str	r0, [r4, #0]
 800a524:	f8c0 9000 	str.w	r9, [r0]
 800a528:	4604      	mov	r4, r0
 800a52a:	e7e4      	b.n	800a4f6 <__pow5mult+0x6a>
 800a52c:	4638      	mov	r0, r7
 800a52e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a532:	bf00      	nop
 800a534:	0800dca8 	.word	0x0800dca8
 800a538:	0800dad9 	.word	0x0800dad9
 800a53c:	0800db5c 	.word	0x0800db5c

0800a540 <__lshift>:
 800a540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a544:	460c      	mov	r4, r1
 800a546:	6849      	ldr	r1, [r1, #4]
 800a548:	6923      	ldr	r3, [r4, #16]
 800a54a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a54e:	68a3      	ldr	r3, [r4, #8]
 800a550:	4607      	mov	r7, r0
 800a552:	4691      	mov	r9, r2
 800a554:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a558:	f108 0601 	add.w	r6, r8, #1
 800a55c:	42b3      	cmp	r3, r6
 800a55e:	db0b      	blt.n	800a578 <__lshift+0x38>
 800a560:	4638      	mov	r0, r7
 800a562:	f7ff fddb 	bl	800a11c <_Balloc>
 800a566:	4605      	mov	r5, r0
 800a568:	b948      	cbnz	r0, 800a57e <__lshift+0x3e>
 800a56a:	4602      	mov	r2, r0
 800a56c:	4b2a      	ldr	r3, [pc, #168]	; (800a618 <__lshift+0xd8>)
 800a56e:	482b      	ldr	r0, [pc, #172]	; (800a61c <__lshift+0xdc>)
 800a570:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a574:	f000 fbb8 	bl	800ace8 <__assert_func>
 800a578:	3101      	adds	r1, #1
 800a57a:	005b      	lsls	r3, r3, #1
 800a57c:	e7ee      	b.n	800a55c <__lshift+0x1c>
 800a57e:	2300      	movs	r3, #0
 800a580:	f100 0114 	add.w	r1, r0, #20
 800a584:	f100 0210 	add.w	r2, r0, #16
 800a588:	4618      	mov	r0, r3
 800a58a:	4553      	cmp	r3, sl
 800a58c:	db37      	blt.n	800a5fe <__lshift+0xbe>
 800a58e:	6920      	ldr	r0, [r4, #16]
 800a590:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a594:	f104 0314 	add.w	r3, r4, #20
 800a598:	f019 091f 	ands.w	r9, r9, #31
 800a59c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a5a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a5a4:	d02f      	beq.n	800a606 <__lshift+0xc6>
 800a5a6:	f1c9 0e20 	rsb	lr, r9, #32
 800a5aa:	468a      	mov	sl, r1
 800a5ac:	f04f 0c00 	mov.w	ip, #0
 800a5b0:	681a      	ldr	r2, [r3, #0]
 800a5b2:	fa02 f209 	lsl.w	r2, r2, r9
 800a5b6:	ea42 020c 	orr.w	r2, r2, ip
 800a5ba:	f84a 2b04 	str.w	r2, [sl], #4
 800a5be:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5c2:	4298      	cmp	r0, r3
 800a5c4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a5c8:	d8f2      	bhi.n	800a5b0 <__lshift+0x70>
 800a5ca:	1b03      	subs	r3, r0, r4
 800a5cc:	3b15      	subs	r3, #21
 800a5ce:	f023 0303 	bic.w	r3, r3, #3
 800a5d2:	3304      	adds	r3, #4
 800a5d4:	f104 0215 	add.w	r2, r4, #21
 800a5d8:	4290      	cmp	r0, r2
 800a5da:	bf38      	it	cc
 800a5dc:	2304      	movcc	r3, #4
 800a5de:	f841 c003 	str.w	ip, [r1, r3]
 800a5e2:	f1bc 0f00 	cmp.w	ip, #0
 800a5e6:	d001      	beq.n	800a5ec <__lshift+0xac>
 800a5e8:	f108 0602 	add.w	r6, r8, #2
 800a5ec:	3e01      	subs	r6, #1
 800a5ee:	4638      	mov	r0, r7
 800a5f0:	612e      	str	r6, [r5, #16]
 800a5f2:	4621      	mov	r1, r4
 800a5f4:	f7ff fdd2 	bl	800a19c <_Bfree>
 800a5f8:	4628      	mov	r0, r5
 800a5fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800a602:	3301      	adds	r3, #1
 800a604:	e7c1      	b.n	800a58a <__lshift+0x4a>
 800a606:	3904      	subs	r1, #4
 800a608:	f853 2b04 	ldr.w	r2, [r3], #4
 800a60c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a610:	4298      	cmp	r0, r3
 800a612:	d8f9      	bhi.n	800a608 <__lshift+0xc8>
 800a614:	e7ea      	b.n	800a5ec <__lshift+0xac>
 800a616:	bf00      	nop
 800a618:	0800db4b 	.word	0x0800db4b
 800a61c:	0800db5c 	.word	0x0800db5c

0800a620 <__mcmp>:
 800a620:	b530      	push	{r4, r5, lr}
 800a622:	6902      	ldr	r2, [r0, #16]
 800a624:	690c      	ldr	r4, [r1, #16]
 800a626:	1b12      	subs	r2, r2, r4
 800a628:	d10e      	bne.n	800a648 <__mcmp+0x28>
 800a62a:	f100 0314 	add.w	r3, r0, #20
 800a62e:	3114      	adds	r1, #20
 800a630:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a634:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a638:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a63c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a640:	42a5      	cmp	r5, r4
 800a642:	d003      	beq.n	800a64c <__mcmp+0x2c>
 800a644:	d305      	bcc.n	800a652 <__mcmp+0x32>
 800a646:	2201      	movs	r2, #1
 800a648:	4610      	mov	r0, r2
 800a64a:	bd30      	pop	{r4, r5, pc}
 800a64c:	4283      	cmp	r3, r0
 800a64e:	d3f3      	bcc.n	800a638 <__mcmp+0x18>
 800a650:	e7fa      	b.n	800a648 <__mcmp+0x28>
 800a652:	f04f 32ff 	mov.w	r2, #4294967295
 800a656:	e7f7      	b.n	800a648 <__mcmp+0x28>

0800a658 <__mdiff>:
 800a658:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a65c:	460c      	mov	r4, r1
 800a65e:	4606      	mov	r6, r0
 800a660:	4611      	mov	r1, r2
 800a662:	4620      	mov	r0, r4
 800a664:	4690      	mov	r8, r2
 800a666:	f7ff ffdb 	bl	800a620 <__mcmp>
 800a66a:	1e05      	subs	r5, r0, #0
 800a66c:	d110      	bne.n	800a690 <__mdiff+0x38>
 800a66e:	4629      	mov	r1, r5
 800a670:	4630      	mov	r0, r6
 800a672:	f7ff fd53 	bl	800a11c <_Balloc>
 800a676:	b930      	cbnz	r0, 800a686 <__mdiff+0x2e>
 800a678:	4b3a      	ldr	r3, [pc, #232]	; (800a764 <__mdiff+0x10c>)
 800a67a:	4602      	mov	r2, r0
 800a67c:	f240 2132 	movw	r1, #562	; 0x232
 800a680:	4839      	ldr	r0, [pc, #228]	; (800a768 <__mdiff+0x110>)
 800a682:	f000 fb31 	bl	800ace8 <__assert_func>
 800a686:	2301      	movs	r3, #1
 800a688:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a68c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a690:	bfa4      	itt	ge
 800a692:	4643      	movge	r3, r8
 800a694:	46a0      	movge	r8, r4
 800a696:	4630      	mov	r0, r6
 800a698:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a69c:	bfa6      	itte	ge
 800a69e:	461c      	movge	r4, r3
 800a6a0:	2500      	movge	r5, #0
 800a6a2:	2501      	movlt	r5, #1
 800a6a4:	f7ff fd3a 	bl	800a11c <_Balloc>
 800a6a8:	b920      	cbnz	r0, 800a6b4 <__mdiff+0x5c>
 800a6aa:	4b2e      	ldr	r3, [pc, #184]	; (800a764 <__mdiff+0x10c>)
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a6b2:	e7e5      	b.n	800a680 <__mdiff+0x28>
 800a6b4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a6b8:	6926      	ldr	r6, [r4, #16]
 800a6ba:	60c5      	str	r5, [r0, #12]
 800a6bc:	f104 0914 	add.w	r9, r4, #20
 800a6c0:	f108 0514 	add.w	r5, r8, #20
 800a6c4:	f100 0e14 	add.w	lr, r0, #20
 800a6c8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a6cc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a6d0:	f108 0210 	add.w	r2, r8, #16
 800a6d4:	46f2      	mov	sl, lr
 800a6d6:	2100      	movs	r1, #0
 800a6d8:	f859 3b04 	ldr.w	r3, [r9], #4
 800a6dc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a6e0:	fa1f f883 	uxth.w	r8, r3
 800a6e4:	fa11 f18b 	uxtah	r1, r1, fp
 800a6e8:	0c1b      	lsrs	r3, r3, #16
 800a6ea:	eba1 0808 	sub.w	r8, r1, r8
 800a6ee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a6f2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a6f6:	fa1f f888 	uxth.w	r8, r8
 800a6fa:	1419      	asrs	r1, r3, #16
 800a6fc:	454e      	cmp	r6, r9
 800a6fe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a702:	f84a 3b04 	str.w	r3, [sl], #4
 800a706:	d8e7      	bhi.n	800a6d8 <__mdiff+0x80>
 800a708:	1b33      	subs	r3, r6, r4
 800a70a:	3b15      	subs	r3, #21
 800a70c:	f023 0303 	bic.w	r3, r3, #3
 800a710:	3304      	adds	r3, #4
 800a712:	3415      	adds	r4, #21
 800a714:	42a6      	cmp	r6, r4
 800a716:	bf38      	it	cc
 800a718:	2304      	movcc	r3, #4
 800a71a:	441d      	add	r5, r3
 800a71c:	4473      	add	r3, lr
 800a71e:	469e      	mov	lr, r3
 800a720:	462e      	mov	r6, r5
 800a722:	4566      	cmp	r6, ip
 800a724:	d30e      	bcc.n	800a744 <__mdiff+0xec>
 800a726:	f10c 0203 	add.w	r2, ip, #3
 800a72a:	1b52      	subs	r2, r2, r5
 800a72c:	f022 0203 	bic.w	r2, r2, #3
 800a730:	3d03      	subs	r5, #3
 800a732:	45ac      	cmp	ip, r5
 800a734:	bf38      	it	cc
 800a736:	2200      	movcc	r2, #0
 800a738:	441a      	add	r2, r3
 800a73a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a73e:	b17b      	cbz	r3, 800a760 <__mdiff+0x108>
 800a740:	6107      	str	r7, [r0, #16]
 800a742:	e7a3      	b.n	800a68c <__mdiff+0x34>
 800a744:	f856 8b04 	ldr.w	r8, [r6], #4
 800a748:	fa11 f288 	uxtah	r2, r1, r8
 800a74c:	1414      	asrs	r4, r2, #16
 800a74e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a752:	b292      	uxth	r2, r2
 800a754:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a758:	f84e 2b04 	str.w	r2, [lr], #4
 800a75c:	1421      	asrs	r1, r4, #16
 800a75e:	e7e0      	b.n	800a722 <__mdiff+0xca>
 800a760:	3f01      	subs	r7, #1
 800a762:	e7ea      	b.n	800a73a <__mdiff+0xe2>
 800a764:	0800db4b 	.word	0x0800db4b
 800a768:	0800db5c 	.word	0x0800db5c

0800a76c <__d2b>:
 800a76c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a770:	4689      	mov	r9, r1
 800a772:	2101      	movs	r1, #1
 800a774:	ec57 6b10 	vmov	r6, r7, d0
 800a778:	4690      	mov	r8, r2
 800a77a:	f7ff fccf 	bl	800a11c <_Balloc>
 800a77e:	4604      	mov	r4, r0
 800a780:	b930      	cbnz	r0, 800a790 <__d2b+0x24>
 800a782:	4602      	mov	r2, r0
 800a784:	4b25      	ldr	r3, [pc, #148]	; (800a81c <__d2b+0xb0>)
 800a786:	4826      	ldr	r0, [pc, #152]	; (800a820 <__d2b+0xb4>)
 800a788:	f240 310a 	movw	r1, #778	; 0x30a
 800a78c:	f000 faac 	bl	800ace8 <__assert_func>
 800a790:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a794:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a798:	bb35      	cbnz	r5, 800a7e8 <__d2b+0x7c>
 800a79a:	2e00      	cmp	r6, #0
 800a79c:	9301      	str	r3, [sp, #4]
 800a79e:	d028      	beq.n	800a7f2 <__d2b+0x86>
 800a7a0:	4668      	mov	r0, sp
 800a7a2:	9600      	str	r6, [sp, #0]
 800a7a4:	f7ff fd82 	bl	800a2ac <__lo0bits>
 800a7a8:	9900      	ldr	r1, [sp, #0]
 800a7aa:	b300      	cbz	r0, 800a7ee <__d2b+0x82>
 800a7ac:	9a01      	ldr	r2, [sp, #4]
 800a7ae:	f1c0 0320 	rsb	r3, r0, #32
 800a7b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a7b6:	430b      	orrs	r3, r1
 800a7b8:	40c2      	lsrs	r2, r0
 800a7ba:	6163      	str	r3, [r4, #20]
 800a7bc:	9201      	str	r2, [sp, #4]
 800a7be:	9b01      	ldr	r3, [sp, #4]
 800a7c0:	61a3      	str	r3, [r4, #24]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	bf14      	ite	ne
 800a7c6:	2202      	movne	r2, #2
 800a7c8:	2201      	moveq	r2, #1
 800a7ca:	6122      	str	r2, [r4, #16]
 800a7cc:	b1d5      	cbz	r5, 800a804 <__d2b+0x98>
 800a7ce:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a7d2:	4405      	add	r5, r0
 800a7d4:	f8c9 5000 	str.w	r5, [r9]
 800a7d8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a7dc:	f8c8 0000 	str.w	r0, [r8]
 800a7e0:	4620      	mov	r0, r4
 800a7e2:	b003      	add	sp, #12
 800a7e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a7e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a7ec:	e7d5      	b.n	800a79a <__d2b+0x2e>
 800a7ee:	6161      	str	r1, [r4, #20]
 800a7f0:	e7e5      	b.n	800a7be <__d2b+0x52>
 800a7f2:	a801      	add	r0, sp, #4
 800a7f4:	f7ff fd5a 	bl	800a2ac <__lo0bits>
 800a7f8:	9b01      	ldr	r3, [sp, #4]
 800a7fa:	6163      	str	r3, [r4, #20]
 800a7fc:	2201      	movs	r2, #1
 800a7fe:	6122      	str	r2, [r4, #16]
 800a800:	3020      	adds	r0, #32
 800a802:	e7e3      	b.n	800a7cc <__d2b+0x60>
 800a804:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a808:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a80c:	f8c9 0000 	str.w	r0, [r9]
 800a810:	6918      	ldr	r0, [r3, #16]
 800a812:	f7ff fd2b 	bl	800a26c <__hi0bits>
 800a816:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a81a:	e7df      	b.n	800a7dc <__d2b+0x70>
 800a81c:	0800db4b 	.word	0x0800db4b
 800a820:	0800db5c 	.word	0x0800db5c

0800a824 <_calloc_r>:
 800a824:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a826:	fba1 2402 	umull	r2, r4, r1, r2
 800a82a:	b94c      	cbnz	r4, 800a840 <_calloc_r+0x1c>
 800a82c:	4611      	mov	r1, r2
 800a82e:	9201      	str	r2, [sp, #4]
 800a830:	f000 f87a 	bl	800a928 <_malloc_r>
 800a834:	9a01      	ldr	r2, [sp, #4]
 800a836:	4605      	mov	r5, r0
 800a838:	b930      	cbnz	r0, 800a848 <_calloc_r+0x24>
 800a83a:	4628      	mov	r0, r5
 800a83c:	b003      	add	sp, #12
 800a83e:	bd30      	pop	{r4, r5, pc}
 800a840:	220c      	movs	r2, #12
 800a842:	6002      	str	r2, [r0, #0]
 800a844:	2500      	movs	r5, #0
 800a846:	e7f8      	b.n	800a83a <_calloc_r+0x16>
 800a848:	4621      	mov	r1, r4
 800a84a:	f7fe f939 	bl	8008ac0 <memset>
 800a84e:	e7f4      	b.n	800a83a <_calloc_r+0x16>

0800a850 <_free_r>:
 800a850:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a852:	2900      	cmp	r1, #0
 800a854:	d044      	beq.n	800a8e0 <_free_r+0x90>
 800a856:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a85a:	9001      	str	r0, [sp, #4]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	f1a1 0404 	sub.w	r4, r1, #4
 800a862:	bfb8      	it	lt
 800a864:	18e4      	addlt	r4, r4, r3
 800a866:	f000 fa9b 	bl	800ada0 <__malloc_lock>
 800a86a:	4a1e      	ldr	r2, [pc, #120]	; (800a8e4 <_free_r+0x94>)
 800a86c:	9801      	ldr	r0, [sp, #4]
 800a86e:	6813      	ldr	r3, [r2, #0]
 800a870:	b933      	cbnz	r3, 800a880 <_free_r+0x30>
 800a872:	6063      	str	r3, [r4, #4]
 800a874:	6014      	str	r4, [r2, #0]
 800a876:	b003      	add	sp, #12
 800a878:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a87c:	f000 ba96 	b.w	800adac <__malloc_unlock>
 800a880:	42a3      	cmp	r3, r4
 800a882:	d908      	bls.n	800a896 <_free_r+0x46>
 800a884:	6825      	ldr	r5, [r4, #0]
 800a886:	1961      	adds	r1, r4, r5
 800a888:	428b      	cmp	r3, r1
 800a88a:	bf01      	itttt	eq
 800a88c:	6819      	ldreq	r1, [r3, #0]
 800a88e:	685b      	ldreq	r3, [r3, #4]
 800a890:	1949      	addeq	r1, r1, r5
 800a892:	6021      	streq	r1, [r4, #0]
 800a894:	e7ed      	b.n	800a872 <_free_r+0x22>
 800a896:	461a      	mov	r2, r3
 800a898:	685b      	ldr	r3, [r3, #4]
 800a89a:	b10b      	cbz	r3, 800a8a0 <_free_r+0x50>
 800a89c:	42a3      	cmp	r3, r4
 800a89e:	d9fa      	bls.n	800a896 <_free_r+0x46>
 800a8a0:	6811      	ldr	r1, [r2, #0]
 800a8a2:	1855      	adds	r5, r2, r1
 800a8a4:	42a5      	cmp	r5, r4
 800a8a6:	d10b      	bne.n	800a8c0 <_free_r+0x70>
 800a8a8:	6824      	ldr	r4, [r4, #0]
 800a8aa:	4421      	add	r1, r4
 800a8ac:	1854      	adds	r4, r2, r1
 800a8ae:	42a3      	cmp	r3, r4
 800a8b0:	6011      	str	r1, [r2, #0]
 800a8b2:	d1e0      	bne.n	800a876 <_free_r+0x26>
 800a8b4:	681c      	ldr	r4, [r3, #0]
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	6053      	str	r3, [r2, #4]
 800a8ba:	4421      	add	r1, r4
 800a8bc:	6011      	str	r1, [r2, #0]
 800a8be:	e7da      	b.n	800a876 <_free_r+0x26>
 800a8c0:	d902      	bls.n	800a8c8 <_free_r+0x78>
 800a8c2:	230c      	movs	r3, #12
 800a8c4:	6003      	str	r3, [r0, #0]
 800a8c6:	e7d6      	b.n	800a876 <_free_r+0x26>
 800a8c8:	6825      	ldr	r5, [r4, #0]
 800a8ca:	1961      	adds	r1, r4, r5
 800a8cc:	428b      	cmp	r3, r1
 800a8ce:	bf04      	itt	eq
 800a8d0:	6819      	ldreq	r1, [r3, #0]
 800a8d2:	685b      	ldreq	r3, [r3, #4]
 800a8d4:	6063      	str	r3, [r4, #4]
 800a8d6:	bf04      	itt	eq
 800a8d8:	1949      	addeq	r1, r1, r5
 800a8da:	6021      	streq	r1, [r4, #0]
 800a8dc:	6054      	str	r4, [r2, #4]
 800a8de:	e7ca      	b.n	800a876 <_free_r+0x26>
 800a8e0:	b003      	add	sp, #12
 800a8e2:	bd30      	pop	{r4, r5, pc}
 800a8e4:	20000a08 	.word	0x20000a08

0800a8e8 <sbrk_aligned>:
 800a8e8:	b570      	push	{r4, r5, r6, lr}
 800a8ea:	4e0e      	ldr	r6, [pc, #56]	; (800a924 <sbrk_aligned+0x3c>)
 800a8ec:	460c      	mov	r4, r1
 800a8ee:	6831      	ldr	r1, [r6, #0]
 800a8f0:	4605      	mov	r5, r0
 800a8f2:	b911      	cbnz	r1, 800a8fa <sbrk_aligned+0x12>
 800a8f4:	f000 f9e8 	bl	800acc8 <_sbrk_r>
 800a8f8:	6030      	str	r0, [r6, #0]
 800a8fa:	4621      	mov	r1, r4
 800a8fc:	4628      	mov	r0, r5
 800a8fe:	f000 f9e3 	bl	800acc8 <_sbrk_r>
 800a902:	1c43      	adds	r3, r0, #1
 800a904:	d00a      	beq.n	800a91c <sbrk_aligned+0x34>
 800a906:	1cc4      	adds	r4, r0, #3
 800a908:	f024 0403 	bic.w	r4, r4, #3
 800a90c:	42a0      	cmp	r0, r4
 800a90e:	d007      	beq.n	800a920 <sbrk_aligned+0x38>
 800a910:	1a21      	subs	r1, r4, r0
 800a912:	4628      	mov	r0, r5
 800a914:	f000 f9d8 	bl	800acc8 <_sbrk_r>
 800a918:	3001      	adds	r0, #1
 800a91a:	d101      	bne.n	800a920 <sbrk_aligned+0x38>
 800a91c:	f04f 34ff 	mov.w	r4, #4294967295
 800a920:	4620      	mov	r0, r4
 800a922:	bd70      	pop	{r4, r5, r6, pc}
 800a924:	20000a0c 	.word	0x20000a0c

0800a928 <_malloc_r>:
 800a928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a92c:	1ccd      	adds	r5, r1, #3
 800a92e:	f025 0503 	bic.w	r5, r5, #3
 800a932:	3508      	adds	r5, #8
 800a934:	2d0c      	cmp	r5, #12
 800a936:	bf38      	it	cc
 800a938:	250c      	movcc	r5, #12
 800a93a:	2d00      	cmp	r5, #0
 800a93c:	4607      	mov	r7, r0
 800a93e:	db01      	blt.n	800a944 <_malloc_r+0x1c>
 800a940:	42a9      	cmp	r1, r5
 800a942:	d905      	bls.n	800a950 <_malloc_r+0x28>
 800a944:	230c      	movs	r3, #12
 800a946:	603b      	str	r3, [r7, #0]
 800a948:	2600      	movs	r6, #0
 800a94a:	4630      	mov	r0, r6
 800a94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a950:	4e2e      	ldr	r6, [pc, #184]	; (800aa0c <_malloc_r+0xe4>)
 800a952:	f000 fa25 	bl	800ada0 <__malloc_lock>
 800a956:	6833      	ldr	r3, [r6, #0]
 800a958:	461c      	mov	r4, r3
 800a95a:	bb34      	cbnz	r4, 800a9aa <_malloc_r+0x82>
 800a95c:	4629      	mov	r1, r5
 800a95e:	4638      	mov	r0, r7
 800a960:	f7ff ffc2 	bl	800a8e8 <sbrk_aligned>
 800a964:	1c43      	adds	r3, r0, #1
 800a966:	4604      	mov	r4, r0
 800a968:	d14d      	bne.n	800aa06 <_malloc_r+0xde>
 800a96a:	6834      	ldr	r4, [r6, #0]
 800a96c:	4626      	mov	r6, r4
 800a96e:	2e00      	cmp	r6, #0
 800a970:	d140      	bne.n	800a9f4 <_malloc_r+0xcc>
 800a972:	6823      	ldr	r3, [r4, #0]
 800a974:	4631      	mov	r1, r6
 800a976:	4638      	mov	r0, r7
 800a978:	eb04 0803 	add.w	r8, r4, r3
 800a97c:	f000 f9a4 	bl	800acc8 <_sbrk_r>
 800a980:	4580      	cmp	r8, r0
 800a982:	d13a      	bne.n	800a9fa <_malloc_r+0xd2>
 800a984:	6821      	ldr	r1, [r4, #0]
 800a986:	3503      	adds	r5, #3
 800a988:	1a6d      	subs	r5, r5, r1
 800a98a:	f025 0503 	bic.w	r5, r5, #3
 800a98e:	3508      	adds	r5, #8
 800a990:	2d0c      	cmp	r5, #12
 800a992:	bf38      	it	cc
 800a994:	250c      	movcc	r5, #12
 800a996:	4629      	mov	r1, r5
 800a998:	4638      	mov	r0, r7
 800a99a:	f7ff ffa5 	bl	800a8e8 <sbrk_aligned>
 800a99e:	3001      	adds	r0, #1
 800a9a0:	d02b      	beq.n	800a9fa <_malloc_r+0xd2>
 800a9a2:	6823      	ldr	r3, [r4, #0]
 800a9a4:	442b      	add	r3, r5
 800a9a6:	6023      	str	r3, [r4, #0]
 800a9a8:	e00e      	b.n	800a9c8 <_malloc_r+0xa0>
 800a9aa:	6822      	ldr	r2, [r4, #0]
 800a9ac:	1b52      	subs	r2, r2, r5
 800a9ae:	d41e      	bmi.n	800a9ee <_malloc_r+0xc6>
 800a9b0:	2a0b      	cmp	r2, #11
 800a9b2:	d916      	bls.n	800a9e2 <_malloc_r+0xba>
 800a9b4:	1961      	adds	r1, r4, r5
 800a9b6:	42a3      	cmp	r3, r4
 800a9b8:	6025      	str	r5, [r4, #0]
 800a9ba:	bf18      	it	ne
 800a9bc:	6059      	strne	r1, [r3, #4]
 800a9be:	6863      	ldr	r3, [r4, #4]
 800a9c0:	bf08      	it	eq
 800a9c2:	6031      	streq	r1, [r6, #0]
 800a9c4:	5162      	str	r2, [r4, r5]
 800a9c6:	604b      	str	r3, [r1, #4]
 800a9c8:	4638      	mov	r0, r7
 800a9ca:	f104 060b 	add.w	r6, r4, #11
 800a9ce:	f000 f9ed 	bl	800adac <__malloc_unlock>
 800a9d2:	f026 0607 	bic.w	r6, r6, #7
 800a9d6:	1d23      	adds	r3, r4, #4
 800a9d8:	1af2      	subs	r2, r6, r3
 800a9da:	d0b6      	beq.n	800a94a <_malloc_r+0x22>
 800a9dc:	1b9b      	subs	r3, r3, r6
 800a9de:	50a3      	str	r3, [r4, r2]
 800a9e0:	e7b3      	b.n	800a94a <_malloc_r+0x22>
 800a9e2:	6862      	ldr	r2, [r4, #4]
 800a9e4:	42a3      	cmp	r3, r4
 800a9e6:	bf0c      	ite	eq
 800a9e8:	6032      	streq	r2, [r6, #0]
 800a9ea:	605a      	strne	r2, [r3, #4]
 800a9ec:	e7ec      	b.n	800a9c8 <_malloc_r+0xa0>
 800a9ee:	4623      	mov	r3, r4
 800a9f0:	6864      	ldr	r4, [r4, #4]
 800a9f2:	e7b2      	b.n	800a95a <_malloc_r+0x32>
 800a9f4:	4634      	mov	r4, r6
 800a9f6:	6876      	ldr	r6, [r6, #4]
 800a9f8:	e7b9      	b.n	800a96e <_malloc_r+0x46>
 800a9fa:	230c      	movs	r3, #12
 800a9fc:	603b      	str	r3, [r7, #0]
 800a9fe:	4638      	mov	r0, r7
 800aa00:	f000 f9d4 	bl	800adac <__malloc_unlock>
 800aa04:	e7a1      	b.n	800a94a <_malloc_r+0x22>
 800aa06:	6025      	str	r5, [r4, #0]
 800aa08:	e7de      	b.n	800a9c8 <_malloc_r+0xa0>
 800aa0a:	bf00      	nop
 800aa0c:	20000a08 	.word	0x20000a08

0800aa10 <__ssputs_r>:
 800aa10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa14:	688e      	ldr	r6, [r1, #8]
 800aa16:	429e      	cmp	r6, r3
 800aa18:	4682      	mov	sl, r0
 800aa1a:	460c      	mov	r4, r1
 800aa1c:	4690      	mov	r8, r2
 800aa1e:	461f      	mov	r7, r3
 800aa20:	d838      	bhi.n	800aa94 <__ssputs_r+0x84>
 800aa22:	898a      	ldrh	r2, [r1, #12]
 800aa24:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aa28:	d032      	beq.n	800aa90 <__ssputs_r+0x80>
 800aa2a:	6825      	ldr	r5, [r4, #0]
 800aa2c:	6909      	ldr	r1, [r1, #16]
 800aa2e:	eba5 0901 	sub.w	r9, r5, r1
 800aa32:	6965      	ldr	r5, [r4, #20]
 800aa34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa38:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa3c:	3301      	adds	r3, #1
 800aa3e:	444b      	add	r3, r9
 800aa40:	106d      	asrs	r5, r5, #1
 800aa42:	429d      	cmp	r5, r3
 800aa44:	bf38      	it	cc
 800aa46:	461d      	movcc	r5, r3
 800aa48:	0553      	lsls	r3, r2, #21
 800aa4a:	d531      	bpl.n	800aab0 <__ssputs_r+0xa0>
 800aa4c:	4629      	mov	r1, r5
 800aa4e:	f7ff ff6b 	bl	800a928 <_malloc_r>
 800aa52:	4606      	mov	r6, r0
 800aa54:	b950      	cbnz	r0, 800aa6c <__ssputs_r+0x5c>
 800aa56:	230c      	movs	r3, #12
 800aa58:	f8ca 3000 	str.w	r3, [sl]
 800aa5c:	89a3      	ldrh	r3, [r4, #12]
 800aa5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa62:	81a3      	strh	r3, [r4, #12]
 800aa64:	f04f 30ff 	mov.w	r0, #4294967295
 800aa68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa6c:	6921      	ldr	r1, [r4, #16]
 800aa6e:	464a      	mov	r2, r9
 800aa70:	f7fe f818 	bl	8008aa4 <memcpy>
 800aa74:	89a3      	ldrh	r3, [r4, #12]
 800aa76:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800aa7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa7e:	81a3      	strh	r3, [r4, #12]
 800aa80:	6126      	str	r6, [r4, #16]
 800aa82:	6165      	str	r5, [r4, #20]
 800aa84:	444e      	add	r6, r9
 800aa86:	eba5 0509 	sub.w	r5, r5, r9
 800aa8a:	6026      	str	r6, [r4, #0]
 800aa8c:	60a5      	str	r5, [r4, #8]
 800aa8e:	463e      	mov	r6, r7
 800aa90:	42be      	cmp	r6, r7
 800aa92:	d900      	bls.n	800aa96 <__ssputs_r+0x86>
 800aa94:	463e      	mov	r6, r7
 800aa96:	6820      	ldr	r0, [r4, #0]
 800aa98:	4632      	mov	r2, r6
 800aa9a:	4641      	mov	r1, r8
 800aa9c:	f000 f966 	bl	800ad6c <memmove>
 800aaa0:	68a3      	ldr	r3, [r4, #8]
 800aaa2:	1b9b      	subs	r3, r3, r6
 800aaa4:	60a3      	str	r3, [r4, #8]
 800aaa6:	6823      	ldr	r3, [r4, #0]
 800aaa8:	4433      	add	r3, r6
 800aaaa:	6023      	str	r3, [r4, #0]
 800aaac:	2000      	movs	r0, #0
 800aaae:	e7db      	b.n	800aa68 <__ssputs_r+0x58>
 800aab0:	462a      	mov	r2, r5
 800aab2:	f000 f981 	bl	800adb8 <_realloc_r>
 800aab6:	4606      	mov	r6, r0
 800aab8:	2800      	cmp	r0, #0
 800aaba:	d1e1      	bne.n	800aa80 <__ssputs_r+0x70>
 800aabc:	6921      	ldr	r1, [r4, #16]
 800aabe:	4650      	mov	r0, sl
 800aac0:	f7ff fec6 	bl	800a850 <_free_r>
 800aac4:	e7c7      	b.n	800aa56 <__ssputs_r+0x46>
	...

0800aac8 <_svfiprintf_r>:
 800aac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aacc:	4698      	mov	r8, r3
 800aace:	898b      	ldrh	r3, [r1, #12]
 800aad0:	061b      	lsls	r3, r3, #24
 800aad2:	b09d      	sub	sp, #116	; 0x74
 800aad4:	4607      	mov	r7, r0
 800aad6:	460d      	mov	r5, r1
 800aad8:	4614      	mov	r4, r2
 800aada:	d50e      	bpl.n	800aafa <_svfiprintf_r+0x32>
 800aadc:	690b      	ldr	r3, [r1, #16]
 800aade:	b963      	cbnz	r3, 800aafa <_svfiprintf_r+0x32>
 800aae0:	2140      	movs	r1, #64	; 0x40
 800aae2:	f7ff ff21 	bl	800a928 <_malloc_r>
 800aae6:	6028      	str	r0, [r5, #0]
 800aae8:	6128      	str	r0, [r5, #16]
 800aaea:	b920      	cbnz	r0, 800aaf6 <_svfiprintf_r+0x2e>
 800aaec:	230c      	movs	r3, #12
 800aaee:	603b      	str	r3, [r7, #0]
 800aaf0:	f04f 30ff 	mov.w	r0, #4294967295
 800aaf4:	e0d1      	b.n	800ac9a <_svfiprintf_r+0x1d2>
 800aaf6:	2340      	movs	r3, #64	; 0x40
 800aaf8:	616b      	str	r3, [r5, #20]
 800aafa:	2300      	movs	r3, #0
 800aafc:	9309      	str	r3, [sp, #36]	; 0x24
 800aafe:	2320      	movs	r3, #32
 800ab00:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ab04:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab08:	2330      	movs	r3, #48	; 0x30
 800ab0a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800acb4 <_svfiprintf_r+0x1ec>
 800ab0e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ab12:	f04f 0901 	mov.w	r9, #1
 800ab16:	4623      	mov	r3, r4
 800ab18:	469a      	mov	sl, r3
 800ab1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab1e:	b10a      	cbz	r2, 800ab24 <_svfiprintf_r+0x5c>
 800ab20:	2a25      	cmp	r2, #37	; 0x25
 800ab22:	d1f9      	bne.n	800ab18 <_svfiprintf_r+0x50>
 800ab24:	ebba 0b04 	subs.w	fp, sl, r4
 800ab28:	d00b      	beq.n	800ab42 <_svfiprintf_r+0x7a>
 800ab2a:	465b      	mov	r3, fp
 800ab2c:	4622      	mov	r2, r4
 800ab2e:	4629      	mov	r1, r5
 800ab30:	4638      	mov	r0, r7
 800ab32:	f7ff ff6d 	bl	800aa10 <__ssputs_r>
 800ab36:	3001      	adds	r0, #1
 800ab38:	f000 80aa 	beq.w	800ac90 <_svfiprintf_r+0x1c8>
 800ab3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab3e:	445a      	add	r2, fp
 800ab40:	9209      	str	r2, [sp, #36]	; 0x24
 800ab42:	f89a 3000 	ldrb.w	r3, [sl]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	f000 80a2 	beq.w	800ac90 <_svfiprintf_r+0x1c8>
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	f04f 32ff 	mov.w	r2, #4294967295
 800ab52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab56:	f10a 0a01 	add.w	sl, sl, #1
 800ab5a:	9304      	str	r3, [sp, #16]
 800ab5c:	9307      	str	r3, [sp, #28]
 800ab5e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ab62:	931a      	str	r3, [sp, #104]	; 0x68
 800ab64:	4654      	mov	r4, sl
 800ab66:	2205      	movs	r2, #5
 800ab68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab6c:	4851      	ldr	r0, [pc, #324]	; (800acb4 <_svfiprintf_r+0x1ec>)
 800ab6e:	f7f5 fb37 	bl	80001e0 <memchr>
 800ab72:	9a04      	ldr	r2, [sp, #16]
 800ab74:	b9d8      	cbnz	r0, 800abae <_svfiprintf_r+0xe6>
 800ab76:	06d0      	lsls	r0, r2, #27
 800ab78:	bf44      	itt	mi
 800ab7a:	2320      	movmi	r3, #32
 800ab7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab80:	0711      	lsls	r1, r2, #28
 800ab82:	bf44      	itt	mi
 800ab84:	232b      	movmi	r3, #43	; 0x2b
 800ab86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab8a:	f89a 3000 	ldrb.w	r3, [sl]
 800ab8e:	2b2a      	cmp	r3, #42	; 0x2a
 800ab90:	d015      	beq.n	800abbe <_svfiprintf_r+0xf6>
 800ab92:	9a07      	ldr	r2, [sp, #28]
 800ab94:	4654      	mov	r4, sl
 800ab96:	2000      	movs	r0, #0
 800ab98:	f04f 0c0a 	mov.w	ip, #10
 800ab9c:	4621      	mov	r1, r4
 800ab9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aba2:	3b30      	subs	r3, #48	; 0x30
 800aba4:	2b09      	cmp	r3, #9
 800aba6:	d94e      	bls.n	800ac46 <_svfiprintf_r+0x17e>
 800aba8:	b1b0      	cbz	r0, 800abd8 <_svfiprintf_r+0x110>
 800abaa:	9207      	str	r2, [sp, #28]
 800abac:	e014      	b.n	800abd8 <_svfiprintf_r+0x110>
 800abae:	eba0 0308 	sub.w	r3, r0, r8
 800abb2:	fa09 f303 	lsl.w	r3, r9, r3
 800abb6:	4313      	orrs	r3, r2
 800abb8:	9304      	str	r3, [sp, #16]
 800abba:	46a2      	mov	sl, r4
 800abbc:	e7d2      	b.n	800ab64 <_svfiprintf_r+0x9c>
 800abbe:	9b03      	ldr	r3, [sp, #12]
 800abc0:	1d19      	adds	r1, r3, #4
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	9103      	str	r1, [sp, #12]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	bfbb      	ittet	lt
 800abca:	425b      	neglt	r3, r3
 800abcc:	f042 0202 	orrlt.w	r2, r2, #2
 800abd0:	9307      	strge	r3, [sp, #28]
 800abd2:	9307      	strlt	r3, [sp, #28]
 800abd4:	bfb8      	it	lt
 800abd6:	9204      	strlt	r2, [sp, #16]
 800abd8:	7823      	ldrb	r3, [r4, #0]
 800abda:	2b2e      	cmp	r3, #46	; 0x2e
 800abdc:	d10c      	bne.n	800abf8 <_svfiprintf_r+0x130>
 800abde:	7863      	ldrb	r3, [r4, #1]
 800abe0:	2b2a      	cmp	r3, #42	; 0x2a
 800abe2:	d135      	bne.n	800ac50 <_svfiprintf_r+0x188>
 800abe4:	9b03      	ldr	r3, [sp, #12]
 800abe6:	1d1a      	adds	r2, r3, #4
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	9203      	str	r2, [sp, #12]
 800abec:	2b00      	cmp	r3, #0
 800abee:	bfb8      	it	lt
 800abf0:	f04f 33ff 	movlt.w	r3, #4294967295
 800abf4:	3402      	adds	r4, #2
 800abf6:	9305      	str	r3, [sp, #20]
 800abf8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800acc4 <_svfiprintf_r+0x1fc>
 800abfc:	7821      	ldrb	r1, [r4, #0]
 800abfe:	2203      	movs	r2, #3
 800ac00:	4650      	mov	r0, sl
 800ac02:	f7f5 faed 	bl	80001e0 <memchr>
 800ac06:	b140      	cbz	r0, 800ac1a <_svfiprintf_r+0x152>
 800ac08:	2340      	movs	r3, #64	; 0x40
 800ac0a:	eba0 000a 	sub.w	r0, r0, sl
 800ac0e:	fa03 f000 	lsl.w	r0, r3, r0
 800ac12:	9b04      	ldr	r3, [sp, #16]
 800ac14:	4303      	orrs	r3, r0
 800ac16:	3401      	adds	r4, #1
 800ac18:	9304      	str	r3, [sp, #16]
 800ac1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac1e:	4826      	ldr	r0, [pc, #152]	; (800acb8 <_svfiprintf_r+0x1f0>)
 800ac20:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ac24:	2206      	movs	r2, #6
 800ac26:	f7f5 fadb 	bl	80001e0 <memchr>
 800ac2a:	2800      	cmp	r0, #0
 800ac2c:	d038      	beq.n	800aca0 <_svfiprintf_r+0x1d8>
 800ac2e:	4b23      	ldr	r3, [pc, #140]	; (800acbc <_svfiprintf_r+0x1f4>)
 800ac30:	bb1b      	cbnz	r3, 800ac7a <_svfiprintf_r+0x1b2>
 800ac32:	9b03      	ldr	r3, [sp, #12]
 800ac34:	3307      	adds	r3, #7
 800ac36:	f023 0307 	bic.w	r3, r3, #7
 800ac3a:	3308      	adds	r3, #8
 800ac3c:	9303      	str	r3, [sp, #12]
 800ac3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac40:	4433      	add	r3, r6
 800ac42:	9309      	str	r3, [sp, #36]	; 0x24
 800ac44:	e767      	b.n	800ab16 <_svfiprintf_r+0x4e>
 800ac46:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac4a:	460c      	mov	r4, r1
 800ac4c:	2001      	movs	r0, #1
 800ac4e:	e7a5      	b.n	800ab9c <_svfiprintf_r+0xd4>
 800ac50:	2300      	movs	r3, #0
 800ac52:	3401      	adds	r4, #1
 800ac54:	9305      	str	r3, [sp, #20]
 800ac56:	4619      	mov	r1, r3
 800ac58:	f04f 0c0a 	mov.w	ip, #10
 800ac5c:	4620      	mov	r0, r4
 800ac5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac62:	3a30      	subs	r2, #48	; 0x30
 800ac64:	2a09      	cmp	r2, #9
 800ac66:	d903      	bls.n	800ac70 <_svfiprintf_r+0x1a8>
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d0c5      	beq.n	800abf8 <_svfiprintf_r+0x130>
 800ac6c:	9105      	str	r1, [sp, #20]
 800ac6e:	e7c3      	b.n	800abf8 <_svfiprintf_r+0x130>
 800ac70:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac74:	4604      	mov	r4, r0
 800ac76:	2301      	movs	r3, #1
 800ac78:	e7f0      	b.n	800ac5c <_svfiprintf_r+0x194>
 800ac7a:	ab03      	add	r3, sp, #12
 800ac7c:	9300      	str	r3, [sp, #0]
 800ac7e:	462a      	mov	r2, r5
 800ac80:	4b0f      	ldr	r3, [pc, #60]	; (800acc0 <_svfiprintf_r+0x1f8>)
 800ac82:	a904      	add	r1, sp, #16
 800ac84:	4638      	mov	r0, r7
 800ac86:	f7fd ffc3 	bl	8008c10 <_printf_float>
 800ac8a:	1c42      	adds	r2, r0, #1
 800ac8c:	4606      	mov	r6, r0
 800ac8e:	d1d6      	bne.n	800ac3e <_svfiprintf_r+0x176>
 800ac90:	89ab      	ldrh	r3, [r5, #12]
 800ac92:	065b      	lsls	r3, r3, #25
 800ac94:	f53f af2c 	bmi.w	800aaf0 <_svfiprintf_r+0x28>
 800ac98:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ac9a:	b01d      	add	sp, #116	; 0x74
 800ac9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aca0:	ab03      	add	r3, sp, #12
 800aca2:	9300      	str	r3, [sp, #0]
 800aca4:	462a      	mov	r2, r5
 800aca6:	4b06      	ldr	r3, [pc, #24]	; (800acc0 <_svfiprintf_r+0x1f8>)
 800aca8:	a904      	add	r1, sp, #16
 800acaa:	4638      	mov	r0, r7
 800acac:	f7fe fa54 	bl	8009158 <_printf_i>
 800acb0:	e7eb      	b.n	800ac8a <_svfiprintf_r+0x1c2>
 800acb2:	bf00      	nop
 800acb4:	0800dcb4 	.word	0x0800dcb4
 800acb8:	0800dcbe 	.word	0x0800dcbe
 800acbc:	08008c11 	.word	0x08008c11
 800acc0:	0800aa11 	.word	0x0800aa11
 800acc4:	0800dcba 	.word	0x0800dcba

0800acc8 <_sbrk_r>:
 800acc8:	b538      	push	{r3, r4, r5, lr}
 800acca:	4d06      	ldr	r5, [pc, #24]	; (800ace4 <_sbrk_r+0x1c>)
 800accc:	2300      	movs	r3, #0
 800acce:	4604      	mov	r4, r0
 800acd0:	4608      	mov	r0, r1
 800acd2:	602b      	str	r3, [r5, #0]
 800acd4:	f7f7 ff9a 	bl	8002c0c <_sbrk>
 800acd8:	1c43      	adds	r3, r0, #1
 800acda:	d102      	bne.n	800ace2 <_sbrk_r+0x1a>
 800acdc:	682b      	ldr	r3, [r5, #0]
 800acde:	b103      	cbz	r3, 800ace2 <_sbrk_r+0x1a>
 800ace0:	6023      	str	r3, [r4, #0]
 800ace2:	bd38      	pop	{r3, r4, r5, pc}
 800ace4:	20000a10 	.word	0x20000a10

0800ace8 <__assert_func>:
 800ace8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800acea:	4614      	mov	r4, r2
 800acec:	461a      	mov	r2, r3
 800acee:	4b09      	ldr	r3, [pc, #36]	; (800ad14 <__assert_func+0x2c>)
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	4605      	mov	r5, r0
 800acf4:	68d8      	ldr	r0, [r3, #12]
 800acf6:	b14c      	cbz	r4, 800ad0c <__assert_func+0x24>
 800acf8:	4b07      	ldr	r3, [pc, #28]	; (800ad18 <__assert_func+0x30>)
 800acfa:	9100      	str	r1, [sp, #0]
 800acfc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ad00:	4906      	ldr	r1, [pc, #24]	; (800ad1c <__assert_func+0x34>)
 800ad02:	462b      	mov	r3, r5
 800ad04:	f000 f80e 	bl	800ad24 <fiprintf>
 800ad08:	f000 faac 	bl	800b264 <abort>
 800ad0c:	4b04      	ldr	r3, [pc, #16]	; (800ad20 <__assert_func+0x38>)
 800ad0e:	461c      	mov	r4, r3
 800ad10:	e7f3      	b.n	800acfa <__assert_func+0x12>
 800ad12:	bf00      	nop
 800ad14:	20000184 	.word	0x20000184
 800ad18:	0800dcc5 	.word	0x0800dcc5
 800ad1c:	0800dcd2 	.word	0x0800dcd2
 800ad20:	0800dd00 	.word	0x0800dd00

0800ad24 <fiprintf>:
 800ad24:	b40e      	push	{r1, r2, r3}
 800ad26:	b503      	push	{r0, r1, lr}
 800ad28:	4601      	mov	r1, r0
 800ad2a:	ab03      	add	r3, sp, #12
 800ad2c:	4805      	ldr	r0, [pc, #20]	; (800ad44 <fiprintf+0x20>)
 800ad2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad32:	6800      	ldr	r0, [r0, #0]
 800ad34:	9301      	str	r3, [sp, #4]
 800ad36:	f000 f897 	bl	800ae68 <_vfiprintf_r>
 800ad3a:	b002      	add	sp, #8
 800ad3c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad40:	b003      	add	sp, #12
 800ad42:	4770      	bx	lr
 800ad44:	20000184 	.word	0x20000184

0800ad48 <__ascii_mbtowc>:
 800ad48:	b082      	sub	sp, #8
 800ad4a:	b901      	cbnz	r1, 800ad4e <__ascii_mbtowc+0x6>
 800ad4c:	a901      	add	r1, sp, #4
 800ad4e:	b142      	cbz	r2, 800ad62 <__ascii_mbtowc+0x1a>
 800ad50:	b14b      	cbz	r3, 800ad66 <__ascii_mbtowc+0x1e>
 800ad52:	7813      	ldrb	r3, [r2, #0]
 800ad54:	600b      	str	r3, [r1, #0]
 800ad56:	7812      	ldrb	r2, [r2, #0]
 800ad58:	1e10      	subs	r0, r2, #0
 800ad5a:	bf18      	it	ne
 800ad5c:	2001      	movne	r0, #1
 800ad5e:	b002      	add	sp, #8
 800ad60:	4770      	bx	lr
 800ad62:	4610      	mov	r0, r2
 800ad64:	e7fb      	b.n	800ad5e <__ascii_mbtowc+0x16>
 800ad66:	f06f 0001 	mvn.w	r0, #1
 800ad6a:	e7f8      	b.n	800ad5e <__ascii_mbtowc+0x16>

0800ad6c <memmove>:
 800ad6c:	4288      	cmp	r0, r1
 800ad6e:	b510      	push	{r4, lr}
 800ad70:	eb01 0402 	add.w	r4, r1, r2
 800ad74:	d902      	bls.n	800ad7c <memmove+0x10>
 800ad76:	4284      	cmp	r4, r0
 800ad78:	4623      	mov	r3, r4
 800ad7a:	d807      	bhi.n	800ad8c <memmove+0x20>
 800ad7c:	1e43      	subs	r3, r0, #1
 800ad7e:	42a1      	cmp	r1, r4
 800ad80:	d008      	beq.n	800ad94 <memmove+0x28>
 800ad82:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad86:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad8a:	e7f8      	b.n	800ad7e <memmove+0x12>
 800ad8c:	4402      	add	r2, r0
 800ad8e:	4601      	mov	r1, r0
 800ad90:	428a      	cmp	r2, r1
 800ad92:	d100      	bne.n	800ad96 <memmove+0x2a>
 800ad94:	bd10      	pop	{r4, pc}
 800ad96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad9e:	e7f7      	b.n	800ad90 <memmove+0x24>

0800ada0 <__malloc_lock>:
 800ada0:	4801      	ldr	r0, [pc, #4]	; (800ada8 <__malloc_lock+0x8>)
 800ada2:	f000 bc1f 	b.w	800b5e4 <__retarget_lock_acquire_recursive>
 800ada6:	bf00      	nop
 800ada8:	20000a14 	.word	0x20000a14

0800adac <__malloc_unlock>:
 800adac:	4801      	ldr	r0, [pc, #4]	; (800adb4 <__malloc_unlock+0x8>)
 800adae:	f000 bc1a 	b.w	800b5e6 <__retarget_lock_release_recursive>
 800adb2:	bf00      	nop
 800adb4:	20000a14 	.word	0x20000a14

0800adb8 <_realloc_r>:
 800adb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adbc:	4680      	mov	r8, r0
 800adbe:	4614      	mov	r4, r2
 800adc0:	460e      	mov	r6, r1
 800adc2:	b921      	cbnz	r1, 800adce <_realloc_r+0x16>
 800adc4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800adc8:	4611      	mov	r1, r2
 800adca:	f7ff bdad 	b.w	800a928 <_malloc_r>
 800adce:	b92a      	cbnz	r2, 800addc <_realloc_r+0x24>
 800add0:	f7ff fd3e 	bl	800a850 <_free_r>
 800add4:	4625      	mov	r5, r4
 800add6:	4628      	mov	r0, r5
 800add8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800addc:	f000 fc6a 	bl	800b6b4 <_malloc_usable_size_r>
 800ade0:	4284      	cmp	r4, r0
 800ade2:	4607      	mov	r7, r0
 800ade4:	d802      	bhi.n	800adec <_realloc_r+0x34>
 800ade6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800adea:	d812      	bhi.n	800ae12 <_realloc_r+0x5a>
 800adec:	4621      	mov	r1, r4
 800adee:	4640      	mov	r0, r8
 800adf0:	f7ff fd9a 	bl	800a928 <_malloc_r>
 800adf4:	4605      	mov	r5, r0
 800adf6:	2800      	cmp	r0, #0
 800adf8:	d0ed      	beq.n	800add6 <_realloc_r+0x1e>
 800adfa:	42bc      	cmp	r4, r7
 800adfc:	4622      	mov	r2, r4
 800adfe:	4631      	mov	r1, r6
 800ae00:	bf28      	it	cs
 800ae02:	463a      	movcs	r2, r7
 800ae04:	f7fd fe4e 	bl	8008aa4 <memcpy>
 800ae08:	4631      	mov	r1, r6
 800ae0a:	4640      	mov	r0, r8
 800ae0c:	f7ff fd20 	bl	800a850 <_free_r>
 800ae10:	e7e1      	b.n	800add6 <_realloc_r+0x1e>
 800ae12:	4635      	mov	r5, r6
 800ae14:	e7df      	b.n	800add6 <_realloc_r+0x1e>

0800ae16 <__sfputc_r>:
 800ae16:	6893      	ldr	r3, [r2, #8]
 800ae18:	3b01      	subs	r3, #1
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	b410      	push	{r4}
 800ae1e:	6093      	str	r3, [r2, #8]
 800ae20:	da08      	bge.n	800ae34 <__sfputc_r+0x1e>
 800ae22:	6994      	ldr	r4, [r2, #24]
 800ae24:	42a3      	cmp	r3, r4
 800ae26:	db01      	blt.n	800ae2c <__sfputc_r+0x16>
 800ae28:	290a      	cmp	r1, #10
 800ae2a:	d103      	bne.n	800ae34 <__sfputc_r+0x1e>
 800ae2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae30:	f000 b94a 	b.w	800b0c8 <__swbuf_r>
 800ae34:	6813      	ldr	r3, [r2, #0]
 800ae36:	1c58      	adds	r0, r3, #1
 800ae38:	6010      	str	r0, [r2, #0]
 800ae3a:	7019      	strb	r1, [r3, #0]
 800ae3c:	4608      	mov	r0, r1
 800ae3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae42:	4770      	bx	lr

0800ae44 <__sfputs_r>:
 800ae44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae46:	4606      	mov	r6, r0
 800ae48:	460f      	mov	r7, r1
 800ae4a:	4614      	mov	r4, r2
 800ae4c:	18d5      	adds	r5, r2, r3
 800ae4e:	42ac      	cmp	r4, r5
 800ae50:	d101      	bne.n	800ae56 <__sfputs_r+0x12>
 800ae52:	2000      	movs	r0, #0
 800ae54:	e007      	b.n	800ae66 <__sfputs_r+0x22>
 800ae56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae5a:	463a      	mov	r2, r7
 800ae5c:	4630      	mov	r0, r6
 800ae5e:	f7ff ffda 	bl	800ae16 <__sfputc_r>
 800ae62:	1c43      	adds	r3, r0, #1
 800ae64:	d1f3      	bne.n	800ae4e <__sfputs_r+0xa>
 800ae66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae68 <_vfiprintf_r>:
 800ae68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae6c:	460d      	mov	r5, r1
 800ae6e:	b09d      	sub	sp, #116	; 0x74
 800ae70:	4614      	mov	r4, r2
 800ae72:	4698      	mov	r8, r3
 800ae74:	4606      	mov	r6, r0
 800ae76:	b118      	cbz	r0, 800ae80 <_vfiprintf_r+0x18>
 800ae78:	6983      	ldr	r3, [r0, #24]
 800ae7a:	b90b      	cbnz	r3, 800ae80 <_vfiprintf_r+0x18>
 800ae7c:	f000 fb14 	bl	800b4a8 <__sinit>
 800ae80:	4b89      	ldr	r3, [pc, #548]	; (800b0a8 <_vfiprintf_r+0x240>)
 800ae82:	429d      	cmp	r5, r3
 800ae84:	d11b      	bne.n	800aebe <_vfiprintf_r+0x56>
 800ae86:	6875      	ldr	r5, [r6, #4]
 800ae88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae8a:	07d9      	lsls	r1, r3, #31
 800ae8c:	d405      	bmi.n	800ae9a <_vfiprintf_r+0x32>
 800ae8e:	89ab      	ldrh	r3, [r5, #12]
 800ae90:	059a      	lsls	r2, r3, #22
 800ae92:	d402      	bmi.n	800ae9a <_vfiprintf_r+0x32>
 800ae94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ae96:	f000 fba5 	bl	800b5e4 <__retarget_lock_acquire_recursive>
 800ae9a:	89ab      	ldrh	r3, [r5, #12]
 800ae9c:	071b      	lsls	r3, r3, #28
 800ae9e:	d501      	bpl.n	800aea4 <_vfiprintf_r+0x3c>
 800aea0:	692b      	ldr	r3, [r5, #16]
 800aea2:	b9eb      	cbnz	r3, 800aee0 <_vfiprintf_r+0x78>
 800aea4:	4629      	mov	r1, r5
 800aea6:	4630      	mov	r0, r6
 800aea8:	f000 f96e 	bl	800b188 <__swsetup_r>
 800aeac:	b1c0      	cbz	r0, 800aee0 <_vfiprintf_r+0x78>
 800aeae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aeb0:	07dc      	lsls	r4, r3, #31
 800aeb2:	d50e      	bpl.n	800aed2 <_vfiprintf_r+0x6a>
 800aeb4:	f04f 30ff 	mov.w	r0, #4294967295
 800aeb8:	b01d      	add	sp, #116	; 0x74
 800aeba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aebe:	4b7b      	ldr	r3, [pc, #492]	; (800b0ac <_vfiprintf_r+0x244>)
 800aec0:	429d      	cmp	r5, r3
 800aec2:	d101      	bne.n	800aec8 <_vfiprintf_r+0x60>
 800aec4:	68b5      	ldr	r5, [r6, #8]
 800aec6:	e7df      	b.n	800ae88 <_vfiprintf_r+0x20>
 800aec8:	4b79      	ldr	r3, [pc, #484]	; (800b0b0 <_vfiprintf_r+0x248>)
 800aeca:	429d      	cmp	r5, r3
 800aecc:	bf08      	it	eq
 800aece:	68f5      	ldreq	r5, [r6, #12]
 800aed0:	e7da      	b.n	800ae88 <_vfiprintf_r+0x20>
 800aed2:	89ab      	ldrh	r3, [r5, #12]
 800aed4:	0598      	lsls	r0, r3, #22
 800aed6:	d4ed      	bmi.n	800aeb4 <_vfiprintf_r+0x4c>
 800aed8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aeda:	f000 fb84 	bl	800b5e6 <__retarget_lock_release_recursive>
 800aede:	e7e9      	b.n	800aeb4 <_vfiprintf_r+0x4c>
 800aee0:	2300      	movs	r3, #0
 800aee2:	9309      	str	r3, [sp, #36]	; 0x24
 800aee4:	2320      	movs	r3, #32
 800aee6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aeea:	f8cd 800c 	str.w	r8, [sp, #12]
 800aeee:	2330      	movs	r3, #48	; 0x30
 800aef0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b0b4 <_vfiprintf_r+0x24c>
 800aef4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aef8:	f04f 0901 	mov.w	r9, #1
 800aefc:	4623      	mov	r3, r4
 800aefe:	469a      	mov	sl, r3
 800af00:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af04:	b10a      	cbz	r2, 800af0a <_vfiprintf_r+0xa2>
 800af06:	2a25      	cmp	r2, #37	; 0x25
 800af08:	d1f9      	bne.n	800aefe <_vfiprintf_r+0x96>
 800af0a:	ebba 0b04 	subs.w	fp, sl, r4
 800af0e:	d00b      	beq.n	800af28 <_vfiprintf_r+0xc0>
 800af10:	465b      	mov	r3, fp
 800af12:	4622      	mov	r2, r4
 800af14:	4629      	mov	r1, r5
 800af16:	4630      	mov	r0, r6
 800af18:	f7ff ff94 	bl	800ae44 <__sfputs_r>
 800af1c:	3001      	adds	r0, #1
 800af1e:	f000 80aa 	beq.w	800b076 <_vfiprintf_r+0x20e>
 800af22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af24:	445a      	add	r2, fp
 800af26:	9209      	str	r2, [sp, #36]	; 0x24
 800af28:	f89a 3000 	ldrb.w	r3, [sl]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	f000 80a2 	beq.w	800b076 <_vfiprintf_r+0x20e>
 800af32:	2300      	movs	r3, #0
 800af34:	f04f 32ff 	mov.w	r2, #4294967295
 800af38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af3c:	f10a 0a01 	add.w	sl, sl, #1
 800af40:	9304      	str	r3, [sp, #16]
 800af42:	9307      	str	r3, [sp, #28]
 800af44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af48:	931a      	str	r3, [sp, #104]	; 0x68
 800af4a:	4654      	mov	r4, sl
 800af4c:	2205      	movs	r2, #5
 800af4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af52:	4858      	ldr	r0, [pc, #352]	; (800b0b4 <_vfiprintf_r+0x24c>)
 800af54:	f7f5 f944 	bl	80001e0 <memchr>
 800af58:	9a04      	ldr	r2, [sp, #16]
 800af5a:	b9d8      	cbnz	r0, 800af94 <_vfiprintf_r+0x12c>
 800af5c:	06d1      	lsls	r1, r2, #27
 800af5e:	bf44      	itt	mi
 800af60:	2320      	movmi	r3, #32
 800af62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af66:	0713      	lsls	r3, r2, #28
 800af68:	bf44      	itt	mi
 800af6a:	232b      	movmi	r3, #43	; 0x2b
 800af6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af70:	f89a 3000 	ldrb.w	r3, [sl]
 800af74:	2b2a      	cmp	r3, #42	; 0x2a
 800af76:	d015      	beq.n	800afa4 <_vfiprintf_r+0x13c>
 800af78:	9a07      	ldr	r2, [sp, #28]
 800af7a:	4654      	mov	r4, sl
 800af7c:	2000      	movs	r0, #0
 800af7e:	f04f 0c0a 	mov.w	ip, #10
 800af82:	4621      	mov	r1, r4
 800af84:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af88:	3b30      	subs	r3, #48	; 0x30
 800af8a:	2b09      	cmp	r3, #9
 800af8c:	d94e      	bls.n	800b02c <_vfiprintf_r+0x1c4>
 800af8e:	b1b0      	cbz	r0, 800afbe <_vfiprintf_r+0x156>
 800af90:	9207      	str	r2, [sp, #28]
 800af92:	e014      	b.n	800afbe <_vfiprintf_r+0x156>
 800af94:	eba0 0308 	sub.w	r3, r0, r8
 800af98:	fa09 f303 	lsl.w	r3, r9, r3
 800af9c:	4313      	orrs	r3, r2
 800af9e:	9304      	str	r3, [sp, #16]
 800afa0:	46a2      	mov	sl, r4
 800afa2:	e7d2      	b.n	800af4a <_vfiprintf_r+0xe2>
 800afa4:	9b03      	ldr	r3, [sp, #12]
 800afa6:	1d19      	adds	r1, r3, #4
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	9103      	str	r1, [sp, #12]
 800afac:	2b00      	cmp	r3, #0
 800afae:	bfbb      	ittet	lt
 800afb0:	425b      	neglt	r3, r3
 800afb2:	f042 0202 	orrlt.w	r2, r2, #2
 800afb6:	9307      	strge	r3, [sp, #28]
 800afb8:	9307      	strlt	r3, [sp, #28]
 800afba:	bfb8      	it	lt
 800afbc:	9204      	strlt	r2, [sp, #16]
 800afbe:	7823      	ldrb	r3, [r4, #0]
 800afc0:	2b2e      	cmp	r3, #46	; 0x2e
 800afc2:	d10c      	bne.n	800afde <_vfiprintf_r+0x176>
 800afc4:	7863      	ldrb	r3, [r4, #1]
 800afc6:	2b2a      	cmp	r3, #42	; 0x2a
 800afc8:	d135      	bne.n	800b036 <_vfiprintf_r+0x1ce>
 800afca:	9b03      	ldr	r3, [sp, #12]
 800afcc:	1d1a      	adds	r2, r3, #4
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	9203      	str	r2, [sp, #12]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	bfb8      	it	lt
 800afd6:	f04f 33ff 	movlt.w	r3, #4294967295
 800afda:	3402      	adds	r4, #2
 800afdc:	9305      	str	r3, [sp, #20]
 800afde:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b0c4 <_vfiprintf_r+0x25c>
 800afe2:	7821      	ldrb	r1, [r4, #0]
 800afe4:	2203      	movs	r2, #3
 800afe6:	4650      	mov	r0, sl
 800afe8:	f7f5 f8fa 	bl	80001e0 <memchr>
 800afec:	b140      	cbz	r0, 800b000 <_vfiprintf_r+0x198>
 800afee:	2340      	movs	r3, #64	; 0x40
 800aff0:	eba0 000a 	sub.w	r0, r0, sl
 800aff4:	fa03 f000 	lsl.w	r0, r3, r0
 800aff8:	9b04      	ldr	r3, [sp, #16]
 800affa:	4303      	orrs	r3, r0
 800affc:	3401      	adds	r4, #1
 800affe:	9304      	str	r3, [sp, #16]
 800b000:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b004:	482c      	ldr	r0, [pc, #176]	; (800b0b8 <_vfiprintf_r+0x250>)
 800b006:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b00a:	2206      	movs	r2, #6
 800b00c:	f7f5 f8e8 	bl	80001e0 <memchr>
 800b010:	2800      	cmp	r0, #0
 800b012:	d03f      	beq.n	800b094 <_vfiprintf_r+0x22c>
 800b014:	4b29      	ldr	r3, [pc, #164]	; (800b0bc <_vfiprintf_r+0x254>)
 800b016:	bb1b      	cbnz	r3, 800b060 <_vfiprintf_r+0x1f8>
 800b018:	9b03      	ldr	r3, [sp, #12]
 800b01a:	3307      	adds	r3, #7
 800b01c:	f023 0307 	bic.w	r3, r3, #7
 800b020:	3308      	adds	r3, #8
 800b022:	9303      	str	r3, [sp, #12]
 800b024:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b026:	443b      	add	r3, r7
 800b028:	9309      	str	r3, [sp, #36]	; 0x24
 800b02a:	e767      	b.n	800aefc <_vfiprintf_r+0x94>
 800b02c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b030:	460c      	mov	r4, r1
 800b032:	2001      	movs	r0, #1
 800b034:	e7a5      	b.n	800af82 <_vfiprintf_r+0x11a>
 800b036:	2300      	movs	r3, #0
 800b038:	3401      	adds	r4, #1
 800b03a:	9305      	str	r3, [sp, #20]
 800b03c:	4619      	mov	r1, r3
 800b03e:	f04f 0c0a 	mov.w	ip, #10
 800b042:	4620      	mov	r0, r4
 800b044:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b048:	3a30      	subs	r2, #48	; 0x30
 800b04a:	2a09      	cmp	r2, #9
 800b04c:	d903      	bls.n	800b056 <_vfiprintf_r+0x1ee>
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d0c5      	beq.n	800afde <_vfiprintf_r+0x176>
 800b052:	9105      	str	r1, [sp, #20]
 800b054:	e7c3      	b.n	800afde <_vfiprintf_r+0x176>
 800b056:	fb0c 2101 	mla	r1, ip, r1, r2
 800b05a:	4604      	mov	r4, r0
 800b05c:	2301      	movs	r3, #1
 800b05e:	e7f0      	b.n	800b042 <_vfiprintf_r+0x1da>
 800b060:	ab03      	add	r3, sp, #12
 800b062:	9300      	str	r3, [sp, #0]
 800b064:	462a      	mov	r2, r5
 800b066:	4b16      	ldr	r3, [pc, #88]	; (800b0c0 <_vfiprintf_r+0x258>)
 800b068:	a904      	add	r1, sp, #16
 800b06a:	4630      	mov	r0, r6
 800b06c:	f7fd fdd0 	bl	8008c10 <_printf_float>
 800b070:	4607      	mov	r7, r0
 800b072:	1c78      	adds	r0, r7, #1
 800b074:	d1d6      	bne.n	800b024 <_vfiprintf_r+0x1bc>
 800b076:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b078:	07d9      	lsls	r1, r3, #31
 800b07a:	d405      	bmi.n	800b088 <_vfiprintf_r+0x220>
 800b07c:	89ab      	ldrh	r3, [r5, #12]
 800b07e:	059a      	lsls	r2, r3, #22
 800b080:	d402      	bmi.n	800b088 <_vfiprintf_r+0x220>
 800b082:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b084:	f000 faaf 	bl	800b5e6 <__retarget_lock_release_recursive>
 800b088:	89ab      	ldrh	r3, [r5, #12]
 800b08a:	065b      	lsls	r3, r3, #25
 800b08c:	f53f af12 	bmi.w	800aeb4 <_vfiprintf_r+0x4c>
 800b090:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b092:	e711      	b.n	800aeb8 <_vfiprintf_r+0x50>
 800b094:	ab03      	add	r3, sp, #12
 800b096:	9300      	str	r3, [sp, #0]
 800b098:	462a      	mov	r2, r5
 800b09a:	4b09      	ldr	r3, [pc, #36]	; (800b0c0 <_vfiprintf_r+0x258>)
 800b09c:	a904      	add	r1, sp, #16
 800b09e:	4630      	mov	r0, r6
 800b0a0:	f7fe f85a 	bl	8009158 <_printf_i>
 800b0a4:	e7e4      	b.n	800b070 <_vfiprintf_r+0x208>
 800b0a6:	bf00      	nop
 800b0a8:	0800de2c 	.word	0x0800de2c
 800b0ac:	0800de4c 	.word	0x0800de4c
 800b0b0:	0800de0c 	.word	0x0800de0c
 800b0b4:	0800dcb4 	.word	0x0800dcb4
 800b0b8:	0800dcbe 	.word	0x0800dcbe
 800b0bc:	08008c11 	.word	0x08008c11
 800b0c0:	0800ae45 	.word	0x0800ae45
 800b0c4:	0800dcba 	.word	0x0800dcba

0800b0c8 <__swbuf_r>:
 800b0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ca:	460e      	mov	r6, r1
 800b0cc:	4614      	mov	r4, r2
 800b0ce:	4605      	mov	r5, r0
 800b0d0:	b118      	cbz	r0, 800b0da <__swbuf_r+0x12>
 800b0d2:	6983      	ldr	r3, [r0, #24]
 800b0d4:	b90b      	cbnz	r3, 800b0da <__swbuf_r+0x12>
 800b0d6:	f000 f9e7 	bl	800b4a8 <__sinit>
 800b0da:	4b21      	ldr	r3, [pc, #132]	; (800b160 <__swbuf_r+0x98>)
 800b0dc:	429c      	cmp	r4, r3
 800b0de:	d12b      	bne.n	800b138 <__swbuf_r+0x70>
 800b0e0:	686c      	ldr	r4, [r5, #4]
 800b0e2:	69a3      	ldr	r3, [r4, #24]
 800b0e4:	60a3      	str	r3, [r4, #8]
 800b0e6:	89a3      	ldrh	r3, [r4, #12]
 800b0e8:	071a      	lsls	r2, r3, #28
 800b0ea:	d52f      	bpl.n	800b14c <__swbuf_r+0x84>
 800b0ec:	6923      	ldr	r3, [r4, #16]
 800b0ee:	b36b      	cbz	r3, 800b14c <__swbuf_r+0x84>
 800b0f0:	6923      	ldr	r3, [r4, #16]
 800b0f2:	6820      	ldr	r0, [r4, #0]
 800b0f4:	1ac0      	subs	r0, r0, r3
 800b0f6:	6963      	ldr	r3, [r4, #20]
 800b0f8:	b2f6      	uxtb	r6, r6
 800b0fa:	4283      	cmp	r3, r0
 800b0fc:	4637      	mov	r7, r6
 800b0fe:	dc04      	bgt.n	800b10a <__swbuf_r+0x42>
 800b100:	4621      	mov	r1, r4
 800b102:	4628      	mov	r0, r5
 800b104:	f000 f93c 	bl	800b380 <_fflush_r>
 800b108:	bb30      	cbnz	r0, 800b158 <__swbuf_r+0x90>
 800b10a:	68a3      	ldr	r3, [r4, #8]
 800b10c:	3b01      	subs	r3, #1
 800b10e:	60a3      	str	r3, [r4, #8]
 800b110:	6823      	ldr	r3, [r4, #0]
 800b112:	1c5a      	adds	r2, r3, #1
 800b114:	6022      	str	r2, [r4, #0]
 800b116:	701e      	strb	r6, [r3, #0]
 800b118:	6963      	ldr	r3, [r4, #20]
 800b11a:	3001      	adds	r0, #1
 800b11c:	4283      	cmp	r3, r0
 800b11e:	d004      	beq.n	800b12a <__swbuf_r+0x62>
 800b120:	89a3      	ldrh	r3, [r4, #12]
 800b122:	07db      	lsls	r3, r3, #31
 800b124:	d506      	bpl.n	800b134 <__swbuf_r+0x6c>
 800b126:	2e0a      	cmp	r6, #10
 800b128:	d104      	bne.n	800b134 <__swbuf_r+0x6c>
 800b12a:	4621      	mov	r1, r4
 800b12c:	4628      	mov	r0, r5
 800b12e:	f000 f927 	bl	800b380 <_fflush_r>
 800b132:	b988      	cbnz	r0, 800b158 <__swbuf_r+0x90>
 800b134:	4638      	mov	r0, r7
 800b136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b138:	4b0a      	ldr	r3, [pc, #40]	; (800b164 <__swbuf_r+0x9c>)
 800b13a:	429c      	cmp	r4, r3
 800b13c:	d101      	bne.n	800b142 <__swbuf_r+0x7a>
 800b13e:	68ac      	ldr	r4, [r5, #8]
 800b140:	e7cf      	b.n	800b0e2 <__swbuf_r+0x1a>
 800b142:	4b09      	ldr	r3, [pc, #36]	; (800b168 <__swbuf_r+0xa0>)
 800b144:	429c      	cmp	r4, r3
 800b146:	bf08      	it	eq
 800b148:	68ec      	ldreq	r4, [r5, #12]
 800b14a:	e7ca      	b.n	800b0e2 <__swbuf_r+0x1a>
 800b14c:	4621      	mov	r1, r4
 800b14e:	4628      	mov	r0, r5
 800b150:	f000 f81a 	bl	800b188 <__swsetup_r>
 800b154:	2800      	cmp	r0, #0
 800b156:	d0cb      	beq.n	800b0f0 <__swbuf_r+0x28>
 800b158:	f04f 37ff 	mov.w	r7, #4294967295
 800b15c:	e7ea      	b.n	800b134 <__swbuf_r+0x6c>
 800b15e:	bf00      	nop
 800b160:	0800de2c 	.word	0x0800de2c
 800b164:	0800de4c 	.word	0x0800de4c
 800b168:	0800de0c 	.word	0x0800de0c

0800b16c <__ascii_wctomb>:
 800b16c:	b149      	cbz	r1, 800b182 <__ascii_wctomb+0x16>
 800b16e:	2aff      	cmp	r2, #255	; 0xff
 800b170:	bf85      	ittet	hi
 800b172:	238a      	movhi	r3, #138	; 0x8a
 800b174:	6003      	strhi	r3, [r0, #0]
 800b176:	700a      	strbls	r2, [r1, #0]
 800b178:	f04f 30ff 	movhi.w	r0, #4294967295
 800b17c:	bf98      	it	ls
 800b17e:	2001      	movls	r0, #1
 800b180:	4770      	bx	lr
 800b182:	4608      	mov	r0, r1
 800b184:	4770      	bx	lr
	...

0800b188 <__swsetup_r>:
 800b188:	4b32      	ldr	r3, [pc, #200]	; (800b254 <__swsetup_r+0xcc>)
 800b18a:	b570      	push	{r4, r5, r6, lr}
 800b18c:	681d      	ldr	r5, [r3, #0]
 800b18e:	4606      	mov	r6, r0
 800b190:	460c      	mov	r4, r1
 800b192:	b125      	cbz	r5, 800b19e <__swsetup_r+0x16>
 800b194:	69ab      	ldr	r3, [r5, #24]
 800b196:	b913      	cbnz	r3, 800b19e <__swsetup_r+0x16>
 800b198:	4628      	mov	r0, r5
 800b19a:	f000 f985 	bl	800b4a8 <__sinit>
 800b19e:	4b2e      	ldr	r3, [pc, #184]	; (800b258 <__swsetup_r+0xd0>)
 800b1a0:	429c      	cmp	r4, r3
 800b1a2:	d10f      	bne.n	800b1c4 <__swsetup_r+0x3c>
 800b1a4:	686c      	ldr	r4, [r5, #4]
 800b1a6:	89a3      	ldrh	r3, [r4, #12]
 800b1a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b1ac:	0719      	lsls	r1, r3, #28
 800b1ae:	d42c      	bmi.n	800b20a <__swsetup_r+0x82>
 800b1b0:	06dd      	lsls	r5, r3, #27
 800b1b2:	d411      	bmi.n	800b1d8 <__swsetup_r+0x50>
 800b1b4:	2309      	movs	r3, #9
 800b1b6:	6033      	str	r3, [r6, #0]
 800b1b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b1bc:	81a3      	strh	r3, [r4, #12]
 800b1be:	f04f 30ff 	mov.w	r0, #4294967295
 800b1c2:	e03e      	b.n	800b242 <__swsetup_r+0xba>
 800b1c4:	4b25      	ldr	r3, [pc, #148]	; (800b25c <__swsetup_r+0xd4>)
 800b1c6:	429c      	cmp	r4, r3
 800b1c8:	d101      	bne.n	800b1ce <__swsetup_r+0x46>
 800b1ca:	68ac      	ldr	r4, [r5, #8]
 800b1cc:	e7eb      	b.n	800b1a6 <__swsetup_r+0x1e>
 800b1ce:	4b24      	ldr	r3, [pc, #144]	; (800b260 <__swsetup_r+0xd8>)
 800b1d0:	429c      	cmp	r4, r3
 800b1d2:	bf08      	it	eq
 800b1d4:	68ec      	ldreq	r4, [r5, #12]
 800b1d6:	e7e6      	b.n	800b1a6 <__swsetup_r+0x1e>
 800b1d8:	0758      	lsls	r0, r3, #29
 800b1da:	d512      	bpl.n	800b202 <__swsetup_r+0x7a>
 800b1dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b1de:	b141      	cbz	r1, 800b1f2 <__swsetup_r+0x6a>
 800b1e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b1e4:	4299      	cmp	r1, r3
 800b1e6:	d002      	beq.n	800b1ee <__swsetup_r+0x66>
 800b1e8:	4630      	mov	r0, r6
 800b1ea:	f7ff fb31 	bl	800a850 <_free_r>
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	6363      	str	r3, [r4, #52]	; 0x34
 800b1f2:	89a3      	ldrh	r3, [r4, #12]
 800b1f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b1f8:	81a3      	strh	r3, [r4, #12]
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	6063      	str	r3, [r4, #4]
 800b1fe:	6923      	ldr	r3, [r4, #16]
 800b200:	6023      	str	r3, [r4, #0]
 800b202:	89a3      	ldrh	r3, [r4, #12]
 800b204:	f043 0308 	orr.w	r3, r3, #8
 800b208:	81a3      	strh	r3, [r4, #12]
 800b20a:	6923      	ldr	r3, [r4, #16]
 800b20c:	b94b      	cbnz	r3, 800b222 <__swsetup_r+0x9a>
 800b20e:	89a3      	ldrh	r3, [r4, #12]
 800b210:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b214:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b218:	d003      	beq.n	800b222 <__swsetup_r+0x9a>
 800b21a:	4621      	mov	r1, r4
 800b21c:	4630      	mov	r0, r6
 800b21e:	f000 fa09 	bl	800b634 <__smakebuf_r>
 800b222:	89a0      	ldrh	r0, [r4, #12]
 800b224:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b228:	f010 0301 	ands.w	r3, r0, #1
 800b22c:	d00a      	beq.n	800b244 <__swsetup_r+0xbc>
 800b22e:	2300      	movs	r3, #0
 800b230:	60a3      	str	r3, [r4, #8]
 800b232:	6963      	ldr	r3, [r4, #20]
 800b234:	425b      	negs	r3, r3
 800b236:	61a3      	str	r3, [r4, #24]
 800b238:	6923      	ldr	r3, [r4, #16]
 800b23a:	b943      	cbnz	r3, 800b24e <__swsetup_r+0xc6>
 800b23c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b240:	d1ba      	bne.n	800b1b8 <__swsetup_r+0x30>
 800b242:	bd70      	pop	{r4, r5, r6, pc}
 800b244:	0781      	lsls	r1, r0, #30
 800b246:	bf58      	it	pl
 800b248:	6963      	ldrpl	r3, [r4, #20]
 800b24a:	60a3      	str	r3, [r4, #8]
 800b24c:	e7f4      	b.n	800b238 <__swsetup_r+0xb0>
 800b24e:	2000      	movs	r0, #0
 800b250:	e7f7      	b.n	800b242 <__swsetup_r+0xba>
 800b252:	bf00      	nop
 800b254:	20000184 	.word	0x20000184
 800b258:	0800de2c 	.word	0x0800de2c
 800b25c:	0800de4c 	.word	0x0800de4c
 800b260:	0800de0c 	.word	0x0800de0c

0800b264 <abort>:
 800b264:	b508      	push	{r3, lr}
 800b266:	2006      	movs	r0, #6
 800b268:	f000 fa54 	bl	800b714 <raise>
 800b26c:	2001      	movs	r0, #1
 800b26e:	f7f7 fc55 	bl	8002b1c <_exit>
	...

0800b274 <__sflush_r>:
 800b274:	898a      	ldrh	r2, [r1, #12]
 800b276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b27a:	4605      	mov	r5, r0
 800b27c:	0710      	lsls	r0, r2, #28
 800b27e:	460c      	mov	r4, r1
 800b280:	d458      	bmi.n	800b334 <__sflush_r+0xc0>
 800b282:	684b      	ldr	r3, [r1, #4]
 800b284:	2b00      	cmp	r3, #0
 800b286:	dc05      	bgt.n	800b294 <__sflush_r+0x20>
 800b288:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	dc02      	bgt.n	800b294 <__sflush_r+0x20>
 800b28e:	2000      	movs	r0, #0
 800b290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b294:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b296:	2e00      	cmp	r6, #0
 800b298:	d0f9      	beq.n	800b28e <__sflush_r+0x1a>
 800b29a:	2300      	movs	r3, #0
 800b29c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b2a0:	682f      	ldr	r7, [r5, #0]
 800b2a2:	602b      	str	r3, [r5, #0]
 800b2a4:	d032      	beq.n	800b30c <__sflush_r+0x98>
 800b2a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b2a8:	89a3      	ldrh	r3, [r4, #12]
 800b2aa:	075a      	lsls	r2, r3, #29
 800b2ac:	d505      	bpl.n	800b2ba <__sflush_r+0x46>
 800b2ae:	6863      	ldr	r3, [r4, #4]
 800b2b0:	1ac0      	subs	r0, r0, r3
 800b2b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b2b4:	b10b      	cbz	r3, 800b2ba <__sflush_r+0x46>
 800b2b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b2b8:	1ac0      	subs	r0, r0, r3
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	4602      	mov	r2, r0
 800b2be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b2c0:	6a21      	ldr	r1, [r4, #32]
 800b2c2:	4628      	mov	r0, r5
 800b2c4:	47b0      	blx	r6
 800b2c6:	1c43      	adds	r3, r0, #1
 800b2c8:	89a3      	ldrh	r3, [r4, #12]
 800b2ca:	d106      	bne.n	800b2da <__sflush_r+0x66>
 800b2cc:	6829      	ldr	r1, [r5, #0]
 800b2ce:	291d      	cmp	r1, #29
 800b2d0:	d82c      	bhi.n	800b32c <__sflush_r+0xb8>
 800b2d2:	4a2a      	ldr	r2, [pc, #168]	; (800b37c <__sflush_r+0x108>)
 800b2d4:	40ca      	lsrs	r2, r1
 800b2d6:	07d6      	lsls	r6, r2, #31
 800b2d8:	d528      	bpl.n	800b32c <__sflush_r+0xb8>
 800b2da:	2200      	movs	r2, #0
 800b2dc:	6062      	str	r2, [r4, #4]
 800b2de:	04d9      	lsls	r1, r3, #19
 800b2e0:	6922      	ldr	r2, [r4, #16]
 800b2e2:	6022      	str	r2, [r4, #0]
 800b2e4:	d504      	bpl.n	800b2f0 <__sflush_r+0x7c>
 800b2e6:	1c42      	adds	r2, r0, #1
 800b2e8:	d101      	bne.n	800b2ee <__sflush_r+0x7a>
 800b2ea:	682b      	ldr	r3, [r5, #0]
 800b2ec:	b903      	cbnz	r3, 800b2f0 <__sflush_r+0x7c>
 800b2ee:	6560      	str	r0, [r4, #84]	; 0x54
 800b2f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b2f2:	602f      	str	r7, [r5, #0]
 800b2f4:	2900      	cmp	r1, #0
 800b2f6:	d0ca      	beq.n	800b28e <__sflush_r+0x1a>
 800b2f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b2fc:	4299      	cmp	r1, r3
 800b2fe:	d002      	beq.n	800b306 <__sflush_r+0x92>
 800b300:	4628      	mov	r0, r5
 800b302:	f7ff faa5 	bl	800a850 <_free_r>
 800b306:	2000      	movs	r0, #0
 800b308:	6360      	str	r0, [r4, #52]	; 0x34
 800b30a:	e7c1      	b.n	800b290 <__sflush_r+0x1c>
 800b30c:	6a21      	ldr	r1, [r4, #32]
 800b30e:	2301      	movs	r3, #1
 800b310:	4628      	mov	r0, r5
 800b312:	47b0      	blx	r6
 800b314:	1c41      	adds	r1, r0, #1
 800b316:	d1c7      	bne.n	800b2a8 <__sflush_r+0x34>
 800b318:	682b      	ldr	r3, [r5, #0]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d0c4      	beq.n	800b2a8 <__sflush_r+0x34>
 800b31e:	2b1d      	cmp	r3, #29
 800b320:	d001      	beq.n	800b326 <__sflush_r+0xb2>
 800b322:	2b16      	cmp	r3, #22
 800b324:	d101      	bne.n	800b32a <__sflush_r+0xb6>
 800b326:	602f      	str	r7, [r5, #0]
 800b328:	e7b1      	b.n	800b28e <__sflush_r+0x1a>
 800b32a:	89a3      	ldrh	r3, [r4, #12]
 800b32c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b330:	81a3      	strh	r3, [r4, #12]
 800b332:	e7ad      	b.n	800b290 <__sflush_r+0x1c>
 800b334:	690f      	ldr	r7, [r1, #16]
 800b336:	2f00      	cmp	r7, #0
 800b338:	d0a9      	beq.n	800b28e <__sflush_r+0x1a>
 800b33a:	0793      	lsls	r3, r2, #30
 800b33c:	680e      	ldr	r6, [r1, #0]
 800b33e:	bf08      	it	eq
 800b340:	694b      	ldreq	r3, [r1, #20]
 800b342:	600f      	str	r7, [r1, #0]
 800b344:	bf18      	it	ne
 800b346:	2300      	movne	r3, #0
 800b348:	eba6 0807 	sub.w	r8, r6, r7
 800b34c:	608b      	str	r3, [r1, #8]
 800b34e:	f1b8 0f00 	cmp.w	r8, #0
 800b352:	dd9c      	ble.n	800b28e <__sflush_r+0x1a>
 800b354:	6a21      	ldr	r1, [r4, #32]
 800b356:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b358:	4643      	mov	r3, r8
 800b35a:	463a      	mov	r2, r7
 800b35c:	4628      	mov	r0, r5
 800b35e:	47b0      	blx	r6
 800b360:	2800      	cmp	r0, #0
 800b362:	dc06      	bgt.n	800b372 <__sflush_r+0xfe>
 800b364:	89a3      	ldrh	r3, [r4, #12]
 800b366:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b36a:	81a3      	strh	r3, [r4, #12]
 800b36c:	f04f 30ff 	mov.w	r0, #4294967295
 800b370:	e78e      	b.n	800b290 <__sflush_r+0x1c>
 800b372:	4407      	add	r7, r0
 800b374:	eba8 0800 	sub.w	r8, r8, r0
 800b378:	e7e9      	b.n	800b34e <__sflush_r+0xda>
 800b37a:	bf00      	nop
 800b37c:	20400001 	.word	0x20400001

0800b380 <_fflush_r>:
 800b380:	b538      	push	{r3, r4, r5, lr}
 800b382:	690b      	ldr	r3, [r1, #16]
 800b384:	4605      	mov	r5, r0
 800b386:	460c      	mov	r4, r1
 800b388:	b913      	cbnz	r3, 800b390 <_fflush_r+0x10>
 800b38a:	2500      	movs	r5, #0
 800b38c:	4628      	mov	r0, r5
 800b38e:	bd38      	pop	{r3, r4, r5, pc}
 800b390:	b118      	cbz	r0, 800b39a <_fflush_r+0x1a>
 800b392:	6983      	ldr	r3, [r0, #24]
 800b394:	b90b      	cbnz	r3, 800b39a <_fflush_r+0x1a>
 800b396:	f000 f887 	bl	800b4a8 <__sinit>
 800b39a:	4b14      	ldr	r3, [pc, #80]	; (800b3ec <_fflush_r+0x6c>)
 800b39c:	429c      	cmp	r4, r3
 800b39e:	d11b      	bne.n	800b3d8 <_fflush_r+0x58>
 800b3a0:	686c      	ldr	r4, [r5, #4]
 800b3a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d0ef      	beq.n	800b38a <_fflush_r+0xa>
 800b3aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b3ac:	07d0      	lsls	r0, r2, #31
 800b3ae:	d404      	bmi.n	800b3ba <_fflush_r+0x3a>
 800b3b0:	0599      	lsls	r1, r3, #22
 800b3b2:	d402      	bmi.n	800b3ba <_fflush_r+0x3a>
 800b3b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b3b6:	f000 f915 	bl	800b5e4 <__retarget_lock_acquire_recursive>
 800b3ba:	4628      	mov	r0, r5
 800b3bc:	4621      	mov	r1, r4
 800b3be:	f7ff ff59 	bl	800b274 <__sflush_r>
 800b3c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b3c4:	07da      	lsls	r2, r3, #31
 800b3c6:	4605      	mov	r5, r0
 800b3c8:	d4e0      	bmi.n	800b38c <_fflush_r+0xc>
 800b3ca:	89a3      	ldrh	r3, [r4, #12]
 800b3cc:	059b      	lsls	r3, r3, #22
 800b3ce:	d4dd      	bmi.n	800b38c <_fflush_r+0xc>
 800b3d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b3d2:	f000 f908 	bl	800b5e6 <__retarget_lock_release_recursive>
 800b3d6:	e7d9      	b.n	800b38c <_fflush_r+0xc>
 800b3d8:	4b05      	ldr	r3, [pc, #20]	; (800b3f0 <_fflush_r+0x70>)
 800b3da:	429c      	cmp	r4, r3
 800b3dc:	d101      	bne.n	800b3e2 <_fflush_r+0x62>
 800b3de:	68ac      	ldr	r4, [r5, #8]
 800b3e0:	e7df      	b.n	800b3a2 <_fflush_r+0x22>
 800b3e2:	4b04      	ldr	r3, [pc, #16]	; (800b3f4 <_fflush_r+0x74>)
 800b3e4:	429c      	cmp	r4, r3
 800b3e6:	bf08      	it	eq
 800b3e8:	68ec      	ldreq	r4, [r5, #12]
 800b3ea:	e7da      	b.n	800b3a2 <_fflush_r+0x22>
 800b3ec:	0800de2c 	.word	0x0800de2c
 800b3f0:	0800de4c 	.word	0x0800de4c
 800b3f4:	0800de0c 	.word	0x0800de0c

0800b3f8 <std>:
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	b510      	push	{r4, lr}
 800b3fc:	4604      	mov	r4, r0
 800b3fe:	e9c0 3300 	strd	r3, r3, [r0]
 800b402:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b406:	6083      	str	r3, [r0, #8]
 800b408:	8181      	strh	r1, [r0, #12]
 800b40a:	6643      	str	r3, [r0, #100]	; 0x64
 800b40c:	81c2      	strh	r2, [r0, #14]
 800b40e:	6183      	str	r3, [r0, #24]
 800b410:	4619      	mov	r1, r3
 800b412:	2208      	movs	r2, #8
 800b414:	305c      	adds	r0, #92	; 0x5c
 800b416:	f7fd fb53 	bl	8008ac0 <memset>
 800b41a:	4b05      	ldr	r3, [pc, #20]	; (800b430 <std+0x38>)
 800b41c:	6263      	str	r3, [r4, #36]	; 0x24
 800b41e:	4b05      	ldr	r3, [pc, #20]	; (800b434 <std+0x3c>)
 800b420:	62a3      	str	r3, [r4, #40]	; 0x28
 800b422:	4b05      	ldr	r3, [pc, #20]	; (800b438 <std+0x40>)
 800b424:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b426:	4b05      	ldr	r3, [pc, #20]	; (800b43c <std+0x44>)
 800b428:	6224      	str	r4, [r4, #32]
 800b42a:	6323      	str	r3, [r4, #48]	; 0x30
 800b42c:	bd10      	pop	{r4, pc}
 800b42e:	bf00      	nop
 800b430:	0800b74d 	.word	0x0800b74d
 800b434:	0800b76f 	.word	0x0800b76f
 800b438:	0800b7a7 	.word	0x0800b7a7
 800b43c:	0800b7cb 	.word	0x0800b7cb

0800b440 <_cleanup_r>:
 800b440:	4901      	ldr	r1, [pc, #4]	; (800b448 <_cleanup_r+0x8>)
 800b442:	f000 b8af 	b.w	800b5a4 <_fwalk_reent>
 800b446:	bf00      	nop
 800b448:	0800b381 	.word	0x0800b381

0800b44c <__sfmoreglue>:
 800b44c:	b570      	push	{r4, r5, r6, lr}
 800b44e:	2268      	movs	r2, #104	; 0x68
 800b450:	1e4d      	subs	r5, r1, #1
 800b452:	4355      	muls	r5, r2
 800b454:	460e      	mov	r6, r1
 800b456:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b45a:	f7ff fa65 	bl	800a928 <_malloc_r>
 800b45e:	4604      	mov	r4, r0
 800b460:	b140      	cbz	r0, 800b474 <__sfmoreglue+0x28>
 800b462:	2100      	movs	r1, #0
 800b464:	e9c0 1600 	strd	r1, r6, [r0]
 800b468:	300c      	adds	r0, #12
 800b46a:	60a0      	str	r0, [r4, #8]
 800b46c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b470:	f7fd fb26 	bl	8008ac0 <memset>
 800b474:	4620      	mov	r0, r4
 800b476:	bd70      	pop	{r4, r5, r6, pc}

0800b478 <__sfp_lock_acquire>:
 800b478:	4801      	ldr	r0, [pc, #4]	; (800b480 <__sfp_lock_acquire+0x8>)
 800b47a:	f000 b8b3 	b.w	800b5e4 <__retarget_lock_acquire_recursive>
 800b47e:	bf00      	nop
 800b480:	20000a15 	.word	0x20000a15

0800b484 <__sfp_lock_release>:
 800b484:	4801      	ldr	r0, [pc, #4]	; (800b48c <__sfp_lock_release+0x8>)
 800b486:	f000 b8ae 	b.w	800b5e6 <__retarget_lock_release_recursive>
 800b48a:	bf00      	nop
 800b48c:	20000a15 	.word	0x20000a15

0800b490 <__sinit_lock_acquire>:
 800b490:	4801      	ldr	r0, [pc, #4]	; (800b498 <__sinit_lock_acquire+0x8>)
 800b492:	f000 b8a7 	b.w	800b5e4 <__retarget_lock_acquire_recursive>
 800b496:	bf00      	nop
 800b498:	20000a16 	.word	0x20000a16

0800b49c <__sinit_lock_release>:
 800b49c:	4801      	ldr	r0, [pc, #4]	; (800b4a4 <__sinit_lock_release+0x8>)
 800b49e:	f000 b8a2 	b.w	800b5e6 <__retarget_lock_release_recursive>
 800b4a2:	bf00      	nop
 800b4a4:	20000a16 	.word	0x20000a16

0800b4a8 <__sinit>:
 800b4a8:	b510      	push	{r4, lr}
 800b4aa:	4604      	mov	r4, r0
 800b4ac:	f7ff fff0 	bl	800b490 <__sinit_lock_acquire>
 800b4b0:	69a3      	ldr	r3, [r4, #24]
 800b4b2:	b11b      	cbz	r3, 800b4bc <__sinit+0x14>
 800b4b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4b8:	f7ff bff0 	b.w	800b49c <__sinit_lock_release>
 800b4bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b4c0:	6523      	str	r3, [r4, #80]	; 0x50
 800b4c2:	4b13      	ldr	r3, [pc, #76]	; (800b510 <__sinit+0x68>)
 800b4c4:	4a13      	ldr	r2, [pc, #76]	; (800b514 <__sinit+0x6c>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	62a2      	str	r2, [r4, #40]	; 0x28
 800b4ca:	42a3      	cmp	r3, r4
 800b4cc:	bf04      	itt	eq
 800b4ce:	2301      	moveq	r3, #1
 800b4d0:	61a3      	streq	r3, [r4, #24]
 800b4d2:	4620      	mov	r0, r4
 800b4d4:	f000 f820 	bl	800b518 <__sfp>
 800b4d8:	6060      	str	r0, [r4, #4]
 800b4da:	4620      	mov	r0, r4
 800b4dc:	f000 f81c 	bl	800b518 <__sfp>
 800b4e0:	60a0      	str	r0, [r4, #8]
 800b4e2:	4620      	mov	r0, r4
 800b4e4:	f000 f818 	bl	800b518 <__sfp>
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	60e0      	str	r0, [r4, #12]
 800b4ec:	2104      	movs	r1, #4
 800b4ee:	6860      	ldr	r0, [r4, #4]
 800b4f0:	f7ff ff82 	bl	800b3f8 <std>
 800b4f4:	68a0      	ldr	r0, [r4, #8]
 800b4f6:	2201      	movs	r2, #1
 800b4f8:	2109      	movs	r1, #9
 800b4fa:	f7ff ff7d 	bl	800b3f8 <std>
 800b4fe:	68e0      	ldr	r0, [r4, #12]
 800b500:	2202      	movs	r2, #2
 800b502:	2112      	movs	r1, #18
 800b504:	f7ff ff78 	bl	800b3f8 <std>
 800b508:	2301      	movs	r3, #1
 800b50a:	61a3      	str	r3, [r4, #24]
 800b50c:	e7d2      	b.n	800b4b4 <__sinit+0xc>
 800b50e:	bf00      	nop
 800b510:	0800da94 	.word	0x0800da94
 800b514:	0800b441 	.word	0x0800b441

0800b518 <__sfp>:
 800b518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b51a:	4607      	mov	r7, r0
 800b51c:	f7ff ffac 	bl	800b478 <__sfp_lock_acquire>
 800b520:	4b1e      	ldr	r3, [pc, #120]	; (800b59c <__sfp+0x84>)
 800b522:	681e      	ldr	r6, [r3, #0]
 800b524:	69b3      	ldr	r3, [r6, #24]
 800b526:	b913      	cbnz	r3, 800b52e <__sfp+0x16>
 800b528:	4630      	mov	r0, r6
 800b52a:	f7ff ffbd 	bl	800b4a8 <__sinit>
 800b52e:	3648      	adds	r6, #72	; 0x48
 800b530:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b534:	3b01      	subs	r3, #1
 800b536:	d503      	bpl.n	800b540 <__sfp+0x28>
 800b538:	6833      	ldr	r3, [r6, #0]
 800b53a:	b30b      	cbz	r3, 800b580 <__sfp+0x68>
 800b53c:	6836      	ldr	r6, [r6, #0]
 800b53e:	e7f7      	b.n	800b530 <__sfp+0x18>
 800b540:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b544:	b9d5      	cbnz	r5, 800b57c <__sfp+0x64>
 800b546:	4b16      	ldr	r3, [pc, #88]	; (800b5a0 <__sfp+0x88>)
 800b548:	60e3      	str	r3, [r4, #12]
 800b54a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b54e:	6665      	str	r5, [r4, #100]	; 0x64
 800b550:	f000 f847 	bl	800b5e2 <__retarget_lock_init_recursive>
 800b554:	f7ff ff96 	bl	800b484 <__sfp_lock_release>
 800b558:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b55c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b560:	6025      	str	r5, [r4, #0]
 800b562:	61a5      	str	r5, [r4, #24]
 800b564:	2208      	movs	r2, #8
 800b566:	4629      	mov	r1, r5
 800b568:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b56c:	f7fd faa8 	bl	8008ac0 <memset>
 800b570:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b574:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b578:	4620      	mov	r0, r4
 800b57a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b57c:	3468      	adds	r4, #104	; 0x68
 800b57e:	e7d9      	b.n	800b534 <__sfp+0x1c>
 800b580:	2104      	movs	r1, #4
 800b582:	4638      	mov	r0, r7
 800b584:	f7ff ff62 	bl	800b44c <__sfmoreglue>
 800b588:	4604      	mov	r4, r0
 800b58a:	6030      	str	r0, [r6, #0]
 800b58c:	2800      	cmp	r0, #0
 800b58e:	d1d5      	bne.n	800b53c <__sfp+0x24>
 800b590:	f7ff ff78 	bl	800b484 <__sfp_lock_release>
 800b594:	230c      	movs	r3, #12
 800b596:	603b      	str	r3, [r7, #0]
 800b598:	e7ee      	b.n	800b578 <__sfp+0x60>
 800b59a:	bf00      	nop
 800b59c:	0800da94 	.word	0x0800da94
 800b5a0:	ffff0001 	.word	0xffff0001

0800b5a4 <_fwalk_reent>:
 800b5a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5a8:	4606      	mov	r6, r0
 800b5aa:	4688      	mov	r8, r1
 800b5ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b5b0:	2700      	movs	r7, #0
 800b5b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b5b6:	f1b9 0901 	subs.w	r9, r9, #1
 800b5ba:	d505      	bpl.n	800b5c8 <_fwalk_reent+0x24>
 800b5bc:	6824      	ldr	r4, [r4, #0]
 800b5be:	2c00      	cmp	r4, #0
 800b5c0:	d1f7      	bne.n	800b5b2 <_fwalk_reent+0xe>
 800b5c2:	4638      	mov	r0, r7
 800b5c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5c8:	89ab      	ldrh	r3, [r5, #12]
 800b5ca:	2b01      	cmp	r3, #1
 800b5cc:	d907      	bls.n	800b5de <_fwalk_reent+0x3a>
 800b5ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b5d2:	3301      	adds	r3, #1
 800b5d4:	d003      	beq.n	800b5de <_fwalk_reent+0x3a>
 800b5d6:	4629      	mov	r1, r5
 800b5d8:	4630      	mov	r0, r6
 800b5da:	47c0      	blx	r8
 800b5dc:	4307      	orrs	r7, r0
 800b5de:	3568      	adds	r5, #104	; 0x68
 800b5e0:	e7e9      	b.n	800b5b6 <_fwalk_reent+0x12>

0800b5e2 <__retarget_lock_init_recursive>:
 800b5e2:	4770      	bx	lr

0800b5e4 <__retarget_lock_acquire_recursive>:
 800b5e4:	4770      	bx	lr

0800b5e6 <__retarget_lock_release_recursive>:
 800b5e6:	4770      	bx	lr

0800b5e8 <__swhatbuf_r>:
 800b5e8:	b570      	push	{r4, r5, r6, lr}
 800b5ea:	460e      	mov	r6, r1
 800b5ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5f0:	2900      	cmp	r1, #0
 800b5f2:	b096      	sub	sp, #88	; 0x58
 800b5f4:	4614      	mov	r4, r2
 800b5f6:	461d      	mov	r5, r3
 800b5f8:	da08      	bge.n	800b60c <__swhatbuf_r+0x24>
 800b5fa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b5fe:	2200      	movs	r2, #0
 800b600:	602a      	str	r2, [r5, #0]
 800b602:	061a      	lsls	r2, r3, #24
 800b604:	d410      	bmi.n	800b628 <__swhatbuf_r+0x40>
 800b606:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b60a:	e00e      	b.n	800b62a <__swhatbuf_r+0x42>
 800b60c:	466a      	mov	r2, sp
 800b60e:	f000 f903 	bl	800b818 <_fstat_r>
 800b612:	2800      	cmp	r0, #0
 800b614:	dbf1      	blt.n	800b5fa <__swhatbuf_r+0x12>
 800b616:	9a01      	ldr	r2, [sp, #4]
 800b618:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b61c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b620:	425a      	negs	r2, r3
 800b622:	415a      	adcs	r2, r3
 800b624:	602a      	str	r2, [r5, #0]
 800b626:	e7ee      	b.n	800b606 <__swhatbuf_r+0x1e>
 800b628:	2340      	movs	r3, #64	; 0x40
 800b62a:	2000      	movs	r0, #0
 800b62c:	6023      	str	r3, [r4, #0]
 800b62e:	b016      	add	sp, #88	; 0x58
 800b630:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b634 <__smakebuf_r>:
 800b634:	898b      	ldrh	r3, [r1, #12]
 800b636:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b638:	079d      	lsls	r5, r3, #30
 800b63a:	4606      	mov	r6, r0
 800b63c:	460c      	mov	r4, r1
 800b63e:	d507      	bpl.n	800b650 <__smakebuf_r+0x1c>
 800b640:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b644:	6023      	str	r3, [r4, #0]
 800b646:	6123      	str	r3, [r4, #16]
 800b648:	2301      	movs	r3, #1
 800b64a:	6163      	str	r3, [r4, #20]
 800b64c:	b002      	add	sp, #8
 800b64e:	bd70      	pop	{r4, r5, r6, pc}
 800b650:	ab01      	add	r3, sp, #4
 800b652:	466a      	mov	r2, sp
 800b654:	f7ff ffc8 	bl	800b5e8 <__swhatbuf_r>
 800b658:	9900      	ldr	r1, [sp, #0]
 800b65a:	4605      	mov	r5, r0
 800b65c:	4630      	mov	r0, r6
 800b65e:	f7ff f963 	bl	800a928 <_malloc_r>
 800b662:	b948      	cbnz	r0, 800b678 <__smakebuf_r+0x44>
 800b664:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b668:	059a      	lsls	r2, r3, #22
 800b66a:	d4ef      	bmi.n	800b64c <__smakebuf_r+0x18>
 800b66c:	f023 0303 	bic.w	r3, r3, #3
 800b670:	f043 0302 	orr.w	r3, r3, #2
 800b674:	81a3      	strh	r3, [r4, #12]
 800b676:	e7e3      	b.n	800b640 <__smakebuf_r+0xc>
 800b678:	4b0d      	ldr	r3, [pc, #52]	; (800b6b0 <__smakebuf_r+0x7c>)
 800b67a:	62b3      	str	r3, [r6, #40]	; 0x28
 800b67c:	89a3      	ldrh	r3, [r4, #12]
 800b67e:	6020      	str	r0, [r4, #0]
 800b680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b684:	81a3      	strh	r3, [r4, #12]
 800b686:	9b00      	ldr	r3, [sp, #0]
 800b688:	6163      	str	r3, [r4, #20]
 800b68a:	9b01      	ldr	r3, [sp, #4]
 800b68c:	6120      	str	r0, [r4, #16]
 800b68e:	b15b      	cbz	r3, 800b6a8 <__smakebuf_r+0x74>
 800b690:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b694:	4630      	mov	r0, r6
 800b696:	f000 f8d1 	bl	800b83c <_isatty_r>
 800b69a:	b128      	cbz	r0, 800b6a8 <__smakebuf_r+0x74>
 800b69c:	89a3      	ldrh	r3, [r4, #12]
 800b69e:	f023 0303 	bic.w	r3, r3, #3
 800b6a2:	f043 0301 	orr.w	r3, r3, #1
 800b6a6:	81a3      	strh	r3, [r4, #12]
 800b6a8:	89a0      	ldrh	r0, [r4, #12]
 800b6aa:	4305      	orrs	r5, r0
 800b6ac:	81a5      	strh	r5, [r4, #12]
 800b6ae:	e7cd      	b.n	800b64c <__smakebuf_r+0x18>
 800b6b0:	0800b441 	.word	0x0800b441

0800b6b4 <_malloc_usable_size_r>:
 800b6b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6b8:	1f18      	subs	r0, r3, #4
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	bfbc      	itt	lt
 800b6be:	580b      	ldrlt	r3, [r1, r0]
 800b6c0:	18c0      	addlt	r0, r0, r3
 800b6c2:	4770      	bx	lr

0800b6c4 <_raise_r>:
 800b6c4:	291f      	cmp	r1, #31
 800b6c6:	b538      	push	{r3, r4, r5, lr}
 800b6c8:	4604      	mov	r4, r0
 800b6ca:	460d      	mov	r5, r1
 800b6cc:	d904      	bls.n	800b6d8 <_raise_r+0x14>
 800b6ce:	2316      	movs	r3, #22
 800b6d0:	6003      	str	r3, [r0, #0]
 800b6d2:	f04f 30ff 	mov.w	r0, #4294967295
 800b6d6:	bd38      	pop	{r3, r4, r5, pc}
 800b6d8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b6da:	b112      	cbz	r2, 800b6e2 <_raise_r+0x1e>
 800b6dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b6e0:	b94b      	cbnz	r3, 800b6f6 <_raise_r+0x32>
 800b6e2:	4620      	mov	r0, r4
 800b6e4:	f000 f830 	bl	800b748 <_getpid_r>
 800b6e8:	462a      	mov	r2, r5
 800b6ea:	4601      	mov	r1, r0
 800b6ec:	4620      	mov	r0, r4
 800b6ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6f2:	f000 b817 	b.w	800b724 <_kill_r>
 800b6f6:	2b01      	cmp	r3, #1
 800b6f8:	d00a      	beq.n	800b710 <_raise_r+0x4c>
 800b6fa:	1c59      	adds	r1, r3, #1
 800b6fc:	d103      	bne.n	800b706 <_raise_r+0x42>
 800b6fe:	2316      	movs	r3, #22
 800b700:	6003      	str	r3, [r0, #0]
 800b702:	2001      	movs	r0, #1
 800b704:	e7e7      	b.n	800b6d6 <_raise_r+0x12>
 800b706:	2400      	movs	r4, #0
 800b708:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b70c:	4628      	mov	r0, r5
 800b70e:	4798      	blx	r3
 800b710:	2000      	movs	r0, #0
 800b712:	e7e0      	b.n	800b6d6 <_raise_r+0x12>

0800b714 <raise>:
 800b714:	4b02      	ldr	r3, [pc, #8]	; (800b720 <raise+0xc>)
 800b716:	4601      	mov	r1, r0
 800b718:	6818      	ldr	r0, [r3, #0]
 800b71a:	f7ff bfd3 	b.w	800b6c4 <_raise_r>
 800b71e:	bf00      	nop
 800b720:	20000184 	.word	0x20000184

0800b724 <_kill_r>:
 800b724:	b538      	push	{r3, r4, r5, lr}
 800b726:	4d07      	ldr	r5, [pc, #28]	; (800b744 <_kill_r+0x20>)
 800b728:	2300      	movs	r3, #0
 800b72a:	4604      	mov	r4, r0
 800b72c:	4608      	mov	r0, r1
 800b72e:	4611      	mov	r1, r2
 800b730:	602b      	str	r3, [r5, #0]
 800b732:	f7f7 f9e3 	bl	8002afc <_kill>
 800b736:	1c43      	adds	r3, r0, #1
 800b738:	d102      	bne.n	800b740 <_kill_r+0x1c>
 800b73a:	682b      	ldr	r3, [r5, #0]
 800b73c:	b103      	cbz	r3, 800b740 <_kill_r+0x1c>
 800b73e:	6023      	str	r3, [r4, #0]
 800b740:	bd38      	pop	{r3, r4, r5, pc}
 800b742:	bf00      	nop
 800b744:	20000a10 	.word	0x20000a10

0800b748 <_getpid_r>:
 800b748:	f7f7 b9d0 	b.w	8002aec <_getpid>

0800b74c <__sread>:
 800b74c:	b510      	push	{r4, lr}
 800b74e:	460c      	mov	r4, r1
 800b750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b754:	f000 f894 	bl	800b880 <_read_r>
 800b758:	2800      	cmp	r0, #0
 800b75a:	bfab      	itete	ge
 800b75c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b75e:	89a3      	ldrhlt	r3, [r4, #12]
 800b760:	181b      	addge	r3, r3, r0
 800b762:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b766:	bfac      	ite	ge
 800b768:	6563      	strge	r3, [r4, #84]	; 0x54
 800b76a:	81a3      	strhlt	r3, [r4, #12]
 800b76c:	bd10      	pop	{r4, pc}

0800b76e <__swrite>:
 800b76e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b772:	461f      	mov	r7, r3
 800b774:	898b      	ldrh	r3, [r1, #12]
 800b776:	05db      	lsls	r3, r3, #23
 800b778:	4605      	mov	r5, r0
 800b77a:	460c      	mov	r4, r1
 800b77c:	4616      	mov	r6, r2
 800b77e:	d505      	bpl.n	800b78c <__swrite+0x1e>
 800b780:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b784:	2302      	movs	r3, #2
 800b786:	2200      	movs	r2, #0
 800b788:	f000 f868 	bl	800b85c <_lseek_r>
 800b78c:	89a3      	ldrh	r3, [r4, #12]
 800b78e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b792:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b796:	81a3      	strh	r3, [r4, #12]
 800b798:	4632      	mov	r2, r6
 800b79a:	463b      	mov	r3, r7
 800b79c:	4628      	mov	r0, r5
 800b79e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7a2:	f000 b817 	b.w	800b7d4 <_write_r>

0800b7a6 <__sseek>:
 800b7a6:	b510      	push	{r4, lr}
 800b7a8:	460c      	mov	r4, r1
 800b7aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7ae:	f000 f855 	bl	800b85c <_lseek_r>
 800b7b2:	1c43      	adds	r3, r0, #1
 800b7b4:	89a3      	ldrh	r3, [r4, #12]
 800b7b6:	bf15      	itete	ne
 800b7b8:	6560      	strne	r0, [r4, #84]	; 0x54
 800b7ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b7be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b7c2:	81a3      	strheq	r3, [r4, #12]
 800b7c4:	bf18      	it	ne
 800b7c6:	81a3      	strhne	r3, [r4, #12]
 800b7c8:	bd10      	pop	{r4, pc}

0800b7ca <__sclose>:
 800b7ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7ce:	f000 b813 	b.w	800b7f8 <_close_r>
	...

0800b7d4 <_write_r>:
 800b7d4:	b538      	push	{r3, r4, r5, lr}
 800b7d6:	4d07      	ldr	r5, [pc, #28]	; (800b7f4 <_write_r+0x20>)
 800b7d8:	4604      	mov	r4, r0
 800b7da:	4608      	mov	r0, r1
 800b7dc:	4611      	mov	r1, r2
 800b7de:	2200      	movs	r2, #0
 800b7e0:	602a      	str	r2, [r5, #0]
 800b7e2:	461a      	mov	r2, r3
 800b7e4:	f7f7 f9c1 	bl	8002b6a <_write>
 800b7e8:	1c43      	adds	r3, r0, #1
 800b7ea:	d102      	bne.n	800b7f2 <_write_r+0x1e>
 800b7ec:	682b      	ldr	r3, [r5, #0]
 800b7ee:	b103      	cbz	r3, 800b7f2 <_write_r+0x1e>
 800b7f0:	6023      	str	r3, [r4, #0]
 800b7f2:	bd38      	pop	{r3, r4, r5, pc}
 800b7f4:	20000a10 	.word	0x20000a10

0800b7f8 <_close_r>:
 800b7f8:	b538      	push	{r3, r4, r5, lr}
 800b7fa:	4d06      	ldr	r5, [pc, #24]	; (800b814 <_close_r+0x1c>)
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	4604      	mov	r4, r0
 800b800:	4608      	mov	r0, r1
 800b802:	602b      	str	r3, [r5, #0]
 800b804:	f7f7 f9cd 	bl	8002ba2 <_close>
 800b808:	1c43      	adds	r3, r0, #1
 800b80a:	d102      	bne.n	800b812 <_close_r+0x1a>
 800b80c:	682b      	ldr	r3, [r5, #0]
 800b80e:	b103      	cbz	r3, 800b812 <_close_r+0x1a>
 800b810:	6023      	str	r3, [r4, #0]
 800b812:	bd38      	pop	{r3, r4, r5, pc}
 800b814:	20000a10 	.word	0x20000a10

0800b818 <_fstat_r>:
 800b818:	b538      	push	{r3, r4, r5, lr}
 800b81a:	4d07      	ldr	r5, [pc, #28]	; (800b838 <_fstat_r+0x20>)
 800b81c:	2300      	movs	r3, #0
 800b81e:	4604      	mov	r4, r0
 800b820:	4608      	mov	r0, r1
 800b822:	4611      	mov	r1, r2
 800b824:	602b      	str	r3, [r5, #0]
 800b826:	f7f7 f9c8 	bl	8002bba <_fstat>
 800b82a:	1c43      	adds	r3, r0, #1
 800b82c:	d102      	bne.n	800b834 <_fstat_r+0x1c>
 800b82e:	682b      	ldr	r3, [r5, #0]
 800b830:	b103      	cbz	r3, 800b834 <_fstat_r+0x1c>
 800b832:	6023      	str	r3, [r4, #0]
 800b834:	bd38      	pop	{r3, r4, r5, pc}
 800b836:	bf00      	nop
 800b838:	20000a10 	.word	0x20000a10

0800b83c <_isatty_r>:
 800b83c:	b538      	push	{r3, r4, r5, lr}
 800b83e:	4d06      	ldr	r5, [pc, #24]	; (800b858 <_isatty_r+0x1c>)
 800b840:	2300      	movs	r3, #0
 800b842:	4604      	mov	r4, r0
 800b844:	4608      	mov	r0, r1
 800b846:	602b      	str	r3, [r5, #0]
 800b848:	f7f7 f9c7 	bl	8002bda <_isatty>
 800b84c:	1c43      	adds	r3, r0, #1
 800b84e:	d102      	bne.n	800b856 <_isatty_r+0x1a>
 800b850:	682b      	ldr	r3, [r5, #0]
 800b852:	b103      	cbz	r3, 800b856 <_isatty_r+0x1a>
 800b854:	6023      	str	r3, [r4, #0]
 800b856:	bd38      	pop	{r3, r4, r5, pc}
 800b858:	20000a10 	.word	0x20000a10

0800b85c <_lseek_r>:
 800b85c:	b538      	push	{r3, r4, r5, lr}
 800b85e:	4d07      	ldr	r5, [pc, #28]	; (800b87c <_lseek_r+0x20>)
 800b860:	4604      	mov	r4, r0
 800b862:	4608      	mov	r0, r1
 800b864:	4611      	mov	r1, r2
 800b866:	2200      	movs	r2, #0
 800b868:	602a      	str	r2, [r5, #0]
 800b86a:	461a      	mov	r2, r3
 800b86c:	f7f7 f9c0 	bl	8002bf0 <_lseek>
 800b870:	1c43      	adds	r3, r0, #1
 800b872:	d102      	bne.n	800b87a <_lseek_r+0x1e>
 800b874:	682b      	ldr	r3, [r5, #0]
 800b876:	b103      	cbz	r3, 800b87a <_lseek_r+0x1e>
 800b878:	6023      	str	r3, [r4, #0]
 800b87a:	bd38      	pop	{r3, r4, r5, pc}
 800b87c:	20000a10 	.word	0x20000a10

0800b880 <_read_r>:
 800b880:	b538      	push	{r3, r4, r5, lr}
 800b882:	4d07      	ldr	r5, [pc, #28]	; (800b8a0 <_read_r+0x20>)
 800b884:	4604      	mov	r4, r0
 800b886:	4608      	mov	r0, r1
 800b888:	4611      	mov	r1, r2
 800b88a:	2200      	movs	r2, #0
 800b88c:	602a      	str	r2, [r5, #0]
 800b88e:	461a      	mov	r2, r3
 800b890:	f7f7 f94e 	bl	8002b30 <_read>
 800b894:	1c43      	adds	r3, r0, #1
 800b896:	d102      	bne.n	800b89e <_read_r+0x1e>
 800b898:	682b      	ldr	r3, [r5, #0]
 800b89a:	b103      	cbz	r3, 800b89e <_read_r+0x1e>
 800b89c:	6023      	str	r3, [r4, #0]
 800b89e:	bd38      	pop	{r3, r4, r5, pc}
 800b8a0:	20000a10 	.word	0x20000a10

0800b8a4 <_init>:
 800b8a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8a6:	bf00      	nop
 800b8a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8aa:	bc08      	pop	{r3}
 800b8ac:	469e      	mov	lr, r3
 800b8ae:	4770      	bx	lr

0800b8b0 <_fini>:
 800b8b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8b2:	bf00      	nop
 800b8b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8b6:	bc08      	pop	{r3}
 800b8b8:	469e      	mov	lr, r3
 800b8ba:	4770      	bx	lr
