$date
	Sat Oct 22 21:29:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#638818
b1010 &
b1010 %
1$
b1010 !
1"
#638819
0"
#638822
b101 &
b101 %
#638826
b10000 &
b10000 %
#638830
b1000 &
b1000 %
#638834
b100 &
b100 %
#638838
b10 &
b10 %
#638842
b1 &
b1 %
1#
#638846
b0 &
0#
b0 %
0$
#1631481
b11010 !
1"
#1631482
b11010 &
b11010 %
1$
#1631483
0"
#1631486
b1101 &
b1101 %
#1631490
b101000 &
b101000 %
#1631494
b10100 &
b10100 %
#1631498
b1010 &
b1010 %
#1631502
b101 &
b101 %
#1631506
b10000 &
b10000 %
#1631510
b1000 &
b1000 %
#1631514
b100 &
b100 %
#1631518
b10 &
b10 %
#1631522
b1 &
b1 %
1#
#1631526
b0 &
0#
b0 %
0$
#2647671
b110 !
1"
#2647674
b110 &
b110 %
1$
#2647675
0"
#2647678
b11 &
b11 %
#2647682
b1010 &
b1010 %
#2647686
b101 &
b101 %
#2647690
b10000 &
b10000 %
#2647694
b1000 &
b1000 %
#2647698
b100 &
b100 %
#2647702
b10 &
b10 %
#2647706
b1 &
b1 %
1#
#2647710
b0 &
0#
b0 %
0$
#4500012
